Loading plugins phase: Elapsed time ==> 2s.305ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v1_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.433ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.298ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 01 19:43:28 2016


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_2_Pi.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 01 19:43:28 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\B_WS2811_v1_2\B_WS2811_v1_2.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_2_Pi.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\B_WS2811_v1_2\B_WS2811_v1_2.v (line 161, col 50):  Note: Substituting module 'add_vv_vv' for '+'.
PSoC_2_Pi.v (line 3014, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 01 19:43:30 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\B_WS2811_v1_2\B_WS2811_v1_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 01 19:43:34 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\B_WS2811_v1_2\B_WS2811_v1_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1055
	Net_1056
	\PWM_1:PWMUDB:MODULE_3:b_31\
	\PWM_1:PWMUDB:MODULE_3:b_30\
	\PWM_1:PWMUDB:MODULE_3:b_29\
	\PWM_1:PWMUDB:MODULE_3:b_28\
	\PWM_1:PWMUDB:MODULE_3:b_27\
	\PWM_1:PWMUDB:MODULE_3:b_26\
	\PWM_1:PWMUDB:MODULE_3:b_25\
	\PWM_1:PWMUDB:MODULE_3:b_24\
	\PWM_1:PWMUDB:MODULE_3:b_23\
	\PWM_1:PWMUDB:MODULE_3:b_22\
	\PWM_1:PWMUDB:MODULE_3:b_21\
	\PWM_1:PWMUDB:MODULE_3:b_20\
	\PWM_1:PWMUDB:MODULE_3:b_19\
	\PWM_1:PWMUDB:MODULE_3:b_18\
	\PWM_1:PWMUDB:MODULE_3:b_17\
	\PWM_1:PWMUDB:MODULE_3:b_16\
	\PWM_1:PWMUDB:MODULE_3:b_15\
	\PWM_1:PWMUDB:MODULE_3:b_14\
	\PWM_1:PWMUDB:MODULE_3:b_13\
	\PWM_1:PWMUDB:MODULE_3:b_12\
	\PWM_1:PWMUDB:MODULE_3:b_11\
	\PWM_1:PWMUDB:MODULE_3:b_10\
	\PWM_1:PWMUDB:MODULE_3:b_9\
	\PWM_1:PWMUDB:MODULE_3:b_8\
	\PWM_1:PWMUDB:MODULE_3:b_7\
	\PWM_1:PWMUDB:MODULE_3:b_6\
	\PWM_1:PWMUDB:MODULE_3:b_5\
	\PWM_1:PWMUDB:MODULE_3:b_4\
	\PWM_1:PWMUDB:MODULE_3:b_3\
	\PWM_1:PWMUDB:MODULE_3:b_2\
	\PWM_1:PWMUDB:MODULE_3:b_1\
	\PWM_1:PWMUDB:MODULE_3:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1057
	Net_1054
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_941
	Net_942
	\PWM_2:PWMUDB:MODULE_4:b_31\
	\PWM_2:PWMUDB:MODULE_4:b_30\
	\PWM_2:PWMUDB:MODULE_4:b_29\
	\PWM_2:PWMUDB:MODULE_4:b_28\
	\PWM_2:PWMUDB:MODULE_4:b_27\
	\PWM_2:PWMUDB:MODULE_4:b_26\
	\PWM_2:PWMUDB:MODULE_4:b_25\
	\PWM_2:PWMUDB:MODULE_4:b_24\
	\PWM_2:PWMUDB:MODULE_4:b_23\
	\PWM_2:PWMUDB:MODULE_4:b_22\
	\PWM_2:PWMUDB:MODULE_4:b_21\
	\PWM_2:PWMUDB:MODULE_4:b_20\
	\PWM_2:PWMUDB:MODULE_4:b_19\
	\PWM_2:PWMUDB:MODULE_4:b_18\
	\PWM_2:PWMUDB:MODULE_4:b_17\
	\PWM_2:PWMUDB:MODULE_4:b_16\
	\PWM_2:PWMUDB:MODULE_4:b_15\
	\PWM_2:PWMUDB:MODULE_4:b_14\
	\PWM_2:PWMUDB:MODULE_4:b_13\
	\PWM_2:PWMUDB:MODULE_4:b_12\
	\PWM_2:PWMUDB:MODULE_4:b_11\
	\PWM_2:PWMUDB:MODULE_4:b_10\
	\PWM_2:PWMUDB:MODULE_4:b_9\
	\PWM_2:PWMUDB:MODULE_4:b_8\
	\PWM_2:PWMUDB:MODULE_4:b_7\
	\PWM_2:PWMUDB:MODULE_4:b_6\
	\PWM_2:PWMUDB:MODULE_4:b_5\
	\PWM_2:PWMUDB:MODULE_4:b_4\
	\PWM_2:PWMUDB:MODULE_4:b_3\
	\PWM_2:PWMUDB:MODULE_4:b_2\
	\PWM_2:PWMUDB:MODULE_4:b_1\
	\PWM_2:PWMUDB:MODULE_4:b_0\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_943
	Net_940
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\IDAC8_1:Net_157\
	\CapSense_1:CompCH0:Net_9\
	\CapSense_1:IdacCH0:Net_194\
	\CapSense_1:MeasureCH0:cmp_in_inv\
	\CapSense_1:ShieldSignal\
	\CapSense_1:Net_1358\
	\CapSense_1:ClockGen:ch1en\
	\CapSense_1:Net_374\
	\CapSense_1:Net_458\
	Net_3809
	Net_3807
	\PWM_7:PWMUDB:km_run\
	\PWM_7:PWMUDB:ctrl_cmpmode2_2\
	\PWM_7:PWMUDB:ctrl_cmpmode2_1\
	\PWM_7:PWMUDB:ctrl_cmpmode2_0\
	\PWM_7:PWMUDB:ctrl_cmpmode1_2\
	\PWM_7:PWMUDB:ctrl_cmpmode1_1\
	\PWM_7:PWMUDB:ctrl_cmpmode1_0\
	\PWM_7:PWMUDB:capt_rising\
	\PWM_7:PWMUDB:capt_falling\
	\PWM_7:PWMUDB:trig_rise\
	\PWM_7:PWMUDB:trig_fall\
	\PWM_7:PWMUDB:sc_kill\
	\PWM_7:PWMUDB:min_kill\
	\PWM_7:PWMUDB:km_tc\
	\PWM_7:PWMUDB:db_tc\
	\PWM_7:PWMUDB:dith_sel\
	\PWM_7:PWMUDB:compare2\
	\PWM_7:Net_101\
	Net_5655
	Net_5656
	\PWM_7:PWMUDB:MODULE_5:b_31\
	\PWM_7:PWMUDB:MODULE_5:b_30\
	\PWM_7:PWMUDB:MODULE_5:b_29\
	\PWM_7:PWMUDB:MODULE_5:b_28\
	\PWM_7:PWMUDB:MODULE_5:b_27\
	\PWM_7:PWMUDB:MODULE_5:b_26\
	\PWM_7:PWMUDB:MODULE_5:b_25\
	\PWM_7:PWMUDB:MODULE_5:b_24\
	\PWM_7:PWMUDB:MODULE_5:b_23\
	\PWM_7:PWMUDB:MODULE_5:b_22\
	\PWM_7:PWMUDB:MODULE_5:b_21\
	\PWM_7:PWMUDB:MODULE_5:b_20\
	\PWM_7:PWMUDB:MODULE_5:b_19\
	\PWM_7:PWMUDB:MODULE_5:b_18\
	\PWM_7:PWMUDB:MODULE_5:b_17\
	\PWM_7:PWMUDB:MODULE_5:b_16\
	\PWM_7:PWMUDB:MODULE_5:b_15\
	\PWM_7:PWMUDB:MODULE_5:b_14\
	\PWM_7:PWMUDB:MODULE_5:b_13\
	\PWM_7:PWMUDB:MODULE_5:b_12\
	\PWM_7:PWMUDB:MODULE_5:b_11\
	\PWM_7:PWMUDB:MODULE_5:b_10\
	\PWM_7:PWMUDB:MODULE_5:b_9\
	\PWM_7:PWMUDB:MODULE_5:b_8\
	\PWM_7:PWMUDB:MODULE_5:b_7\
	\PWM_7:PWMUDB:MODULE_5:b_6\
	\PWM_7:PWMUDB:MODULE_5:b_5\
	\PWM_7:PWMUDB:MODULE_5:b_4\
	\PWM_7:PWMUDB:MODULE_5:b_3\
	\PWM_7:PWMUDB:MODULE_5:b_2\
	\PWM_7:PWMUDB:MODULE_5:b_1\
	\PWM_7:PWMUDB:MODULE_5:b_0\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5657
	Net_5654
	\PWM_7:Net_113\
	\PWM_7:Net_107\
	\PWM_7:Net_114\
	\USBUART:dma_nrq_0\
	\USBUART:Net_1800\
	\USBUART:dma_nrq_3\
	\USBUART:Net_1803\
	\USBUART:Net_1801\
	\USBUART:dma_nrq_1\
	\USBUART:dma_nrq_4\
	\USBUART:Net_1804\
	\USBUART:dma_nrq_5\
	\USBUART:Net_1805\
	\USBUART:dma_nrq_6\
	\USBUART:Net_1806\
	\USBUART:dma_nrq_7\
	\USBUART:Net_1807\
	\USBUART:dma_nrq_2\
	\USBUART:Net_1802\
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_4014
	Net_4015
	\PWM_3:PWMUDB:MODULE_6:b_31\
	\PWM_3:PWMUDB:MODULE_6:b_30\
	\PWM_3:PWMUDB:MODULE_6:b_29\
	\PWM_3:PWMUDB:MODULE_6:b_28\
	\PWM_3:PWMUDB:MODULE_6:b_27\
	\PWM_3:PWMUDB:MODULE_6:b_26\
	\PWM_3:PWMUDB:MODULE_6:b_25\
	\PWM_3:PWMUDB:MODULE_6:b_24\
	\PWM_3:PWMUDB:MODULE_6:b_23\
	\PWM_3:PWMUDB:MODULE_6:b_22\
	\PWM_3:PWMUDB:MODULE_6:b_21\
	\PWM_3:PWMUDB:MODULE_6:b_20\
	\PWM_3:PWMUDB:MODULE_6:b_19\
	\PWM_3:PWMUDB:MODULE_6:b_18\
	\PWM_3:PWMUDB:MODULE_6:b_17\
	\PWM_3:PWMUDB:MODULE_6:b_16\
	\PWM_3:PWMUDB:MODULE_6:b_15\
	\PWM_3:PWMUDB:MODULE_6:b_14\
	\PWM_3:PWMUDB:MODULE_6:b_13\
	\PWM_3:PWMUDB:MODULE_6:b_12\
	\PWM_3:PWMUDB:MODULE_6:b_11\
	\PWM_3:PWMUDB:MODULE_6:b_10\
	\PWM_3:PWMUDB:MODULE_6:b_9\
	\PWM_3:PWMUDB:MODULE_6:b_8\
	\PWM_3:PWMUDB:MODULE_6:b_7\
	\PWM_3:PWMUDB:MODULE_6:b_6\
	\PWM_3:PWMUDB:MODULE_6:b_5\
	\PWM_3:PWMUDB:MODULE_6:b_4\
	\PWM_3:PWMUDB:MODULE_6:b_3\
	\PWM_3:PWMUDB:MODULE_6:b_2\
	\PWM_3:PWMUDB:MODULE_6:b_1\
	\PWM_3:PWMUDB:MODULE_6:b_0\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4016
	Net_4013
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\PWM_6:PWMUDB:km_run\
	\PWM_6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_6:PWMUDB:capt_rising\
	\PWM_6:PWMUDB:capt_falling\
	\PWM_6:PWMUDB:trig_rise\
	\PWM_6:PWMUDB:trig_fall\
	\PWM_6:PWMUDB:sc_kill\
	\PWM_6:PWMUDB:min_kill\
	\PWM_6:PWMUDB:km_tc\
	\PWM_6:PWMUDB:db_tc\
	\PWM_6:PWMUDB:dith_sel\
	\PWM_6:PWMUDB:compare2\
	\PWM_6:Net_101\
	Net_4055
	Net_4056
	\PWM_6:PWMUDB:MODULE_7:b_31\
	\PWM_6:PWMUDB:MODULE_7:b_30\
	\PWM_6:PWMUDB:MODULE_7:b_29\
	\PWM_6:PWMUDB:MODULE_7:b_28\
	\PWM_6:PWMUDB:MODULE_7:b_27\
	\PWM_6:PWMUDB:MODULE_7:b_26\
	\PWM_6:PWMUDB:MODULE_7:b_25\
	\PWM_6:PWMUDB:MODULE_7:b_24\
	\PWM_6:PWMUDB:MODULE_7:b_23\
	\PWM_6:PWMUDB:MODULE_7:b_22\
	\PWM_6:PWMUDB:MODULE_7:b_21\
	\PWM_6:PWMUDB:MODULE_7:b_20\
	\PWM_6:PWMUDB:MODULE_7:b_19\
	\PWM_6:PWMUDB:MODULE_7:b_18\
	\PWM_6:PWMUDB:MODULE_7:b_17\
	\PWM_6:PWMUDB:MODULE_7:b_16\
	\PWM_6:PWMUDB:MODULE_7:b_15\
	\PWM_6:PWMUDB:MODULE_7:b_14\
	\PWM_6:PWMUDB:MODULE_7:b_13\
	\PWM_6:PWMUDB:MODULE_7:b_12\
	\PWM_6:PWMUDB:MODULE_7:b_11\
	\PWM_6:PWMUDB:MODULE_7:b_10\
	\PWM_6:PWMUDB:MODULE_7:b_9\
	\PWM_6:PWMUDB:MODULE_7:b_8\
	\PWM_6:PWMUDB:MODULE_7:b_7\
	\PWM_6:PWMUDB:MODULE_7:b_6\
	\PWM_6:PWMUDB:MODULE_7:b_5\
	\PWM_6:PWMUDB:MODULE_7:b_4\
	\PWM_6:PWMUDB:MODULE_7:b_3\
	\PWM_6:PWMUDB:MODULE_7:b_2\
	\PWM_6:PWMUDB:MODULE_7:b_1\
	\PWM_6:PWMUDB:MODULE_7:b_0\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4057
	Net_4054
	\PWM_6:Net_113\
	\PWM_6:Net_107\
	\PWM_6:Net_114\
	\PWM_5:PWMUDB:km_run\
	\PWM_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_5:PWMUDB:capt_rising\
	\PWM_5:PWMUDB:capt_falling\
	\PWM_5:PWMUDB:trig_rise\
	\PWM_5:PWMUDB:trig_fall\
	\PWM_5:PWMUDB:sc_kill\
	\PWM_5:PWMUDB:min_kill\
	\PWM_5:PWMUDB:km_tc\
	\PWM_5:PWMUDB:db_tc\
	\PWM_5:PWMUDB:dith_sel\
	\PWM_5:PWMUDB:compare2\
	\PWM_5:Net_101\
	Net_4042
	Net_4043
	\PWM_5:PWMUDB:MODULE_8:b_31\
	\PWM_5:PWMUDB:MODULE_8:b_30\
	\PWM_5:PWMUDB:MODULE_8:b_29\
	\PWM_5:PWMUDB:MODULE_8:b_28\
	\PWM_5:PWMUDB:MODULE_8:b_27\
	\PWM_5:PWMUDB:MODULE_8:b_26\
	\PWM_5:PWMUDB:MODULE_8:b_25\
	\PWM_5:PWMUDB:MODULE_8:b_24\
	\PWM_5:PWMUDB:MODULE_8:b_23\
	\PWM_5:PWMUDB:MODULE_8:b_22\
	\PWM_5:PWMUDB:MODULE_8:b_21\
	\PWM_5:PWMUDB:MODULE_8:b_20\
	\PWM_5:PWMUDB:MODULE_8:b_19\
	\PWM_5:PWMUDB:MODULE_8:b_18\
	\PWM_5:PWMUDB:MODULE_8:b_17\
	\PWM_5:PWMUDB:MODULE_8:b_16\
	\PWM_5:PWMUDB:MODULE_8:b_15\
	\PWM_5:PWMUDB:MODULE_8:b_14\
	\PWM_5:PWMUDB:MODULE_8:b_13\
	\PWM_5:PWMUDB:MODULE_8:b_12\
	\PWM_5:PWMUDB:MODULE_8:b_11\
	\PWM_5:PWMUDB:MODULE_8:b_10\
	\PWM_5:PWMUDB:MODULE_8:b_9\
	\PWM_5:PWMUDB:MODULE_8:b_8\
	\PWM_5:PWMUDB:MODULE_8:b_7\
	\PWM_5:PWMUDB:MODULE_8:b_6\
	\PWM_5:PWMUDB:MODULE_8:b_5\
	\PWM_5:PWMUDB:MODULE_8:b_4\
	\PWM_5:PWMUDB:MODULE_8:b_3\
	\PWM_5:PWMUDB:MODULE_8:b_2\
	\PWM_5:PWMUDB:MODULE_8:b_1\
	\PWM_5:PWMUDB:MODULE_8:b_0\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4044
	Net_4041
	\PWM_5:Net_113\
	\PWM_5:Net_107\
	\PWM_5:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_4027
	Net_4028
	\PWM_4:PWMUDB:MODULE_9:b_31\
	\PWM_4:PWMUDB:MODULE_9:b_30\
	\PWM_4:PWMUDB:MODULE_9:b_29\
	\PWM_4:PWMUDB:MODULE_9:b_28\
	\PWM_4:PWMUDB:MODULE_9:b_27\
	\PWM_4:PWMUDB:MODULE_9:b_26\
	\PWM_4:PWMUDB:MODULE_9:b_25\
	\PWM_4:PWMUDB:MODULE_9:b_24\
	\PWM_4:PWMUDB:MODULE_9:b_23\
	\PWM_4:PWMUDB:MODULE_9:b_22\
	\PWM_4:PWMUDB:MODULE_9:b_21\
	\PWM_4:PWMUDB:MODULE_9:b_20\
	\PWM_4:PWMUDB:MODULE_9:b_19\
	\PWM_4:PWMUDB:MODULE_9:b_18\
	\PWM_4:PWMUDB:MODULE_9:b_17\
	\PWM_4:PWMUDB:MODULE_9:b_16\
	\PWM_4:PWMUDB:MODULE_9:b_15\
	\PWM_4:PWMUDB:MODULE_9:b_14\
	\PWM_4:PWMUDB:MODULE_9:b_13\
	\PWM_4:PWMUDB:MODULE_9:b_12\
	\PWM_4:PWMUDB:MODULE_9:b_11\
	\PWM_4:PWMUDB:MODULE_9:b_10\
	\PWM_4:PWMUDB:MODULE_9:b_9\
	\PWM_4:PWMUDB:MODULE_9:b_8\
	\PWM_4:PWMUDB:MODULE_9:b_7\
	\PWM_4:PWMUDB:MODULE_9:b_6\
	\PWM_4:PWMUDB:MODULE_9:b_5\
	\PWM_4:PWMUDB:MODULE_9:b_4\
	\PWM_4:PWMUDB:MODULE_9:b_3\
	\PWM_4:PWMUDB:MODULE_9:b_2\
	\PWM_4:PWMUDB:MODULE_9:b_1\
	\PWM_4:PWMUDB:MODULE_9:b_0\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4029
	Net_4026
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\StripLights:B_WS2811:npwmTC\
	\StripLights:B_WS2811:restart\
	\StripLights:Net_119\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_2\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_1\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_0\
	\StripLights:demux_1:tmp__demux_1_1_reg\
	\StripLights:demux_1:tmp__demux_1_2_reg\
	\StripLights:demux_1:tmp__demux_1_3_reg\
	\StripLights:demux_1:tmp__demux_1_4_reg\
	\StripLights:demux_1:tmp__demux_1_5_reg\
	\StripLights:demux_1:tmp__demux_1_6_reg\
	\StripLights:demux_1:tmp__demux_1_7_reg\
	\StripLights:demux_1:tmp__demux_1_8_reg\
	\StripLights:demux_1:tmp__demux_1_9_reg\
	\StripLights:demux_1:tmp__demux_1_10_reg\
	\StripLights:demux_1:tmp__demux_1_11_reg\
	\StripLights:demux_1:tmp__demux_1_12_reg\
	\StripLights:demux_1:tmp__demux_1_13_reg\
	\StripLights:demux_1:tmp__demux_1_14_reg\
	\StripLights:demux_1:tmp__demux_1_15_reg\
	Net_4318
	Net_4319
	Net_4320
	Net_4321
	Net_4322
	Net_4323
	Net_4324
	Net_4325
	Net_4326
	Net_4327
	Net_4328
	Net_4329
	Net_4330
	Net_4331
	Net_4332
	\StripLights:Net_154\
	\StripLights:Net_155\
	\StripLights:Net_156\
	\StripLights:Net_157\
	\ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\
	\ADC_SAR_Seq_1:soc_out\
	\ADC_SAR_Seq_1:Net_3905\
	\ADC_SAR_Seq_1:Net_3867\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:albi_2\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:agbi_2\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:albi_1\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:agbi_1\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:albi_0\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:agbi_0\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:xneq\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:xlt\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:xlte\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:xgt\
	\ADC_SAR_Seq_1:MODULE_2:g1:a0:xgte\
	\ADC_SAR_Seq_1:MODULE_2:lt\
	\ADC_SAR_Seq_1:MODULE_2:gt\
	\ADC_SAR_Seq_1:MODULE_2:gte\
	\ADC_SAR_Seq_1:MODULE_2:lte\
	\ADC_SAR_Seq_1:MODULE_2:neq\
	Net_6005
	Net_6010
	Net_5489
	Net_5490
	Net_5491
	Net_5492
	Net_5493
	Net_5494
	Net_5495
	\PWM_8:PWMUDB:km_run\
	\PWM_8:PWMUDB:ctrl_cmpmode2_2\
	\PWM_8:PWMUDB:ctrl_cmpmode2_1\
	\PWM_8:PWMUDB:ctrl_cmpmode2_0\
	\PWM_8:PWMUDB:ctrl_cmpmode1_2\
	\PWM_8:PWMUDB:ctrl_cmpmode1_1\
	\PWM_8:PWMUDB:ctrl_cmpmode1_0\
	\PWM_8:PWMUDB:capt_rising\
	\PWM_8:PWMUDB:capt_falling\
	\PWM_8:PWMUDB:trig_rise\
	\PWM_8:PWMUDB:trig_fall\
	\PWM_8:PWMUDB:sc_kill\
	\PWM_8:PWMUDB:min_kill\
	\PWM_8:PWMUDB:km_tc\
	\PWM_8:PWMUDB:db_tc\
	\PWM_8:PWMUDB:dith_sel\
	\PWM_8:PWMUDB:compare2\
	\PWM_8:Net_101\
	Net_5782
	Net_5783
	\PWM_8:PWMUDB:MODULE_10:b_31\
	\PWM_8:PWMUDB:MODULE_10:b_30\
	\PWM_8:PWMUDB:MODULE_10:b_29\
	\PWM_8:PWMUDB:MODULE_10:b_28\
	\PWM_8:PWMUDB:MODULE_10:b_27\
	\PWM_8:PWMUDB:MODULE_10:b_26\
	\PWM_8:PWMUDB:MODULE_10:b_25\
	\PWM_8:PWMUDB:MODULE_10:b_24\
	\PWM_8:PWMUDB:MODULE_10:b_23\
	\PWM_8:PWMUDB:MODULE_10:b_22\
	\PWM_8:PWMUDB:MODULE_10:b_21\
	\PWM_8:PWMUDB:MODULE_10:b_20\
	\PWM_8:PWMUDB:MODULE_10:b_19\
	\PWM_8:PWMUDB:MODULE_10:b_18\
	\PWM_8:PWMUDB:MODULE_10:b_17\
	\PWM_8:PWMUDB:MODULE_10:b_16\
	\PWM_8:PWMUDB:MODULE_10:b_15\
	\PWM_8:PWMUDB:MODULE_10:b_14\
	\PWM_8:PWMUDB:MODULE_10:b_13\
	\PWM_8:PWMUDB:MODULE_10:b_12\
	\PWM_8:PWMUDB:MODULE_10:b_11\
	\PWM_8:PWMUDB:MODULE_10:b_10\
	\PWM_8:PWMUDB:MODULE_10:b_9\
	\PWM_8:PWMUDB:MODULE_10:b_8\
	\PWM_8:PWMUDB:MODULE_10:b_7\
	\PWM_8:PWMUDB:MODULE_10:b_6\
	\PWM_8:PWMUDB:MODULE_10:b_5\
	\PWM_8:PWMUDB:MODULE_10:b_4\
	\PWM_8:PWMUDB:MODULE_10:b_3\
	\PWM_8:PWMUDB:MODULE_10:b_2\
	\PWM_8:PWMUDB:MODULE_10:b_1\
	\PWM_8:PWMUDB:MODULE_10:b_0\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5784
	Net_5781
	\PWM_8:Net_113\
	\PWM_8:Net_107\
	\PWM_8:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 1170 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:reset\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \IDAC8_1:Net_125\ to zero
Aliasing \IDAC8_1:Net_194\ to zero
Aliasing \IDAC8_1:Net_195\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__IDAC_out_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__VDAC_out_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \CapSense_1:CompCH0:clock\ to zero
Aliasing \CapSense_1:IdacCH0:Net_125\ to zero
Aliasing \CapSense_1:IdacCH0:Net_195\ to zero
Aliasing \CapSense_1:tmpOE__CmodCH0_net_0\ to tmpOE__PWM_out_0_net_0
Aliasing \CapSense_1:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense_1:Net_375\ to zero
Aliasing \CapSense_1:Net_373\ to tmpOE__PWM_out_0_net_0
Aliasing \CapSense_1:Net_371\ to tmpOE__PWM_out_0_net_0
Aliasing \CapSense_1:ClockGen:cs_addr_2\ to zero
Aliasing \CapSense_1:ClockGen:prs_cs_addr_2\ to \CapSense_1:ClockGen:cs_addr_0\
Aliasing \CapSense_1:ClockGen:prs_cs_addr_1\ to zero
Aliasing \PWM_7:PWMUDB:hwCapture\ to zero
Aliasing \PWM_7:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_7:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_7:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_7:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_7:PWMUDB:reset\ to zero
Aliasing \PWM_7:PWMUDB:status_6\ to zero
Aliasing \PWM_7:PWMUDB:status_4\ to zero
Aliasing \PWM_7:PWMUDB:cmp2\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_7:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_7:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_2_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_3_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_4_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_5_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_6_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_7_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_7_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_6_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_2_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_0_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_5_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_2_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_0_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_4_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_2_3_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_3_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_4_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_0_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_5_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_7_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_6_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_5_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_4_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_3_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__PWM_out_0_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_5_net_0 to tmpOE__PWM_out_0_net_0
Aliasing Net_3855 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__WaveDAC_out_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing tmpOE__PWM_out_6_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:reset\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_4_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \PWM_6:PWMUDB:hwCapture\ to zero
Aliasing \PWM_6:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_6:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_6:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_6:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_6:PWMUDB:reset\ to zero
Aliasing \PWM_6:PWMUDB:status_6\ to zero
Aliasing \PWM_6:PWMUDB:status_4\ to zero
Aliasing \PWM_6:PWMUDB:cmp2\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_6:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_6:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_5:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_5:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_5:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_5:PWMUDB:reset\ to zero
Aliasing \PWM_5:PWMUDB:status_6\ to zero
Aliasing \PWM_5:PWMUDB:status_4\ to zero
Aliasing \PWM_5:PWMUDB:cmp2\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_5:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_5:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_3_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_2_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_4:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:reset\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_6_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_5_7_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \StripLights:Net_7\ to zero
Aliasing \StripLights:B_WS2811:status_5\ to zero
Aliasing \StripLights:B_WS2811:status_4\ to zero
Aliasing \StripLights:B_WS2811:status_3\ to zero
Aliasing \StripLights:B_WS2811:status_2\ to zero
Aliasing \StripLights:B_WS2811:dataOut\\S\ to zero
Aliasing \StripLights:B_WS2811:xferCmpt\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:xferCmpt\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_2\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_2\\S\ to zero
Aliasing \StripLights:B_WS2811:state_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_1\\S\ to zero
Aliasing \StripLights:B_WS2811:state_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_0\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_1\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_0\\S\ to zero
Aliasing \StripLights:B_WS2811:dpAddr_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_1\\S\ to zero
Aliasing \StripLights:B_WS2811:dpAddr_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_0\\S\ to zero
Aliasing \StripLights:B_WS2811:pwmCntl\\R\ to zero
Aliasing \StripLights:B_WS2811:pwmCntl\\S\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dshifter:cs_addr_2\ to zero
Aliasing \StripLights:B_WS2811:pwm8:cs_addr_2\ to zero
Aliasing \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing \StripLights:StringSel:clk\ to zero
Aliasing \StripLights:StringSel:rst\ to zero
Aliasing tmpOE__Neo_out_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ to tmpOE__PWM_out_0_net_0
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:soc\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ to zero
Aliasing Net_6017 to \ADC_SAR_Seq_1:bSAR_SEQ:status_0\
Aliasing \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWM_out_0_net_0
Aliasing \Timer:Net_260\ to zero
Aliasing \Timer:Net_102\ to tmpOE__PWM_out_0_net_0
Aliasing \TIMER_REG:clk\ to zero
Aliasing \TIMER_REG:rst\ to zero
Aliasing tmpOE__analog_in_0_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__GPIO_12_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_2_net_0 to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__analog_in_1_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \PWM_8:PWMUDB:hwCapture\ to zero
Aliasing \PWM_8:PWMUDB:trig_out\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_8:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_8:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_8:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_8:PWMUDB:reset\ to zero
Aliasing \PWM_8:PWMUDB:status_6\ to zero
Aliasing \PWM_8:PWMUDB:status_4\ to zero
Aliasing \PWM_8:PWMUDB:cmp2\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_8:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_8:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_out_0_net_0
Aliasing tmpOE__PWM_out_7_net_0 to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \CapSense_1:ClockGen:tmp_ppulse_dly\\D\ to \CapSense_1:ClockGen:prescaler\
Aliasing \PWM_7:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_7:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_7:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_7:PWMUDB:prevCompare1\\D\ to \PWM_7:PWMUDB:pwm_temp\
Aliasing \PWM_7:PWMUDB:tc_i_reg\\D\ to \PWM_7:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_6:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_6:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_6:PWMUDB:prevCompare1\\D\ to \PWM_6:PWMUDB:pwm_temp\
Aliasing \PWM_6:PWMUDB:tc_i_reg\\D\ to \PWM_6:PWMUDB:status_2\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_5:PWMUDB:prevCompare1\\D\ to \PWM_5:PWMUDB:pwm_temp\
Aliasing \PWM_5:PWMUDB:tc_i_reg\\D\ to \PWM_5:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:tc_i_reg\\D\ to \PWM_4:PWMUDB:status_2\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_SAR_Seq_1:MODIN2_5\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_SAR_Seq_1:MODIN2_4\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_SAR_Seq_1:MODIN2_3\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_SAR_Seq_1:MODIN2_2\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_SAR_Seq_1:MODIN2_1\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_SAR_Seq_1:MODIN2_0\
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\\D\ to \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\\D\
Aliasing \PWM_8:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_8:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_8:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_out_0_net_0
Aliasing \PWM_8:PWMUDB:prevCompare1\\D\ to \PWM_8:PWMUDB:pwm_temp\
Aliasing \PWM_8:PWMUDB:tc_i_reg\\D\ to \PWM_8:PWMUDB:status_2\
Removing Rhs of wire Net_1063[2] = \PWM_1:Net_96\[183]
Removing Rhs of wire Net_1063[2] = \PWM_1:PWMUDB:pwm_i_reg\[175]
Removing Lhs of wire one[7] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[24] = \PWM_1:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[34] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[35] = \PWM_1:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[39] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[41] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[42] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[43] = \PWM_1:PWMUDB:runmode_enable\[40]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[47] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[48] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[49] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[50] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[53] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\[57] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\[345]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\[59] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\[346]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[60] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[61] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[62] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[63] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[66] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[67] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[68] = \PWM_1:PWMUDB:final_kill_reg\[82]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[69] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[70] = \PWM_1:PWMUDB:fifo_full\[89]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[72] = \PWM_1:PWMUDB:cmp2_status_reg\[81]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[73] = \PWM_1:PWMUDB:cmp1_status_reg\[80]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[78] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[79] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[83] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[84] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[85] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[86] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[87] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[88] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[90] = \PWM_1:PWMUDB:tc_i\[45]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[91] = \PWM_1:PWMUDB:runmode_enable\[40]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[92] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[173] = \PWM_1:PWMUDB:cmp1_less\[144]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[178] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[180] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[186] = \PWM_1:PWMUDB:cmp1\[76]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\[227] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\[228] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\[229] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\[230] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\[231] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\[232] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\[233] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\[234] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\[235] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\[236] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\[237] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\[238] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\[239] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\[240] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\[241] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\[242] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\[243] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\[244] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\[245] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\[246] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\[247] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\[248] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_1\[249] = \PWM_1:PWMUDB:MODIN4_1\[250]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_1\[250] = \PWM_1:PWMUDB:dith_count_1\[56]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_0\[251] = \PWM_1:PWMUDB:MODIN4_0\[252]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_0\[252] = \PWM_1:PWMUDB:dith_count_0\[58]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[384] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[385] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[404] = \PWM_2:PWMUDB:control_7\[396]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[414] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[415] = \PWM_2:PWMUDB:control_7\[396]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[419] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[421] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[422] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[423] = \PWM_2:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[427] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[428] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[429] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[430] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[433] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_4_1\[437] = \PWM_2:PWMUDB:MODULE_4:g2:a0:s_1\[725]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_4_0\[439] = \PWM_2:PWMUDB:MODULE_4:g2:a0:s_0\[726]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[440] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[441] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[442] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[443] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[446] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[447] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[448] = \PWM_2:PWMUDB:final_kill_reg\[462]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[449] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[450] = \PWM_2:PWMUDB:fifo_full\[469]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[452] = \PWM_2:PWMUDB:cmp2_status_reg\[461]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[453] = \PWM_2:PWMUDB:cmp1_status_reg\[460]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[458] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[459] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[463] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[464] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[465] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[466] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[467] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[468] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[470] = \PWM_2:PWMUDB:tc_i\[425]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[471] = \PWM_2:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[472] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[553] = \PWM_2:PWMUDB:cmp1_less\[524]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[558] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[560] = zero[6]
Removing Rhs of wire \PWM_2:Net_96\[563] = \PWM_2:PWMUDB:pwm_i_reg\[555]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[566] = \PWM_2:PWMUDB:cmp1\[456]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_23\[607] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_22\[608] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_21\[609] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_20\[610] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_19\[611] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_18\[612] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_17\[613] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_16\[614] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_15\[615] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_14\[616] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_13\[617] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_12\[618] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_11\[619] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_10\[620] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_9\[621] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_8\[622] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_7\[623] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_6\[624] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_5\[625] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_4\[626] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_3\[627] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_2\[628] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_1\[629] = \PWM_2:PWMUDB:MODIN5_1\[630]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN5_1\[630] = \PWM_2:PWMUDB:dith_count_1\[436]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:a_0\[631] = \PWM_2:PWMUDB:MODIN5_0\[632]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN5_0\[632] = \PWM_2:PWMUDB:dith_count_0\[438]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[764] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[765] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_949[766] = \PWM_2:Net_96\[563]
Removing Lhs of wire tmpOE__PWM_out_1_net_0[773] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \IDAC8_1:Net_125\[779] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_158\[780] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_123\[781] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_194\[786] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_195\[787] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_83\[789] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_81\[790] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_82\[791] = zero[6]
Removing Lhs of wire tmpOE__IDAC_out_1_net_0[796] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__VDAC_out_1_net_0[802] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \CapSense_1:CompCH0:clock\[814] = zero[6]
Removing Rhs of wire \CapSense_1:Cmp_CH0\[816] = \CapSense_1:CompCH0:Net_1\[815]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_125\[819] = zero[6]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_158\[820] = zero[6]
Removing Rhs of wire \CapSense_1:IdacCH0:Net_123\[821] = \CapSense_1:IdacCH0:Net_157\[824]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_195\[827] = zero[6]
Removing Lhs of wire \CapSense_1:tmpOE__CmodCH0_net_0\[830] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \CapSense_1:tmpOE__PortCH0_net_0\[837] = zero[6]
Removing Rhs of wire \CapSense_1:PreChargeClk\[846] = \CapSense_1:ClockGen:tmp_pclk\[1097]
Removing Lhs of wire \CapSense_1:Net_375\[851] = zero[6]
Removing Rhs of wire \CapSense_1:clk\[853] = \CapSense_1:Net_1644\[1106]
Removing Lhs of wire \CapSense_1:Net_373\[854] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire \CapSense_1:DigitalClk\[857] = \CapSense_1:ClockGen:tmp_dpulse\[964]
Removing Rhs of wire \CapSense_1:mrst\[934] = \CapSense_1:ClockGen:cstate_1\[1091]
Removing Lhs of wire \CapSense_1:MeasureCH0:load_enable\[940] = \CapSense_1:MeasureCH0:wndState_0\[937]
Removing Rhs of wire \CapSense_1:Net_1603\[944] = \CapSense_1:MeasureCH0:wndState_3\[933]
Removing Lhs of wire \CapSense_1:Net_371\[946] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire \CapSense_1:ClockGen:inter_reset\[963] = \CapSense_1:ClockGen:cstate_0\[1092]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_2\[966] = zero[6]
Removing Rhs of wire \CapSense_1:ClockGen:cs_addr_1\[967] = \CapSense_1:ClockGen:z0\[971]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_0\[968] = \CapSense_1:ClockGen:inter_reset\[963]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_2\[1002] = \CapSense_1:ClockGen:inter_reset\[963]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_1\[1003] = zero[6]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_0\[1004] = \CapSense_1:ClockGen:clock_detect_reg\[951]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse\[1088] = \CapSense_1:ClockGen:tmp_ppulse_reg\[1085]
Removing Lhs of wire \CapSense_1:ClockGen:mesen\[1093] = \CapSense_1:ClockGen:control_1\[960]
Removing Lhs of wire \CapSense_1:ClockGen:syncen\[1094] = \CapSense_1:ClockGen:control_0\[961]
Removing Lhs of wire \CapSense_1:ClockGen:prescaler\[1095] = \CapSense_1:ClockGen:tmp_ppulse_reg\[1085]
Removing Lhs of wire \CapSense_1:ClockGen:bitstream\[1096] = \CapSense_1:ClockGen:cmsb_reg\[1079]
Removing Lhs of wire \CapSense_1:ClockGen:work_en\[1099] = \CapSense_1:ClockGen:cstate_2\[1090]
Removing Lhs of wire \CapSense_1:ClockGen:ch0en\[1100] = \CapSense_1:ClockGen:control_2\[959]
Removing Lhs of wire \PWM_7:PWMUDB:ctrl_enable\[1153] = \PWM_7:PWMUDB:control_7\[1145]
Removing Lhs of wire \PWM_7:PWMUDB:hwCapture\[1163] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:hwEnable\[1164] = \PWM_7:PWMUDB:control_7\[1145]
Removing Lhs of wire \PWM_7:PWMUDB:trig_out\[1168] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\R\[1170] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\S\[1171] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_enable\[1172] = \PWM_7:PWMUDB:runmode_enable\[1169]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\R\[1176] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\S\[1177] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\R\[1178] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\S\[1179] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill\[1182] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_5_1\[1186] = \PWM_7:PWMUDB:MODULE_5:g2:a0:s_1\[1474]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_5_0\[1188] = \PWM_7:PWMUDB:MODULE_5:g2:a0:s_0\[1475]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\R\[1189] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\S\[1190] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\R\[1191] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\S\[1192] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:reset\[1195] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:status_6\[1196] = zero[6]
Removing Rhs of wire \PWM_7:PWMUDB:status_5\[1197] = \PWM_7:PWMUDB:final_kill_reg\[1211]
Removing Lhs of wire \PWM_7:PWMUDB:status_4\[1198] = zero[6]
Removing Rhs of wire \PWM_7:PWMUDB:status_3\[1199] = \PWM_7:PWMUDB:fifo_full\[1218]
Removing Rhs of wire \PWM_7:PWMUDB:status_1\[1201] = \PWM_7:PWMUDB:cmp2_status_reg\[1210]
Removing Rhs of wire \PWM_7:PWMUDB:status_0\[1202] = \PWM_7:PWMUDB:cmp1_status_reg\[1209]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status\[1207] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2\[1208] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\R\[1212] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\S\[1213] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\R\[1214] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\S\[1215] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\R\[1216] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\S\[1217] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_2\[1219] = \PWM_7:PWMUDB:tc_i\[1174]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_1\[1220] = \PWM_7:PWMUDB:runmode_enable\[1169]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_0\[1221] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:compare1\[1302] = \PWM_7:PWMUDB:cmp1_less\[1273]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i\[1307] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i\[1309] = zero[6]
Removing Rhs of wire \PWM_7:Net_96\[1312] = \PWM_7:PWMUDB:pwm_i_reg\[1304]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_temp\[1315] = \PWM_7:PWMUDB:cmp1\[1205]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_23\[1356] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_22\[1357] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_21\[1358] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_20\[1359] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_19\[1360] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_18\[1361] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_17\[1362] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_16\[1363] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_15\[1364] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_14\[1365] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_13\[1366] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_12\[1367] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_11\[1368] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_10\[1369] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_9\[1370] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_8\[1371] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_7\[1372] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_6\[1373] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_5\[1374] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_4\[1375] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_3\[1376] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_2\[1377] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_1\[1378] = \PWM_7:PWMUDB:MODIN6_1\[1379]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN6_1\[1379] = \PWM_7:PWMUDB:dith_count_1\[1185]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:a_0\[1380] = \PWM_7:PWMUDB:MODIN6_0\[1381]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN6_0\[1381] = \PWM_7:PWMUDB:dith_count_0\[1187]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1513] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1514] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_4091[1515] = \PWM_7:Net_96\[1312]
Removing Lhs of wire tmpOE__GPIO_5_2_net_0[1522] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_3_net_0[1528] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_4_net_0[1534] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_5_net_0[1540] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_1_net_0[1546] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_6_net_0[1552] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_7_net_0[1558] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_1_net_0[1564] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_7_net_0[1570] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_6_net_0[1576] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_2_net_0[1582] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_0_net_0[1588] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_5_net_0[1594] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_2_net_0[1600] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_0_net_0[1606] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_4_net_0[1612] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_2_3_net_0[1618] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_3_net_0[1624] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_4_net_0[1630] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_0_net_0[1636] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_5_net_0[1642] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_7_net_0[1648] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_6_net_0[1655] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_5_net_0[1662] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_4_net_0[1669] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_3_net_0[1676] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1713] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1720] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_5_net_0[1746] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_4050[1747] = \PWM_5:Net_96\[2746]
Removing Rhs of wire Net_4050[1747] = \PWM_5:PWMUDB:pwm_i_reg\[2738]
Removing Lhs of wire Net_3855[1752] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__WaveDAC_out_net_0[1754] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire \WaveDAC8_1:Net_183\[1772] = \WaveDAC8_1:demux:tmp__demux_0_reg\[1777]
Removing Rhs of wire \WaveDAC8_1:Net_107\[1775] = \WaveDAC8_1:demux:tmp__demux_1_reg\[1780]
Removing Rhs of wire \WaveDAC8_1:Net_134\[1778] = \WaveDAC8_1:cydff_1\[1795]
Removing Lhs of wire \WaveDAC8_1:Net_336\[1779] = Net_3856[1761]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[1782] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[1783] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[1784] = zero[6]
Removing Lhs of wire tmpOE__PWM_out_6_net_0[1797] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1817] = \PWM_3:PWMUDB:control_7\[1809]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1827] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1828] = \PWM_3:PWMUDB:control_7\[1809]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1832] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1834] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1835] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1836] = \PWM_3:PWMUDB:runmode_enable\[1833]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1840] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1841] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1842] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1843] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1846] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_6_1\[1850] = \PWM_3:PWMUDB:MODULE_6:g2:a0:s_1\[2138]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_6_0\[1852] = \PWM_3:PWMUDB:MODULE_6:g2:a0:s_0\[2139]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1853] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1854] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1855] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1856] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1859] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1860] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[1861] = \PWM_3:PWMUDB:final_kill_reg\[1875]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1862] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1863] = \PWM_3:PWMUDB:fifo_full\[1882]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1865] = \PWM_3:PWMUDB:cmp2_status_reg\[1874]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1866] = \PWM_3:PWMUDB:cmp1_status_reg\[1873]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1871] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1872] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1876] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1877] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1878] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1879] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1880] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1881] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1883] = \PWM_3:PWMUDB:tc_i\[1838]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1884] = \PWM_3:PWMUDB:runmode_enable\[1833]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1885] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1966] = \PWM_3:PWMUDB:cmp1_less\[1937]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1971] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1973] = zero[6]
Removing Rhs of wire \PWM_3:Net_96\[1976] = \PWM_3:PWMUDB:pwm_i_reg\[1968]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1979] = \PWM_3:PWMUDB:cmp1\[1869]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_23\[2020] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_22\[2021] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_21\[2022] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_20\[2023] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_19\[2024] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_18\[2025] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_17\[2026] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_16\[2027] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_15\[2028] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_14\[2029] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_13\[2030] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_12\[2031] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_11\[2032] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_10\[2033] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_9\[2034] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_8\[2035] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_7\[2036] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_6\[2037] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_5\[2038] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_4\[2039] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_3\[2040] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_2\[2041] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_1\[2042] = \PWM_3:PWMUDB:MODIN7_1\[2043]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN7_1\[2043] = \PWM_3:PWMUDB:dith_count_1\[1849]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:a_0\[2044] = \PWM_3:PWMUDB:MODIN7_0\[2045]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN7_0\[2045] = \PWM_3:PWMUDB:dith_count_0\[1851]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2177] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2178] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_4022[2179] = \PWM_3:Net_96\[1976]
Removing Lhs of wire tmpOE__PWM_out_4_net_0[2186] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_4063[2187] = \PWM_6:Net_96\[2366]
Removing Rhs of wire Net_4063[2187] = \PWM_6:PWMUDB:pwm_i_reg\[2358]
Removing Lhs of wire \PWM_6:PWMUDB:ctrl_enable\[2207] = \PWM_6:PWMUDB:control_7\[2199]
Removing Lhs of wire \PWM_6:PWMUDB:hwCapture\[2217] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:hwEnable\[2218] = \PWM_6:PWMUDB:control_7\[2199]
Removing Lhs of wire \PWM_6:PWMUDB:trig_out\[2222] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\R\[2224] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\S\[2225] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_enable\[2226] = \PWM_6:PWMUDB:runmode_enable\[2223]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\R\[2230] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\S\[2231] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\R\[2232] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\S\[2233] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill\[2236] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_1\[2240] = \PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\[2528]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_0\[2242] = \PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\[2529]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\R\[2243] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\S\[2244] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\R\[2245] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\S\[2246] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:reset\[2249] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:status_6\[2250] = zero[6]
Removing Rhs of wire \PWM_6:PWMUDB:status_5\[2251] = \PWM_6:PWMUDB:final_kill_reg\[2265]
Removing Lhs of wire \PWM_6:PWMUDB:status_4\[2252] = zero[6]
Removing Rhs of wire \PWM_6:PWMUDB:status_3\[2253] = \PWM_6:PWMUDB:fifo_full\[2272]
Removing Rhs of wire \PWM_6:PWMUDB:status_1\[2255] = \PWM_6:PWMUDB:cmp2_status_reg\[2264]
Removing Rhs of wire \PWM_6:PWMUDB:status_0\[2256] = \PWM_6:PWMUDB:cmp1_status_reg\[2263]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status\[2261] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2\[2262] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\R\[2266] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\S\[2267] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\R\[2268] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\S\[2269] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\R\[2270] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\S\[2271] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_2\[2273] = \PWM_6:PWMUDB:tc_i\[2228]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_1\[2274] = \PWM_6:PWMUDB:runmode_enable\[2223]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_0\[2275] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:compare1\[2356] = \PWM_6:PWMUDB:cmp1_less\[2327]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i\[2361] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i\[2363] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_temp\[2369] = \PWM_6:PWMUDB:cmp1\[2259]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_23\[2410] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_22\[2411] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_21\[2412] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_20\[2413] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_19\[2414] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_18\[2415] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_17\[2416] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_16\[2417] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_15\[2418] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_14\[2419] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_13\[2420] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_12\[2421] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_11\[2422] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_10\[2423] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_9\[2424] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_8\[2425] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_7\[2426] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_6\[2427] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_5\[2428] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_4\[2429] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_3\[2430] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_2\[2431] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_1\[2432] = \PWM_6:PWMUDB:MODIN8_1\[2433]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN8_1\[2433] = \PWM_6:PWMUDB:dith_count_1\[2239]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_0\[2434] = \PWM_6:PWMUDB:MODIN8_0\[2435]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN8_0\[2435] = \PWM_6:PWMUDB:dith_count_0\[2241]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2567] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2568] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:ctrl_enable\[2587] = \PWM_5:PWMUDB:control_7\[2579]
Removing Lhs of wire \PWM_5:PWMUDB:hwCapture\[2597] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:hwEnable\[2598] = \PWM_5:PWMUDB:control_7\[2579]
Removing Lhs of wire \PWM_5:PWMUDB:trig_out\[2602] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\R\[2604] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\S\[2605] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_enable\[2606] = \PWM_5:PWMUDB:runmode_enable\[2603]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\R\[2610] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\S\[2611] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\R\[2612] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\S\[2613] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill\[2616] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_8_1\[2620] = \PWM_5:PWMUDB:MODULE_8:g2:a0:s_1\[2908]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_8_0\[2622] = \PWM_5:PWMUDB:MODULE_8:g2:a0:s_0\[2909]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\R\[2623] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\S\[2624] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\R\[2625] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\S\[2626] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:reset\[2629] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:status_6\[2630] = zero[6]
Removing Rhs of wire \PWM_5:PWMUDB:status_5\[2631] = \PWM_5:PWMUDB:final_kill_reg\[2645]
Removing Lhs of wire \PWM_5:PWMUDB:status_4\[2632] = zero[6]
Removing Rhs of wire \PWM_5:PWMUDB:status_3\[2633] = \PWM_5:PWMUDB:fifo_full\[2652]
Removing Rhs of wire \PWM_5:PWMUDB:status_1\[2635] = \PWM_5:PWMUDB:cmp2_status_reg\[2644]
Removing Rhs of wire \PWM_5:PWMUDB:status_0\[2636] = \PWM_5:PWMUDB:cmp1_status_reg\[2643]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status\[2641] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2\[2642] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\R\[2646] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\S\[2647] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\R\[2648] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\S\[2649] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\R\[2650] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\S\[2651] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_2\[2653] = \PWM_5:PWMUDB:tc_i\[2608]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_1\[2654] = \PWM_5:PWMUDB:runmode_enable\[2603]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_0\[2655] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:compare1\[2736] = \PWM_5:PWMUDB:cmp1_less\[2707]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i\[2741] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i\[2743] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_temp\[2749] = \PWM_5:PWMUDB:cmp1\[2639]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_23\[2790] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_22\[2791] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_21\[2792] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_20\[2793] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_19\[2794] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_18\[2795] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_17\[2796] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_16\[2797] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_15\[2798] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_14\[2799] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_13\[2800] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_12\[2801] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_11\[2802] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_10\[2803] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_9\[2804] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_8\[2805] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_7\[2806] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_6\[2807] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_5\[2808] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_4\[2809] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_3\[2810] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_2\[2811] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_1\[2812] = \PWM_5:PWMUDB:MODIN9_1\[2813]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN9_1\[2813] = \PWM_5:PWMUDB:dith_count_1\[2619]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:a_0\[2814] = \PWM_5:PWMUDB:MODIN9_0\[2815]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN9_0\[2815] = \PWM_5:PWMUDB:dith_count_0\[2621]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2947] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2948] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_3_net_0[2955] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_2_net_0[2961] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_4035[2962] = \PWM_4:Net_96\[3140]
Removing Rhs of wire Net_4035[2962] = \PWM_4:PWMUDB:pwm_i_reg\[3132]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[2981] = \PWM_4:PWMUDB:control_7\[2973]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[2991] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[2992] = \PWM_4:PWMUDB:control_7\[2973]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[2996] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[2998] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[2999] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[3000] = \PWM_4:PWMUDB:runmode_enable\[2997]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[3004] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[3005] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[3006] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[3007] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[3010] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_9_1\[3014] = \PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\[3302]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_9_0\[3016] = \PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\[3303]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[3017] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[3018] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[3019] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[3020] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:reset\[3023] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[3024] = zero[6]
Removing Rhs of wire \PWM_4:PWMUDB:status_5\[3025] = \PWM_4:PWMUDB:final_kill_reg\[3039]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[3026] = zero[6]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[3027] = \PWM_4:PWMUDB:fifo_full\[3046]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[3029] = \PWM_4:PWMUDB:cmp2_status_reg\[3038]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[3030] = \PWM_4:PWMUDB:cmp1_status_reg\[3037]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[3035] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[3036] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[3040] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[3041] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[3042] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[3043] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[3044] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[3045] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[3047] = \PWM_4:PWMUDB:tc_i\[3002]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[3048] = \PWM_4:PWMUDB:runmode_enable\[2997]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[3049] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[3130] = \PWM_4:PWMUDB:cmp1_less\[3101]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[3135] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[3137] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[3143] = \PWM_4:PWMUDB:cmp1\[3033]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_23\[3184] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_22\[3185] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_21\[3186] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_20\[3187] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_19\[3188] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_18\[3189] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_17\[3190] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_16\[3191] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_15\[3192] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_14\[3193] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_13\[3194] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_12\[3195] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_11\[3196] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_10\[3197] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_9\[3198] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_8\[3199] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_7\[3200] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_6\[3201] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_5\[3202] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_4\[3203] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_3\[3204] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_2\[3205] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_1\[3206] = \PWM_4:PWMUDB:MODIN10_1\[3207]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN10_1\[3207] = \PWM_4:PWMUDB:dith_count_1\[3013]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_0\[3208] = \PWM_4:PWMUDB:MODIN10_0\[3209]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN10_0\[3209] = \PWM_4:PWMUDB:dith_count_0\[3015]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[3341] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[3342] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_6_net_0[3349] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_7_net_0[3355] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \StripLights:Net_7\[3362] = zero[6]
Removing Rhs of wire \StripLights:Net_64\[3369] = \StripLights:B_WS2811:dataOut\[3370]
Removing Rhs of wire \StripLights:B_WS2811:status_7\[3382] = \StripLights:B_WS2811:enable\[3390]
Removing Lhs of wire \StripLights:B_WS2811:status_7\[3382] = \StripLights:B_WS2811:control_0\[3379]
Removing Rhs of wire \StripLights:B_WS2811:status_6\[3383] = \StripLights:B_WS2811:xferCmpt\[3398]
Removing Lhs of wire \StripLights:B_WS2811:status_5\[3384] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:status_4\[3385] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:status_3\[3386] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:status_2\[3387] = zero[6]
Removing Rhs of wire \StripLights:B_WS2811:status_1\[3388] = \StripLights:B_WS2811:fifoNotFull\[3397]
Removing Rhs of wire \StripLights:B_WS2811:status_0\[3389] = \StripLights:B_WS2811:fifoEmpty\[3396]
Removing Lhs of wire \StripLights:B_WS2811:fifo_irq_en\[3393] = \StripLights:B_WS2811:control_3\[3376]
Removing Lhs of wire \StripLights:B_WS2811:xfrCmpt_irq_en\[3394] = \StripLights:B_WS2811:control_4\[3375]
Removing Lhs of wire \StripLights:B_WS2811:next_row\[3395] = \StripLights:B_WS2811:control_5\[3374]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_2\[3403] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_2\[3503]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_1\[3405] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_1\[3504]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_0\[3407] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_0\[3505]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\R\[3412] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\S\[3413] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\R\[3414] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\S\[3415] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\R\[3416] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\S\[3417] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\R\[3418] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\S\[3419] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\R\[3420] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\S\[3421] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\R\[3422] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\S\[3423] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\R\[3424] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\S\[3425] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\R\[3426] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\S\[3427] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\R\[3428] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\S\[3429] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\R\[3430] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\S\[3431] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:dshifter:cs_addr_2\[3433] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:pwm8:cs_addr_2\[3464] = zero[6]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_2\[3494] = \StripLights:B_WS2811:MODIN1_2\[3495]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_2\[3495] = \StripLights:B_WS2811:bitCount_2\[3400]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_1\[3496] = \StripLights:B_WS2811:MODIN1_1\[3497]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_1\[3497] = \StripLights:B_WS2811:bitCount_1\[3404]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_0\[3498] = \StripLights:B_WS2811:MODIN1_0\[3499]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_0\[3499] = \StripLights:B_WS2811:bitCount_0\[3406]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[3508] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[3509] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire \StripLights:saddr_3\[3511] = \StripLights:StringSel:control_out_3\[3553]
Removing Rhs of wire \StripLights:saddr_3\[3511] = \StripLights:StringSel:control_3\[3567]
Removing Rhs of wire \StripLights:saddr_2\[3512] = \StripLights:StringSel:control_out_2\[3552]
Removing Rhs of wire \StripLights:saddr_2\[3512] = \StripLights:StringSel:control_2\[3568]
Removing Rhs of wire \StripLights:saddr_1\[3513] = \StripLights:StringSel:control_out_1\[3551]
Removing Rhs of wire \StripLights:saddr_1\[3513] = \StripLights:StringSel:control_1\[3569]
Removing Rhs of wire \StripLights:saddr_0\[3514] = \StripLights:StringSel:control_out_0\[3550]
Removing Rhs of wire \StripLights:saddr_0\[3514] = \StripLights:StringSel:control_0\[3570]
Removing Rhs of wire Net_481[3530] = \StripLights:demux_1:tmp__demux_1_0_reg\[3510]
Removing Lhs of wire \StripLights:StringSel:clk\[3548] = zero[6]
Removing Lhs of wire \StripLights:StringSel:rst\[3549] = zero[6]
Removing Lhs of wire tmpOE__Neo_out_net_0[3572] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\[3577] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_2\[3579] = \ADC_SAR_Seq_1:MODULE_2:g1:a0:xeq\[3900]
Removing Rhs of wire \ADC_SAR_Seq_1:clock\[3580] = \ADC_SAR_Seq_1:Net_3874\[3802]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_5\[3582] = \ADC_SAR_Seq_1:bSAR_SEQ:count_5\[3771]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_4\[3584] = \ADC_SAR_Seq_1:bSAR_SEQ:count_4\[3772]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_3\[3586] = \ADC_SAR_Seq_1:bSAR_SEQ:count_3\[3773]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_2\[3588] = \ADC_SAR_Seq_1:bSAR_SEQ:count_2\[3774]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_1\[3590] = \ADC_SAR_Seq_1:bSAR_SEQ:count_1\[3775]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_0\[3592] = \ADC_SAR_Seq_1:bSAR_SEQ:count_0\[3776]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_0\[3721] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_2\[3722] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_1\[3723] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_3\[3724] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_1\[3725] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_3\[3726] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_0\[3727] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_2\[3728] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:Net_188\[3729] = \ADC_SAR_Seq_1:clock\[3580]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:soc\[3735] = zero[6]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:enable\[3763] = \ADC_SAR_Seq_1:bSAR_SEQ:control_0\[3764]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:load_period\[3765] = \ADC_SAR_Seq_1:bSAR_SEQ:control_1\[3766]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_7\[3777] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_6\[3778] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_5\[3779] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_4\[3780] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_3\[3781] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_2\[3782] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_1\[3783] = zero[6]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[3784] = \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\[3785]
Removing Rhs of wire Net_6017[3790] = \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[3784]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_5\[3811] = \ADC_SAR_Seq_1:MODIN2_5\[3812]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_5\[3812] = \ADC_SAR_Seq_1:ch_addr_5\[3582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_4\[3813] = \ADC_SAR_Seq_1:MODIN2_4\[3814]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_4\[3814] = \ADC_SAR_Seq_1:ch_addr_4\[3584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_3\[3815] = \ADC_SAR_Seq_1:MODIN2_3\[3816]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_3\[3816] = \ADC_SAR_Seq_1:ch_addr_3\[3586]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_2\[3817] = \ADC_SAR_Seq_1:MODIN2_2\[3818]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_2\[3818] = \ADC_SAR_Seq_1:ch_addr_2\[3588]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_1\[3819] = \ADC_SAR_Seq_1:MODIN2_1\[3820]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_1\[3820] = \ADC_SAR_Seq_1:ch_addr_1\[3590]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newa_0\[3821] = \ADC_SAR_Seq_1:MODIN2_0\[3822]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_0\[3822] = \ADC_SAR_Seq_1:ch_addr_0\[3592]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_5\[3823] = \ADC_SAR_Seq_1:MODIN3_5\[3824]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_5\[3824] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_4\[3825] = \ADC_SAR_Seq_1:MODIN3_4\[3826]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_4\[3826] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_3\[3827] = \ADC_SAR_Seq_1:MODIN3_3\[3828]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_3\[3828] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3585]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_2\[3829] = \ADC_SAR_Seq_1:MODIN3_2\[3830]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_2\[3830] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3587]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_1\[3831] = \ADC_SAR_Seq_1:MODIN3_1\[3832]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_1\[3832] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3589]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:newb_0\[3833] = \ADC_SAR_Seq_1:MODIN3_0\[3834]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN3_0\[3834] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3591]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_5\[3835] = \ADC_SAR_Seq_1:ch_addr_5\[3582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_4\[3836] = \ADC_SAR_Seq_1:ch_addr_4\[3584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_3\[3837] = \ADC_SAR_Seq_1:ch_addr_3\[3586]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_2\[3838] = \ADC_SAR_Seq_1:ch_addr_2\[3588]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_1\[3839] = \ADC_SAR_Seq_1:ch_addr_1\[3590]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:dataa_0\[3840] = \ADC_SAR_Seq_1:ch_addr_0\[3592]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_5\[3841] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_4\[3842] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_3\[3843] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3585]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_2\[3844] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3587]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_1\[3845] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3589]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:datab_0\[3846] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3591]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_5\[3847] = \ADC_SAR_Seq_1:ch_addr_5\[3582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_4\[3848] = \ADC_SAR_Seq_1:ch_addr_4\[3584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_3\[3849] = \ADC_SAR_Seq_1:ch_addr_3\[3586]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_2\[3850] = \ADC_SAR_Seq_1:ch_addr_2\[3588]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_1\[3851] = \ADC_SAR_Seq_1:ch_addr_1\[3590]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:a_0\[3852] = \ADC_SAR_Seq_1:ch_addr_0\[3592]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_5\[3853] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_4\[3854] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_3\[3855] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3585]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_2\[3856] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3587]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_1\[3857] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3589]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:b_0\[3858] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3591]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:aeqb_0\[3865] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_0\[3866] = \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\[3864]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eqi_0\[3872] = \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_5\[3871]
Removing Rhs of wire \ADC_SAR_Seq_1:MODULE_2:g1:a0:xeq\[3900] = \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:aeqb_1\[3873]
Removing Lhs of wire \Timer:Net_260\[3912] = zero[6]
Removing Lhs of wire \Timer:Net_266\[3913] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_5023[3914] = \TIMER_REG:control_out_0\[3923]
Removing Rhs of wire Net_5023[3914] = \TIMER_REG:control_0\[3946]
Removing Lhs of wire \Timer:Net_102\[3920] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \TIMER_REG:clk\[3921] = zero[6]
Removing Lhs of wire \TIMER_REG:rst\[3922] = zero[6]
Removing Lhs of wire tmpOE__analog_in_0_net_0[3948] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_1_net_0[3954] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_2_net_0[3960] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire tmpOE__analog_in_1_net_0[3966] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:ctrl_enable\[3984] = \PWM_8:PWMUDB:control_7\[3976]
Removing Lhs of wire \PWM_8:PWMUDB:hwCapture\[3994] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:hwEnable\[3995] = \PWM_8:PWMUDB:control_7\[3976]
Removing Lhs of wire \PWM_8:PWMUDB:trig_out\[3999] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\R\[4001] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\S\[4002] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_enable\[4003] = \PWM_8:PWMUDB:runmode_enable\[4000]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\R\[4007] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\S\[4008] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\R\[4009] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\S\[4010] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill\[4013] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_10_1\[4017] = \PWM_8:PWMUDB:MODULE_10:g2:a0:s_1\[4305]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_10_0\[4019] = \PWM_8:PWMUDB:MODULE_10:g2:a0:s_0\[4306]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\R\[4020] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\S\[4021] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\R\[4022] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\S\[4023] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:reset\[4026] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:status_6\[4027] = zero[6]
Removing Rhs of wire \PWM_8:PWMUDB:status_5\[4028] = \PWM_8:PWMUDB:final_kill_reg\[4042]
Removing Lhs of wire \PWM_8:PWMUDB:status_4\[4029] = zero[6]
Removing Rhs of wire \PWM_8:PWMUDB:status_3\[4030] = \PWM_8:PWMUDB:fifo_full\[4049]
Removing Rhs of wire \PWM_8:PWMUDB:status_1\[4032] = \PWM_8:PWMUDB:cmp2_status_reg\[4041]
Removing Rhs of wire \PWM_8:PWMUDB:status_0\[4033] = \PWM_8:PWMUDB:cmp1_status_reg\[4040]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status\[4038] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2\[4039] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\R\[4043] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\S\[4044] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\R\[4045] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\S\[4046] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\R\[4047] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\S\[4048] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_2\[4050] = \PWM_8:PWMUDB:tc_i\[4005]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_1\[4051] = \PWM_8:PWMUDB:runmode_enable\[4000]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_0\[4052] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:compare1\[4133] = \PWM_8:PWMUDB:cmp1_less\[4104]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i\[4138] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i\[4140] = zero[6]
Removing Rhs of wire \PWM_8:Net_96\[4143] = \PWM_8:PWMUDB:pwm_i_reg\[4135]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_temp\[4146] = \PWM_8:PWMUDB:cmp1\[4036]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_23\[4187] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_22\[4188] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_21\[4189] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_20\[4190] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_19\[4191] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_18\[4192] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_17\[4193] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_16\[4194] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_15\[4195] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_14\[4196] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_13\[4197] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_12\[4198] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_11\[4199] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_10\[4200] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_9\[4201] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_8\[4202] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_7\[4203] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_6\[4204] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_5\[4205] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_4\[4206] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_3\[4207] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_2\[4208] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_1\[4209] = \PWM_8:PWMUDB:MODIN11_1\[4210]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN11_1\[4210] = \PWM_8:PWMUDB:dith_count_1\[4016]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:a_0\[4211] = \PWM_8:PWMUDB:MODIN11_0\[4212]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN11_0\[4212] = \PWM_8:PWMUDB:dith_count_0\[4018]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[4344] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[4345] = tmpOE__PWM_out_0_net_0[1]
Removing Rhs of wire Net_5790[4346] = \PWM_8:Net_96\[4143]
Removing Lhs of wire tmpOE__PWM_out_7_net_0[4353] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[4358] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[4359] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[4360] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[4363] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[4366] = \PWM_1:PWMUDB:cmp1\[76]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[4367] = \PWM_1:PWMUDB:cmp1_status\[77]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[4368] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[4370] = \PWM_1:PWMUDB:pwm_i\[176]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[4371] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[4372] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[4373] = \PWM_1:PWMUDB:status_2\[71]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[4374] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[4375] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[4376] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[4379] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[4382] = \PWM_2:PWMUDB:cmp1\[456]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[4383] = \PWM_2:PWMUDB:cmp1_status\[457]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[4384] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[4386] = \PWM_2:PWMUDB:pwm_i\[556]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[4387] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[4388] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[4389] = \PWM_2:PWMUDB:status_2\[451]
Removing Lhs of wire \CapSense_1:ClockGen:clock_detect_reg\\D\[4394] = \CapSense_1:ClockGen:clock_detect\[1089]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_reg\\D\[4395] = \CapSense_1:ClockGen:tmp_ppulse_udb\[1086]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_dly\\D\[4396] = \CapSense_1:ClockGen:tmp_ppulse_reg\[1085]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\D\[4400] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCapture\\D\[4401] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:trig_last\\D\[4402] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\D\[4405] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCompare1\\D\[4408] = \PWM_7:PWMUDB:cmp1\[1205]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\D\[4409] = \PWM_7:PWMUDB:cmp1_status\[1206]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\D\[4410] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_i_reg\\D\[4412] = \PWM_7:PWMUDB:pwm_i\[1305]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i_reg\\D\[4413] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i_reg\\D\[4414] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:tc_i_reg\\D\[4415] = \PWM_7:PWMUDB:status_2\[1200]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[4416] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[4417] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[4418] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[4419] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[4422] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[4425] = \PWM_3:PWMUDB:cmp1\[1869]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[4426] = \PWM_3:PWMUDB:cmp1_status\[1870]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[4427] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[4429] = \PWM_3:PWMUDB:pwm_i\[1969]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[4430] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[4431] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[4432] = \PWM_3:PWMUDB:status_2\[1864]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\D\[4433] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCapture\\D\[4434] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:trig_last\\D\[4435] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\D\[4438] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCompare1\\D\[4441] = \PWM_6:PWMUDB:cmp1\[2259]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\D\[4442] = \PWM_6:PWMUDB:cmp1_status\[2260]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\D\[4443] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_i_reg\\D\[4445] = \PWM_6:PWMUDB:pwm_i\[2359]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i_reg\\D\[4446] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i_reg\\D\[4447] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:tc_i_reg\\D\[4448] = \PWM_6:PWMUDB:status_2\[2254]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\D\[4449] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCapture\\D\[4450] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:trig_last\\D\[4451] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\D\[4454] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCompare1\\D\[4457] = \PWM_5:PWMUDB:cmp1\[2639]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\D\[4458] = \PWM_5:PWMUDB:cmp1_status\[2640]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\D\[4459] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_i_reg\\D\[4461] = \PWM_5:PWMUDB:pwm_i\[2739]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i_reg\\D\[4462] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i_reg\\D\[4463] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:tc_i_reg\\D\[4464] = \PWM_5:PWMUDB:status_2\[2634]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[4465] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[4466] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[4467] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[4470] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[4473] = \PWM_4:PWMUDB:cmp1\[3033]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[4474] = \PWM_4:PWMUDB:cmp1_status\[3034]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[4475] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_i_reg\\D\[4477] = \PWM_4:PWMUDB:pwm_i\[3133]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i_reg\\D\[4478] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i_reg\\D\[4479] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:tc_i_reg\\D\[4480] = \PWM_4:PWMUDB:status_2\[3028]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\[4491] = \ADC_SAR_Seq_1:ch_addr_5\[3582]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\[4492] = \ADC_SAR_Seq_1:ch_addr_4\[3584]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\[4493] = \ADC_SAR_Seq_1:ch_addr_3\[3586]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\[4494] = \ADC_SAR_Seq_1:ch_addr_2\[3588]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\[4495] = \ADC_SAR_Seq_1:ch_addr_1\[3590]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\[4496] = \ADC_SAR_Seq_1:ch_addr_0\[3592]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\\D\[4561] = \ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\[3789]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\\D\[4562] = \ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\[3789]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\D\[4563] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCapture\\D\[4564] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:trig_last\\D\[4565] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\D\[4568] = tmpOE__PWM_out_0_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCompare1\\D\[4571] = \PWM_8:PWMUDB:cmp1\[4036]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\D\[4572] = \PWM_8:PWMUDB:cmp1_status\[4037]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\D\[4573] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_i_reg\\D\[4575] = \PWM_8:PWMUDB:pwm_i\[4136]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i_reg\\D\[4576] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i_reg\\D\[4577] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:tc_i_reg\\D\[4578] = \PWM_8:PWMUDB:status_2\[4031]

------------------------------------------------------
Aliased 0 equations, 900 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_out_0_net_0' (cost = 0):
tmpOE__PWM_out_0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CapSense_1:Ioff_CH0\' (cost = 0):
\CapSense_1:Ioff_CH0\ <= (not \CapSense_1:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:int\' (cost = 5):
\CapSense_1:MeasureCH0:int\ <= ((\CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense_1:Net_1350\' (cost = 2):
\CapSense_1:Net_1350\ <= ((\CapSense_1:ClockGen:control_2\ and \CapSense_1:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:cmp1\' (cost = 0):
\PWM_7:PWMUDB:cmp1\ <= (\PWM_7:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:cmp1\' (cost = 0):
\PWM_6:PWMUDB:cmp1\ <= (\PWM_6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:cmp1\' (cost = 0):
\PWM_5:PWMUDB:cmp1\ <= (\PWM_5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\StripLights:B_WS2811:zeroBit\' (cost = 0):
\StripLights:B_WS2811:zeroBit\ <= (not \StripLights:B_WS2811:zeroCmp\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:oneBit\' (cost = 0):
\StripLights:B_WS2811:oneBit\ <= (not \StripLights:B_WS2811:oneCmp\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\StripLights:B_WS2811:bitCount_0\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\ <= (not \StripLights:B_WS2811:bitCount_0\);

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:eq_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:cmp1\' (cost = 0):
\PWM_8:PWMUDB:cmp1\ <= (\PWM_8:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:win_enable\' (cost = 8):
\CapSense_1:MeasureCH0:win_enable\ <= ((not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense_1:MeasureCH0:cnt_enable\ <= ((not \CapSense_1:MeasureCH0:cmp_in_reg\ and not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:MeasureCH0:cmp_in_reg\ and not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_7:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_5:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 3):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\' (cost = 8):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\ <= ((not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_1\)
	OR (not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_2:g1:a0:xeq\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_2:g1:a0:xeq\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_8:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\' (cost = 48):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\ <= ((not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_2\ and \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));

Note:  Virtual signal \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 226 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_7:PWMUDB:final_capture\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_6:PWMUDB:final_capture\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_8:PWMUDB:final_capture\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[94] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[355] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[365] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[375] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[474] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[735] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[745] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[755] = zero[6]
Removing Rhs of wire \CapSense_1:IdacCH0:Net_123\[821] = \CapSense_1:MeasureCH0:cmp_in_reg\[860]
Removing Lhs of wire \PWM_7:PWMUDB:final_capture\[1223] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1484] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1494] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1504] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1887] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2148] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2158] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2168] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_capture\[2277] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2538] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2548] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2558] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_capture\[2657] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2918] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2928] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[2938] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[3051] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[3312] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[3322] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[3332] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_capture\[4054] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[4315] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[4325] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[4335] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[4361] = \PWM_1:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[4369] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[4377] = \PWM_2:PWMUDB:control_7\[396]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[4385] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\D\[4403] = \PWM_7:PWMUDB:control_7\[1145]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\D\[4411] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[4420] = \PWM_3:PWMUDB:control_7\[1809]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[4428] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\D\[4436] = \PWM_6:PWMUDB:control_7\[2199]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\D\[4444] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\D\[4452] = \PWM_5:PWMUDB:control_7\[2579]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\D\[4460] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[4468] = \PWM_4:PWMUDB:control_7\[2973]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[4476] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\D\[4566] = \PWM_8:PWMUDB:control_7\[3976]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\D\[4574] = zero[6]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.966ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 01 August 2016 19:43:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\workspace\embedit\linx\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi-000.Bundle01\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \ADC_SAR_Seq_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock CapSense_1_Clock_tmp to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock ADC_SAR_Seq_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_CLK_1'. Fanout=2, Signal=Net_1114
    Digital Clock 1: Automatic-assigning  clock 'PWM_CLK_4'. Fanout=2, Signal=Net_4068
    Digital Clock 2: Automatic-assigning  clock 'PWM_CLK_2'. Fanout=2, Signal=Net_4012
    Digital Clock 3: Automatic-assigning  clock 'PWM_CLK_3'. Fanout=2, Signal=Net_4040
    Digital Clock 4: Automatic-assigning  clock 'StripLights_Clock'. Fanout=12, Signal=\StripLights:Net_18\
    Digital Clock 5: Automatic-assigning  clock 'CapSense_1_IntClock'. Fanout=5, Signal=\CapSense_1:clk\
    Digital Clock 6: Automatic-assigning  clock 'ADC_SAR_Seq_1_IntClock'. Fanout=72, Signal=\ADC_SAR_Seq_1:clock\
    Digital Clock 7: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_4454
    Analog  Clock 0: Automatic-assigning  clock 'WaveDAC_clk'. Fanout=4, Signal=Net_3856
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_1, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \PWM_7:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_2, EnableOut: Constant 1
    UDB Clk/Enable \ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_SAR_Seq_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_SAR_Seq_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_CLK_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_CLK_4, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: WaveDAC_clk
        Effective Clock: WaveDAC_clk
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_out_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_0(0)__PA ,
            input => Net_1063 ,
            pad => PWM_out_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_1(0)__PA ,
            input => Net_949 ,
            pad => PWM_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC_out_1(0)__PA ,
            analog_term => Net_1175 ,
            pad => IDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_out_1(0)__PA ,
            analog_term => Net_1190 ,
            pad => VDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:CmodCH0(0)\__PA ,
            analog_term => \CapSense_1:Net_1917\ ,
            pad => \CapSense_1:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(0)\__PA ,
            pad => \CapSense_1:PortCH0(0)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(1)\__PA ,
            pad => \CapSense_1:PortCH0(1)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(2)\
        Attributes:
            Alias: Button2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(2)\__PA ,
            pad => \CapSense_1:PortCH0(2)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(3)\
        Attributes:
            Alias: Button3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(3)\__PA ,
            pad => \CapSense_1:PortCH0(3)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(4)\
        Attributes:
            Alias: Button4__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(4)\__PA ,
            pad => \CapSense_1:PortCH0(4)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(5)\
        Attributes:
            Alias: Button5__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(5)\__PA ,
            pad => \CapSense_1:PortCH0(5)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(6)\
        Attributes:
            Alias: Button6__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(6)\__PA ,
            pad => \CapSense_1:PortCH0(6)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(7)\
        Attributes:
            Alias: Button7__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(7)\__PA ,
            pad => \CapSense_1:PortCH0(7)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_7\ );
        Properties:
        {
        }

    Pin : Name = GPIO_5_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_2(0)__PA ,
            pad => GPIO_5_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_3(0)__PA ,
            pad => GPIO_5_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_4(0)__PA ,
            pad => GPIO_5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_5(0)__PA ,
            pad => GPIO_5_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_1(0)__PA ,
            pad => GPIO_5_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_6(0)__PA ,
            pad => GPIO_12_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_7(0)__PA ,
            pad => GPIO_12_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_1(0)__PA ,
            pad => GPIO_2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_7(0)__PA ,
            pad => GPIO_2_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_6(0)__PA ,
            pad => GPIO_2_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_2(0)__PA ,
            pad => GPIO_2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_0(0)__PA ,
            pad => GPIO_12_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_5(0)__PA ,
            pad => GPIO_2_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_2(0)__PA ,
            pad => GPIO_12_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_0(0)__PA ,
            pad => GPIO_2_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_4(0)__PA ,
            pad => GPIO_2_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_3(0)__PA ,
            pad => GPIO_2_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_3(0)__PA ,
            pad => GPIO_12_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_4(0)__PA ,
            pad => GPIO_12_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_0(0)__PA ,
            pad => GPIO_5_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_5(0)__PA ,
            pad => GPIO_12_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analog_in_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_7(0)__PA ,
            analog_term => Net_6029 ,
            pad => analog_in_7(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ );
        Properties:
        {
        }

    Pin : Name = analog_in_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_6(0)__PA ,
            analog_term => Net_6027 ,
            pad => analog_in_6(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ );
        Properties:
        {
        }

    Pin : Name = analog_in_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_5(0)__PA ,
            analog_term => Net_6026 ,
            pad => analog_in_5(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ );
        Properties:
        {
        }

    Pin : Name = analog_in_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_4(0)__PA ,
            analog_term => Net_6024 ,
            pad => analog_in_4(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ );
        Properties:
        {
        }

    Pin : Name = analog_in_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_3(0)__PA ,
            analog_term => Net_6022 ,
            pad => analog_in_3(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PWM_out_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_5(0)__PA ,
            input => Net_4050 ,
            pad => PWM_out_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaveDAC_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaveDAC_out(0)__PA ,
            analog_term => Net_822 ,
            pad => WaveDAC_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_6(0)__PA ,
            input => Net_4091 ,
            pad => PWM_out_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_4(0)__PA ,
            input => Net_4063 ,
            pad => PWM_out_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_3(0)__PA ,
            input => Net_4022 ,
            pad => PWM_out_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_2(0)__PA ,
            input => Net_4035 ,
            pad => PWM_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_6(0)__PA ,
            pad => GPIO_5_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_7(0)__PA ,
            pad => GPIO_5_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Neo_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Neo_out(0)__PA ,
            input => Net_481 ,
            pad => Neo_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analog_in_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_0(0)__PA ,
            analog_term => Net_6018 ,
            pad => analog_in_0(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = GPIO_12_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_1(0)__PA ,
            pad => GPIO_12_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analog_in_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_2(0)__PA ,
            analog_term => Net_6021 ,
            pad => analog_in_2(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = analog_in_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_1(0)__PA ,
            analog_term => Net_6019 ,
            pad => analog_in_1(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = PWM_out_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_7(0)__PA ,
            input => Net_5790 ,
            pad => PWM_out_7(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:tc_i\
        );
        Output = \PWM_7:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * Net_3856_local
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * Net_3856_local
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_4317, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
            + \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = Net_4317 (fanout=1)

    MacroCell: Name=Net_481, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:Net_64\ * !\StripLights:saddr_3\ * 
              !\StripLights:saddr_2\ * !\StripLights:saddr_1\ * 
              !\StripLights:saddr_0\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6016 * \ADC_SAR_Seq_1:bSAR_SEQ:enable\
            + \ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:tc_i\
        );
        Output = \PWM_8:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1063, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_949, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)

    MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)

    MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4091, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_4091 (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3856_local)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4022, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_4022 (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4063, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_4063 (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4050, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_4050 (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4035, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_4035 (fanout=1)

    MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=1)

    MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)

    MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_6017, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_6017
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = Net_6017 (fanout=4)

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_6017
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ (fanout=2)

    MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_5790, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_5790 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
            z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4068 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4068 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_7:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
            chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4012 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4012 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4040 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4040 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_6:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
            chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4040 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4040 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_5:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
            chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4012 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4012 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
        PORT MAP (
            clock => \StripLights:Net_18\ ,
            cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
            cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
            so_comb => \StripLights:B_WS2811:shiftOut\ ,
            f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
            f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
        PORT MAP (
            clock => \StripLights:Net_18\ ,
            cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
            cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
            cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
            z0_comb => \StripLights:B_WS2811:pwmTC\ ,
            cl1_comb => \StripLights:B_WS2811:oneCmp\ );
        Properties:
        {
            a0_init = "00011000"
            a1_init = "00011000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
            d0_init = "00010100"
            d1_init = "00001100"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4068 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4068 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_8:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
            chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StripLights:B_WS2811:StatusReg\
        PORT MAP (
            status_7 => \StripLights:B_WS2811:control_0\ ,
            status_6 => \StripLights:B_WS2811:status_6\ ,
            status_1 => \StripLights:B_WS2811:status_1\ ,
            status_0 => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            status_0 => Net_6017 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4068 ,
            status_3 => \PWM_7:PWMUDB:status_3\ ,
            status_2 => \PWM_7:PWMUDB:status_2\ ,
            status_0 => \PWM_7:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4012 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4040 ,
            status_3 => \PWM_6:PWMUDB:status_3\ ,
            status_2 => \PWM_6:PWMUDB:status_2\ ,
            status_0 => \PWM_6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4040 ,
            status_3 => \PWM_5:PWMUDB:status_3\ ,
            status_2 => \PWM_5:PWMUDB:status_2\ ,
            status_0 => \PWM_5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4012 ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:status_2\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4068 ,
            status_3 => \PWM_8:PWMUDB:status_3\ ,
            status_2 => \PWM_8:PWMUDB:status_2\ ,
            status_0 => \PWM_8:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            in => \CapSense_1:Cmp_CH0\ ,
            out => \CapSense_1:IdacCH0:Net_123\ ,
            clk_en => \CapSense_1:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense_1:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CapSense_1:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            control_7 => \CapSense_1:ClockGen:control_7\ ,
            control_6 => \CapSense_1:ClockGen:control_6\ ,
            control_5 => \CapSense_1:ClockGen:control_5\ ,
            control_4 => \CapSense_1:ClockGen:control_4\ ,
            control_3 => \CapSense_1:ClockGen:control_3\ ,
            control_2 => \CapSense_1:ClockGen:control_2\ ,
            control_1 => \CapSense_1:ClockGen:control_1\ ,
            control_0 => \CapSense_1:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4068 ,
            control_7 => \PWM_7:PWMUDB:control_7\ ,
            control_6 => \PWM_7:PWMUDB:control_6\ ,
            control_5 => \PWM_7:PWMUDB:control_5\ ,
            control_4 => \PWM_7:PWMUDB:control_4\ ,
            control_3 => \PWM_7:PWMUDB:control_3\ ,
            control_2 => \PWM_7:PWMUDB:control_2\ ,
            control_1 => \PWM_7:PWMUDB:control_1\ ,
            control_0 => \PWM_7:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4012 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4040 ,
            control_7 => \PWM_6:PWMUDB:control_7\ ,
            control_6 => \PWM_6:PWMUDB:control_6\ ,
            control_5 => \PWM_6:PWMUDB:control_5\ ,
            control_4 => \PWM_6:PWMUDB:control_4\ ,
            control_3 => \PWM_6:PWMUDB:control_3\ ,
            control_2 => \PWM_6:PWMUDB:control_2\ ,
            control_1 => \PWM_6:PWMUDB:control_1\ ,
            control_0 => \PWM_6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4040 ,
            control_7 => \PWM_5:PWMUDB:control_7\ ,
            control_6 => \PWM_5:PWMUDB:control_6\ ,
            control_5 => \PWM_5:PWMUDB:control_5\ ,
            control_4 => \PWM_5:PWMUDB:control_4\ ,
            control_3 => \PWM_5:PWMUDB:control_3\ ,
            control_2 => \PWM_5:PWMUDB:control_2\ ,
            control_1 => \PWM_5:PWMUDB:control_1\ ,
            control_0 => \PWM_5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4012 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\StripLights:B_WS2811:ctrl\
        PORT MAP (
            control_7 => \StripLights:B_WS2811:control_7\ ,
            control_6 => \StripLights:B_WS2811:control_6\ ,
            control_5 => \StripLights:B_WS2811:control_5\ ,
            control_4 => \StripLights:B_WS2811:control_4\ ,
            control_3 => \StripLights:B_WS2811:control_3\ ,
            control_2 => \StripLights:B_WS2811:control_2\ ,
            control_1 => \StripLights:B_WS2811:control_1\ ,
            control_0 => \StripLights:B_WS2811:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StripLights:StringSel:control_7\ ,
            control_6 => \StripLights:StringSel:control_6\ ,
            control_5 => \StripLights:StringSel:control_5\ ,
            control_4 => \StripLights:StringSel:control_4\ ,
            control_3 => \StripLights:saddr_3\ ,
            control_2 => \StripLights:saddr_2\ ,
            control_1 => \StripLights:saddr_1\ ,
            control_0 => \StripLights:saddr_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TIMER_REG:control_7\ ,
            control_6 => \TIMER_REG:control_6\ ,
            control_5 => \TIMER_REG:control_5\ ,
            control_4 => \TIMER_REG:control_4\ ,
            control_3 => \TIMER_REG:control_3\ ,
            control_2 => \TIMER_REG:control_2\ ,
            control_1 => \TIMER_REG:control_1\ ,
            control_0 => Net_5023 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4068 ,
            control_7 => \PWM_8:PWMUDB:control_7\ ,
            control_6 => \PWM_8:PWMUDB:control_6\ ,
            control_5 => \PWM_8:PWMUDB:control_5\ ,
            control_4 => \PWM_8:PWMUDB:control_4\ ,
            control_3 => \PWM_8:PWMUDB:control_3\ ,
            control_2 => \PWM_8:PWMUDB:control_2\ ,
            control_1 => \PWM_8:PWMUDB:control_1\ ,
            control_0 => \PWM_8:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            reset => \CapSense_1:ClockGen:inter_reset\ ,
            tc => \CapSense_1:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_3857 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_3858 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4142 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\StripLights:isr\
        PORT MAP (
            interrupt => Net_4317 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_6017 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    1 :    1 :    2 : 50.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   55 :   17 :   72 : 76.39 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  148 :   44 :  192 : 77.08 %
  Unique P-terms              :  185 :  199 :  384 : 48.18 %
  Total P-terms               :  189 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   15 :    9 :   24 : 62.50 %
    Control Registers         :   13 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.237ms
Tech mapping phase: Elapsed time ==> 0s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_6031" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6032" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6034" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6036" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6037" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6039" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6041" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6042" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6044" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6046" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6047" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6049" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6051" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6052" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6054" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6056" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6057" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6059" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6061" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6062" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6064" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6066" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6067" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6069" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6071" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6072" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6074" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6076" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6077" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6079" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6081" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6082" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6084" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6086" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6087" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6089" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6091" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6092" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6094" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6096" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6097" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6098" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6099" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6100" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6101" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6102" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6103" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6104" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6105" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6106" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6107" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6108" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6109" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6110" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6111" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_6112" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : GPIO_12_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : GPIO_12_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPIO_12_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPIO_12_3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPIO_12_4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : GPIO_12_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPIO_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPIO_12_7(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : GPIO_2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : GPIO_2_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : GPIO_2_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : GPIO_2_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : GPIO_2_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : GPIO_2_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : GPIO_2_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : GPIO_2_7(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : GPIO_5_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : GPIO_5_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : GPIO_5_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : GPIO_5_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : GPIO_5_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : GPIO_5_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : GPIO_5_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : GPIO_5_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Neo_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : PWM_out_0(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : PWM_out_1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWM_out_2(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PWM_out_3(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PWM_out_4(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PWM_out_5(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PWM_out_6(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PWM_out_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \CapSense_1:CmodCH0(0)\ (fixed)
IO_0@[IOP=(4)][IoId=(0)] : \CapSense_1:PortCH0(0)\ (fixed)
IO_1@[IOP=(4)][IoId=(1)] : \CapSense_1:PortCH0(1)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : \CapSense_1:PortCH0(2)\ (fixed)
IO_3@[IOP=(4)][IoId=(3)] : \CapSense_1:PortCH0(3)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \CapSense_1:PortCH0(4)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \CapSense_1:PortCH0(5)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_1:PortCH0(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CapSense_1:PortCH0(7)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : analog_in_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : analog_in_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : analog_in_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : analog_in_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : analog_in_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : analog_in_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : analog_in_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : analog_in_7(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_Seq_1:SAR:vRef_Vdda_1\
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_1:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CapSense_1:CompCH0:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \CapSense_1:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_1:VrefRefCH0\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_1:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : GPIO_12_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : GPIO_12_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPIO_12_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPIO_12_3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPIO_12_4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : GPIO_12_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPIO_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPIO_12_7(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : GPIO_2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : GPIO_2_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : GPIO_2_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : GPIO_2_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : GPIO_2_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : GPIO_2_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : GPIO_2_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : GPIO_2_7(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : GPIO_5_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : GPIO_5_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : GPIO_5_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : GPIO_5_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : GPIO_5_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : GPIO_5_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : GPIO_5_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : GPIO_5_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Neo_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : PWM_out_0(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : PWM_out_1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWM_out_2(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PWM_out_3(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PWM_out_4(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PWM_out_5(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PWM_out_6(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PWM_out_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \CapSense_1:CmodCH0(0)\ (fixed)
IO_0@[IOP=(4)][IoId=(0)] : \CapSense_1:PortCH0(0)\ (fixed)
IO_1@[IOP=(4)][IoId=(1)] : \CapSense_1:PortCH0(1)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : \CapSense_1:PortCH0(2)\ (fixed)
IO_3@[IOP=(4)][IoId=(3)] : \CapSense_1:PortCH0(3)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \CapSense_1:PortCH0(4)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \CapSense_1:PortCH0(5)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_1:PortCH0(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CapSense_1:PortCH0(7)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : analog_in_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : analog_in_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : analog_in_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : analog_in_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : analog_in_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : analog_in_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : analog_in_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : analog_in_7(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_Seq_1:SAR:vRef_Vdda_1\
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_1:BufCH0\
Comparator[1]@[FFB(Comparator,1)] : \CapSense_1:CompCH0:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \CapSense_1:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_1:VrefRefCH0\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8_1:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_1:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 9s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_SAR_Seq_1:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_6018 {
    p3_0
  }
  Net: Net_6019 {
    p3_1
  }
  Net: Net_6021 {
    p3_2
  }
  Net: Net_6022 {
    p3_3
  }
  Net: Net_6024 {
    p3_4
  }
  Net: Net_6026 {
    p3_5
  }
  Net: Net_6027 {
    p3_6
  }
  Net: Net_6029 {
    p3_7
  }
  Net: Net_6031 {
  }
  Net: Net_6032 {
  }
  Net: Net_6034 {
  }
  Net: Net_6036 {
  }
  Net: Net_6037 {
  }
  Net: Net_6039 {
  }
  Net: Net_6041 {
  }
  Net: Net_6042 {
  }
  Net: Net_6044 {
  }
  Net: Net_6046 {
  }
  Net: Net_6047 {
  }
  Net: Net_6049 {
  }
  Net: Net_6051 {
  }
  Net: Net_6052 {
  }
  Net: Net_6054 {
  }
  Net: Net_6056 {
  }
  Net: Net_6057 {
  }
  Net: Net_6059 {
  }
  Net: Net_6061 {
  }
  Net: Net_6062 {
  }
  Net: Net_6064 {
  }
  Net: Net_6066 {
  }
  Net: Net_6067 {
  }
  Net: Net_6069 {
  }
  Net: Net_6071 {
  }
  Net: Net_6072 {
  }
  Net: Net_6074 {
  }
  Net: Net_6076 {
  }
  Net: Net_6077 {
  }
  Net: Net_6079 {
  }
  Net: Net_6081 {
  }
  Net: Net_6082 {
  }
  Net: Net_6084 {
  }
  Net: Net_6086 {
  }
  Net: Net_6087 {
  }
  Net: Net_6089 {
  }
  Net: Net_6091 {
  }
  Net: Net_6092 {
  }
  Net: Net_6094 {
  }
  Net: Net_6096 {
  }
  Net: Net_6097 {
  }
  Net: Net_6098 {
  }
  Net: Net_6099 {
  }
  Net: Net_6100 {
  }
  Net: Net_6101 {
  }
  Net: Net_6102 {
  }
  Net: Net_6103 {
  }
  Net: Net_6104 {
  }
  Net: Net_6105 {
  }
  Net: Net_6106 {
  }
  Net: Net_6107 {
  }
  Net: Net_6108 {
  }
  Net: Net_6109 {
  }
  Net: Net_6110 {
  }
  Net: Net_6111 {
  }
  Net: Net_6112 {
  }
  Net: \CapSense_1:Net_2072\ {
    amuxbusl
  }
  Net: \CapSense_1:Net_1410_0\ {
    p4_0
  }
  Net: \CapSense_1:Net_1410_1\ {
    p4_1
  }
  Net: \CapSense_1:Net_1410_2\ {
    p4_2
  }
  Net: \CapSense_1:Net_1410_3\ {
    p4_3
  }
  Net: \CapSense_1:Net_1410_4\ {
    p4_4
  }
  Net: \CapSense_1:Net_1410_5\ {
    p4_5
  }
  Net: \CapSense_1:Net_1410_6\ {
    p0_5
  }
  Net: \CapSense_1:Net_1410_7\ {
    p0_6
  }
  Net: \CapSense_1:Net_1917\ {
    p4_6
    agl6_x_p4_6
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CapSense_1:Net_282\ {
    comp_1_vplus
  }
  Net: \CapSense_1:Net_1425\ {
    vidac_3_iout
  }
  Net: Net_1175 {
    vidac_2_iout
    p0_7_x_vidac_2_iout
    p0_7
  }
  Net: Net_1190 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agl1_x_agr1
    agl1
    agl1_x_dsm_0_vminus
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_822 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_209\ {
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: Net_3808 {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_13_vref_1024
    comp_1_vminus_x_comp_13_vref_1024
    comp_1_vminus
  }
  Net: \CapSense_1:IdacCH0:Net_124\ {
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: \WaveDAC8_1:Net_189\ {
    vidac_0_vout
    abusl1_x_vidac_0_vout
    abusl1
    abusl1_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\ {
    sar_1_vplus
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_2
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p3_0
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_1
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_3
    agr4_x_p3_4
    agr6_x_p3_6
    agr5_x_p3_5
    agr7_x_p3_7
    p3_2
    p3_0
    p3_1
    p3_3
    p3_4
    p3_6
    p3_5
    p3_7
  }
  Net: AmuxNet::\CapSense_1:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_comp_1_vplus
    amuxbusl_x_p0_6
    amuxbusr_x_vidac_3_iout
    amuxbusl_x_p4_3
    amuxbusl_x_p0_5
    amuxbusl_x_p4_1
    amuxbusl_x_p4_0
    amuxbusl_x_p4_2
    amuxbusl_x_p4_4
    amuxbusl_x_p4_5
    amuxbusl_x_dsm_0_vplus
    comp_1_vplus
    p0_6
    vidac_3_iout
    p4_3
    p0_5
    p4_1
    p4_0
    p4_2
    p4_4
    p4_5
    dsm_0_vplus
  }
}
Map of item to net {
  p4_6                                             -> \CapSense_1:Net_1917\
  agl6_x_p4_6                                      -> \CapSense_1:Net_1917\
  agl6                                             -> \CapSense_1:Net_1917\
  agl6_x_dsm_0_vplus                               -> \CapSense_1:Net_1917\
  dsm_0_vplus                                      -> \CapSense_1:Net_1917\
  agl0_x_dsm_0_vplus                               -> \CapSense_1:Net_1917\
  agl0                                             -> \CapSense_1:Net_1917\
  agl0_x_capsense_0_vin                            -> \CapSense_1:Net_1917\
  capsense_0_vin                                   -> \CapSense_1:Net_1917\
  vidac_2_iout                                     -> Net_1175
  p0_7_x_vidac_2_iout                              -> Net_1175
  p0_7                                             -> Net_1175
  vidac_1_vout                                     -> Net_1190
  agr1_x_vidac_1_vout                              -> Net_1190
  agr1                                             -> Net_1190
  agl1_x_agr1                                      -> Net_1190
  agl1                                             -> Net_1190
  agl1_x_dsm_0_vminus                              -> Net_1190
  dsm_0_vminus                                     -> Net_1190
  agl5_x_dsm_0_vminus                              -> Net_1190
  agl5                                             -> Net_1190
  agl5_x_p0_1                                      -> Net_1190
  p0_1                                             -> Net_1190
  p0_0                                             -> Net_822
  opamp_2_vminus_x_p0_0                            -> Net_822
  opamp_2_vminus                                   -> Net_822
  sar_1_vrefhi                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_Seq_1:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_Seq_1:SAR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_Seq_1:SAR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_Seq_1:SAR:Net_235\
  sar_1_vref                                       -> \ADC_SAR_Seq_1:SAR:Net_235\
  common_vref_1024                                 -> Net_3808
  capsense_0_vref_1024                             -> Net_3808
  capsense_0_vref_x_capsense_0_vref_1024           -> Net_3808
  capsense_0_vref                                  -> Net_3808
  comp_13_vref_1024                                -> Net_3808
  comp_1_vminus_x_comp_13_vref_1024                -> Net_3808
  comp_1_vminus                                    -> Net_3808
  vidac_0_vout                                     -> \WaveDAC8_1:Net_189\
  abusl1_x_vidac_0_vout                            -> \WaveDAC8_1:Net_189\
  abusl1                                           -> \WaveDAC8_1:Net_189\
  abusl1_x_opamp_2_vplus                           -> \WaveDAC8_1:Net_189\
  opamp_2_vplus                                    -> \WaveDAC8_1:Net_189\
  sar_1_vplus                                      -> \ADC_SAR_Seq_1:Net_2803\
  p3_0                                             -> Net_6018
  p3_1                                             -> Net_6019
  p3_2                                             -> Net_6021
  p3_3                                             -> Net_6022
  p3_4                                             -> Net_6024
  p3_5                                             -> Net_6026
  p3_6                                             -> Net_6027
  p3_7                                             -> Net_6029
  amuxbusl                                         -> \CapSense_1:Net_2072\
  p4_0                                             -> \CapSense_1:Net_1410_0\
  p4_1                                             -> \CapSense_1:Net_1410_1\
  p4_2                                             -> \CapSense_1:Net_1410_2\
  p4_3                                             -> \CapSense_1:Net_1410_3\
  p4_4                                             -> \CapSense_1:Net_1410_4\
  p4_5                                             -> \CapSense_1:Net_1410_5\
  p0_5                                             -> \CapSense_1:Net_1410_6\
  p0_6                                             -> \CapSense_1:Net_1410_7\
  comp_1_vplus                                     -> \CapSense_1:Net_282\
  vidac_3_iout                                     -> \CapSense_1:Net_1425\
  agr6_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6_x_p3_2                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4_x_p3_0                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_p3_1                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_p3_3                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4_x_p3_4                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6_x_p3_6                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_p3_5                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_p3_7                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  amuxbusl_x_amuxbusr                              -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusr                                         -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusr_x_comp_1_vplus                          -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p0_6                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusr_x_vidac_3_iout                          -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_3                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p0_5                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_1                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_0                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_2                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_4                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p4_5                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_dsm_0_vplus                           -> AmuxNet::\CapSense_1:AMuxCH0\
}
Mux Info {
  Mux: \ADC_SAR_Seq_1:AMuxHw_2\ {
     Mouth: \ADC_SAR_Seq_1:Net_2803\
     Guts:  AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_6018
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_6019
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_6021
      Outer: agr6_x_p3_2
      Inner: __open__
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_6022
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_6024
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_6026
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_6027
      Outer: agr6_x_p3_6
      Inner: __open__
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_6029
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 8 {
      Net:   Net_6031
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_6032
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_6034
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_6036
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_6037
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_6039
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_6041
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_6042
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_6044
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_6046
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_6047
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_6049
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_6051
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_6052
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_6054
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_6056
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_6057
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_6059
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_6061
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_6062
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_6064
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_6066
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_6067
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_6069
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_6071
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_6072
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_6074
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_6076
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_6077
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_6079
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_6081
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_6082
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_6084
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_6086
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_6087
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_6089
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_6091
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_6092
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_6094
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_6096
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_6097
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_6098
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_6099
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_6100
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_6101
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_6102
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_6103
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_6104
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_6105
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_6106
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_6107
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_6108
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_6109
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_6110
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_6111
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_6112
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
  Mux: \CapSense_1:AMuxCH0\ {
     Mouth: \CapSense_1:Net_2072\
     Guts:  AmuxNet::\CapSense_1:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense_1:Net_1410_0\
      Outer: amuxbusl_x_p4_0
      Inner: __open__
      Path {
        p4_0
        amuxbusl_x_p4_0
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CapSense_1:Net_1410_1\
      Outer: amuxbusl_x_p4_1
      Inner: __open__
      Path {
        p4_1
        amuxbusl_x_p4_1
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CapSense_1:Net_1410_2\
      Outer: amuxbusl_x_p4_2
      Inner: __open__
      Path {
        p4_2
        amuxbusl_x_p4_2
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CapSense_1:Net_1410_3\
      Outer: amuxbusl_x_p4_3
      Inner: __open__
      Path {
        p4_3
        amuxbusl_x_p4_3
        amuxbusl
      }
    }
    Arm: 4 {
      Net:   \CapSense_1:Net_1410_4\
      Outer: amuxbusl_x_p4_4
      Inner: __open__
      Path {
        p4_4
        amuxbusl_x_p4_4
        amuxbusl
      }
    }
    Arm: 5 {
      Net:   \CapSense_1:Net_1410_5\
      Outer: amuxbusl_x_p4_5
      Inner: __open__
      Path {
        p4_5
        amuxbusl_x_p4_5
        amuxbusl
      }
    }
    Arm: 6 {
      Net:   \CapSense_1:Net_1410_6\
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
      }
    }
    Arm: 7 {
      Net:   \CapSense_1:Net_1410_7\
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
      }
    }
    Arm: 8 {
      Net:   \CapSense_1:Net_1917\
      Outer: amuxbusl_x_dsm_0_vplus
      Inner: __open__
      Path {
        dsm_0_vplus
        amuxbusl_x_dsm_0_vplus
        amuxbusl
      }
    }
    Arm: 9 {
      Net:   \CapSense_1:Net_282\
      Outer: amuxbusr_x_comp_1_vplus
      Inner: __open__
      Path {
        comp_1_vplus
        amuxbusr_x_comp_1_vplus
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 10 {
      Net:   \CapSense_1:Net_1425\
      Outer: amuxbusr_x_vidac_3_iout
      Inner: __open__
      Path {
        vidac_3_iout
        amuxbusr_x_vidac_3_iout
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.580ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            4.00
               Macrocells :            3.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.712ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1396, final cost is 1396 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.54 :       6.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4035, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_4035 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4022, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_4022 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4012 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4012 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * Net_3856_local
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4012) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * Net_3856_local
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4012 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4012 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4012 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4040 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4012 ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:status_2\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_8:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:tc_i\
        );
        Output = \PWM_8:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4068 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_8:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
        chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4068 ,
        status_3 => \PWM_8:PWMUDB:status_3\ ,
        status_2 => \PWM_8:PWMUDB:status_2\ ,
        status_0 => \PWM_8:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4068 ,
        control_7 => \PWM_8:PWMUDB:control_7\ ,
        control_6 => \PWM_8:PWMUDB:control_6\ ,
        control_5 => \PWM_8:PWMUDB:control_5\ ,
        control_4 => \PWM_8:PWMUDB:control_4\ ,
        control_3 => \PWM_8:PWMUDB:control_3\ ,
        control_2 => \PWM_8:PWMUDB:control_2\ ,
        control_1 => \PWM_8:PWMUDB:control_1\ ,
        control_0 => \PWM_8:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_5790, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_5790 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_481, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:Net_64\ * !\StripLights:saddr_3\ * 
              !\StripLights:saddr_2\ * !\StripLights:saddr_1\ * 
              !\StripLights:saddr_0\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4040 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StripLights:StringSel:control_7\ ,
        control_6 => \StripLights:StringSel:control_6\ ,
        control_5 => \StripLights:StringSel:control_5\ ,
        control_4 => \StripLights:StringSel:control_4\ ,
        control_3 => \StripLights:saddr_3\ ,
        control_2 => \StripLights:saddr_2\ ,
        control_1 => \StripLights:saddr_1\ ,
        control_0 => \StripLights:saddr_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4012 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
        count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
        count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
        count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
        count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
        count_0 => \ADC_SAR_Seq_1:ch_addr_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3856_local)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4012 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_949, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4040 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_6:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
        chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4040 ,
        control_7 => \PWM_5:PWMUDB:control_7\ ,
        control_6 => \PWM_5:PWMUDB:control_6\ ,
        control_5 => \PWM_5:PWMUDB:control_5\ ,
        control_4 => \PWM_5:PWMUDB:control_4\ ,
        control_3 => \PWM_5:PWMUDB:control_3\ ,
        control_2 => \PWM_5:PWMUDB:control_2\ ,
        control_1 => \PWM_5:PWMUDB:control_1\ ,
        control_0 => \PWM_5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_4050, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_4050 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4063, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_4063 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4068 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4040 ,
        status_3 => \PWM_6:PWMUDB:status_3\ ,
        status_2 => \PWM_6:PWMUDB:status_2\ ,
        status_0 => \PWM_6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4040 ,
        control_7 => \PWM_6:PWMUDB:control_7\ ,
        control_6 => \PWM_6:PWMUDB:control_6\ ,
        control_5 => \PWM_6:PWMUDB:control_5\ ,
        control_4 => \PWM_6:PWMUDB:control_4\ ,
        control_3 => \PWM_6:PWMUDB:control_3\ ,
        control_2 => \PWM_6:PWMUDB:control_2\ ,
        control_1 => \PWM_6:PWMUDB:control_1\ ,
        control_0 => \PWM_6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4040) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4040 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_5:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
        chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4040 ,
        status_3 => \PWM_5:PWMUDB:status_3\ ,
        status_2 => \PWM_5:PWMUDB:status_2\ ,
        status_0 => \PWM_5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\CapSense_1:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        control_7 => \CapSense_1:ClockGen:control_7\ ,
        control_6 => \CapSense_1:ClockGen:control_6\ ,
        control_5 => \CapSense_1:ClockGen:control_5\ ,
        control_4 => \CapSense_1:ClockGen:control_4\ ,
        control_3 => \CapSense_1:ClockGen:control_3\ ,
        control_2 => \CapSense_1:ClockGen:control_2\ ,
        control_1 => \CapSense_1:ClockGen:control_1\ ,
        control_0 => \CapSense_1:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4068 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_7:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
        chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4068 ,
        status_3 => \PWM_7:PWMUDB:status_3\ ,
        status_2 => \PWM_7:PWMUDB:status_2\ ,
        status_0 => \PWM_7:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_7:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:tc_i\
        );
        Output = \PWM_7:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4091, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_4091 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4068) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4317, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
            + \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = Net_4317 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4068 ,
        control_7 => \PWM_7:PWMUDB:control_7\ ,
        control_6 => \PWM_7:PWMUDB:control_6\ ,
        control_5 => \PWM_7:PWMUDB:control_5\ ,
        control_4 => \PWM_7:PWMUDB:control_4\ ,
        control_3 => \PWM_7:PWMUDB:control_3\ ,
        control_2 => \PWM_7:PWMUDB:control_2\ ,
        control_1 => \PWM_7:PWMUDB:control_1\ ,
        control_0 => \PWM_7:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
    PORT MAP (
        clock => \StripLights:Net_18\ ,
        cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
        cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
        so_comb => \StripLights:B_WS2811:shiftOut\ ,
        f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
        f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\StripLights:B_WS2811:StatusReg\
    PORT MAP (
        status_7 => \StripLights:B_WS2811:control_0\ ,
        status_6 => \StripLights:B_WS2811:status_6\ ,
        status_1 => \StripLights:B_WS2811:status_1\ ,
        status_0 => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\StripLights:B_WS2811:ctrl\
    PORT MAP (
        control_7 => \StripLights:B_WS2811:control_7\ ,
        control_6 => \StripLights:B_WS2811:control_6\ ,
        control_5 => \StripLights:B_WS2811:control_5\ ,
        control_4 => \StripLights:B_WS2811:control_4\ ,
        control_3 => \StripLights:B_WS2811:control_3\ ,
        control_2 => \StripLights:B_WS2811:control_2\ ,
        control_1 => \StripLights:B_WS2811:control_1\ ,
        control_0 => \StripLights:B_WS2811:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\StripLights:Net_18\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
    PORT MAP (
        clock => \StripLights:Net_18\ ,
        cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
        cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
        cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
        z0_comb => \StripLights:B_WS2811:pwmTC\ ,
        cl1_comb => \StripLights:B_WS2811:oneCmp\ );
    Properties:
    {
        a0_init = "00011000"
        a1_init = "00011000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
        d0_init = "00010100"
        d1_init = "00001100"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6016 * \ADC_SAR_Seq_1:bSAR_SEQ:enable\
            + \ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1063, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4068 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        in => \CapSense_1:Cmp_CH0\ ,
        out => \CapSense_1:IdacCH0:Net_123\ ,
        clk_en => \CapSense_1:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense_1:DigitalClk\)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        reset => \CapSense_1:ClockGen:inter_reset\ ,
        tc => \CapSense_1:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
        z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TIMER_REG:control_7\ ,
        control_6 => \TIMER_REG:control_6\ ,
        control_5 => \TIMER_REG:control_5\ ,
        control_4 => \TIMER_REG:control_4\ ,
        control_3 => \TIMER_REG:control_3\ ,
        control_2 => \TIMER_REG:control_2\ ,
        control_1 => \TIMER_REG:control_1\ ,
        control_0 => Net_5023 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_6017, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_6017
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = Net_6017 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_6017
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        status_0 => Net_6017 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_6017 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\StripLights:isr\
        PORT MAP (
            interrupt => Net_4317 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4142 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_3857 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_3858 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = WaveDAC_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaveDAC_out(0)__PA ,
        analog_term => Net_822 ,
        pad => WaveDAC_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_out_1(0)__PA ,
        analog_term => Net_1190 ,
        pad => VDAC_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_out_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_0(0)__PA ,
        input => Net_1063 ,
        pad => PWM_out_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:PortCH0(6)\
    Attributes:
        Alias: Button6__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(6)\__PA ,
        pad => \CapSense_1:PortCH0(6)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_6\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:PortCH0(7)\
    Attributes:
        Alias: Button7__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(7)\__PA ,
        pad => \CapSense_1:PortCH0(7)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_7\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IDAC_out_1(0)__PA ,
        analog_term => Net_1175 ,
        pad => IDAC_out_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_2_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_0(0)__PA ,
        pad => GPIO_2_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_1(0)__PA ,
        pad => GPIO_2_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_2(0)__PA ,
        pad => GPIO_2_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_2_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_3(0)__PA ,
        pad => GPIO_2_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_2_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_4(0)__PA ,
        pad => GPIO_2_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_2_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_5(0)__PA ,
        pad => GPIO_2_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_2_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_6(0)__PA ,
        pad => GPIO_2_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_2_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_7(0)__PA ,
        pad => GPIO_2_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = analog_in_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_0(0)__PA ,
        analog_term => Net_6018 ,
        pad => analog_in_0(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = analog_in_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_1(0)__PA ,
        analog_term => Net_6019 ,
        pad => analog_in_1(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = analog_in_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_2(0)__PA ,
        analog_term => Net_6021 ,
        pad => analog_in_2(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = analog_in_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_3(0)__PA ,
        analog_term => Net_6022 ,
        pad => analog_in_3(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = analog_in_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_4(0)__PA ,
        analog_term => Net_6024 ,
        pad => analog_in_4(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = analog_in_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_5(0)__PA ,
        analog_term => Net_6026 ,
        pad => analog_in_5(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = analog_in_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_6(0)__PA ,
        analog_term => Net_6027 ,
        pad => analog_in_6(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = analog_in_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_7(0)__PA ,
        analog_term => Net_6029 ,
        pad => analog_in_7(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:PortCH0(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(0)\__PA ,
        pad => \CapSense_1:PortCH0(0)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_1:PortCH0(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(1)\__PA ,
        pad => \CapSense_1:PortCH0(1)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:PortCH0(2)\
    Attributes:
        Alias: Button2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(2)\__PA ,
        pad => \CapSense_1:PortCH0(2)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_1:PortCH0(3)\
    Attributes:
        Alias: Button3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(3)\__PA ,
        pad => \CapSense_1:PortCH0(3)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_3\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_1:PortCH0(4)\
    Attributes:
        Alias: Button4__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(4)\__PA ,
        pad => \CapSense_1:PortCH0(4)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_4\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:PortCH0(5)\
    Attributes:
        Alias: Button5__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(5)\__PA ,
        pad => \CapSense_1:PortCH0(5)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_5\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:CmodCH0(0)\__PA ,
        analog_term => \CapSense_1:Net_1917\ ,
        pad => \CapSense_1:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_5_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_0(0)__PA ,
        pad => GPIO_5_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_5_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_1(0)__PA ,
        pad => GPIO_5_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_5_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_2(0)__PA ,
        pad => GPIO_5_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_5_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_3(0)__PA ,
        pad => GPIO_5_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_4(0)__PA ,
        pad => GPIO_5_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_5_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_5(0)__PA ,
        pad => GPIO_5_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_5_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_6(0)__PA ,
        pad => GPIO_5_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_5_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_7(0)__PA ,
        pad => GPIO_5_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Neo_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Neo_out(0)__PA ,
        input => Net_481 ,
        pad => Neo_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_1(0)__PA ,
        input => Net_949 ,
        pad => PWM_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_2(0)__PA ,
        input => Net_4035 ,
        pad => PWM_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_3(0)__PA ,
        input => Net_4022 ,
        pad => PWM_out_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_out_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_4(0)__PA ,
        input => Net_4063 ,
        pad => PWM_out_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_out_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_5(0)__PA ,
        input => Net_4050 ,
        pad => PWM_out_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_out_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_6(0)__PA ,
        input => Net_4091 ,
        pad => PWM_out_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_out_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_7(0)__PA ,
        input => Net_5790 ,
        pad => PWM_out_7(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_12_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_0(0)__PA ,
        pad => GPIO_12_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_12_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_1(0)__PA ,
        pad => GPIO_12_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_12_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_2(0)__PA ,
        pad => GPIO_12_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_12_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_3(0)__PA ,
        pad => GPIO_12_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_12_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_4(0)__PA ,
        pad => GPIO_12_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_12_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_5(0)__PA ,
        pad => GPIO_12_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_12_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_6(0)__PA ,
        pad => GPIO_12_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_12_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_7(0)__PA ,
        pad => GPIO_12_7(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PWM_out_0_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWM_out_0_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ F(CapSense,0): 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CapSense_1:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1114 ,
            dclk_0 => Net_1114_local ,
            dclk_glb_1 => Net_4068 ,
            dclk_1 => Net_4068_local ,
            dclk_glb_2 => Net_4012 ,
            dclk_2 => Net_4012_local ,
            dclk_glb_3 => Net_4040 ,
            dclk_3 => Net_4040_local ,
            dclk_glb_4 => \StripLights:Net_18\ ,
            dclk_4 => \StripLights:Net_18_local\ ,
            dclk_glb_5 => \CapSense_1:clk\ ,
            dclk_5 => \CapSense_1:clk_local\ ,
            dclk_glb_6 => \ADC_SAR_Seq_1:clock\ ,
            dclk_6 => \ADC_SAR_Seq_1:clock_local\ ,
            dclk_glb_7 => Net_4454 ,
            dclk_7 => Net_4454_local ,
            aclk_glb_0 => Net_3856 ,
            aclk_0 => Net_3856_local ,
            clk_a_dig_glb_0 => Net_3856_adig ,
            clk_a_dig_0 => Net_3856_adig_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\CapSense_1:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense_1:Net_282\ ,
            vminus => Net_3808 ,
            out => \CapSense_1:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_4454 ,
            enable => __ONE__ ,
            timer_reset => Net_5023 ,
            tc => \Timer:Net_51\ ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_4142 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe => Net_3856 ,
            vout => \WaveDAC8_1:Net_189\ ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1190 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => Net_1175 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\CapSense_1:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense_1:IdacCH0:Net_123\ ,
            vout => \CapSense_1:IdacCH0:Net_124\ ,
            iout => \CapSense_1:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\WaveDAC8_1:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_1:Net_189\ ,
            vminus => Net_822 ,
            vout => Net_822 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: 
    CapSense Buffer @ F(CsAbuf,0): 
    csabufcell: Name =\CapSense_1:BufCH0\
        PORT MAP (
            vchan => \CapSense_1:Net_1917\ ,
            vref => Net_3808 ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\CapSense_1:VrefRefCH0\
        PORT MAP (
            vout => Net_3808 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_Seq_1:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_Seq_1:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_Seq_1:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:Net_2803\ ,
            vminus => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            ext_pin => \ADC_SAR_Seq_1:SAR:Net_209\ ,
            vrefhi_out => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            vref => \ADC_SAR_Seq_1:SAR:Net_235\ ,
            clk_udb => \ADC_SAR_Seq_1:clock_local\ ,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\ ,
            next => Net_6016 ,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\ ,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense_1:AMuxCH0\
        PORT MAP (
            muxin_10 => \CapSense_1:Net_1425\ ,
            muxin_9 => \CapSense_1:Net_282\ ,
            muxin_8 => \CapSense_1:Net_1917\ ,
            muxin_7 => \CapSense_1:Net_1410_7\ ,
            muxin_6 => \CapSense_1:Net_1410_6\ ,
            muxin_5 => \CapSense_1:Net_1410_5\ ,
            muxin_4 => \CapSense_1:Net_1410_4\ ,
            muxin_3 => \CapSense_1:Net_1410_3\ ,
            muxin_2 => \CapSense_1:Net_1410_2\ ,
            muxin_1 => \CapSense_1:Net_1410_1\ ,
            muxin_0 => \CapSense_1:Net_1410_0\ ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000000"
            muxin_width = 11
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_SAR_Seq_1:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_6112 ,
            muxin_62 => Net_6111 ,
            muxin_61 => Net_6110 ,
            muxin_60 => Net_6109 ,
            muxin_59 => Net_6108 ,
            muxin_58 => Net_6107 ,
            muxin_57 => Net_6106 ,
            muxin_56 => Net_6105 ,
            muxin_55 => Net_6104 ,
            muxin_54 => Net_6103 ,
            muxin_53 => Net_6102 ,
            muxin_52 => Net_6101 ,
            muxin_51 => Net_6100 ,
            muxin_50 => Net_6099 ,
            muxin_49 => Net_6098 ,
            muxin_48 => Net_6097 ,
            muxin_47 => Net_6096 ,
            muxin_46 => Net_6094 ,
            muxin_45 => Net_6092 ,
            muxin_44 => Net_6091 ,
            muxin_43 => Net_6089 ,
            muxin_42 => Net_6087 ,
            muxin_41 => Net_6086 ,
            muxin_40 => Net_6084 ,
            muxin_39 => Net_6082 ,
            muxin_38 => Net_6081 ,
            muxin_37 => Net_6079 ,
            muxin_36 => Net_6077 ,
            muxin_35 => Net_6076 ,
            muxin_34 => Net_6074 ,
            muxin_33 => Net_6072 ,
            muxin_32 => Net_6071 ,
            muxin_31 => Net_6069 ,
            muxin_30 => Net_6067 ,
            muxin_29 => Net_6066 ,
            muxin_28 => Net_6064 ,
            muxin_27 => Net_6062 ,
            muxin_26 => Net_6061 ,
            muxin_25 => Net_6059 ,
            muxin_24 => Net_6057 ,
            muxin_23 => Net_6056 ,
            muxin_22 => Net_6054 ,
            muxin_21 => Net_6052 ,
            muxin_20 => Net_6051 ,
            muxin_19 => Net_6049 ,
            muxin_18 => Net_6047 ,
            muxin_17 => Net_6046 ,
            muxin_16 => Net_6044 ,
            muxin_15 => Net_6042 ,
            muxin_14 => Net_6041 ,
            muxin_13 => Net_6039 ,
            muxin_12 => Net_6037 ,
            muxin_11 => Net_6036 ,
            muxin_10 => Net_6034 ,
            muxin_9 => Net_6032 ,
            muxin_8 => Net_6031 ,
            muxin_7 => Net_6029 ,
            muxin_6 => Net_6027 ,
            muxin_5 => Net_6026 ,
            muxin_4 => Net_6024 ,
            muxin_3 => Net_6022 ,
            muxin_2 => Net_6021 ,
            muxin_1 => Net_6019 ,
            muxin_0 => Net_6018 ,
            hw_ctrl_en_63 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ ,
            vout => \ADC_SAR_Seq_1:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          WaveDAC_out(0) | Analog(Net_822)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           VDAC_out_1(0) | Analog(Net_1190)
     |   2 |     * |      NONE |         CMOS_OUT |            PWM_out_0(0) | In(Net_1063)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(6)\ | Analog(\CapSense_1:Net_1410_6\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(7)\ | Analog(\CapSense_1:Net_1410_7\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           IDAC_out_1(0) | Analog(Net_1175)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             GPIO_2_0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |             GPIO_2_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             GPIO_2_2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             GPIO_2_3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             GPIO_2_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             GPIO_2_5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |             GPIO_2_6(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |             GPIO_2_7(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |          analog_in_0(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_6018)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          analog_in_1(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_6019)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          analog_in_2(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_6021)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          analog_in_3(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_6022)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          analog_in_4(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_6024)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          analog_in_5(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\), Analog(Net_6026)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          analog_in_6(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\), Analog(Net_6027)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          analog_in_7(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\), Analog(Net_6029)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(0)\ | Analog(\CapSense_1:Net_1410_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(1)\ | Analog(\CapSense_1:Net_1410_1\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(2)\ | Analog(\CapSense_1:Net_1410_2\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(3)\ | Analog(\CapSense_1:Net_1410_3\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(4)\ | Analog(\CapSense_1:Net_1410_4\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_1:PortCH0(5)\ | Analog(\CapSense_1:Net_1410_5\)
     |   6 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:CmodCH0(0)\ | Analog(\CapSense_1:Net_1917\)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |             GPIO_5_0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |             GPIO_5_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             GPIO_5_2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             GPIO_5_3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             GPIO_5_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             GPIO_5_5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |             GPIO_5_6(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |             GPIO_5_7(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |              Neo_out(0) | In(Net_481)
     |   1 |     * |      NONE |         CMOS_OUT |            PWM_out_1(0) | In(Net_949)
     |   2 |     * |      NONE |         CMOS_OUT |            PWM_out_2(0) | In(Net_4035)
     |   3 |     * |      NONE |         CMOS_OUT |            PWM_out_3(0) | In(Net_4022)
     |   4 |     * |      NONE |         CMOS_OUT |            PWM_out_4(0) | In(Net_4063)
     |   5 |     * |      NONE |         CMOS_OUT |            PWM_out_5(0) | In(Net_4050)
     |   6 |     * |      NONE |         CMOS_OUT |            PWM_out_6(0) | In(Net_4091)
     |   7 |     * |      NONE |         CMOS_OUT |            PWM_out_7(0) | In(Net_5790)
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |            GPIO_12_0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |            GPIO_12_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            GPIO_12_2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            GPIO_12_3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |            GPIO_12_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            GPIO_12_5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |            GPIO_12_6(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            GPIO_12_7(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |         \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 8s.985ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.607ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_2_Pi_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.762ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.473ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 30s.551ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 30s.612ms
API generation phase: Elapsed time ==> 8s.295ms
Dependency generation phase: Elapsed time ==> 0s.052ms
Cleanup phase: Elapsed time ==> 0s.001ms
