DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.31.tar.gz https://github.com/YosysHQ/abc/archive/354d302fefa532194cf9114dcc420434a406a074.tar.gz -> abc-354d302fefa532194cf9114dcc420434a406a074.tar.gz
_md5_=dc91eda559b1836251f745619a7f549c
