// Seed: 413247606
module module_0 (
    output uwire id_0,
    input wand id_1,
    output supply0 id_2
);
  logic id_4;
  wire  id_5;
  final $signed(98);
  ;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7
);
  assign id_1 = 1 ? id_6 : 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    output supply0 id_5,
    output uwire id_6
    , id_14,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri id_11,
    output uwire id_12
);
  logic id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_12
  );
endmodule
