0.6
2016.4
Jan 23 2017
19:37:30
U:/ECE 440/Project_2/Project_2.sim/sim_1/impl/timing/testbench_time_impl.v,1580254390,verilog,,,,dp;fsm;gcd_core;glbl,,,,,,,,
U:/ECE 440/Project_2/Project_2.srcs/sources_1/new/testbench.sv,1580250179,systemVerilog,,,,testbench,,,,,,,,
