<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/zhs/Project/AES_Cryptosystem/project/impl/gwsynthesis/aes_system.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/zhs/Project/AES_Cryptosystem/hw/picorv32SOC.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/zhs/Project/AES_Cryptosystem/hw/picorv32SOC.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov  5 17:21:09 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20146</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10342</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>ECLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>eclk </td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>eclk_ibuf/I</td>
<td>ECLK</td>
<td>rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>eclk_ibuf/I</td>
<td>ECLK</td>
<td>rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>eclk_ibuf/I</td>
<td>ECLK</td>
<td>rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>eclk_ibuf/I</td>
<td>ECLK</td>
<td>rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>65.814(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ECLK!</h4>
<h4>No timing paths to get frequency of rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>ECLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ECLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.749</td>
<td>rv32_inst/mem_addr_30_s0/Q</td>
<td>rv32_inst/decoded_rs1_4_s2/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>15.159</td>
</tr>
<tr>
<td>2</td>
<td>4.763</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[7]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>15.145</td>
</tr>
<tr>
<td>3</td>
<td>4.987</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[5]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.921</td>
</tr>
<tr>
<td>4</td>
<td>5.010</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rs1_2_s2/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.898</td>
</tr>
<tr>
<td>5</td>
<td>5.097</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rs1_0_s2/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.811</td>
</tr>
<tr>
<td>6</td>
<td>5.227</td>
<td>rv32_inst/mem_addr_30_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[6]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.681</td>
</tr>
<tr>
<td>7</td>
<td>5.286</td>
<td>rv32_inst/mem_addr_30_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[9]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.622</td>
</tr>
<tr>
<td>8</td>
<td>5.359</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_31_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.549</td>
</tr>
<tr>
<td>9</td>
<td>5.399</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rd_2_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.509</td>
</tr>
<tr>
<td>10</td>
<td>5.430</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_30_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.478</td>
</tr>
<tr>
<td>11</td>
<td>5.449</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.459</td>
</tr>
<tr>
<td>12</td>
<td>5.552</td>
<td>rv32_inst/mem_addr_30_s0/Q</td>
<td>rv32_inst/decoded_rs1_1_s2/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.356</td>
</tr>
<tr>
<td>13</td>
<td>5.684</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rs1_3_s2/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.224</td>
</tr>
<tr>
<td>14</td>
<td>5.685</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[10]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.223</td>
</tr>
<tr>
<td>15</td>
<td>5.901</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_23_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>14.007</td>
</tr>
<tr>
<td>16</td>
<td>5.910</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_13_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.998</td>
</tr>
<tr>
<td>17</td>
<td>5.941</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_22_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.967</td>
</tr>
<tr>
<td>18</td>
<td>5.965</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_28_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.943</td>
</tr>
<tr>
<td>19</td>
<td>5.988</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_14_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.920</td>
</tr>
<tr>
<td>20</td>
<td>5.990</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rd_1_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.918</td>
</tr>
<tr>
<td>21</td>
<td>6.040</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_26_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.868</td>
</tr>
<tr>
<td>22</td>
<td>6.053</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/decoded_rd_0_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.855</td>
</tr>
<tr>
<td>23</td>
<td>6.060</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_n6202_ADBREG_G_5_s0/RESET</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.848</td>
</tr>
<tr>
<td>24</td>
<td>6.092</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/mem_rdata_q_24_s0/D</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.816</td>
</tr>
<tr>
<td>25</td>
<td>6.131</td>
<td>sync_e2u_inst/urstn_r_1_s0/Q</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s/ADB[5]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>13.777</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.207</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_4_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>2</td>
<td>0.317</td>
<td>rv32_inst/prefetched_high_word_s0/Q</td>
<td>rv32_inst/clear_prefetched_high_word_q_s0/CE</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>3</td>
<td>0.321</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/Q</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0/CE</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>4</td>
<td>0.321</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/Q</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0/CE</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>5</td>
<td>0.325</td>
<td>rv32_inst/mem_wdata_4_s0/Q</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0/DI[4]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>6</td>
<td>0.327</td>
<td>rv32_inst/mem_wstrb_3_s0/Q</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0/WRE</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>7</td>
<td>0.333</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_4_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[7]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.336</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s4/Q</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s10/AD[1]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.348</td>
</tr>
<tr>
<td>9</td>
<td>0.336</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s4/Q</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8/AD[1]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.348</td>
</tr>
<tr>
<td>10</td>
<td>0.337</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s4/Q</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s16/AD[1]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.349</td>
</tr>
<tr>
<td>11</td>
<td>0.339</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s27/Q</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s22/AD[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.351</td>
</tr>
<tr>
<td>12</td>
<td>0.340</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s6/Q</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8/AD[2]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.352</td>
</tr>
<tr>
<td>13</td>
<td>0.344</td>
<td>rv32_inst/mem_wdata_16_s0/Q</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0/DI[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_5_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b0_5_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_5_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_4_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_5_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b3_4_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.344</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_1_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[4]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.356</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_6_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[9]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>22</td>
<td>0.356</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_5_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>23</td>
<td>0.356</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_3_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[6]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>24</td>
<td>0.356</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b2_7_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[10]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>25</td>
<td>0.356</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_3_s0/Q</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[6]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sync_e2u_inst/urstn_r_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/last_mem_valid_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/mem_rdata_q_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/mem_addr_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/mem_wdata_15_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/decoded_imm_j_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/alu_add_sub_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/count_instr_18_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rv32_inst/pcpi_mul/pcpi_rd_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rs1_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>rv32_inst/mem_addr_30_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_addr_30_s0/Q</td>
</tr>
<tr>
<td>3.862</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/I0</td>
</tr>
<tr>
<td>4.379</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C19[0][B]</td>
<td style=" background: #97FFFF;">Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/F</td>
</tr>
<tr>
<td>5.194</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>rv32_inst/n610_s4/I1</td>
</tr>
<tr>
<td>5.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s4/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>rv32_inst/n610_s2/I2</td>
</tr>
<tr>
<td>7.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s2/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>rv32_inst/mem_rdata_latched_2_s3/I2</td>
</tr>
<tr>
<td>8.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s3/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>rv32_inst/mem_rdata_latched_2_s2/I0</td>
</tr>
<tr>
<td>8.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s2/F</td>
</tr>
<tr>
<td>9.043</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>rv32_inst/n3980_s7/I0</td>
</tr>
<tr>
<td>9.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3980_s7/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>rv32_inst/n4350_s3/I2</td>
</tr>
<tr>
<td>11.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4350_s3/F</td>
</tr>
<tr>
<td>12.485</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>rv32_inst/decoded_rs1_c_0_s9/I1</td>
</tr>
<tr>
<td>13.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s9/F</td>
</tr>
<tr>
<td>13.428</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>rv32_inst/decoded_rs1_c_4_s0/I0</td>
</tr>
<tr>
<td>13.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_4_s0/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>rv32_inst/decoded_rs1_c_4_s/I1</td>
</tr>
<tr>
<td>15.350</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_4_s/F</td>
</tr>
<tr>
<td>16.382</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rs1_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>rv32_inst/decoded_rs1_4_s2/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>rv32_inst/decoded_rs1_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.846, 31.967%; route: 10.081, 66.502%; tC2Q: 0.232, 1.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.882</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s0/I0</td>
</tr>
<tr>
<td>14.335</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>rv32_inst/decoded_rs1_c_2_s/I0</td>
</tr>
<tr>
<td>15.137</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s/F</td>
</tr>
<tr>
<td>16.368</td>
<td>1.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.201, 27.738%; route: 10.712, 70.730%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.930</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s0/I1</td>
</tr>
<tr>
<td>14.392</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s0/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s/I0</td>
</tr>
<tr>
<td>15.018</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C9[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s/F</td>
</tr>
<tr>
<td>16.143</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 27.532%; route: 10.581, 70.913%; tC2Q: 0.232, 1.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rs1_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.882</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s0/I0</td>
</tr>
<tr>
<td>14.335</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>rv32_inst/decoded_rs1_c_2_s/I0</td>
</tr>
<tr>
<td>15.137</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s/F</td>
</tr>
<tr>
<td>16.120</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rs1_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>rv32_inst/decoded_rs1_2_s2/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>rv32_inst/decoded_rs1_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.201, 28.199%; route: 10.465, 70.244%; tC2Q: 0.232, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rs1_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.930</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s0/I1</td>
</tr>
<tr>
<td>14.392</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s0/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s/I0</td>
</tr>
<tr>
<td>15.018</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C9[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s/F</td>
</tr>
<tr>
<td>16.033</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rs1_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>rv32_inst/decoded_rs1_0_s2/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>rv32_inst/decoded_rs1_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 27.737%; route: 10.471, 70.697%; tC2Q: 0.232, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>rv32_inst/mem_addr_30_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_addr_30_s0/Q</td>
</tr>
<tr>
<td>3.862</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/I0</td>
</tr>
<tr>
<td>4.379</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C19[0][B]</td>
<td style=" background: #97FFFF;">Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/F</td>
</tr>
<tr>
<td>5.194</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>rv32_inst/n610_s4/I1</td>
</tr>
<tr>
<td>5.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s4/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>rv32_inst/n610_s2/I2</td>
</tr>
<tr>
<td>7.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s2/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>rv32_inst/mem_rdata_latched_2_s3/I2</td>
</tr>
<tr>
<td>8.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s3/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>rv32_inst/mem_rdata_latched_2_s2/I0</td>
</tr>
<tr>
<td>8.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s2/F</td>
</tr>
<tr>
<td>9.043</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>rv32_inst/n3980_s7/I0</td>
</tr>
<tr>
<td>9.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3980_s7/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>rv32_inst/n4350_s3/I2</td>
</tr>
<tr>
<td>11.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4350_s3/F</td>
</tr>
<tr>
<td>12.522</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[3][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s5/I0</td>
</tr>
<tr>
<td>12.893</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s5/F</td>
</tr>
<tr>
<td>13.063</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s0/I2</td>
</tr>
<tr>
<td>13.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s/I0</td>
</tr>
<tr>
<td>15.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s/F</td>
</tr>
<tr>
<td>15.904</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.554, 31.019%; route: 9.895, 67.400%; tC2Q: 0.232, 1.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>rv32_inst/mem_addr_30_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_addr_30_s0/Q</td>
</tr>
<tr>
<td>3.862</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/I0</td>
</tr>
<tr>
<td>4.379</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C19[0][B]</td>
<td style=" background: #97FFFF;">Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/F</td>
</tr>
<tr>
<td>5.194</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>rv32_inst/n610_s4/I1</td>
</tr>
<tr>
<td>5.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s4/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>rv32_inst/n610_s2/I2</td>
</tr>
<tr>
<td>7.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s2/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>rv32_inst/mem_rdata_latched_2_s3/I2</td>
</tr>
<tr>
<td>8.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s3/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>rv32_inst/mem_rdata_latched_2_s2/I0</td>
</tr>
<tr>
<td>8.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s2/F</td>
</tr>
<tr>
<td>9.043</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>rv32_inst/n3980_s7/I0</td>
</tr>
<tr>
<td>9.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3980_s7/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>rv32_inst/n4350_s3/I2</td>
</tr>
<tr>
<td>11.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4350_s3/F</td>
</tr>
<tr>
<td>12.485</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>rv32_inst/decoded_rs1_c_0_s9/I1</td>
</tr>
<tr>
<td>13.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s9/F</td>
</tr>
<tr>
<td>13.428</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>rv32_inst/decoded_rs1_c_4_s0/I0</td>
</tr>
<tr>
<td>13.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_4_s0/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>rv32_inst/decoded_rs1_c_4_s/I1</td>
</tr>
<tr>
<td>15.350</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_4_s/F</td>
</tr>
<tr>
<td>15.845</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.846, 33.141%; route: 9.544, 65.272%; tC2Q: 0.232, 1.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.315</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>rv32_inst/n952_s2/I0</td>
</tr>
<tr>
<td>13.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s2/F</td>
</tr>
<tr>
<td>15.222</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>rv32_inst/n952_s0/I1</td>
</tr>
<tr>
<td>15.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s0/F</td>
</tr>
<tr>
<td>15.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>rv32_inst/mem_rdata_q_31_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>rv32_inst/mem_rdata_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.896, 33.652%; route: 9.421, 64.753%; tC2Q: 0.232, 1.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>12.975</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>rv32_inst/n4303_s2/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4303_s2/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][B]</td>
<td>rv32_inst/n4304_s2/I0</td>
</tr>
<tr>
<td>14.748</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4304_s2/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>rv32_inst/n4304_s0/I2</td>
</tr>
<tr>
<td>15.732</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4304_s0/F</td>
</tr>
<tr>
<td>15.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>rv32_inst/decoded_rd_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>rv32_inst/decoded_rd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.280, 29.498%; route: 9.997, 68.903%; tC2Q: 0.232, 1.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.315</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>rv32_inst/n952_s2/I0</td>
</tr>
<tr>
<td>13.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s2/F</td>
</tr>
<tr>
<td>15.239</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td>rv32_inst/n953_s0/I0</td>
</tr>
<tr>
<td>15.701</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n953_s0/F</td>
</tr>
<tr>
<td>15.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][B]</td>
<td>rv32_inst/mem_rdata_q_30_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C11[0][B]</td>
<td>rv32_inst/mem_rdata_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.809, 33.216%; route: 9.437, 65.182%; tC2Q: 0.232, 1.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.793</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td>rv32_inst/decoded_rs1_c_3_s1/I0</td>
</tr>
<tr>
<td>14.246</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_3_s1/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][B]</td>
<td>rv32_inst/decoded_rs1_c_3_s/I1</td>
</tr>
<tr>
<td>14.917</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C12[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_3_s/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.163, 28.791%; route: 10.064, 69.605%; tC2Q: 0.232, 1.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rs1_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>rv32_inst/mem_addr_30_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_addr_30_s0/Q</td>
</tr>
<tr>
<td>3.862</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/I0</td>
</tr>
<tr>
<td>4.379</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C19[0][B]</td>
<td style=" background: #97FFFF;">Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0/F</td>
</tr>
<tr>
<td>5.194</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>rv32_inst/n610_s4/I1</td>
</tr>
<tr>
<td>5.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s4/F</td>
</tr>
<tr>
<td>6.854</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>rv32_inst/n610_s2/I2</td>
</tr>
<tr>
<td>7.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n610_s2/F</td>
</tr>
<tr>
<td>7.878</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>rv32_inst/mem_rdata_latched_2_s3/I2</td>
</tr>
<tr>
<td>8.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s3/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>rv32_inst/mem_rdata_latched_2_s2/I0</td>
</tr>
<tr>
<td>8.625</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_2_s2/F</td>
</tr>
<tr>
<td>9.043</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>rv32_inst/n3980_s7/I0</td>
</tr>
<tr>
<td>9.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3980_s7/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>rv32_inst/n4350_s3/I2</td>
</tr>
<tr>
<td>11.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4350_s3/F</td>
</tr>
<tr>
<td>12.522</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[3][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s5/I0</td>
</tr>
<tr>
<td>12.893</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s5/F</td>
</tr>
<tr>
<td>13.063</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s0/I2</td>
</tr>
<tr>
<td>13.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>rv32_inst/decoded_rs1_c_1_s/I0</td>
</tr>
<tr>
<td>15.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_1_s/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rs1_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>rv32_inst/decoded_rs1_1_s2/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>rv32_inst/decoded_rs1_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.554, 31.721%; route: 9.570, 66.663%; tC2Q: 0.232, 1.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rs1_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.344</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>rv32_inst/decoded_rs1_c_0_s2/I3</td>
</tr>
<tr>
<td>12.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_0_s2/F</td>
</tr>
<tr>
<td>13.793</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td>rv32_inst/decoded_rs1_c_3_s1/I0</td>
</tr>
<tr>
<td>14.246</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_3_s1/F</td>
</tr>
<tr>
<td>14.400</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[2][B]</td>
<td>rv32_inst/decoded_rs1_c_3_s/I1</td>
</tr>
<tr>
<td>14.917</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C12[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_3_s/F</td>
</tr>
<tr>
<td>15.446</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rs1_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>rv32_inst/decoded_rs1_3_s2/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>rv32_inst/decoded_rs1_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.163, 29.267%; route: 9.829, 69.101%; tC2Q: 0.232, 1.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.296</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>rv32_inst/n3968_s3/I3</td>
</tr>
<tr>
<td>12.749</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s3/F</td>
</tr>
<tr>
<td>13.414</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>rv32_inst/n4004_s1/I2</td>
</tr>
<tr>
<td>13.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4004_s1/F</td>
</tr>
<tr>
<td>14.207</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>rv32_inst/decoded_rs1_c_5_s0/I0</td>
</tr>
<tr>
<td>14.762</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_5_s0/F</td>
</tr>
<tr>
<td>15.446</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s0/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.201, 29.536%; route: 9.790, 68.833%; tC2Q: 0.232, 1.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>13.094</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>rv32_inst/n959_s7/I2</td>
</tr>
<tr>
<td>13.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n959_s7/F</td>
</tr>
<tr>
<td>14.304</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td>rv32_inst/n960_s2/I0</td>
</tr>
<tr>
<td>14.766</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n960_s2/F</td>
</tr>
<tr>
<td>14.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>rv32_inst/n960_s0/I1</td>
</tr>
<tr>
<td>15.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n960_s0/F</td>
</tr>
<tr>
<td>15.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>rv32_inst/mem_rdata_q_23_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>rv32_inst/mem_rdata_q_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.225, 30.164%; route: 9.550, 68.180%; tC2Q: 0.232, 1.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.292</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[1][B]</td>
<td>rv32_inst/n970_s1/I0</td>
</tr>
<tr>
<td>13.847</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C11[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n970_s1/F</td>
</tr>
<tr>
<td>14.758</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td>rv32_inst/n970_s0/I0</td>
</tr>
<tr>
<td>15.220</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n970_s0/F</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[2][B]</td>
<td>rv32_inst/mem_rdata_q_13_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C11[2][B]</td>
<td>rv32_inst/mem_rdata_q_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.809, 34.356%; route: 8.957, 63.987%; tC2Q: 0.232, 1.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>13.094</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>rv32_inst/n959_s7/I2</td>
</tr>
<tr>
<td>13.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n959_s7/F</td>
</tr>
<tr>
<td>14.033</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td>rv32_inst/n961_s4/I0</td>
</tr>
<tr>
<td>14.486</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n961_s4/F</td>
</tr>
<tr>
<td>14.640</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>rv32_inst/n961_s0/I3</td>
</tr>
<tr>
<td>15.189</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n961_s0/F</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>rv32_inst/mem_rdata_q_22_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>rv32_inst/mem_rdata_q_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 30.808%; route: 9.432, 67.531%; tC2Q: 0.232, 1.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.853</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>rv32_inst/n955_s1/I0</td>
</tr>
<tr>
<td>14.306</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n955_s1/F</td>
</tr>
<tr>
<td>14.703</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>rv32_inst/n955_s0/I1</td>
</tr>
<tr>
<td>15.165</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n955_s0/F</td>
</tr>
<tr>
<td>15.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>rv32_inst/mem_rdata_q_28_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>rv32_inst/mem_rdata_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 33.759%; route: 9.004, 64.577%; tC2Q: 0.232, 1.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.044</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>rv32_inst/n952_s1/I0</td>
</tr>
<tr>
<td>13.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s1/F</td>
</tr>
<tr>
<td>14.772</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>rv32_inst/n969_s0/I1</td>
</tr>
<tr>
<td>15.143</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n969_s0/F</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>rv32_inst/mem_rdata_q_14_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>rv32_inst/mem_rdata_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.534, 32.571%; route: 9.154, 65.762%; tC2Q: 0.232, 1.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>12.975</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>rv32_inst/n4303_s2/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4303_s2/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>rv32_inst/n4305_s2/I1</td>
</tr>
<tr>
<td>14.506</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4305_s2/F</td>
</tr>
<tr>
<td>14.678</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>rv32_inst/n4305_s0/I2</td>
</tr>
<tr>
<td>15.140</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4305_s0/F</td>
</tr>
<tr>
<td>15.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>rv32_inst/decoded_rd_1_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>rv32_inst/decoded_rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 31.255%; route: 9.336, 67.078%; tC2Q: 0.232, 1.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.926</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td>rv32_inst/n613_s2/I3</td>
</tr>
<tr>
<td>8.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[2][B]</td>
<td>rv32_inst/n613_s5/I3</td>
</tr>
<tr>
<td>9.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R35C17[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n613_s5/F</td>
</tr>
<tr>
<td>10.090</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>rv32_inst/n4351_s4/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4351_s4/F</td>
</tr>
<tr>
<td>10.978</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>rv32_inst/decoded_rs1_c_2_s7/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs1_c_2_s7/F</td>
</tr>
<tr>
<td>12.092</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>rv32_inst/n952_s5/I3</td>
</tr>
<tr>
<td>12.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n952_s5/F</td>
</tr>
<tr>
<td>13.853</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>rv32_inst/n957_s2/I0</td>
</tr>
<tr>
<td>14.306</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n957_s2/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>rv32_inst/n957_s0/I1</td>
</tr>
<tr>
<td>15.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n957_s0/F</td>
</tr>
<tr>
<td>15.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>rv32_inst/mem_rdata_q_26_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>rv32_inst/mem_rdata_q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.616, 33.285%; route: 9.020, 65.042%; tC2Q: 0.232, 1.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/decoded_rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>12.975</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>rv32_inst/n4303_s2/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4303_s2/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][B]</td>
<td>rv32_inst/n4306_s2/I0</td>
</tr>
<tr>
<td>14.527</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4306_s2/F</td>
</tr>
<tr>
<td>14.528</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>rv32_inst/n4306_s0/I2</td>
</tr>
<tr>
<td>15.077</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4306_s0/F</td>
</tr>
<tr>
<td>15.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" font-weight:bold;">rv32_inst/decoded_rd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>rv32_inst/decoded_rd_0_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>rv32_inst/decoded_rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.458, 32.177%; route: 9.165, 66.149%; tC2Q: 0.232, 1.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_n6202_ADBREG_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[2][B]</td>
<td>rv32_inst/mem_rdata_latched_6_s2/I3</td>
</tr>
<tr>
<td>8.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C11[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_6_s2/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>rv32_inst/n3939_s1/I2</td>
</tr>
<tr>
<td>9.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3939_s1/F</td>
</tr>
<tr>
<td>10.694</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>rv32_inst/n3968_s6/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s6/F</td>
</tr>
<tr>
<td>12.296</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>rv32_inst/n3968_s3/I3</td>
</tr>
<tr>
<td>12.749</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n3968_s3/F</td>
</tr>
<tr>
<td>13.414</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>rv32_inst/n4004_s1/I2</td>
</tr>
<tr>
<td>13.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4004_s1/F</td>
</tr>
<tr>
<td>13.798</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][A]</td>
<td>rv32_inst/cpuregs_n6202_ADBREG_G_5_s2/I0</td>
</tr>
<tr>
<td>14.347</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C21[3][A]</td>
<td style=" background: #97FFFF;">rv32_inst/cpuregs_n6202_ADBREG_G_5_s2/F</td>
</tr>
<tr>
<td>15.070</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_n6202_ADBREG_G_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>rv32_inst/cpuregs_n6202_ADBREG_G_5_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>rv32_inst/cpuregs_n6202_ADBREG_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 30.293%; route: 9.421, 68.031%; tC2Q: 0.232, 1.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/mem_rdata_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>rv32_inst/mem_rdata_latched_5_s2/I3</td>
</tr>
<tr>
<td>8.442</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C14[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s2/F</td>
</tr>
<tr>
<td>9.853</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>rv32_inst/mem_rdata_latched_5_s8/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_5_s8/F</td>
</tr>
<tr>
<td>11.365</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>rv32_inst/n4356_s4/I0</td>
</tr>
<tr>
<td>11.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n4356_s4/F</td>
</tr>
<tr>
<td>13.094</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>rv32_inst/n959_s7/I2</td>
</tr>
<tr>
<td>13.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n959_s7/F</td>
</tr>
<tr>
<td>14.033</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td>rv32_inst/n959_s3/I0</td>
</tr>
<tr>
<td>14.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n959_s3/F</td>
</tr>
<tr>
<td>14.668</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>rv32_inst/n959_s0/I3</td>
</tr>
<tr>
<td>15.039</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/n959_s0/F</td>
</tr>
<tr>
<td>15.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_rdata_q_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>rv32_inst/mem_rdata_q_24_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>rv32_inst/mem_rdata_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 29.921%; route: 9.450, 68.400%; tC2Q: 0.232, 1.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_e2u_inst/urstn_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>sync_e2u_inst/urstn_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>722</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">sync_e2u_inst/urstn_r_1_s0/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>rv32_inst/n5989_s0/I3</td>
</tr>
<tr>
<td>3.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n5989_s0/F</td>
</tr>
<tr>
<td>4.545</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s6/I1</td>
</tr>
<tr>
<td>4.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s6/F</td>
</tr>
<tr>
<td>6.202</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>rv32_inst/mem_rdata_latched_12_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>8.003</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][B]</td>
<td>rv32_inst/mem_rdata_latched_1_s2/I3</td>
</tr>
<tr>
<td>8.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[3][B]</td>
<td style=" background: #97FFFF;">rv32_inst/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>9.738</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>rv32_inst/n4012_s1/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4012_s1/F</td>
</tr>
<tr>
<td>11.585</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>rv32_inst/n4338_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">rv32_inst/n4338_s1/F</td>
</tr>
<tr>
<td>13.587</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>rv32_inst/decoded_rs2_c_0_s/I1</td>
</tr>
<tr>
<td>14.040</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">rv32_inst/decoded_rs2_c_0_s/F</td>
</tr>
<tr>
<td>14.999</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">rv32_inst/cpuregs_cpuregs_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>rv32_inst/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 23.960%; route: 10.244, 74.356%; tC2Q: 0.232, 1.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_4_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/prefetched_high_word_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv32_inst/clear_prefetched_high_word_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>rv32_inst/prefetched_high_word_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C20[0][B]</td>
<td style=" font-weight:bold;">rv32_inst/prefetched_high_word_s0/Q</td>
</tr>
<tr>
<td>1.491</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/clear_prefetched_high_word_q_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>rv32_inst/clear_prefetched_high_word_q_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>rv32_inst/clear_prefetched_high_word_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28[1][B]</td>
<td>AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>rv32_inst/mem_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C15[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_wdata_4_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.815%; tC2Q: 0.202, 35.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_wstrb_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>rv32_inst/mem_wstrb_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_wstrb_3_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.304</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.835%; tC2Q: 0.202, 43.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_4_s0/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C45[0][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w3_buf_0_s4/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C45</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w3_buf_0_s10/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C45</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s10/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C45</td>
<td>AES_mem_inst/out_pct_w3_buf_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 41.880%; tC2Q: 0.202, 58.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[0][A]</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R49C42[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w0_buf_0_s4/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C42</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w0_buf_0_s8/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C42</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 42.272%; tC2Q: 0.201, 57.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[0][B]</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C30[0][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w2_buf_0_s4/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w2_buf_0_s16/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s16/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C30</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 42.083%; tC2Q: 0.202, 57.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s27</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C32[0][A]</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s27/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R49C32[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w2_buf_0_s27/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w2_buf_0_s22/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s22/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C32</td>
<td>AES_mem_inst/out_pct_w2_buf_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 42.514%; tC2Q: 0.202, 57.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[0][B]</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s6/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R49C42[0][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w0_buf_0_s6/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42</td>
<td style=" font-weight:bold;">AES_mem_inst/out_pct_w0_buf_0_s8/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C42</td>
<td>AES_mem_inst/out_pct_w0_buf_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 42.668%; tC2Q: 0.202, 57.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv32_inst/mem_wdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td>rv32_inst/mem_wdata_16_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C19[1][A]</td>
<td style=" font-weight:bold;">rv32_inst/mem_wdata_16_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.950%; tC2Q: 0.202, 34.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_5_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b0_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b0_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b0_5_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_5_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][B]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_4_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[0][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C30[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_5_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b3_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b3_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b3_4_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_1_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[2][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C29[2][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_6_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[2][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C30[2][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_5_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_3_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[1][B]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b2_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C40[1][B]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b2_7_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C43[2][A]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C43[2][A]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_3_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>5129</td>
<td>PLL_L[0]</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sync_e2u_inst/urstn_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sync_e2u_inst/urstn_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sync_e2u_inst/urstn_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/last_mem_valid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/last_mem_valid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/last_mem_valid_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/mem_rdata_q_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/mem_rdata_q_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/mem_rdata_q_28_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/mem_rdata_q_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/mem_rdata_q_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/mem_rdata_q_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/mem_addr_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/mem_addr_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/mem_addr_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/mem_wdata_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/mem_wdata_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/mem_wdata_15_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/decoded_imm_j_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/decoded_imm_j_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/decoded_imm_j_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/alu_add_sub_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/alu_add_sub_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/alu_add_sub_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/count_instr_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/count_instr_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/count_instr_18_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rv32_inst/pcpi_mul/pcpi_rd_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rv32_inst/pcpi_mul/pcpi_rd_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rv32_inst/pcpi_mul/pcpi_rd_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5129</td>
<td>uclk</td>
<td>4.749</td>
<td>0.261</td>
</tr>
<tr>
<td>2050</td>
<td>ke_out_valid</td>
<td>13.666</td>
<td>2.723</td>
</tr>
<tr>
<td>1921</td>
<td>rkd_inv_flag</td>
<td>13.153</td>
<td>3.198</td>
</tr>
<tr>
<td>1920</td>
<td>n4101_3</td>
<td>16.043</td>
<td>1.370</td>
</tr>
<tr>
<td>722</td>
<td>urstn</td>
<td>4.763</td>
<td>2.131</td>
</tr>
<tr>
<td>325</td>
<td>aes_out_nk[0]</td>
<td>13.337</td>
<td>3.624</td>
</tr>
<tr>
<td>256</td>
<td>buf_in_valid</td>
<td>16.434</td>
<td>1.370</td>
</tr>
<tr>
<td>200</td>
<td>aes_out_nk[1]</td>
<td>13.497</td>
<td>4.623</td>
</tr>
<tr>
<td>131</td>
<td>mul_waiting</td>
<td>16.975</td>
<td>1.382</td>
</tr>
<tr>
<td>129</td>
<td>ie_rk_bypass_flag</td>
<td>17.593</td>
<td>1.513</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C17</td>
<td>94.44%</td>
</tr>
<tr>
<td>R24C16</td>
<td>91.67%</td>
</tr>
<tr>
<td>R27C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R40C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C15</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ECLK -period 37.037 -waveform {0 18.518} [get_ports {eclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
