strict digraph "" {
	node [label="\N"];
	"1420:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba6d0>",
		fillcolor=firebrick,
		label="1420:NS
int_stat[0] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1406:AL"	 [def_var="['int_stat']",
		label="Leaf_1406:AL"];
	"1420:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1417:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba890>",
		fillcolor=firebrick,
		label="1417:NS
int_stat[3] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1417:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1412:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ebaa50>",
		fillcolor=springgreen,
		label="1412:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a38ebaa90>",
		fillcolor=turquoise,
		label="1413:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1412:IF" -> "1413:BL"	 [cond="['ep_match_r']",
		label=ep_match_r,
		lineno=1412];
	"1406:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38da7910>",
		clk_sens=True,
		fillcolor=gold,
		label="1406:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out_to_small', 'int_crc16_set', 'int_seqerr_set', 'int_upid_set', 'ep_match_r', 'rst', 'int_buf0_set', 'int_re', 'int_to_set', '\
int_buf1_set']"];
	"1408:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da7a10>",
		fillcolor=springgreen,
		label="1408:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1406:AL" -> "1408:IF"	 [cond="[]",
		lineno=None];
	"1416:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ebafd0>",
		fillcolor=springgreen,
		label="1416:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1416:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7050>",
		fillcolor=firebrick,
		label="1416:NS
int_stat[4] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1416:IF" -> "1416:NS"	 [cond="['int_buf1_set']",
		label=int_buf1_set,
		lineno=1416];
	"1418:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7390>",
		fillcolor=firebrick,
		label="1418:NS
int_stat[2] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1418:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1415:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebad90>",
		fillcolor=firebrick,
		label="1415:NS
int_stat[5] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebad90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1415:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1408:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7c10>",
		fillcolor=firebrick,
		label="1408:NS
int_stat <= 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1408:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1419:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7610>",
		fillcolor=firebrick,
		label="1419:NS
int_stat[1] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1419:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1410:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7a90>",
		fillcolor=firebrick,
		label="1410:NS
int_stat <= 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da7a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1410:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1417:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da7290>",
		fillcolor=springgreen,
		label="1417:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1417:IF" -> "1417:NS"	 [cond="['int_buf0_set']",
		label=int_buf0_set,
		lineno=1417];
	"1414:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ebaad0>",
		fillcolor=springgreen,
		label="1414:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1414:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebab10>",
		fillcolor=firebrick,
		label="1414:NS
int_stat[6] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebab10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1414:IF" -> "1414:NS"	 [cond="['out_to_small']",
		label=out_to_small,
		lineno=1414];
	"1416:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1416:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1417:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1414:IF"	 [cond="[]",
		lineno=None];
	"1420:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da7850>",
		fillcolor=springgreen,
		label="1420:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL" -> "1420:IF"	 [cond="[]",
		lineno=None];
	"1415:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ebad50>",
		fillcolor=springgreen,
		label="1415:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL" -> "1415:IF"	 [cond="[]",
		lineno=None];
	"1418:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da7350>",
		fillcolor=springgreen,
		label="1418:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL" -> "1418:IF"	 [cond="[]",
		lineno=None];
	"1419:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da75d0>",
		fillcolor=springgreen,
		label="1419:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL" -> "1419:IF"	 [cond="[]",
		lineno=None];
	"1420:IF" -> "1420:NS"	 [cond="['int_to_set']",
		label=int_to_set,
		lineno=1420];
	"1410:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da7a50>",
		fillcolor=springgreen,
		label="1410:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1410:IF" -> "1412:IF"	 [cond="['int_re']",
		label="!(int_re)",
		lineno=1410];
	"1410:IF" -> "1410:NS"	 [cond="['int_re']",
		label=int_re,
		lineno=1410];
	"1415:IF" -> "1415:NS"	 [cond="['int_seqerr_set']",
		label=int_seqerr_set,
		lineno=1415];
	"1418:IF" -> "1418:NS"	 [cond="['int_upid_set']",
		label=int_upid_set,
		lineno=1418];
	"1419:IF" -> "1419:NS"	 [cond="['int_crc16_set']",
		label=int_crc16_set,
		lineno=1419];
	"1414:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1408:IF" -> "1408:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1408];
	"1408:IF" -> "1410:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1408];
}
