Project Information             c:\univer\circuits\schems\pma_schem6\reg24.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 12/14/2009 22:37:01

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

reg24     EPM7064LC68-7    25       24       0      24      0           37 %

User Pins:                 25       24       0  



Project Information             c:\univer\circuits\schems\pma_schem6\reg24.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'wr' chosen for auto global Clock


Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

***** Logic for device 'reg24' compiled without errors.




Device: EPM7064LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** ERROR SUMMARY **

Info: Chip 'reg24' in device 'EPM7064LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                              V                                
                              C                       V        
                              C                       C        
            D  D  D  G  D  D  I  G  G  G     G  Q  Q  C  Q  Q  
            2  2  2  N  0  1  N  N  N  N  w  N  0  0  I  0  0  
            1  2  3  D  0  3  T  D  D  D  r  D  0  3  O  1  5  
          -----------------------------------------------------_ 
        /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
   D20 | 10                                                  60 | Q04 
 VCCIO | 11                                                  59 | Q07 
   D19 | 12                                                  58 | GND 
   D18 | 13                                                  57 | Q02 
   D17 | 14                                                  56 | Q06 
   D16 | 15                                                  55 | Q08 
   GND | 16                                                  54 | Q09 
   D15 | 17                                                  53 | VCCIO 
   D14 | 18                  EPM7064LC68-7                   52 | Q10 
   D11 | 19                                                  51 | Q11 
   D07 | 20                                                  50 | Q20 
 VCCIO | 21                                                  49 | Q19 
   D06 | 22                                                  48 | GND 
   D10 | 23                                                  47 | Q18 
   D09 | 24                                                  46 | Q23 
   D05 | 25                                                  45 | Q22 
   GND | 26                                                  44 | Q17 
       |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
         ------------------------------------------------------ 
            D  D  D  D  V  D  D  G  V  Q  Q  G  Q  Q  Q  Q  V  
            0  0  0  0  C  1  0  N  C  1  2  N  1  1  1  1  C  
            4  3  2  1  C  2  8  D  C  4  1  D  3  2  5  6  C  
                        I           I                       I  
                        O           N                       O  
                                    T                          


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  12/12(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)  12/12(100%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48    12/16( 75%)  12/12(100%)   0/16(  0%)  12/36( 33%) 
D:    LC49 - LC64    12/16( 75%)  12/12(100%)   0/16(  0%)  12/36( 33%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            48/48     (100%)
Total logic cells used:                         24/64     ( 37%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   24/64     ( 37%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  2.00
Total fan-in:                                    48

Total input pins required:                      25
Total output pins required:                     24
Total bidirectional pins required:               0
Total logic cells required:                     24
Total flipflops required:                       24
Total product terms required:                   24
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5   (14)  (A)      INPUT               0      0   0    0    0    1    0  D00
  30   (20)  (B)      INPUT               0      0   0    0    0    1    0  D01
  29   (21)  (B)      INPUT               0      0   0    0    0    1    0  D02
  28   (22)  (B)      INPUT               0      0   0    0    0    1    0  D03
  27   (24)  (B)      INPUT               0      0   0    0    0    1    0  D04
  25   (25)  (B)      INPUT               0      0   0    0    0    1    0  D05
  22   (29)  (B)      INPUT               0      0   0    0    0    1    0  D06
  20   (30)  (B)      INPUT               0      0   0    0    0    1    0  D07
  33   (17)  (B)      INPUT               0      0   0    0    0    1    0  D08
  24   (27)  (B)      INPUT               0      0   0    0    0    1    0  D09
  23   (28)  (B)      INPUT               0      0   0    0    0    1    0  D10
  19   (32)  (B)      INPUT               0      0   0    0    0    1    0  D11
  32   (19)  (B)      INPUT               0      0   0    0    0    1    0  D12
   4   (16)  (A)      INPUT               0      0   0    0    0    1    0  D13
  18    (1)  (A)      INPUT               0      0   0    0    0    1    0  D14
  17    (3)  (A)      INPUT               0      0   0    0    0    1    0  D15
  15    (4)  (A)      INPUT               0      0   0    0    0    1    0  D16
  14    (5)  (A)      INPUT               0      0   0    0    0    1    0  D17
  13    (6)  (A)      INPUT               0      0   0    0    0    1    0  D18
  12    (8)  (A)      INPUT               0      0   0    0    0    1    0  D19
  10    (9)  (A)      INPUT               0      0   0    0    0    1    0  D20
   9   (11)  (A)      INPUT               0      0   0    0    0    1    0  D21
   8   (12)  (A)      INPUT               0      0   0    0    0    1    0  D22
   7   (13)  (A)      INPUT               0      0   0    0    0    1    0  D23
  67      -   -       INPUT  G            0      0   0    0    0    0    0  wr


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  65     64    D         FF   +  t        0      0   0    1    0    0    0  Q00
  62     61    D         FF   +  t        0      0   0    1    0    0    0  Q01
  57     56    D         FF   +  t        0      0   0    1    0    0    0  Q02
  64     62    D         FF   +  t        0      0   0    1    0    0    0  Q03
  60     59    D         FF   +  t        0      0   0    1    0    0    0  Q04
  61     60    D         FF   +  t        0      0   0    1    0    0    0  Q05
  56     54    D         FF   +  t        0      0   0    1    0    0    0  Q06
  59     57    D         FF   +  t        0      0   0    1    0    0    0  Q07
  55     53    D         FF   +  t        0      0   0    1    0    0    0  Q08
  54     52    D         FF   +  t        0      0   0    1    0    0    0  Q09
  52     51    D         FF   +  t        0      0   0    1    0    0    0  Q10
  51     49    D         FF   +  t        0      0   0    1    0    0    0  Q11
  40     37    C         FF   +  t        0      0   0    1    0    0    0  Q12
  39     36    C         FF   +  t        0      0   0    1    0    0    0  Q13
  36     33    C         FF   +  t        0      0   0    1    0    0    0  Q14
  41     38    C         FF   +  t        0      0   0    1    0    0    0  Q15
  42     40    C         FF   +  t        0      0   0    1    0    0    0  Q16
  44     41    C         FF   +  t        0      0   0    1    0    0    0  Q17
  47     45    C         FF   +  t        0      0   0    1    0    0    0  Q18
  49     46    C         FF   +  t        0      0   0    1    0    0    0  Q19
  50     48    C         FF   +  t        0      0   0    1    0    0    0  Q20
  37     35    C         FF   +  t        0      0   0    1    0    0    0  Q21
  45     43    C         FF   +  t        0      0   0    1    0    0    0  Q22
  46     44    C         FF   +  t        0      0   0    1    0    0    0  Q23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                 Logic cells placed in LAB 'C'
        +----------------------- LC37 Q12
        | +--------------------- LC36 Q13
        | | +------------------- LC33 Q14
        | | | +----------------- LC38 Q15
        | | | | +--------------- LC40 Q16
        | | | | | +------------- LC41 Q17
        | | | | | | +----------- LC45 Q18
        | | | | | | | +--------- LC46 Q19
        | | | | | | | | +------- LC48 Q20
        | | | | | | | | | +----- LC35 Q21
        | | | | | | | | | | +--- LC43 Q22
        | | | | | | | | | | | +- LC44 Q23
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':

Pin
32   -> * - - - - - - - - - - - | - - * - | <-- D12
4    -> - * - - - - - - - - - - | - - * - | <-- D13
18   -> - - * - - - - - - - - - | - - * - | <-- D14
17   -> - - - * - - - - - - - - | - - * - | <-- D15
15   -> - - - - * - - - - - - - | - - * - | <-- D16
14   -> - - - - - * - - - - - - | - - * - | <-- D17
13   -> - - - - - - * - - - - - | - - * - | <-- D18
12   -> - - - - - - - * - - - - | - - * - | <-- D19
10   -> - - - - - - - - * - - - | - - * - | <-- D20
9    -> - - - - - - - - - * - - | - - * - | <-- D21
8    -> - - - - - - - - - - * - | - - * - | <-- D22
7    -> - - - - - - - - - - - * | - - * - | <-- D23
67   -> - - - - - - - - - - - - | - - - - | <-- wr


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                 Logic cells placed in LAB 'D'
        +----------------------- LC64 Q00
        | +--------------------- LC61 Q01
        | | +------------------- LC56 Q02
        | | | +----------------- LC62 Q03
        | | | | +--------------- LC59 Q04
        | | | | | +------------- LC60 Q05
        | | | | | | +----------- LC54 Q06
        | | | | | | | +--------- LC57 Q07
        | | | | | | | | +------- LC53 Q08
        | | | | | | | | | +----- LC52 Q09
        | | | | | | | | | | +--- LC51 Q10
        | | | | | | | | | | | +- LC49 Q11
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
5    -> * - - - - - - - - - - - | - - - * | <-- D00
30   -> - * - - - - - - - - - - | - - - * | <-- D01
29   -> - - * - - - - - - - - - | - - - * | <-- D02
28   -> - - - * - - - - - - - - | - - - * | <-- D03
27   -> - - - - * - - - - - - - | - - - * | <-- D04
25   -> - - - - - * - - - - - - | - - - * | <-- D05
22   -> - - - - - - * - - - - - | - - - * | <-- D06
20   -> - - - - - - - * - - - - | - - - * | <-- D07
33   -> - - - - - - - - * - - - | - - - * | <-- D08
24   -> - - - - - - - - - * - - | - - - * | <-- D09
23   -> - - - - - - - - - - * - | - - - * | <-- D10
19   -> - - - - - - - - - - - * | - - - * | <-- D11
67   -> - - - - - - - - - - - - | - - - - | <-- wr


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    c:\univer\circuits\schems\pma_schem6\reg24.rpt
reg24

** EQUATIONS **

D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
wr       : INPUT;

-- Node name is 'Q00' = ':4' 
-- Equation name is 'Q00', type is output 
 Q00     = DFFE( D00 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q01' = ':6' 
-- Equation name is 'Q01', type is output 
 Q01     = DFFE( D01 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q02' = ':7' 
-- Equation name is 'Q02', type is output 
 Q02     = DFFE( D02 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q03' = ':8' 
-- Equation name is 'Q03', type is output 
 Q03     = DFFE( D03 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q04' = ':9' 
-- Equation name is 'Q04', type is output 
 Q04     = DFFE( D04 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q05' = ':10' 
-- Equation name is 'Q05', type is output 
 Q05     = DFFE( D05 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q06' = ':17' 
-- Equation name is 'Q06', type is output 
 Q06     = DFFE( D06 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q07' = ':18' 
-- Equation name is 'Q07', type is output 
 Q07     = DFFE( D07 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q08' = ':19' 
-- Equation name is 'Q08', type is output 
 Q08     = DFFE( D08 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q09' = ':20' 
-- Equation name is 'Q09', type is output 
 Q09     = DFFE( D09 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q10' = ':21' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( D10 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q11' = ':22' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( D11 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q12' = ':23' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( D12 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q13' = ':24' 
-- Equation name is 'Q13', type is output 
 Q13     = DFFE( D13 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q14' = ':25' 
-- Equation name is 'Q14', type is output 
 Q14     = DFFE( D14 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q15' = ':26' 
-- Equation name is 'Q15', type is output 
 Q15     = DFFE( D15 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q16' = ':27' 
-- Equation name is 'Q16', type is output 
 Q16     = DFFE( D16 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q17' = ':28' 
-- Equation name is 'Q17', type is output 
 Q17     = DFFE( D17 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q18' = ':29' 
-- Equation name is 'Q18', type is output 
 Q18     = DFFE( D18 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q19' = ':30' 
-- Equation name is 'Q19', type is output 
 Q19     = DFFE( D19 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q20' = ':31' 
-- Equation name is 'Q20', type is output 
 Q20     = DFFE( D20 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q21' = ':32' 
-- Equation name is 'Q21', type is output 
 Q21     = DFFE( D21 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q22' = ':33' 
-- Equation name is 'Q22', type is output 
 Q22     = DFFE( D22 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);

-- Node name is 'Q23' = ':34' 
-- Equation name is 'Q23', type is output 
 Q23     = DFFE( D23 $  GND, GLOBAL( wr),  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information             c:\univer\circuits\schems\pma_schem6\reg24.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 8,262K
