
09-PIO-DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000090c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20400000  0040090c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20400430  00400d3c  00020430  2**2
                  ALLOC
  3 .stack        00002004  204004bc  00400dc8  00020430  2**0
                  ALLOC
  4 .heap         00000200  204024c0  00402dcc  00020430  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045e  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c1b9  00000000  00000000  000204b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a4c  00000000  00000000  0002c670  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000024f1  00000000  00000000  0002e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000005c0  00000000  00000000  000305ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000670  00000000  00000000  00030b6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ce1b  00000000  00000000  000311dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000746a  00000000  00000000  0004dff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00088d28  00000000  00000000  00055462  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000c70  00000000  00000000  000de18c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 24 40 20 fd 03 40 00 f9 03 40 00 f9 03 40 00     .$@ ..@...@...@.
  400010:	f9 03 40 00 f9 03 40 00 f9 03 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 03 40 00 f9 03 40 00 00 00 00 00 f9 03 40 00     ..@...@.......@.
  40003c:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  40004c:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  40005c:	f9 03 40 00 f9 03 40 00 00 00 00 00 75 02 40 00     ..@...@.....u.@.
  40006c:	89 02 40 00 9d 02 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  40007c:	f9 03 40 00 b1 02 40 00 c5 02 40 00 f9 03 40 00     ..@...@...@...@.
  40008c:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  40009c:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  4000ac:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  4000bc:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  4000cc:	f9 03 40 00 00 00 00 00 f9 03 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  4000ec:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  4000fc:	f9 03 40 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ..@...@...@...@.
  40010c:	f9 03 40 00 f9 03 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f9 03 40 00 f9 03 40 00 f9 03 40 00     ......@...@...@.
  40012c:	f9 03 40 00 f9 03 40 00 00 00 00 00 f9 03 40 00     ..@...@.......@.
  40013c:	f9 03 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400430 	.word	0x20400430
  40015c:	00000000 	.word	0x00000000
  400160:	0040090c 	.word	0x0040090c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040090c 	.word	0x0040090c
  4001a0:	20400434 	.word	0x20400434
  4001a4:	0040090c 	.word	0x0040090c
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	004005d1 	.word	0x004005d1
  4001f8:	00400375 	.word	0x00400375
  4001fc:	004003c9 	.word	0x004003c9
  400200:	004003d9 	.word	0x004003d9
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	004003e9 	.word	0x004003e9
  400210:	004002d9 	.word	0x004002d9
  400214:	00400311 	.word	0x00400311
  400218:	004004c5 	.word	0x004004c5

0040021c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40021c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40021e:	4770      	bx	lr

00400220 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400220:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400222:	4770      	bx	lr

00400224 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400228:	4604      	mov	r4, r0
  40022a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40022c:	4b0e      	ldr	r3, [pc, #56]	; (400268 <pio_handler_process+0x44>)
  40022e:	4798      	blx	r3
  400230:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400232:	4620      	mov	r0, r4
  400234:	4b0d      	ldr	r3, [pc, #52]	; (40026c <pio_handler_process+0x48>)
  400236:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400238:	4005      	ands	r5, r0
  40023a:	d013      	beq.n	400264 <pio_handler_process+0x40>
  40023c:	4c0c      	ldr	r4, [pc, #48]	; (400270 <pio_handler_process+0x4c>)
  40023e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400242:	e003      	b.n	40024c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400244:	42b4      	cmp	r4, r6
  400246:	d00d      	beq.n	400264 <pio_handler_process+0x40>
  400248:	3410      	adds	r4, #16
		while (status != 0) {
  40024a:	b15d      	cbz	r5, 400264 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40024c:	6820      	ldr	r0, [r4, #0]
  40024e:	4540      	cmp	r0, r8
  400250:	d1f8      	bne.n	400244 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400252:	6861      	ldr	r1, [r4, #4]
  400254:	4229      	tst	r1, r5
  400256:	d0f5      	beq.n	400244 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400258:	68e3      	ldr	r3, [r4, #12]
  40025a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40025c:	6863      	ldr	r3, [r4, #4]
  40025e:	ea25 0503 	bic.w	r5, r5, r3
  400262:	e7ef      	b.n	400244 <pio_handler_process+0x20>
  400264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400268:	0040021d 	.word	0x0040021d
  40026c:	00400221 	.word	0x00400221
  400270:	2040044c 	.word	0x2040044c

00400274 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400274:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400276:	210a      	movs	r1, #10
  400278:	4801      	ldr	r0, [pc, #4]	; (400280 <PIOA_Handler+0xc>)
  40027a:	4b02      	ldr	r3, [pc, #8]	; (400284 <PIOA_Handler+0x10>)
  40027c:	4798      	blx	r3
  40027e:	bd08      	pop	{r3, pc}
  400280:	400e0e00 	.word	0x400e0e00
  400284:	00400225 	.word	0x00400225

00400288 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400288:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40028a:	210b      	movs	r1, #11
  40028c:	4801      	ldr	r0, [pc, #4]	; (400294 <PIOB_Handler+0xc>)
  40028e:	4b02      	ldr	r3, [pc, #8]	; (400298 <PIOB_Handler+0x10>)
  400290:	4798      	blx	r3
  400292:	bd08      	pop	{r3, pc}
  400294:	400e1000 	.word	0x400e1000
  400298:	00400225 	.word	0x00400225

0040029c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40029c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40029e:	210c      	movs	r1, #12
  4002a0:	4801      	ldr	r0, [pc, #4]	; (4002a8 <PIOC_Handler+0xc>)
  4002a2:	4b02      	ldr	r3, [pc, #8]	; (4002ac <PIOC_Handler+0x10>)
  4002a4:	4798      	blx	r3
  4002a6:	bd08      	pop	{r3, pc}
  4002a8:	400e1200 	.word	0x400e1200
  4002ac:	00400225 	.word	0x00400225

004002b0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4002b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4002b2:	2110      	movs	r1, #16
  4002b4:	4801      	ldr	r0, [pc, #4]	; (4002bc <PIOD_Handler+0xc>)
  4002b6:	4b02      	ldr	r3, [pc, #8]	; (4002c0 <PIOD_Handler+0x10>)
  4002b8:	4798      	blx	r3
  4002ba:	bd08      	pop	{r3, pc}
  4002bc:	400e1400 	.word	0x400e1400
  4002c0:	00400225 	.word	0x00400225

004002c4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4002c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4002c6:	2111      	movs	r1, #17
  4002c8:	4801      	ldr	r0, [pc, #4]	; (4002d0 <PIOE_Handler+0xc>)
  4002ca:	4b02      	ldr	r3, [pc, #8]	; (4002d4 <PIOE_Handler+0x10>)
  4002cc:	4798      	blx	r3
  4002ce:	bd08      	pop	{r3, pc}
  4002d0:	400e1600 	.word	0x400e1600
  4002d4:	00400225 	.word	0x00400225

004002d8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4002d8:	2803      	cmp	r0, #3
  4002da:	d011      	beq.n	400300 <pmc_mck_set_division+0x28>
  4002dc:	2804      	cmp	r0, #4
  4002de:	d012      	beq.n	400306 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4002e0:	2802      	cmp	r0, #2
  4002e2:	bf0c      	ite	eq
  4002e4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4002e8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4002ea:	4a08      	ldr	r2, [pc, #32]	; (40030c <pmc_mck_set_division+0x34>)
  4002ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4002ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4002f2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4002f4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4002f6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002f8:	f013 0f08 	tst.w	r3, #8
  4002fc:	d0fb      	beq.n	4002f6 <pmc_mck_set_division+0x1e>
}
  4002fe:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400300:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400304:	e7f1      	b.n	4002ea <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400306:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40030a:	e7ee      	b.n	4002ea <pmc_mck_set_division+0x12>
  40030c:	400e0600 	.word	0x400e0600

00400310 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400310:	4a17      	ldr	r2, [pc, #92]	; (400370 <pmc_switch_mck_to_pllack+0x60>)
  400312:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400318:	4318      	orrs	r0, r3
  40031a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40031c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40031e:	f013 0f08 	tst.w	r3, #8
  400322:	d10a      	bne.n	40033a <pmc_switch_mck_to_pllack+0x2a>
  400324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400328:	4911      	ldr	r1, [pc, #68]	; (400370 <pmc_switch_mck_to_pllack+0x60>)
  40032a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40032c:	f012 0f08 	tst.w	r2, #8
  400330:	d103      	bne.n	40033a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400332:	3b01      	subs	r3, #1
  400334:	d1f9      	bne.n	40032a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400336:	2001      	movs	r0, #1
  400338:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40033a:	4a0d      	ldr	r2, [pc, #52]	; (400370 <pmc_switch_mck_to_pllack+0x60>)
  40033c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40033e:	f023 0303 	bic.w	r3, r3, #3
  400342:	f043 0302 	orr.w	r3, r3, #2
  400346:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400348:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40034a:	f013 0f08 	tst.w	r3, #8
  40034e:	d10a      	bne.n	400366 <pmc_switch_mck_to_pllack+0x56>
  400350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400354:	4906      	ldr	r1, [pc, #24]	; (400370 <pmc_switch_mck_to_pllack+0x60>)
  400356:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400358:	f012 0f08 	tst.w	r2, #8
  40035c:	d105      	bne.n	40036a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40035e:	3b01      	subs	r3, #1
  400360:	d1f9      	bne.n	400356 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400362:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400364:	4770      	bx	lr
	return 0;
  400366:	2000      	movs	r0, #0
  400368:	4770      	bx	lr
  40036a:	2000      	movs	r0, #0
  40036c:	4770      	bx	lr
  40036e:	bf00      	nop
  400370:	400e0600 	.word	0x400e0600

00400374 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400374:	b9a0      	cbnz	r0, 4003a0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400376:	480e      	ldr	r0, [pc, #56]	; (4003b0 <pmc_switch_mainck_to_xtal+0x3c>)
  400378:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40037a:	0209      	lsls	r1, r1, #8
  40037c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40037e:	4a0d      	ldr	r2, [pc, #52]	; (4003b4 <pmc_switch_mainck_to_xtal+0x40>)
  400380:	401a      	ands	r2, r3
  400382:	4b0d      	ldr	r3, [pc, #52]	; (4003b8 <pmc_switch_mainck_to_xtal+0x44>)
  400384:	4313      	orrs	r3, r2
  400386:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400388:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40038a:	4602      	mov	r2, r0
  40038c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40038e:	f013 0f01 	tst.w	r3, #1
  400392:	d0fb      	beq.n	40038c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400394:	4a06      	ldr	r2, [pc, #24]	; (4003b0 <pmc_switch_mainck_to_xtal+0x3c>)
  400396:	6a11      	ldr	r1, [r2, #32]
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <pmc_switch_mainck_to_xtal+0x48>)
  40039a:	430b      	orrs	r3, r1
  40039c:	6213      	str	r3, [r2, #32]
  40039e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4003a0:	4903      	ldr	r1, [pc, #12]	; (4003b0 <pmc_switch_mainck_to_xtal+0x3c>)
  4003a2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4003a4:	4a06      	ldr	r2, [pc, #24]	; (4003c0 <pmc_switch_mainck_to_xtal+0x4c>)
  4003a6:	401a      	ands	r2, r3
  4003a8:	4b06      	ldr	r3, [pc, #24]	; (4003c4 <pmc_switch_mainck_to_xtal+0x50>)
  4003aa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4003ac:	620b      	str	r3, [r1, #32]
  4003ae:	4770      	bx	lr
  4003b0:	400e0600 	.word	0x400e0600
  4003b4:	ffc8fffc 	.word	0xffc8fffc
  4003b8:	00370001 	.word	0x00370001
  4003bc:	01370000 	.word	0x01370000
  4003c0:	fec8fffc 	.word	0xfec8fffc
  4003c4:	01370002 	.word	0x01370002

004003c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4003c8:	4b02      	ldr	r3, [pc, #8]	; (4003d4 <pmc_osc_is_ready_mainck+0xc>)
  4003ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4003cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4003d0:	4770      	bx	lr
  4003d2:	bf00      	nop
  4003d4:	400e0600 	.word	0x400e0600

004003d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4003d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4003dc:	4b01      	ldr	r3, [pc, #4]	; (4003e4 <pmc_disable_pllack+0xc>)
  4003de:	629a      	str	r2, [r3, #40]	; 0x28
  4003e0:	4770      	bx	lr
  4003e2:	bf00      	nop
  4003e4:	400e0600 	.word	0x400e0600

004003e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4003e8:	4b02      	ldr	r3, [pc, #8]	; (4003f4 <pmc_is_locked_pllack+0xc>)
  4003ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4003ec:	f000 0002 	and.w	r0, r0, #2
  4003f0:	4770      	bx	lr
  4003f2:	bf00      	nop
  4003f4:	400e0600 	.word	0x400e0600

004003f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4003f8:	e7fe      	b.n	4003f8 <Dummy_Handler>
	...

004003fc <Reset_Handler>:
{
  4003fc:	b500      	push	{lr}
  4003fe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400400:	4b25      	ldr	r3, [pc, #148]	; (400498 <Reset_Handler+0x9c>)
  400402:	4a26      	ldr	r2, [pc, #152]	; (40049c <Reset_Handler+0xa0>)
  400404:	429a      	cmp	r2, r3
  400406:	d010      	beq.n	40042a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400408:	4b25      	ldr	r3, [pc, #148]	; (4004a0 <Reset_Handler+0xa4>)
  40040a:	4a23      	ldr	r2, [pc, #140]	; (400498 <Reset_Handler+0x9c>)
  40040c:	429a      	cmp	r2, r3
  40040e:	d20c      	bcs.n	40042a <Reset_Handler+0x2e>
  400410:	3b01      	subs	r3, #1
  400412:	1a9b      	subs	r3, r3, r2
  400414:	f023 0303 	bic.w	r3, r3, #3
  400418:	3304      	adds	r3, #4
  40041a:	4413      	add	r3, r2
  40041c:	491f      	ldr	r1, [pc, #124]	; (40049c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40041e:	f851 0b04 	ldr.w	r0, [r1], #4
  400422:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400426:	429a      	cmp	r2, r3
  400428:	d1f9      	bne.n	40041e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40042a:	4b1e      	ldr	r3, [pc, #120]	; (4004a4 <Reset_Handler+0xa8>)
  40042c:	4a1e      	ldr	r2, [pc, #120]	; (4004a8 <Reset_Handler+0xac>)
  40042e:	429a      	cmp	r2, r3
  400430:	d20a      	bcs.n	400448 <Reset_Handler+0x4c>
  400432:	3b01      	subs	r3, #1
  400434:	1a9b      	subs	r3, r3, r2
  400436:	f023 0303 	bic.w	r3, r3, #3
  40043a:	3304      	adds	r3, #4
  40043c:	4413      	add	r3, r2
                *pDest++ = 0;
  40043e:	2100      	movs	r1, #0
  400440:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400444:	4293      	cmp	r3, r2
  400446:	d1fb      	bne.n	400440 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400448:	4a18      	ldr	r2, [pc, #96]	; (4004ac <Reset_Handler+0xb0>)
  40044a:	4b19      	ldr	r3, [pc, #100]	; (4004b0 <Reset_Handler+0xb4>)
  40044c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400450:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400452:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400456:	fab3 f383 	clz	r3, r3
  40045a:	095b      	lsrs	r3, r3, #5
  40045c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40045e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400460:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400464:	2200      	movs	r2, #0
  400466:	4b13      	ldr	r3, [pc, #76]	; (4004b4 <Reset_Handler+0xb8>)
  400468:	701a      	strb	r2, [r3, #0]
	return flags;
  40046a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40046c:	4a12      	ldr	r2, [pc, #72]	; (4004b8 <Reset_Handler+0xbc>)
  40046e:	6813      	ldr	r3, [r2, #0]
  400470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400474:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400476:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40047a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40047e:	b129      	cbz	r1, 40048c <Reset_Handler+0x90>
		cpu_irq_enable();
  400480:	2201      	movs	r2, #1
  400482:	4b0c      	ldr	r3, [pc, #48]	; (4004b4 <Reset_Handler+0xb8>)
  400484:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400486:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40048a:	b662      	cpsie	i
        __libc_init_array();
  40048c:	4b0b      	ldr	r3, [pc, #44]	; (4004bc <Reset_Handler+0xc0>)
  40048e:	4798      	blx	r3
        main();
  400490:	4b0b      	ldr	r3, [pc, #44]	; (4004c0 <Reset_Handler+0xc4>)
  400492:	4798      	blx	r3
  400494:	e7fe      	b.n	400494 <Reset_Handler+0x98>
  400496:	bf00      	nop
  400498:	20400000 	.word	0x20400000
  40049c:	0040090c 	.word	0x0040090c
  4004a0:	20400430 	.word	0x20400430
  4004a4:	204004bc 	.word	0x204004bc
  4004a8:	20400430 	.word	0x20400430
  4004ac:	e000ed00 	.word	0xe000ed00
  4004b0:	00400000 	.word	0x00400000
  4004b4:	20400000 	.word	0x20400000
  4004b8:	e000ed88 	.word	0xe000ed88
  4004bc:	0040079d 	.word	0x0040079d
  4004c0:	00400735 	.word	0x00400735

004004c4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4004c4:	4b3b      	ldr	r3, [pc, #236]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  4004c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4004c8:	f003 0303 	and.w	r3, r3, #3
  4004cc:	2b01      	cmp	r3, #1
  4004ce:	d01d      	beq.n	40050c <SystemCoreClockUpdate+0x48>
  4004d0:	b183      	cbz	r3, 4004f4 <SystemCoreClockUpdate+0x30>
  4004d2:	2b02      	cmp	r3, #2
  4004d4:	d036      	beq.n	400544 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4004d6:	4b37      	ldr	r3, [pc, #220]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  4004d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4004da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4004de:	2b70      	cmp	r3, #112	; 0x70
  4004e0:	d05f      	beq.n	4005a2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4004e2:	4b34      	ldr	r3, [pc, #208]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  4004e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4004e6:	4934      	ldr	r1, [pc, #208]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  4004e8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4004ec:	680b      	ldr	r3, [r1, #0]
  4004ee:	40d3      	lsrs	r3, r2
  4004f0:	600b      	str	r3, [r1, #0]
  4004f2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4004f4:	4b31      	ldr	r3, [pc, #196]	; (4005bc <SystemCoreClockUpdate+0xf8>)
  4004f6:	695b      	ldr	r3, [r3, #20]
  4004f8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4004fc:	bf14      	ite	ne
  4004fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400502:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400506:	4b2c      	ldr	r3, [pc, #176]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400508:	601a      	str	r2, [r3, #0]
  40050a:	e7e4      	b.n	4004d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40050c:	4b29      	ldr	r3, [pc, #164]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  40050e:	6a1b      	ldr	r3, [r3, #32]
  400510:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400514:	d003      	beq.n	40051e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400516:	4a2a      	ldr	r2, [pc, #168]	; (4005c0 <SystemCoreClockUpdate+0xfc>)
  400518:	4b27      	ldr	r3, [pc, #156]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  40051a:	601a      	str	r2, [r3, #0]
  40051c:	e7db      	b.n	4004d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40051e:	4a29      	ldr	r2, [pc, #164]	; (4005c4 <SystemCoreClockUpdate+0x100>)
  400520:	4b25      	ldr	r3, [pc, #148]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400522:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400524:	4b23      	ldr	r3, [pc, #140]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  400526:	6a1b      	ldr	r3, [r3, #32]
  400528:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40052c:	2b10      	cmp	r3, #16
  40052e:	d005      	beq.n	40053c <SystemCoreClockUpdate+0x78>
  400530:	2b20      	cmp	r3, #32
  400532:	d1d0      	bne.n	4004d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400534:	4a22      	ldr	r2, [pc, #136]	; (4005c0 <SystemCoreClockUpdate+0xfc>)
  400536:	4b20      	ldr	r3, [pc, #128]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400538:	601a      	str	r2, [r3, #0]
          break;
  40053a:	e7cc      	b.n	4004d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40053c:	4a22      	ldr	r2, [pc, #136]	; (4005c8 <SystemCoreClockUpdate+0x104>)
  40053e:	4b1e      	ldr	r3, [pc, #120]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400540:	601a      	str	r2, [r3, #0]
          break;
  400542:	e7c8      	b.n	4004d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400544:	4b1b      	ldr	r3, [pc, #108]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  400546:	6a1b      	ldr	r3, [r3, #32]
  400548:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40054c:	d016      	beq.n	40057c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40054e:	4a1c      	ldr	r2, [pc, #112]	; (4005c0 <SystemCoreClockUpdate+0xfc>)
  400550:	4b19      	ldr	r3, [pc, #100]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400552:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400554:	4b17      	ldr	r3, [pc, #92]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  400556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400558:	f003 0303 	and.w	r3, r3, #3
  40055c:	2b02      	cmp	r3, #2
  40055e:	d1ba      	bne.n	4004d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400560:	4a14      	ldr	r2, [pc, #80]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  400562:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400564:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400566:	4814      	ldr	r0, [pc, #80]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400568:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40056c:	6803      	ldr	r3, [r0, #0]
  40056e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400572:	b2d2      	uxtb	r2, r2
  400574:	fbb3 f3f2 	udiv	r3, r3, r2
  400578:	6003      	str	r3, [r0, #0]
  40057a:	e7ac      	b.n	4004d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40057c:	4a11      	ldr	r2, [pc, #68]	; (4005c4 <SystemCoreClockUpdate+0x100>)
  40057e:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400580:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400582:	4b0c      	ldr	r3, [pc, #48]	; (4005b4 <SystemCoreClockUpdate+0xf0>)
  400584:	6a1b      	ldr	r3, [r3, #32]
  400586:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40058a:	2b10      	cmp	r3, #16
  40058c:	d005      	beq.n	40059a <SystemCoreClockUpdate+0xd6>
  40058e:	2b20      	cmp	r3, #32
  400590:	d1e0      	bne.n	400554 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400592:	4a0b      	ldr	r2, [pc, #44]	; (4005c0 <SystemCoreClockUpdate+0xfc>)
  400594:	4b08      	ldr	r3, [pc, #32]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  400596:	601a      	str	r2, [r3, #0]
          break;
  400598:	e7dc      	b.n	400554 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40059a:	4a0b      	ldr	r2, [pc, #44]	; (4005c8 <SystemCoreClockUpdate+0x104>)
  40059c:	4b06      	ldr	r3, [pc, #24]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  40059e:	601a      	str	r2, [r3, #0]
          break;
  4005a0:	e7d8      	b.n	400554 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4005a2:	4a05      	ldr	r2, [pc, #20]	; (4005b8 <SystemCoreClockUpdate+0xf4>)
  4005a4:	6813      	ldr	r3, [r2, #0]
  4005a6:	4909      	ldr	r1, [pc, #36]	; (4005cc <SystemCoreClockUpdate+0x108>)
  4005a8:	fba1 1303 	umull	r1, r3, r1, r3
  4005ac:	085b      	lsrs	r3, r3, #1
  4005ae:	6013      	str	r3, [r2, #0]
  4005b0:	4770      	bx	lr
  4005b2:	bf00      	nop
  4005b4:	400e0600 	.word	0x400e0600
  4005b8:	20400004 	.word	0x20400004
  4005bc:	400e1810 	.word	0x400e1810
  4005c0:	00b71b00 	.word	0x00b71b00
  4005c4:	003d0900 	.word	0x003d0900
  4005c8:	007a1200 	.word	0x007a1200
  4005cc:	aaaaaaab 	.word	0xaaaaaaab

004005d0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4005d0:	4b12      	ldr	r3, [pc, #72]	; (40061c <system_init_flash+0x4c>)
  4005d2:	4298      	cmp	r0, r3
  4005d4:	d911      	bls.n	4005fa <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4005d6:	4b12      	ldr	r3, [pc, #72]	; (400620 <system_init_flash+0x50>)
  4005d8:	4298      	cmp	r0, r3
  4005da:	d913      	bls.n	400604 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4005dc:	4b11      	ldr	r3, [pc, #68]	; (400624 <system_init_flash+0x54>)
  4005de:	4298      	cmp	r0, r3
  4005e0:	d914      	bls.n	40060c <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4005e2:	4b11      	ldr	r3, [pc, #68]	; (400628 <system_init_flash+0x58>)
  4005e4:	4298      	cmp	r0, r3
  4005e6:	d915      	bls.n	400614 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4005e8:	4b10      	ldr	r3, [pc, #64]	; (40062c <system_init_flash+0x5c>)
  4005ea:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4005ec:	bf94      	ite	ls
  4005ee:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4005f2:	4a0f      	ldrhi	r2, [pc, #60]	; (400630 <system_init_flash+0x60>)
  4005f4:	4b0f      	ldr	r3, [pc, #60]	; (400634 <system_init_flash+0x64>)
  4005f6:	601a      	str	r2, [r3, #0]
  4005f8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4005fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4005fe:	4b0d      	ldr	r3, [pc, #52]	; (400634 <system_init_flash+0x64>)
  400600:	601a      	str	r2, [r3, #0]
  400602:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400604:	4a0c      	ldr	r2, [pc, #48]	; (400638 <system_init_flash+0x68>)
  400606:	4b0b      	ldr	r3, [pc, #44]	; (400634 <system_init_flash+0x64>)
  400608:	601a      	str	r2, [r3, #0]
  40060a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40060c:	4a0b      	ldr	r2, [pc, #44]	; (40063c <system_init_flash+0x6c>)
  40060e:	4b09      	ldr	r3, [pc, #36]	; (400634 <system_init_flash+0x64>)
  400610:	601a      	str	r2, [r3, #0]
  400612:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400614:	4a0a      	ldr	r2, [pc, #40]	; (400640 <system_init_flash+0x70>)
  400616:	4b07      	ldr	r3, [pc, #28]	; (400634 <system_init_flash+0x64>)
  400618:	601a      	str	r2, [r3, #0]
  40061a:	4770      	bx	lr
  40061c:	01312cff 	.word	0x01312cff
  400620:	026259ff 	.word	0x026259ff
  400624:	039386ff 	.word	0x039386ff
  400628:	04c4b3ff 	.word	0x04c4b3ff
  40062c:	05f5e0ff 	.word	0x05f5e0ff
  400630:	04000500 	.word	0x04000500
  400634:	400e0c00 	.word	0x400e0c00
  400638:	04000100 	.word	0x04000100
  40063c:	04000200 	.word	0x04000200
  400640:	04000300 	.word	0x04000300

00400644 <_pio_set_output>:
void _pio_pull_up(	Pio *p_pio,
               const uint32_t ul_mask,
		            const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400644:	b92b      	cbnz	r3, 400652 <_pio_set_output+0xe>
		p_pio->PIO_PUER = ul_mask;
		} else {
		p_pio->PIO_PUDR = ul_mask;
  400646:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_default_level) {
  400648:	b92a      	cbnz	r2, 400656 <_pio_set_output+0x12>
		p_pio->PIO_CODR = ul_mask;
  40064a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40064c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40064e:	6001      	str	r1, [r0, #0]
  400650:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400652:	6641      	str	r1, [r0, #100]	; 0x64
  400654:	e7f8      	b.n	400648 <_pio_set_output+0x4>
		p_pio->PIO_SODR = ul_mask;
  400656:	6301      	str	r1, [r0, #48]	; 0x30
  400658:	e7f8      	b.n	40064c <_pio_set_output+0x8>

0040065a <_pio_set_input>:
	if (ul_pull_up_enable) {
  40065a:	f012 0f01 	tst.w	r2, #1
  40065e:	d10d      	bne.n	40067c <_pio_set_input+0x22>
		p_pio->PIO_PUDR = ul_mask;
  400660:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400662:	f012 0f0a 	tst.w	r2, #10
  400666:	d00b      	beq.n	400680 <_pio_set_input+0x26>
		p_pio->PIO_IFER = ul_mask;
  400668:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40066a:	f012 0f02 	tst.w	r2, #2
  40066e:	d109      	bne.n	400684 <_pio_set_input+0x2a>
		if (ul_attribute & PIO_DEBOUNCE) {
  400670:	f012 0f08 	tst.w	r2, #8
  400674:	d008      	beq.n	400688 <_pio_set_input+0x2e>
			p_pio->PIO_IFSCER = ul_mask;
  400676:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40067a:	e005      	b.n	400688 <_pio_set_input+0x2e>
		p_pio->PIO_PUER = ul_mask;
  40067c:	6641      	str	r1, [r0, #100]	; 0x64
  40067e:	e7f0      	b.n	400662 <_pio_set_input+0x8>
		p_pio->PIO_IFDR = ul_mask;
  400680:	6241      	str	r1, [r0, #36]	; 0x24
  400682:	e7f2      	b.n	40066a <_pio_set_input+0x10>
		p_pio->PIO_IFSCDR = ul_mask;
  400684:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_IFER = ul_mask;
  400688:	6201      	str	r1, [r0, #32]
	p_pio->PIO_SCDR = BUT_DEBOUNCING_VALUE;
  40068a:	234f      	movs	r3, #79	; 0x4f
  40068c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
	p_pio->PIO_ODR = ul_mask;
  400690:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400692:	6001      	str	r1, [r0, #0]
  400694:	4770      	bx	lr

00400696 <_pio_pull_up>:
	if (ul_pull_up_enable) {
  400696:	b90a      	cbnz	r2, 40069c <_pio_pull_up+0x6>
		p_pio->PIO_PUDR = ul_mask;
  400698:	6601      	str	r1, [r0, #96]	; 0x60
  40069a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40069c:	6641      	str	r1, [r0, #100]	; 0x64
  40069e:	4770      	bx	lr

004006a0 <_pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void _pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4006a0:	6301      	str	r1, [r0, #48]	; 0x30
  4006a2:	4770      	bx	lr

004006a4 <_pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void _pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4006a4:	6341      	str	r1, [r0, #52]	; 0x34
  4006a6:	4770      	bx	lr

004006a8 <_pio_get_output_data_status>:
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t _pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4006a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4006aa:	420b      	tst	r3, r1
		return 0;
		} else {
		return 1;
	}
}
  4006ac:	bf14      	ite	ne
  4006ae:	2001      	movne	r0, #1
  4006b0:	2000      	moveq	r0, #0
  4006b2:	4770      	bx	lr

004006b4 <_pmc_enable_periph_clock>:
     * os clocks dos perifericos, Ã© necessÃ¡rio testarmos
     * antes para saber em qual deve ser salvo.
     *
     * O ID mÃ¡ximo para o PMC_PCER0 Ã© 32
     */
    if(ID< 32){
  4006b4:	281f      	cmp	r0, #31
  4006b6:	d907      	bls.n	4006c8 <_pmc_enable_periph_clock+0x14>
        PMC->PMC_PCER0 = (1 << ID);
    }
    else{
        PMC->PMC_PCER1 = (1 << ID);
  4006b8:	2301      	movs	r3, #1
  4006ba:	fa03 f000 	lsl.w	r0, r3, r0
  4006be:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <_pmc_enable_periph_clock+0x20>)
  4006c0:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100

    /**
     * @brief qual seria a situaÃ§Ã£o que retornariamos 1 ?
     */
    return(0);
}
  4006c4:	2000      	movs	r0, #0
  4006c6:	4770      	bx	lr
        PMC->PMC_PCER0 = (1 << ID);
  4006c8:	2301      	movs	r3, #1
  4006ca:	fa03 f000 	lsl.w	r0, r3, r0
  4006ce:	4b01      	ldr	r3, [pc, #4]	; (4006d4 <_pmc_enable_periph_clock+0x20>)
  4006d0:	6118      	str	r0, [r3, #16]
  4006d2:	e7f7      	b.n	4006c4 <_pmc_enable_periph_clock+0x10>
  4006d4:	400e0600 	.word	0x400e0600

004006d8 <led_init>:
/************************************************************************/

/**
 * @Brief Inicializa o pino do LED
 */
void led_init(int estado){
  4006d8:	b510      	push	{r4, lr}
  4006da:	4604      	mov	r4, r0
	_pmc_enable_periph_clock(LED_PIO_ID);        // Ativa clock do periférico no PMC
  4006dc:	200c      	movs	r0, #12
  4006de:	4b05      	ldr	r3, [pc, #20]	; (4006f4 <led_init+0x1c>)
  4006e0:	4798      	blx	r3
	_pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0); 
  4006e2:	2300      	movs	r3, #0
  4006e4:	4622      	mov	r2, r4
  4006e6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006ea:	4803      	ldr	r0, [pc, #12]	; (4006f8 <led_init+0x20>)
  4006ec:	4c03      	ldr	r4, [pc, #12]	; (4006fc <led_init+0x24>)
  4006ee:	47a0      	blx	r4
  4006f0:	bd10      	pop	{r4, pc}
  4006f2:	bf00      	nop
  4006f4:	004006b5 	.word	0x004006b5
  4006f8:	400e1200 	.word	0x400e1200
  4006fc:	00400645 	.word	0x00400645

00400700 <but_init>:
};

/**
 * @Brief Inicializa o pino do BUT
 */
void but_init(void){
  400700:	b510      	push	{r4, lr}
	_pmc_enable_periph_clock(BUT_PIO_ID);    // Ativa clock do periférico no PMC
  400702:	200a      	movs	r0, #10
  400704:	4b07      	ldr	r3, [pc, #28]	; (400724 <but_init+0x24>)
  400706:	4798      	blx	r3
	_pio_set_input(BUT_PIO,BUT_PIN_MASK, PIO_DEBOUNCE | PIO_PULLUP);
  400708:	4c07      	ldr	r4, [pc, #28]	; (400728 <but_init+0x28>)
  40070a:	2209      	movs	r2, #9
  40070c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400710:	4620      	mov	r0, r4
  400712:	4b06      	ldr	r3, [pc, #24]	; (40072c <but_init+0x2c>)
  400714:	4798      	blx	r3
	_pio_pull_up(BUT_PIO, BUT_PIN_MASK, 1);
  400716:	2201      	movs	r2, #1
  400718:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40071c:	4620      	mov	r0, r4
  40071e:	4b04      	ldr	r3, [pc, #16]	; (400730 <but_init+0x30>)
  400720:	4798      	blx	r3
  400722:	bd10      	pop	{r4, pc}
  400724:	004006b5 	.word	0x004006b5
  400728:	400e0e00 	.word	0x400e0e00
  40072c:	0040065b 	.word	0x0040065b
  400730:	00400697 	.word	0x00400697

00400734 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400734:	b508      	push	{r3, lr}
	/************************************************************************/
	/* Inicialização básica do uC                                           */
	/************************************************************************/

	sysclk_init();
  400736:	4b10      	ldr	r3, [pc, #64]	; (400778 <main+0x44>)
  400738:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  40073a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40073e:	4b0f      	ldr	r3, [pc, #60]	; (40077c <main+0x48>)
  400740:	605a      	str	r2, [r3, #4]

	/************************************************************************/
	/* Inicializao I/OS                                                     */
	/************************************************************************/

	led_init(1);
  400742:	2001      	movs	r0, #1
  400744:	4b0e      	ldr	r3, [pc, #56]	; (400780 <main+0x4c>)
  400746:	4798      	blx	r3
    but_init();
  400748:	4b0e      	ldr	r3, [pc, #56]	; (400784 <main+0x50>)
  40074a:	4798      	blx	r3
		/**
		* @Brief Verifica constantemente o status do botão
		* 1 : não apertado
		* 0 : apertado
		*/
		if(_pio_get_output_data_status(BUT_PIO, BUT_PIN_MASK)){
  40074c:	4e0e      	ldr	r6, [pc, #56]	; (400788 <main+0x54>)
  40074e:	4d0f      	ldr	r5, [pc, #60]	; (40078c <main+0x58>)
			_pio_set(LED_PIO, LED_PIN_MASK);
		} else {
			_pio_clear(LED_PIO, LED_PIN_MASK);
  400750:	4c0f      	ldr	r4, [pc, #60]	; (400790 <main+0x5c>)
  400752:	e004      	b.n	40075e <main+0x2a>
  400754:	f44f 7180 	mov.w	r1, #256	; 0x100
  400758:	4620      	mov	r0, r4
  40075a:	4b0e      	ldr	r3, [pc, #56]	; (400794 <main+0x60>)
  40075c:	4798      	blx	r3
		if(_pio_get_output_data_status(BUT_PIO, BUT_PIN_MASK)){
  40075e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400762:	4630      	mov	r0, r6
  400764:	47a8      	blx	r5
  400766:	2800      	cmp	r0, #0
  400768:	d0f4      	beq.n	400754 <main+0x20>
			_pio_set(LED_PIO, LED_PIN_MASK);
  40076a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40076e:	4620      	mov	r0, r4
  400770:	4b09      	ldr	r3, [pc, #36]	; (400798 <main+0x64>)
  400772:	4798      	blx	r3
  400774:	e7f3      	b.n	40075e <main+0x2a>
  400776:	bf00      	nop
  400778:	004001ad 	.word	0x004001ad
  40077c:	400e1850 	.word	0x400e1850
  400780:	004006d9 	.word	0x004006d9
  400784:	00400701 	.word	0x00400701
  400788:	400e0e00 	.word	0x400e0e00
  40078c:	004006a9 	.word	0x004006a9
  400790:	400e1200 	.word	0x400e1200
  400794:	004006a5 	.word	0x004006a5
  400798:	004006a1 	.word	0x004006a1

0040079c <__libc_init_array>:
  40079c:	b570      	push	{r4, r5, r6, lr}
  40079e:	4e0f      	ldr	r6, [pc, #60]	; (4007dc <__libc_init_array+0x40>)
  4007a0:	4d0f      	ldr	r5, [pc, #60]	; (4007e0 <__libc_init_array+0x44>)
  4007a2:	1b76      	subs	r6, r6, r5
  4007a4:	10b6      	asrs	r6, r6, #2
  4007a6:	bf18      	it	ne
  4007a8:	2400      	movne	r4, #0
  4007aa:	d005      	beq.n	4007b8 <__libc_init_array+0x1c>
  4007ac:	3401      	adds	r4, #1
  4007ae:	f855 3b04 	ldr.w	r3, [r5], #4
  4007b2:	4798      	blx	r3
  4007b4:	42a6      	cmp	r6, r4
  4007b6:	d1f9      	bne.n	4007ac <__libc_init_array+0x10>
  4007b8:	4e0a      	ldr	r6, [pc, #40]	; (4007e4 <__libc_init_array+0x48>)
  4007ba:	4d0b      	ldr	r5, [pc, #44]	; (4007e8 <__libc_init_array+0x4c>)
  4007bc:	1b76      	subs	r6, r6, r5
  4007be:	f000 f893 	bl	4008e8 <_init>
  4007c2:	10b6      	asrs	r6, r6, #2
  4007c4:	bf18      	it	ne
  4007c6:	2400      	movne	r4, #0
  4007c8:	d006      	beq.n	4007d8 <__libc_init_array+0x3c>
  4007ca:	3401      	adds	r4, #1
  4007cc:	f855 3b04 	ldr.w	r3, [r5], #4
  4007d0:	4798      	blx	r3
  4007d2:	42a6      	cmp	r6, r4
  4007d4:	d1f9      	bne.n	4007ca <__libc_init_array+0x2e>
  4007d6:	bd70      	pop	{r4, r5, r6, pc}
  4007d8:	bd70      	pop	{r4, r5, r6, pc}
  4007da:	bf00      	nop
  4007dc:	004008f4 	.word	0x004008f4
  4007e0:	004008f4 	.word	0x004008f4
  4007e4:	004008fc 	.word	0x004008fc
  4007e8:	004008f4 	.word	0x004008f4

004007ec <register_fini>:
  4007ec:	4b02      	ldr	r3, [pc, #8]	; (4007f8 <register_fini+0xc>)
  4007ee:	b113      	cbz	r3, 4007f6 <register_fini+0xa>
  4007f0:	4802      	ldr	r0, [pc, #8]	; (4007fc <register_fini+0x10>)
  4007f2:	f000 b805 	b.w	400800 <atexit>
  4007f6:	4770      	bx	lr
  4007f8:	00000000 	.word	0x00000000
  4007fc:	0040080d 	.word	0x0040080d

00400800 <atexit>:
  400800:	2300      	movs	r3, #0
  400802:	4601      	mov	r1, r0
  400804:	461a      	mov	r2, r3
  400806:	4618      	mov	r0, r3
  400808:	f000 b81a 	b.w	400840 <__register_exitproc>

0040080c <__libc_fini_array>:
  40080c:	b538      	push	{r3, r4, r5, lr}
  40080e:	4c0a      	ldr	r4, [pc, #40]	; (400838 <__libc_fini_array+0x2c>)
  400810:	4d0a      	ldr	r5, [pc, #40]	; (40083c <__libc_fini_array+0x30>)
  400812:	1b64      	subs	r4, r4, r5
  400814:	10a4      	asrs	r4, r4, #2
  400816:	d00a      	beq.n	40082e <__libc_fini_array+0x22>
  400818:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40081c:	3b01      	subs	r3, #1
  40081e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400822:	3c01      	subs	r4, #1
  400824:	f855 3904 	ldr.w	r3, [r5], #-4
  400828:	4798      	blx	r3
  40082a:	2c00      	cmp	r4, #0
  40082c:	d1f9      	bne.n	400822 <__libc_fini_array+0x16>
  40082e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400832:	f000 b863 	b.w	4008fc <_fini>
  400836:	bf00      	nop
  400838:	0040090c 	.word	0x0040090c
  40083c:	00400908 	.word	0x00400908

00400840 <__register_exitproc>:
  400840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400844:	4c25      	ldr	r4, [pc, #148]	; (4008dc <__register_exitproc+0x9c>)
  400846:	6825      	ldr	r5, [r4, #0]
  400848:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40084c:	4606      	mov	r6, r0
  40084e:	4688      	mov	r8, r1
  400850:	4692      	mov	sl, r2
  400852:	4699      	mov	r9, r3
  400854:	b3c4      	cbz	r4, 4008c8 <__register_exitproc+0x88>
  400856:	6860      	ldr	r0, [r4, #4]
  400858:	281f      	cmp	r0, #31
  40085a:	dc17      	bgt.n	40088c <__register_exitproc+0x4c>
  40085c:	1c43      	adds	r3, r0, #1
  40085e:	b176      	cbz	r6, 40087e <__register_exitproc+0x3e>
  400860:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  400864:	2201      	movs	r2, #1
  400866:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40086a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40086e:	4082      	lsls	r2, r0
  400870:	4311      	orrs	r1, r2
  400872:	2e02      	cmp	r6, #2
  400874:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  400878:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40087c:	d01e      	beq.n	4008bc <__register_exitproc+0x7c>
  40087e:	3002      	adds	r0, #2
  400880:	6063      	str	r3, [r4, #4]
  400882:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  400886:	2000      	movs	r0, #0
  400888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40088c:	4b14      	ldr	r3, [pc, #80]	; (4008e0 <__register_exitproc+0xa0>)
  40088e:	b303      	cbz	r3, 4008d2 <__register_exitproc+0x92>
  400890:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400894:	f3af 8000 	nop.w
  400898:	4604      	mov	r4, r0
  40089a:	b1d0      	cbz	r0, 4008d2 <__register_exitproc+0x92>
  40089c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4008a0:	2700      	movs	r7, #0
  4008a2:	e880 0088 	stmia.w	r0, {r3, r7}
  4008a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4008aa:	4638      	mov	r0, r7
  4008ac:	2301      	movs	r3, #1
  4008ae:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4008b2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4008b6:	2e00      	cmp	r6, #0
  4008b8:	d0e1      	beq.n	40087e <__register_exitproc+0x3e>
  4008ba:	e7d1      	b.n	400860 <__register_exitproc+0x20>
  4008bc:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4008c0:	430a      	orrs	r2, r1
  4008c2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4008c6:	e7da      	b.n	40087e <__register_exitproc+0x3e>
  4008c8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4008cc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4008d0:	e7c1      	b.n	400856 <__register_exitproc+0x16>
  4008d2:	f04f 30ff 	mov.w	r0, #4294967295
  4008d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4008da:	bf00      	nop
  4008dc:	004008e4 	.word	0x004008e4
  4008e0:	00000000 	.word	0x00000000

004008e4 <_global_impure_ptr>:
  4008e4:	20400008                                ..@ 

004008e8 <_init>:
  4008e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4008ea:	bf00      	nop
  4008ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4008ee:	bc08      	pop	{r3}
  4008f0:	469e      	mov	lr, r3
  4008f2:	4770      	bx	lr

004008f4 <__init_array_start>:
  4008f4:	004007ed 	.word	0x004007ed

004008f8 <__frame_dummy_init_array_entry>:
  4008f8:	00400165                                e.@.

004008fc <_fini>:
  4008fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4008fe:	bf00      	nop
  400900:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400902:	bc08      	pop	{r3}
  400904:	469e      	mov	lr, r3
  400906:	4770      	bx	lr

00400908 <__fini_array_start>:
  400908:	00400141 	.word	0x00400141
