

================================================================
== Vitis HLS Report for 'p_mul'
================================================================
* Date:           Tue Feb  8 15:34:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110  |p_mul_Pipeline_VITIS_LOOP_169_1  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128  |p_mul_Pipeline_VITIS_LOOP_187_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1951|    1578|    -|
|Memory           |        0|     -|      64|       3|    0|
|Multiplexer      |        -|     -|       -|      95|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    2118|    1772|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110  |p_mul_Pipeline_VITIS_LOOP_169_1  |        0|  15|  1845|  1521|    0|
    |grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128  |p_mul_Pipeline_VITIS_LOOP_187_1  |        0|   0|   106|    57|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        0|  15|  1951|  1578|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U  |p_mul_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                         |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |select_ln189_1_fu_165_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln189_2_fu_173_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln189_fu_157_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  96|           3|          96|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  31|          6|    1|          6|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|   32|         64|
    |aux_address0  |  14|          3|    3|          9|
    |aux_ce0       |  14|          3|    1|          3|
    |aux_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  95|         20|  102|        212|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |ap_return_0_preg                                         |  32|   0|   32|          0|
    |ap_return_1_preg                                         |  32|   0|   32|          0|
    |ap_return_2_preg                                         |  32|   0|   32|          0|
    |grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 103|   0|  103|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|            _mul|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|            _mul|  return value|
|ap_return_1     |  out|   32|  ap_ctrl_hs|            _mul|  return value|
|ap_return_2     |  out|   32|  ap_ctrl_hs|            _mul|  return value|
|num_a_0_read    |   in|   32|     ap_none|    num_a_0_read|        scalar|
|num_a_1_read    |   in|   32|     ap_none|    num_a_1_read|        scalar|
|num_a_2_read    |   in|   32|     ap_none|    num_a_2_read|        scalar|
|num_b_0_read    |   in|   32|     ap_none|    num_b_0_read|        scalar|
|num_b_1_read    |   in|   32|     ap_none|    num_b_1_read|        scalar|
|num_b_2_read    |   in|   32|     ap_none|    num_b_2_read|        scalar|
|num_res_0_read  |   in|   32|     ap_none|  num_res_0_read|        scalar|
|num_res_1_read  |   in|   32|     ap_none|  num_res_1_read|        scalar|
|num_res_2_read  |   in|   32|     ap_none|  num_res_2_read|        scalar|
+----------------+-----+-----+------------+----------------+--------------+

