// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Mat2AXIvideo_HH_
#define _Mat2AXIvideo_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Mat2AXIvideo : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > img_rows_V_read;
    sc_in< sc_lv<32> > img_cols_V_read;
    sc_in< sc_lv<64> > img_data_stream_0_V_dout;
    sc_in< sc_logic > img_data_stream_0_V_empty_n;
    sc_out< sc_logic > img_data_stream_0_V_read;
    sc_in< sc_lv<64> > img_data_stream_1_V_dout;
    sc_in< sc_logic > img_data_stream_1_V_empty_n;
    sc_out< sc_logic > img_data_stream_1_V_read;
    sc_out< sc_lv<128> > AXI_video_strm_V_data_V_din;
    sc_in< sc_logic > AXI_video_strm_V_data_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_data_V_write;
    sc_out< sc_lv<16> > AXI_video_strm_V_keep_V_din;
    sc_in< sc_logic > AXI_video_strm_V_keep_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_keep_V_write;
    sc_out< sc_lv<16> > AXI_video_strm_V_strb_V_din;
    sc_in< sc_logic > AXI_video_strm_V_strb_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_strb_V_write;
    sc_out< sc_lv<1> > AXI_video_strm_V_user_V_din;
    sc_in< sc_logic > AXI_video_strm_V_user_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_user_V_write;
    sc_out< sc_lv<1> > AXI_video_strm_V_last_V_din;
    sc_in< sc_logic > AXI_video_strm_V_last_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_last_V_write;
    sc_out< sc_lv<1> > AXI_video_strm_V_id_V_din;
    sc_in< sc_logic > AXI_video_strm_V_id_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_id_V_write;
    sc_out< sc_lv<1> > AXI_video_strm_V_dest_V_din;
    sc_in< sc_logic > AXI_video_strm_V_dest_V_full_n;
    sc_out< sc_logic > AXI_video_strm_V_dest_V_write;


    // Module declarations
    Mat2AXIvideo(sc_module_name name);
    SC_HAS_PROCESS(Mat2AXIvideo);

    ~Mat2AXIvideo();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > img_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_262;
    sc_signal< sc_logic > img_data_stream_1_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_blk_n;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_blk_n;
    sc_signal< sc_lv<32> > t_V_3_reg_148;
    sc_signal< sc_lv<33> > r_V_fu_163_p2;
    sc_signal< sc_lv<33> > r_V_reg_248;
    sc_signal< sc_lv<1> > exitcond5_fu_174_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_179_p2;
    sc_signal< sc_lv<32> > i_V_reg_257;
    sc_signal< sc_lv<1> > exitcond_fu_185_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< sc_logic > AXI_video_strm_V_id_V1_status;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > j_V_fu_190_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > axi_last_V_fu_200_p2;
    sc_signal< sc_lv<1> > axi_last_V_reg_271;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<32> > t_V_reg_137;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > AXI_video_strm_V_id_V1_update;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > tmp_user_V_fu_80;
    sc_signal< sc_lv<33> > lhs_V_cast_fu_159_p1;
    sc_signal< sc_lv<33> > tmp_cast_fu_196_p1;
    sc_signal< sc_lv<64> > val_assign_1_1_fu_213_p1;
    sc_signal< sc_lv<64> > val_assign_1_fu_209_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<33> ap_const_lv33_1FFFFFFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AXI_video_strm_V_data_V_blk_n();
    void thread_AXI_video_strm_V_data_V_din();
    void thread_AXI_video_strm_V_data_V_write();
    void thread_AXI_video_strm_V_dest_V_blk_n();
    void thread_AXI_video_strm_V_dest_V_din();
    void thread_AXI_video_strm_V_dest_V_write();
    void thread_AXI_video_strm_V_id_V1_status();
    void thread_AXI_video_strm_V_id_V1_update();
    void thread_AXI_video_strm_V_id_V_blk_n();
    void thread_AXI_video_strm_V_id_V_din();
    void thread_AXI_video_strm_V_id_V_write();
    void thread_AXI_video_strm_V_keep_V_blk_n();
    void thread_AXI_video_strm_V_keep_V_din();
    void thread_AXI_video_strm_V_keep_V_write();
    void thread_AXI_video_strm_V_last_V_blk_n();
    void thread_AXI_video_strm_V_last_V_din();
    void thread_AXI_video_strm_V_last_V_write();
    void thread_AXI_video_strm_V_strb_V_blk_n();
    void thread_AXI_video_strm_V_strb_V_din();
    void thread_AXI_video_strm_V_strb_V_write();
    void thread_AXI_video_strm_V_user_V_blk_n();
    void thread_AXI_video_strm_V_user_V_din();
    void thread_AXI_video_strm_V_user_V_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_axi_last_V_fu_200_p2();
    void thread_exitcond5_fu_174_p2();
    void thread_exitcond_fu_185_p2();
    void thread_i_V_fu_179_p2();
    void thread_img_data_stream_0_V_blk_n();
    void thread_img_data_stream_0_V_read();
    void thread_img_data_stream_1_V_blk_n();
    void thread_img_data_stream_1_V_read();
    void thread_j_V_fu_190_p2();
    void thread_lhs_V_cast_fu_159_p1();
    void thread_r_V_fu_163_p2();
    void thread_tmp_cast_fu_196_p1();
    void thread_val_assign_1_1_fu_213_p1();
    void thread_val_assign_1_fu_209_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
