

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:20:23 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.459 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.320 ns|  13.320 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    242|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      0|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     31|    -|
|Register         |        -|   -|    207|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    207|    273|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_3_1_U44  |mul_8ns_8ns_15_3_1  |        0|   1|  0|   0|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   0|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln740_1_fu_394_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_2_fu_418_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_3_fu_332_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_4_fu_338_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_5_fu_344_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_6_fu_350_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_7_fu_356_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_8_fu_362_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_fu_374_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_150_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_2_fu_180_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_3_fu_196_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_4_fu_227_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_5_fu_243_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_6_fu_259_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_7_fu_134_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_128_p2    |         -|   0|  0|  16|          16|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 242|         196|         238|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  31|          7|    3|          7|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln740_3_reg_523          |  12|   0|   12|          0|
    |add_ln740_4_reg_528          |  12|   0|   12|          0|
    |add_ln740_5_reg_533          |  12|   0|   12|          0|
    |add_ln740_6_reg_538          |  12|   0|   12|          0|
    |add_ln740_7_reg_543          |  10|   0|   12|          2|
    |add_ln740_8_reg_548          |  12|   0|   12|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_port_reg_p_read           |   8|   0|    8|          0|
    |ap_port_reg_p_read2          |   8|   0|    8|          0|
    |p_read14_reg_454             |   8|   0|    8|          0|
    |p_read25_reg_465             |   8|   0|    8|          0|
    |p_read_6_reg_472             |   8|   0|    8|          0|
    |trunc_ln3_reg_503            |  11|   0|   11|          0|
    |trunc_ln4_reg_518            |  11|   0|   11|          0|
    |trunc_ln712_1_reg_508        |  11|   0|   11|          0|
    |trunc_ln712_2_reg_513        |  10|   0|   10|          0|
    |trunc_ln717_5_reg_483        |   9|   0|   11|          2|
    |trunc_ln717_6_reg_488        |   9|   0|   11|          2|
    |trunc_ln717_7_reg_493        |  11|   0|   11|          0|
    |trunc_ln717_8_reg_498        |   9|   0|   11|          2|
    |trunc_ln_reg_478             |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 207|   0|  215|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 6 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read14"   --->   Operation 7 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 8 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 9 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 11 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read_6"   --->   Operation 12 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0"   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %shl_ln"   --->   Operation 14 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0"   --->   Operation 15 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171"   --->   Operation 16 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15"   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 0, i16 %zext_ln1171"   --->   Operation 18 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15"   --->   Operation 19 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read14"   --->   Operation 20 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0"   --->   Operation 21 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i15 %shl_ln1171_1"   --->   Operation 22 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2"   --->   Operation 23 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15"   --->   Operation 24 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1"   --->   Operation 25 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 26 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read25"   --->   Operation 27 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0"   --->   Operation 28 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i15 %shl_ln1171_2"   --->   Operation 29 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 30 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i9 %shl_ln1171_3"   --->   Operation 31 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3"   --->   Operation 32 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15"   --->   Operation 33 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3"   --->   Operation 34 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15"   --->   Operation 35 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2"   --->   Operation 36 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15"   --->   Operation 37 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15"   --->   Operation 38 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14"   --->   Operation 39 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15"   --->   Operation 40 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %trunc_ln3"   --->   Operation 41 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln"   --->   Operation 42 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %trunc_ln717_5"   --->   Operation 43 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i11 %trunc_ln717_6"   --->   Operation 44 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i11 %trunc_ln712_1"   --->   Operation 45 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_2"   --->   Operation 46 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i11 %trunc_ln717_7"   --->   Operation 47 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_8"   --->   Operation 48 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i11 %trunc_ln4"   --->   Operation 49 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3"   --->   Operation 50 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.48ns)   --->   "%add_ln740_4 = add i12 %zext_ln712, i12 936"   --->   Operation 51 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.48ns)   --->   "%add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4"   --->   Operation 52 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln740_6 = add i12 %zext_ln712_1, i12 3720"   --->   Operation 53 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln740_7 = add i12 %sext_ln712_1, i12 3072"   --->   Operation 54 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740"   --->   Operation 55 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 57 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %add_ln740_3"   --->   Operation 58 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_4"   --->   Operation 59 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740"   --->   Operation 60 'add' 'add_ln740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i12 %add_ln740_5"   --->   Operation 62 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i12 %add_ln740_6"   --->   Operation 63 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1"   --->   Operation 64 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0"   --->   Operation 65 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i15 %tmp_1"   --->   Operation 66 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_7"   --->   Operation 67 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_8"   --->   Operation 68 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4"   --->   Operation 69 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0"   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i15 %tmp_2"   --->   Operation 71 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read14               (read             ) [ 011100]
zext_ln1171_1          (zext             ) [ 011100]
p_read25               (read             ) [ 010100]
p_read_6               (read             ) [ 010100]
r_V_0                  (zext             ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
zext_ln1171            (zext             ) [ 000000]
sub_ln1171             (sub              ) [ 000000]
sub_ln1171_7           (sub              ) [ 000000]
trunc_ln               (partselect       ) [ 001010]
sub_ln1171_1           (sub              ) [ 000000]
trunc_ln717_5          (partselect       ) [ 001010]
r_V_1                  (zext             ) [ 000000]
shl_ln1171_1           (bitconcatenate   ) [ 000000]
zext_ln1171_2          (zext             ) [ 000000]
sub_ln1171_2           (sub              ) [ 000000]
trunc_ln717_6          (partselect       ) [ 001010]
sub_ln1171_3           (sub              ) [ 000000]
mul_ln1171             (mul              ) [ 000000]
r_V_2                  (zext             ) [ 000000]
shl_ln1171_2           (bitconcatenate   ) [ 000000]
zext_ln1171_3          (zext             ) [ 000000]
shl_ln1171_3           (bitconcatenate   ) [ 000000]
zext_ln1171_4          (zext             ) [ 000000]
sub_ln1171_4           (sub              ) [ 000000]
trunc_ln717_7          (partselect       ) [ 001010]
sub_ln1171_5           (sub              ) [ 000000]
trunc_ln717_8          (partselect       ) [ 001010]
sub_ln1171_6           (sub              ) [ 000000]
trunc_ln3              (partselect       ) [ 001010]
trunc_ln712_1          (partselect       ) [ 001010]
trunc_ln712_2          (partselect       ) [ 001010]
trunc_ln4              (partselect       ) [ 001010]
zext_ln712             (zext             ) [ 000000]
sext_ln712             (sext             ) [ 000000]
sext_ln712_1           (sext             ) [ 000000]
sext_ln712_2           (sext             ) [ 000000]
zext_ln712_1           (zext             ) [ 000000]
zext_ln712_2           (zext             ) [ 000000]
sext_ln712_3           (sext             ) [ 000000]
sext_ln712_4           (sext             ) [ 000000]
zext_ln740             (zext             ) [ 000000]
add_ln740_3            (add              ) [ 010001]
add_ln740_4            (add              ) [ 010001]
add_ln740_5            (add              ) [ 010001]
add_ln740_6            (add              ) [ 010001]
add_ln740_7            (add              ) [ 010001]
add_ln740_8            (add              ) [ 010001]
specpipeline_ln0       (specpipeline     ) [ 000000]
specresourcelimit_ln31 (specresourcelimit) [ 000000]
sext_ln740             (sext             ) [ 000000]
zext_ln740_1           (zext             ) [ 000000]
add_ln740              (add              ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 000000]
sext_ln740_1           (sext             ) [ 000000]
sext_ln740_2           (sext             ) [ 000000]
add_ln740_1            (add              ) [ 000000]
tmp_1                  (bitconcatenate   ) [ 000000]
sext_ln740_3           (sext             ) [ 000000]
sext_ln740_4           (sext             ) [ 000000]
zext_ln740_2           (zext             ) [ 000000]
add_ln740_2            (add              ) [ 000000]
tmp_2                  (bitconcatenate   ) [ 000000]
sext_ln740_5           (sext             ) [ 000000]
mrv                    (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
ret_ln68               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read14_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read25_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_6_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln1171_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_V_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="1"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln1171_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_ln1171_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub_ln1171_7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="15" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_7/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="5" slack="0"/>
<pin id="145" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln1171_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="15" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln717_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="5" slack="0"/>
<pin id="161" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_5/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln1171_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln1171_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_ln1171_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln717_6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="5" slack="0"/>
<pin id="191" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_6/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln1171_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_3/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_V_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln1171_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="1"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln1171_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln1171_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1171_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_4/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln1171_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="15" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_4/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln717_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln1171_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="15" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_5/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln717_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_8/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln1171_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="15" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_6/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln712_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="5" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln712_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="15" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="5" slack="0"/>
<pin id="300" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln712_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln712_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln712_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln712_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln712_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln712_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln712_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln712_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln740_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln740_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="0"/>
<pin id="335" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_3/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln740_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_4/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln740_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_5/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln740_6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_6/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln740_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_7/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln740_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_8/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln740_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln740_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln740_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="14" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln740_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="1"/>
<pin id="390" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln740_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_2/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln740_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="12" slack="0"/>
<pin id="397" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_1/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="0"/>
<pin id="402" dir="0" index="1" bw="13" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln740_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_3/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln740_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="1"/>
<pin id="414" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_4/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln740_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="1"/>
<pin id="417" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln740_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="12" slack="0"/>
<pin id="421" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_2/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="13" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln740_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_5/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="48" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="48" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="48" slack="0"/>
<pin id="450" dir="0" index="1" bw="15" slack="0"/>
<pin id="451" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_read14_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="460" class="1005" name="zext_ln1171_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="1"/>
<pin id="462" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_read25_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_read_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="1"/>
<pin id="480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln717_5_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="1"/>
<pin id="485" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_5 "/>
</bind>
</comp>

<comp id="488" class="1005" name="trunc_ln717_6_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="1"/>
<pin id="490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_6 "/>
</bind>
</comp>

<comp id="493" class="1005" name="trunc_ln717_7_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="1"/>
<pin id="495" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_7 "/>
</bind>
</comp>

<comp id="498" class="1005" name="trunc_ln717_8_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="1"/>
<pin id="500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_8 "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="1"/>
<pin id="505" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln712_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="1"/>
<pin id="510" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln712_2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="1"/>
<pin id="515" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="1"/>
<pin id="520" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln740_3_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="1"/>
<pin id="525" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="add_ln740_4_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="1"/>
<pin id="530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="add_ln740_5_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_5 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln740_6_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="1"/>
<pin id="540" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_6 "/>
</bind>
</comp>

<comp id="543" class="1005" name="add_ln740_7_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_7 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln740_8_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="1"/>
<pin id="550" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="114" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="114" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="124" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="124" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="176" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="166" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="212" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="212" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="202" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="128" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="196" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="79" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="259" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="336"><net_src comp="314" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="323" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="305" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="308" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="326" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="317" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="311" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="320" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="329" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="380" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="408" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="432" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="58" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="463"><net_src comp="109" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="468"><net_src comp="64" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="475"><net_src comp="70" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="481"><net_src comp="140" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="486"><net_src comp="156" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="491"><net_src comp="186" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="496"><net_src comp="233" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="501"><net_src comp="249" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="506"><net_src comp="265" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="511"><net_src comp="275" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="516"><net_src comp="285" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="521"><net_src comp="295" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="526"><net_src comp="332" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="531"><net_src comp="338" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="536"><net_src comp="344" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="541"><net_src comp="350" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="546"><net_src comp="356" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="551"><net_src comp="362" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {2 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {2 }
  - Chain level:
	State 1
		mul_ln1171 : 1
	State 2
	State 3
		zext_ln1171 : 1
		sub_ln1171 : 2
		sub_ln1171_7 : 2
		trunc_ln : 3
		sub_ln1171_1 : 2
		trunc_ln717_5 : 3
		zext_ln1171_2 : 1
		sub_ln1171_2 : 2
		trunc_ln717_6 : 3
		sub_ln1171_3 : 2
		zext_ln1171_3 : 1
		zext_ln1171_4 : 1
		sub_ln1171_4 : 2
		trunc_ln717_7 : 3
		sub_ln1171_5 : 2
		trunc_ln717_8 : 3
		sub_ln1171_6 : 2
		trunc_ln3 : 3
		trunc_ln712_1 : 3
		trunc_ln712_2 : 1
		trunc_ln4 : 3
	State 4
		add_ln740_3 : 1
		add_ln740_4 : 1
		add_ln740_5 : 1
		add_ln740_6 : 1
		add_ln740_7 : 1
		add_ln740_8 : 1
	State 5
		add_ln740 : 1
		shl_ln1 : 2
		add_ln740_1 : 1
		tmp_1 : 2
		sext_ln740_3 : 3
		add_ln740_2 : 1
		tmp_2 : 2
		sext_ln740_5 : 3
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln68 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1171_fu_128  |    0    |    0    |    15   |
|          |  sub_ln1171_7_fu_134 |    0    |    0    |    15   |
|          |  sub_ln1171_1_fu_150 |    0    |    0    |    15   |
|    sub   |  sub_ln1171_2_fu_180 |    0    |    0    |    15   |
|          |  sub_ln1171_3_fu_196 |    0    |    0    |    15   |
|          |  sub_ln1171_4_fu_227 |    0    |    0    |    15   |
|          |  sub_ln1171_5_fu_243 |    0    |    0    |    15   |
|          |  sub_ln1171_6_fu_259 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |  add_ln740_3_fu_332  |    0    |    0    |    11   |
|          |  add_ln740_4_fu_338  |    0    |    0    |    11   |
|          |  add_ln740_5_fu_344  |    0    |    0    |    11   |
|          |  add_ln740_6_fu_350  |    0    |    0    |    11   |
|    add   |  add_ln740_7_fu_356  |    0    |    0    |    11   |
|          |  add_ln740_8_fu_362  |    0    |    0    |    11   |
|          |   add_ln740_fu_374   |    0    |    0    |    12   |
|          |  add_ln740_1_fu_394  |    0    |    0    |    12   |
|          |  add_ln740_2_fu_418  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |       grp_fu_79      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_read14_read_fu_58 |    0    |    0    |    0    |
|   read   |  p_read25_read_fu_64 |    0    |    0    |    0    |
|          |  p_read_6_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | zext_ln1171_1_fu_109 |    0    |    0    |    0    |
|          |     r_V_0_fu_114     |    0    |    0    |    0    |
|          |  zext_ln1171_fu_124  |    0    |    0    |    0    |
|          |     r_V_1_fu_166     |    0    |    0    |    0    |
|          | zext_ln1171_2_fu_176 |    0    |    0    |    0    |
|          |     r_V_2_fu_202     |    0    |    0    |    0    |
|   zext   | zext_ln1171_3_fu_212 |    0    |    0    |    0    |
|          | zext_ln1171_4_fu_223 |    0    |    0    |    0    |
|          |   zext_ln712_fu_305  |    0    |    0    |    0    |
|          |  zext_ln712_1_fu_317 |    0    |    0    |    0    |
|          |  zext_ln712_2_fu_320 |    0    |    0    |    0    |
|          |   zext_ln740_fu_329  |    0    |    0    |    0    |
|          |  zext_ln740_1_fu_371 |    0    |    0    |    0    |
|          |  zext_ln740_2_fu_415 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_117    |    0    |    0    |    0    |
|          |  shl_ln1171_1_fu_169 |    0    |    0    |    0    |
|          |  shl_ln1171_2_fu_205 |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1171_3_fu_216 |    0    |    0    |    0    |
|          |    shl_ln1_fu_380    |    0    |    0    |    0    |
|          |     tmp_1_fu_400     |    0    |    0    |    0    |
|          |     tmp_2_fu_424     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_140   |    0    |    0    |    0    |
|          | trunc_ln717_5_fu_156 |    0    |    0    |    0    |
|          | trunc_ln717_6_fu_186 |    0    |    0    |    0    |
|          | trunc_ln717_7_fu_233 |    0    |    0    |    0    |
|partselect| trunc_ln717_8_fu_249 |    0    |    0    |    0    |
|          |   trunc_ln3_fu_265   |    0    |    0    |    0    |
|          | trunc_ln712_1_fu_275 |    0    |    0    |    0    |
|          | trunc_ln712_2_fu_285 |    0    |    0    |    0    |
|          |   trunc_ln4_fu_295   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln712_fu_308  |    0    |    0    |    0    |
|          |  sext_ln712_1_fu_311 |    0    |    0    |    0    |
|          |  sext_ln712_2_fu_314 |    0    |    0    |    0    |
|          |  sext_ln712_3_fu_323 |    0    |    0    |    0    |
|          |  sext_ln712_4_fu_326 |    0    |    0    |    0    |
|   sext   |   sext_ln740_fu_368  |    0    |    0    |    0    |
|          |  sext_ln740_1_fu_388 |    0    |    0    |    0    |
|          |  sext_ln740_2_fu_391 |    0    |    0    |    0    |
|          |  sext_ln740_3_fu_408 |    0    |    0    |    0    |
|          |  sext_ln740_4_fu_412 |    0    |    0    |    0    |
|          |  sext_ln740_5_fu_432 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_436      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_442     |    0    |    0    |    0    |
|          |     mrv_2_fu_448     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   222   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln740_3_reg_523 |   12   |
| add_ln740_4_reg_528 |   12   |
| add_ln740_5_reg_533 |   12   |
| add_ln740_6_reg_538 |   12   |
| add_ln740_7_reg_543 |   12   |
| add_ln740_8_reg_548 |   12   |
|   p_read14_reg_454  |    8   |
|   p_read25_reg_465  |    8   |
|   p_read_6_reg_472  |    8   |
|  trunc_ln3_reg_503  |   11   |
|  trunc_ln4_reg_518  |   11   |
|trunc_ln712_1_reg_508|   11   |
|trunc_ln712_2_reg_513|   10   |
|trunc_ln717_5_reg_483|   11   |
|trunc_ln717_6_reg_488|   11   |
|trunc_ln717_7_reg_493|   11   |
|trunc_ln717_8_reg_498|   11   |
|   trunc_ln_reg_478  |   11   |
|zext_ln1171_1_reg_460|   15   |
+---------------------+--------+
|        Total        |   209  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_79 |  p0  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  1.298  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   209  |   231  |
+-----------+--------+--------+--------+--------+
