// Seed: 3061098319
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    output tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    input wor id_14,
    output tri id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18
    , id_22,
    output wand id_19,
    input uwire id_20
);
  wire id_23;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
