<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xvtc_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xvtc_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and register-level core functions (or macros) that can be used to access the Xilinx VTC core.<p>
For more information about the operation of this core, see the hardware specification and documentation in the higher level driver <a class="el" href="xvtc_8h.html">xvtc.h</a> source code file.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who    Date     Changes
 ----- ------ -------- -------------------------------------------------------
 1.00a xd     08/05/08 First release.
 1.01a xd     07/23/10 Added GIER. Added more h/w generic info into
                       xparameters.h. Feed callbacks with pending
                       interrupt info. Added Doxygen &amp; Version support.
 2.00a cm     05/25/11 Renamed XVTC_CTL_GACS_MASK to XVTC_CTL_GACLS_MASKl.
                       Added XVTC_CTL_GACPS_MASK.
 3.00a cjm    08/01/12 Converted from xio.h to xil_io.h, translating basic
                       types, MB cache functions, exceptions and assertions to
                       xil_io format. Replaced the following
                       "XExc_Init" -&gt; "Xil_ExceptionInit"
                       "XExc_RegisterHandler" -&gt; "Xil_ExceptionRegisterHandler"
                       "XEXC_ID_NON_CRITICAL_INT" -&gt; "XIL_EXCEPTION_ID_INT"
                       "XExceptionHandler" -&gt; "Xil_ExceptionHandler"
                       "XExc_mEnableExceptions" -&gt; "Xil_ExceptionEnable"
                       "XEXC_NON_CRITICAL" -&gt; "XIL_EXCEPTION_NON_CRITICAL"
                       "XExc_DisableExceptions" -&gt; "Xil_ExceptionDisable"
                       "XExc_RemoveHandler" -&gt; "Xil_ExceptionRemoveHandler"
                       "microblaze_enable_interrupts" -&gt; "Xil_Exception
                                                                      Enable"
                       "microblaze_disable_interrupts" -&gt; "Xil_Exception
                                                                       Disable"</pre><p>
<pre>                       "XCOMPONENT_IS_STARTED" -&gt; "XIL_COMPONENT_IS_STARTED"
                       "XCOMPONENT_IS_READY" -&gt; "XIL_COMPONENT_IS_READY"</pre><p>
<pre>                       "XASSERT_NONVOID" -&gt; "Xil_AssertNonvoid"
                       "XASSERT_VOID_ALWAYS" -&gt; "Xil_AssertVoidAlways"
                       "XASSERT_VOID" -&gt; "Xil_AssertVoid"
                       "Xil_AssertVoid_ALWAYS" -&gt; "Xil_AssertVoidAlways"
                       "XAssertStatus" -&gt; "Xil_AssertStatus"
                       "XAssertSetCallback" -&gt; "Xil_AssertCallback"</pre><p>
<pre>                       "XASSERT_OCCURRED" -&gt; "XIL_ASSERT_OCCURRED"
                       "XASSERT_NONE" -&gt; "XIL_ASSERT_NONE"</pre><p>
<pre>                       "microblaze_disable_dcache" -&gt; "Xil_DCacheDisable"
                       "microblaze_enable_dcache" -&gt; "Xil_DCacheEnable"
                       "microblaze_enable_icache" -&gt; "Xil_ICacheEnable"
                       "microblaze_disable_icache" -&gt; "Xil_ICacheDisable"
                       "microblaze_init_dcache_range" -&gt; "Xil_DCache
                                                         InvalidateRange"</pre><p>
<pre>                       "XCache_DisableDCache" -&gt; "Xil_DCacheDisable"
                       "XCache_DisableICache" -&gt; "Xil_ICacheDisable"
                       "XCache_EnableDCache" -&gt; "Xil_DCacheEnableRegion"
                       "XCache_EnableICache" -&gt; "Xil_ICacheEnableRegion"
                       "XCache_InvalidateDCacheLine" -&gt; "Xil_DCache
                                                       InvalidateRange"</pre><p>
<pre>                       "XUtil_MemoryTest32" -&gt; "Xil_TestMem32"
                       "XUtil_MemoryTest16" -&gt; "Xil_TestMem16"
                       "XUtil_MemoryTest8" -&gt; "Xil_TestMem8"</pre><p>
<pre>                       "xutil.h" -&gt; "xil_testmem.h"</pre><p>
<pre>                       "xbasic_types.h" -&gt; "xil_types.h"
                       "xio.h" -&gt; "xil_io.h"</pre><p>
<pre>                       "XIo_In32" -&gt; "Xil_In32"
                       "XIo_Out32" -&gt; "Xil_Out32"</pre><p>
<pre>                       "XTRUE" -&gt; "TRUE"
                       "XFALSE" -&gt; "FALSE"
                       "XNULL" -&gt; "NULL"</pre><p>
<pre>                       "Xuint8" -&gt; "u8"
                       "Xuint16" -&gt; "u16"
                       "Xuint32" -&gt; "u32"
                       "Xint8" -&gt; "char"
                       "Xint16" -&gt; "short"
                       "Xint32" -&gt; "long"
                       "Xfloat32" -&gt; "float"
                       "Xfloat64" -&gt; "double"
                       "Xboolean" -&gt; "int"
                       "XTEST_FAILED" -&gt; "XST_FAILURE"
                       "XTEST_PASSED" -&gt; "XST_SUCCESS"
 3.00a cjm    08/02/12 Changed XVTC_RESET_RESET_MASK from 0x0000_000a
                       to 0x8000_0000
 4.00a cjm    02/07/13 Remove Unused defines: XVTC_GIER, XVTC_GIER_GIE_MASK.
 4.00a cjm    02/08/13 Removed XVTC_CTL_HASS_MASK.
 5.00a cjm    08/06/13 Replaced CTL in Polarity and Encoding register
                       definition with "POL" and "ENC".
                       Renamed XVTC_RESET_RESET_MASK to XVTC_CTL_RESET_MASK.
                       Renamed XVTC_SYNC_RESET_MASK to XVTC_CTL_SRST_MASK.
                       Renamed Error register bit defs to XVTC_ERR_*
                       Added Patch and Internal Revision MASKs for.
                       Revision register.
 5.00a cjm    11/01/13 Removed Unused Hori Offset registers defines from
                       0x0a0 - 0x0c0A
                       Added interlaced register defines.
                       Changed Version Register Revision shift from 12 to 8
                       and changed mask to be 8 instead of 4 bits wide
 5.00a cjm    11/03/13 Added Chroma/field parity bit masks.
                       Replaced old timing bit masks/shifts with Start/End Bit
                       masks/shifts.
 6.1   adk    08/23/14 Removed XVTC_ERR_FIL_MASK macro because it is  not
                       present in latest product guide.
                       Modified register offsets from XVTC_* to XVTC_*_OFFSET
                       for consistency.
                       Added backward compatibility macros.
 </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Core Register Offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#159a75f7463b98abf67d279aba9edd67">XVTC_CTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a690829886e09994bae91932d380240a">XVTC_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f207254454492cdd2c8de0643bdac9bb">XVTC_ERROR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c0ac89b5f531d863ad78e8b8af3c0df2">XVTC_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#39912d1a11e97b5ff398260f9956b958">XVTC_VER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#5fd53f71992b29ea22a40d29030b5125">XVTC_DASIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c124ae86b82dccb5437f9720e6fc145b">XVTC_DTSTAT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#cefed56343d0bda25584d1bf55ef5ad2">XVTC_DFENC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#87d855aa56ad0fe1bf1e23700bc7e708">XVTC_DPOL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x02C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#70c49477008fdbd56a3f2d65b4b4ef09">XVTC_DHSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a455a8e165902107740172ee4ca54625">XVTC_DVSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x034</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c045ec9e225a24a6d87363dc1f970ee7">XVTC_DHSYNC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9c33fb3dce70c901dfac6d8f23e7c69a">XVTC_DVBHOFF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x03C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#b4beac74f611a10b2adef1cc9ad4a8b2">XVTC_DVSYNC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#e98e2cd9095eec35bb95838192ae03c0">XVTC_DVSHOFF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x044</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#ad602265b9c2a24868b3b2c36a1419ec">XVTC_DVBHOFF_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f5acce97a17b0acaf7ecbba27c37af89">XVTC_DVSYNC_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#cb7b940b2b5a145c254d48fa02f9f8a5">XVTC_DVSHOFF_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#10c0e460c3df1f6cf5cde54cb597b9b9">XVTC_GASIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x060</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#27376de702a2fed963f98dbb096bdaeb">XVTC_GTSTAT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x064</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#94bc001b50845a4eca652498aed73ee1">XVTC_GFENC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x068</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3ad16c3e3994cea885a9b662840a4651">XVTC_GPOL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x06C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#459460a068ba9d30de3c2c129c0bfe77">XVTC_GHSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x070</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#cee65d364a7ae4710d77df92acfc76c5">XVTC_GVSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x074</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#b1efc7231f18feb307e5d2354f8ffe62">XVTC_GHSYNC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x078</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f0332b2599e090ad73dc80ec4c94ebf0">XVTC_GVBHOFF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x07C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#ae728c8de52224f3de5a5c84c6805030">XVTC_GVSYNC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3826c4acb9959f8371d1e677eeb20689">XVTC_GVSHOFF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#498dd3256671119be8ccac1b9824d704">XVTC_GVBHOFF_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#427e980962c29110b2ba3b5344e364ba">XVTC_GVSYNC_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#ba4d4579991d626d8fb749b6a5031a1b">XVTC_GVSHOFF_F1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x090</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#96e62aab696d168ef108ac72d3b72cd3">XVTC_FS00_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fddbf378acba2cc4612e164c2462a27d">XVTC_FS01_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#6ab538f50485e12a3eb978647aa63d32">XVTC_FS02_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#7fb7088ca720a2e6cda9bec684078395">XVTC_FS03_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#bbc1872c13705c5a9a26d20ade907a41">XVTC_FS04_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#136dfcf22d228bc0d8afc8b515a72d18">XVTC_FS05_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#86282e4d8e31455560261b7ee782467a">XVTC_FS06_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#553d890543d36c25317df68cb4386fb4">XVTC_FS07_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#bd86ad6e72df3dcb319b1958d25eb0df">XVTC_FS08_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#06ca862139e3fe6bb3c51432664c9030">XVTC_FS09_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#7bb97e46d60fddda869eba7e0916cc47">XVTC_FS10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#7e977700305e3ace7b3d59d8cd8bfa7e">XVTC_FS11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#0fabcaea8463a3e5ab10194e2ef9f3fa">XVTC_FS12_OFFSET</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#35241f9952b0f5cbf1488288445e7df1">XVTC_FS13_OFFSET</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#ac9fb8e2e06585e3e55712f66b182962">XVTC_FS14_OFFSET</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f452465a8fc0e79f27c381420f0b4b08">XVTC_FS15_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#1d092a9b6722c4f7b74e752ee1682646">XVTC_GGD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>

<tr><td colspan="2"><br><h2>Control Register Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c957329a15078dabcb074de7840179a9">XVTC_CTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#69c5d873081f28c84e2ae4f8bfde398a">XVTC_CTL_SRST_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#397570c1d6af6c8def7c226d4b74f711">XVTC_CTL_FIPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#60b2db8419fbf77558381183aec50034">XVTC_CTL_ACPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2cb654108d0ca0ee20918abc94c11636">XVTC_CTL_AVPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#bbb6e56ba57a9bc4044187ae08b1bfbb">XVTC_CTL_HSPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c2beb259fac787cca07ef9121fe379e3">XVTC_CTL_VSPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#6908437e492dc5dd68d0bf4d0ea74a60">XVTC_CTL_HBPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#50b0a92770ca2184a1c8cd5e59b64616">XVTC_CTL_VBPSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#82bb32242e43582575449ff27ccb7d7e">XVTC_CTL_VCSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fc2d67fef3acd738ca71ecd194ad4228">XVTC_CTL_VASS_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fd3f40d9e47e299e4fabd69ff260c553">XVTC_CTL_VBSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#22dea77cdd9d53bed57e2cd05e373026">XVTC_CTL_VSSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a1a3f4d7d9ec0ccb5afbf4121c7f79b8">XVTC_CTL_VFSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#54ff3ffd3dc31d4e5ded683c5dc9d3f4">XVTC_CTL_VTSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3996d71c387b17ec937e22e2407dfee3">XVTC_CTL_HBSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#5d565fd4bb95a600247a34b87e9f2784">XVTC_CTL_HSSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#6ecade4143de591566699e3c8759c21b">XVTC_CTL_HFSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#6851ad4671985fa458ba7c1e4d6d4693">XVTC_CTL_HTSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#32bed2f959ac0ec01441eb848a31d515">XVTC_CTL_ALLSS_MASK</a>&nbsp;&nbsp;&nbsp;0x03F5EF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#58f7d1446c989f9b0cdbef1f3ea3d416">XVTC_CTL_SE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3f4386c97155348fd867c432733fafc4">XVTC_CTL_DE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#eb32042b15f2a92a55498c2b509a8503">XVTC_CTL_GE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a3ae98fe1050638c0ada36fdfa10756b">XVTC_CTL_RU_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#4ddf75f0de362410e73af9100e79f057">XVTC_CTL_SW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Status/Enable Register Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#0478109cddc630e1ec5d4794add358ea">XVTC_IXR_FSYNC15_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#d593665b36d4084fa382dc356a53ab1b">XVTC_IXR_FSYNC14_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#e7fd40bcf9277db1f1052660e7afdee0">XVTC_IXR_FSYNC13_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#7ab6f00ad12105a94724f68236df0cdc">XVTC_IXR_FSYNC12_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#79109b2e5bcefe3e66cc94142fcab02e">XVTC_IXR_FSYNC11_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#849468f613527230f92f840cfd528142">XVTC_IXR_FSYNC10_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#0f300c9d5680fa9f287e57976154d543">XVTC_IXR_FSYNC09_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#e5e09aa1da921e1f8836e58b1eb35af1">XVTC_IXR_FSYNC08_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#921a422cbd771ecf41f3dd1db236ebea">XVTC_IXR_FSYNC07_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a9d25ba9adda79e2382f2483a4c8fed2">XVTC_IXR_FSYNC06_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#6656fe822db0d27fab10033946477524">XVTC_IXR_FSYNC05_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#e014c0ee66d038a0ea13477f8b7c6d1d">XVTC_IXR_FSYNC04_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a33afd93fb50e14d074d3f6e52cd2ada">XVTC_IXR_FSYNC03_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#7bf78c8a365d1713512490045cd6a7a1">XVTC_IXR_FSYNC02_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#8e3e56bdd38aade5737f880b7699b762">XVTC_IXR_FSYNC01_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2a08464d9bbf60f3f360992ecea30abf">XVTC_IXR_FSYNC00_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2222690cdb7738c6c1d64e3c0324f375">XVTC_IXR_FSYNCALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3f3a24434792723fa1011c073dacd4bc">XVTC_IXR_G_AV_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#28d10f81a34be60e1f8d6607daa8a188">XVTC_IXR_G_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#59e68ac1be6dff7690d55e220a403e22">XVTC_IXR_G_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#10f3234e9e268a5cc4605e4d37c2e8a5">XVTC_IXR_D_AV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#8c705159d6cffb406d1dc74adf45fd40">XVTC_IXR_D_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c82e5b9606f9b7e9c20022d085c22a54">XVTC_IXR_D_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#d5fee86b8baaba55662bddb609c7c904">XVTC_IXR_LOL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9af5cabf68ea0aa465d197f02b8dc85b">XVTC_IXR_LO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9dd2acddc00afa719305fca7db04f14c">XVTC_IXR_LOCKALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c7bc3f9544f412ba6a4681b84e2420d7">XVTC_IXR_ALLINTR_MASK</a></td></tr>

<tr><td colspan="2"><br><h2>Error Register Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2c81eb772437bed51f1b298b71b59021">XVTC_ERR_ACL_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#ba8ad08bebb5532c38a61a28c4ad5e5b">XVTC_ERR_AVL_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#282d23430cfdb4795d84be4acead0d62">XVTC_ERR_HSL_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3de4c253e1778e091a7705fcd87a3b9d">XVTC_ERR_VSL_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a351c4904a352130ec131503bb5c046f">XVTC_ERR_HBL_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#40266778ff0ea2c2d03e97e14dca0ccf">XVTC_ERR_VBL_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td colspan="2"><br><h2>Version Register Bit Definition and Shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#27ce1f491eaa900e6af5511318932db0">XVTC_VER_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9ae5474878053dce6dcc78d10d6059f2">XVTC_VER_MAJOR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fea623e9109d2601dc1c74e00e742c78">XVTC_VER_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#60ae3fe965c958f9ba6c42bb5dd67bae">XVTC_VER_MINOR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#480f6b9a07e49503091a6b0c82cab3d8">XVTC_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a9572837e9dfc42b50d1173670694658">XVTC_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#4db70394c44343429049317a46dee18f">XVTC_VER_IREV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#46ec0db4597091e568e20c2fb5773741">XVTC_VER_IREV_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Active Video Size Register Bit Definitions and</h2></td></tr>
<tr><td colspan="2">Shift <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a6f8196a7c8a65d366ddb209ad2679a9">XVTC_ASIZE_VERT_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#8fd56138acf8afd854ac2976ffeb81ac">XVTC_ASIZE_VERT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#0e496af33fa4e06a38282742e53610c9">XVTC_ASIZE_HORI_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Status Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#eaa7171a8e7787c928ec6bf058318fea">XVTC_STAT_AVIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a082b214af76c4f3de5364bc35c35558">XVTC_STAT_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fce16d12d0cda22433f08d8f1cff3c9b">XVTC_STAT_LOCKED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Encoding Register Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#5db978630809df9dc6d5d2cf928242f4">XVTC_ENC_GACPS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2b68f970b3f3545b0f88f15145676ee2">XVTC_ENC_CPARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9617b9c9a8393abf76147c78c3150dc7">XVTC_ENC_CPARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#0f8def26f14212365b1cda101189626d">XVTC_ENC_FPARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c8aafaeafb1be9786874f30f41307854">XVTC_ENC_PROG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#1187889667309853678972cabd77789f">XVTC_ENC_GACLS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Polarity Register Bit Definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#dfd94d4ff7a44b596363784c4e79cad2">XVTC_POL_FIP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#b26d6ebaaee9b900d0b5200fee7cf528">XVTC_POL_ACP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#8d3dfc6ba08e9aae727bf85aae9d2dd3">XVTC_POL_AVP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#2872ae0f1502f21a6fd6ff011d41cd62">XVTC_POL_HSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f9ef1ca34605c1e1e256f5ded446d261">XVTC_POL_VSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#873fb4ed963c6e69f22a052704d8dc13">XVTC_POL_HBP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#5db85c09cbdde8dc0090465f8a692574">XVTC_POL_VBP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#965bf2358169c158adad984b384bb116">XVTC_POL_ALLP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Full Vertical Size Register Bit Definitions</h2></td></tr>
<tr><td colspan="2">and Shift <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#faacbbdd4a93c4ccdd56b02f1c0d6f63">XVTC_VSIZE_F1_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#096dd5abc71767007fc0c6be6e74b5e4">XVTC_VSIZE_F1_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#4cd67567ab4210f9fb25a7237766867e">XVTC_VSIZE_F0_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector Sync/Blank Register Bit Definitions and Shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#64ed939f24c0ed2faf0ccea6342ee34e">XVTC_SB_END_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#3cf938fa466fed1f06292beb0cc491b1">XVTC_SB_END_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#c6c59c6d0dbc0269c56334086bcd5b80">XVTC_SB_START_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Generator/Detector VBlank/VSync Horizontal Bit Definitions and Shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#563e27a60e431968ede6ae0b73804913">XVTC_XVXHOX_HEND_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#1a48a589d8622dd7dd303d34c1721d5a">XVTC_XVXHOX_HEND_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#53c3d50fe03f51602c91a76e6c951cc9">XVTC_XVXHOX_HSTART_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Frame Sync 00 - 15</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#a69be863f1b3c3961ab0d9f135e4b391">XVTC_FSXX_VSTART_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#4705a1946469f96743216d595dc8e420">XVTC_FSXX_VSTART_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#f8f1fa0cc91836625a35c94312338466">XVTC_FSXX_HSTART_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>VTC Generator Global Delay Bit Definition and Shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9ad0af215c5e1fb306f9e8fb822061ee">XVTC_GGD_VDELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#704b7492350216f5fad89b7914102556">XVTC_GGD_VDELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#fdfbb60141c1787d0b7d960588c0812a">XVTC_GGD_HDELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Register Access Macro Definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#8c21088f7fe4f0b05330a7681dd01419">XVtc_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#de6c5f7d09b842234c34bee14fa9d127">XVtc_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#31cab60bdab40dbd0c9762c4de5de734">XVtc_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XVtc_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#9c524801283cc3bf9a782c7cbf093098">XVtc_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XVtc_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xvtc__hw_8h.html#5be2d72e7f52f6c37b32e746dba9e988">XVTC_HW_H_</a></td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="0e496af33fa4e06a38282742e53610c9"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ASIZE_HORI_MASK" ref="0e496af33fa4e06a38282742e53610c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ASIZE_HORI_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Active Frame Size.The width of the frame without blanking in number of pixels or clocks. 
</div>
</div><p>
<a class="anchor" name="a6f8196a7c8a65d366ddb209ad2679a9"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ASIZE_VERT_MASK" ref="a6f8196a7c8a65d366ddb209ad2679a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ASIZE_VERT_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines (including blanking) for frame or field 1 
</div>
</div><p>
<a class="anchor" name="8fd56138acf8afd854ac2976ffeb81ac"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ASIZE_VERT_SHIFT" ref="8fd56138acf8afd854ac2976ffeb81ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ASIZE_VERT_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for End Cycle or Line Count 
</div>
</div><p>
<a class="anchor" name="60b2db8419fbf77558381183aec50034"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_ACPSS_MASK" ref="60b2db8419fbf77558381183aec50034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_ACPSS_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Chroma Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="32bed2f959ac0ec01441eb848a31d515"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_ALLSS_MASK" ref="32bed2f959ac0ec01441eb848a31d515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_ALLSS_MASK&nbsp;&nbsp;&nbsp;0x03F5EF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for all source select Mask 
</div>
</div><p>
<a class="anchor" name="2cb654108d0ca0ee20918abc94c11636"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_AVPSS_MASK" ref="2cb654108d0ca0ee20918abc94c11636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_AVPSS_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Video Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="3f4386c97155348fd867c432733fafc4"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_DE_MASK" ref="3f4386c97155348fd867c432733fafc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_DE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VTC Detector Enable
</div>
</div><p>
<a class="anchor" name="397570c1d6af6c8def7c226d4b74f711"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_FIPSS_MASK" ref="397570c1d6af6c8def7c226d4b74f711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_FIPSS_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Field ID Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="eb32042b15f2a92a55498c2b509a8503"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_GE_MASK" ref="eb32042b15f2a92a55498c2b509a8503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_GE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VTC Generator Enable
</div>
</div><p>
<a class="anchor" name="6908437e492dc5dd68d0bf4d0ea74a60"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HBPSS_MASK" ref="6908437e492dc5dd68d0bf4d0ea74a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HBPSS_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Blank Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="3996d71c387b17ec937e22e2407dfee3"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HBSS_MASK" ref="3996d71c387b17ec937e22e2407dfee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HBSS_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Back Porch Start Register Source Select (Sync End) Mask 
</div>
</div><p>
<a class="anchor" name="6ecade4143de591566699e3c8759c21b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HFSS_MASK" ref="6ecade4143de591566699e3c8759c21b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HFSS_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Front Porch Start Register Source Select (Active Size) Mask 
</div>
</div><p>
<a class="anchor" name="bbb6e56ba57a9bc4044187ae08b1bfbb"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HSPSS_MASK" ref="bbb6e56ba57a9bc4044187ae08b1bfbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HSPSS_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Sync Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="5d565fd4bb95a600247a34b87e9f2784"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HSSS_MASK" ref="5d565fd4bb95a600247a34b87e9f2784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HSSS_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Sync Start Register Source Select Mask 
</div>
</div><p>
<a class="anchor" name="6851ad4671985fa458ba7c1e4d6d4693"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_HTSS_MASK" ref="6851ad4671985fa458ba7c1e4d6d4693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_HTSS_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Total Register Source Select (Frame Size) Mask 
</div>
</div><p>
<a class="anchor" name="159a75f7463b98abf67d279aba9edd67"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_OFFSET" ref="159a75f7463b98abf67d279aba9edd67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_OFFSET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control Register Offset 
</div>
</div><p>
<a class="anchor" name="c957329a15078dabcb074de7840179a9"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_RESET_MASK" ref="c957329a15078dabcb074de7840179a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Reset Mask 
</div>
</div><p>
<a class="anchor" name="a3ae98fe1050638c0ada36fdfa10756b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_RU_MASK" ref="a3ae98fe1050638c0ada36fdfa10756b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_RU_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VTC Register Update
</div>
</div><p>
<a class="anchor" name="58f7d1446c989f9b0cdbef1f3ea3d416"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_SE_MASK" ref="58f7d1446c989f9b0cdbef1f3ea3d416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_SE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Sync with Detector
</div>
</div><p>
<a class="anchor" name="69c5d873081f28c84e2ae4f8bfde398a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_SRST_MASK" ref="69c5d873081f28c84e2ae4f8bfde398a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_SRST_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync'ed Software Reset Mask 
</div>
</div><p>
<a class="anchor" name="4ddf75f0de362410e73af9100e79f057"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_SW_MASK" ref="4ddf75f0de362410e73af9100e79f057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_SW_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VTC Core Enable
</div>
</div><p>
<a class="anchor" name="fc2d67fef3acd738ca71ecd194ad4228"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VASS_MASK" ref="fc2d67fef3acd738ca71ecd194ad4228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VASS_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Vertical Blank Offset Source Select Mask 
</div>
</div><p>
<a class="anchor" name="50b0a92770ca2184a1c8cd5e59b64616"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VBPSS_MASK" ref="50b0a92770ca2184a1c8cd5e59b64616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VBPSS_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Blank Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="fd3f40d9e47e299e4fabd69ff260c553"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VBSS_MASK" ref="fd3f40d9e47e299e4fabd69ff260c553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VBSS_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Vertical Sync End (Back porch start) Source Select Mask 
</div>
</div><p>
<a class="anchor" name="82bb32242e43582575449ff27ccb7d7e"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VCSS_MASK" ref="82bb32242e43582575449ff27ccb7d7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VCSS_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Chroma Polarity and Encoding Source Select Mask 
</div>
</div><p>
<a class="anchor" name="a1a3f4d7d9ec0ccb5afbf4121c7f79b8"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VFSS_MASK" ref="a1a3f4d7d9ec0ccb5afbf4121c7f79b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VFSS_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Vertical Active Size Source Select Mask 
</div>
</div><p>
<a class="anchor" name="c2beb259fac787cca07ef9121fe379e3"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VSPSS_MASK" ref="c2beb259fac787cca07ef9121fe379e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VSPSS_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Sync Output Polarity Source Mask 
</div>
</div><p>
<a class="anchor" name="22dea77cdd9d53bed57e2cd05e373026"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VSSS_MASK" ref="22dea77cdd9d53bed57e2cd05e373026" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VSSS_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Vertical Sync Start Source Select Mask 
</div>
</div><p>
<a class="anchor" name="54ff3ffd3dc31d4e5ded683c5dc9d3f4"></a><!-- doxytag: member="xvtc_hw.h::XVTC_CTL_VTSS_MASK" ref="54ff3ffd3dc31d4e5ded683c5dc9d3f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_CTL_VTSS_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Vertical Total Source Select (Frame Size) Mask 
</div>
</div><p>
<a class="anchor" name="5fd53f71992b29ea22a40d29030b5125"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DASIZE_OFFSET" ref="5fd53f71992b29ea22a40d29030b5125" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DASIZE_OFFSET&nbsp;&nbsp;&nbsp;0x020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Active Size Offset 
</div>
</div><p>
<a class="anchor" name="cefed56343d0bda25584d1bf55ef5ad2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DFENC_OFFSET" ref="cefed56343d0bda25584d1bf55ef5ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DFENC_OFFSET&nbsp;&nbsp;&nbsp;0x028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Encoding Offset 
</div>
</div><p>
<a class="anchor" name="70c49477008fdbd56a3f2d65b4b4ef09"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DHSIZE_OFFSET" ref="70c49477008fdbd56a3f2d65b4b4ef09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DHSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Frame Horizontal Size Offset 
</div>
</div><p>
<a class="anchor" name="c045ec9e225a24a6d87363dc1f970ee7"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DHSYNC_OFFSET" ref="c045ec9e225a24a6d87363dc1f970ee7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DHSYNC_OFFSET&nbsp;&nbsp;&nbsp;0x038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Horizontal sync Offset 
</div>
</div><p>
<a class="anchor" name="87d855aa56ad0fe1bf1e23700bc7e708"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DPOL_OFFSET" ref="87d855aa56ad0fe1bf1e23700bc7e708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DPOL_OFFSET&nbsp;&nbsp;&nbsp;0x02C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Polarity Offset 
</div>
</div><p>
<a class="anchor" name="c124ae86b82dccb5437f9720e6fc145b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DTSTAT_OFFSET" ref="c124ae86b82dccb5437f9720e6fc145b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DTSTAT_OFFSET&nbsp;&nbsp;&nbsp;0x024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Timing Status Offset 
</div>
</div><p>
<a class="anchor" name="ad602265b9c2a24868b3b2c36a1419ec"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVBHOFF_F1_OFFSET" ref="ad602265b9c2a24868b3b2c36a1419ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVBHOFF_F1_OFFSET&nbsp;&nbsp;&nbsp;0x048          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Field 1 Vblank Horizontal Offset 
</div>
</div><p>
<a class="anchor" name="9c33fb3dce70c901dfac6d8f23e7c69a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVBHOFF_OFFSET" ref="9c33fb3dce70c901dfac6d8f23e7c69a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVBHOFF_OFFSET&nbsp;&nbsp;&nbsp;0x03C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Frame/F0 Vblank Horizontal Offset 
</div>
</div><p>
<a class="anchor" name="cb7b940b2b5a145c254d48fa02f9f8a5"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVSHOFF_F1_OFFSET" ref="cb7b940b2b5a145c254d48fa02f9f8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVSHOFF_F1_OFFSET&nbsp;&nbsp;&nbsp;0x050          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Field 1 Vsync Horizontal Offset 
</div>
</div><p>
<a class="anchor" name="e98e2cd9095eec35bb95838192ae03c0"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVSHOFF_OFFSET" ref="e98e2cd9095eec35bb95838192ae03c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVSHOFF_OFFSET&nbsp;&nbsp;&nbsp;0x044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Frame/F0 Vsync Horizontal Offset 
</div>
</div><p>
<a class="anchor" name="a455a8e165902107740172ee4ca54625"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVSIZE_OFFSET" ref="a455a8e165902107740172ee4ca54625" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Frame Vertical Size Offset 
</div>
</div><p>
<a class="anchor" name="f5acce97a17b0acaf7ecbba27c37af89"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVSYNC_F1_OFFSET" ref="f5acce97a17b0acaf7ecbba27c37af89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVSYNC_F1_OFFSET&nbsp;&nbsp;&nbsp;0x04C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Field 1 Vertical Sync Offset 
</div>
</div><p>
<a class="anchor" name="b4beac74f611a10b2adef1cc9ad4a8b2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_DVSYNC_OFFSET" ref="b4beac74f611a10b2adef1cc9ad4a8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_DVSYNC_OFFSET&nbsp;&nbsp;&nbsp;0x040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Frame/F0 Vertical Sync Offset 
</div>
</div><p>
<a class="anchor" name="2b68f970b3f3545b0f88f15145676ee2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_CPARITY_MASK" ref="2b68f970b3f3545b0f88f15145676ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_CPARITY_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chroma Line Parity Mask 
</div>
</div><p>
<a class="anchor" name="9617b9c9a8393abf76147c78c3150dc7"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_CPARITY_SHIFT" ref="9617b9c9a8393abf76147c78c3150dc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_CPARITY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for Active Chroma Line Parity 
</div>
</div><p>
<a class="anchor" name="0f8def26f14212365b1cda101189626d"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_FPARITY_MASK" ref="0f8def26f14212365b1cda101189626d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_FPARITY_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Field Parity Mask 
</div>
</div><p>
<a class="anchor" name="1187889667309853678972cabd77789f"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_GACLS_MASK" ref="1187889667309853678972cabd77789f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_GACLS_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Active Chroma Line Skip/parity Mask 
</div>
</div><p>
<a class="anchor" name="5db978630809df9dc6d5d2cf928242f4"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_GACPS_MASK" ref="5db978630809df9dc6d5d2cf928242f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_GACPS_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Active Chroma Pixel Skip/Parity Mask
</div>
</div><p>
<a class="anchor" name="c8aafaeafb1be9786874f30f41307854"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ENC_PROG_MASK" ref="c8aafaeafb1be9786874f30f41307854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ENC_PROG_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Progressive/Interlaced Mask
</div>
</div><p>
<a class="anchor" name="2c81eb772437bed51f1b298b71b59021"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_ACL_MASK" ref="2c81eb772437bed51f1b298b71b59021" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_ACL_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Chroma Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="ba8ad08bebb5532c38a61a28c4ad5e5b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_AVL_MASK" ref="ba8ad08bebb5532c38a61a28c4ad5e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_AVL_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Video Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="a351c4904a352130ec131503bb5c046f"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_HBL_MASK" ref="a351c4904a352130ec131503bb5c046f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_HBL_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Blank Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="282d23430cfdb4795d84be4acead0d62"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_HSL_MASK" ref="282d23430cfdb4795d84be4acead0d62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_HSL_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Sync Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="40266778ff0ea2c2d03e97e14dca0ccf"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_VBL_MASK" ref="40266778ff0ea2c2d03e97e14dca0ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_VBL_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Blank Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="3de4c253e1778e091a7705fcd87a3b9d"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERR_VSL_MASK" ref="3de4c253e1778e091a7705fcd87a3b9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERR_VSL_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Sync Signal Lock Mask
</div>
</div><p>
<a class="anchor" name="f207254454492cdd2c8de0643bdac9bb"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ERROR_OFFSET" ref="f207254454492cdd2c8de0643bdac9bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ERROR_OFFSET&nbsp;&nbsp;&nbsp;0x008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error Register Offset
</div>
</div><p>
<a class="anchor" name="96e62aab696d168ef108ac72d3b72cd3"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS00_OFFSET" ref="96e62aab696d168ef108ac72d3b72cd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS00_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 00 Config Register Offset
</div>
</div><p>
<a class="anchor" name="fddbf378acba2cc4612e164c2462a27d"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS01_OFFSET" ref="fddbf378acba2cc4612e164c2462a27d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS01_OFFSET&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 01 Config Register Offset
</div>
</div><p>
<a class="anchor" name="6ab538f50485e12a3eb978647aa63d32"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS02_OFFSET" ref="6ab538f50485e12a3eb978647aa63d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS02_OFFSET&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 02 Config Register Offset
</div>
</div><p>
<a class="anchor" name="7fb7088ca720a2e6cda9bec684078395"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS03_OFFSET" ref="7fb7088ca720a2e6cda9bec684078395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS03_OFFSET&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 03 Config Register Offset
</div>
</div><p>
<a class="anchor" name="bbc1872c13705c5a9a26d20ade907a41"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS04_OFFSET" ref="bbc1872c13705c5a9a26d20ade907a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS04_OFFSET&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 04 Config Register Offset
</div>
</div><p>
<a class="anchor" name="136dfcf22d228bc0d8afc8b515a72d18"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS05_OFFSET" ref="136dfcf22d228bc0d8afc8b515a72d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS05_OFFSET&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 05 Config Register Offset
</div>
</div><p>
<a class="anchor" name="86282e4d8e31455560261b7ee782467a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS06_OFFSET" ref="86282e4d8e31455560261b7ee782467a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS06_OFFSET&nbsp;&nbsp;&nbsp;0x118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 06 Config Register Offset
</div>
</div><p>
<a class="anchor" name="553d890543d36c25317df68cb4386fb4"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS07_OFFSET" ref="553d890543d36c25317df68cb4386fb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS07_OFFSET&nbsp;&nbsp;&nbsp;0x11C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 07 Config Register Offset
</div>
</div><p>
<a class="anchor" name="bd86ad6e72df3dcb319b1958d25eb0df"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS08_OFFSET" ref="bd86ad6e72df3dcb319b1958d25eb0df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS08_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 08 Config Register Offset
</div>
</div><p>
<a class="anchor" name="06ca862139e3fe6bb3c51432664c9030"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS09_OFFSET" ref="06ca862139e3fe6bb3c51432664c9030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS09_OFFSET&nbsp;&nbsp;&nbsp;0x124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 09 Config Register Offset
</div>
</div><p>
<a class="anchor" name="7bb97e46d60fddda869eba7e0916cc47"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS10_OFFSET" ref="7bb97e46d60fddda869eba7e0916cc47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS10_OFFSET&nbsp;&nbsp;&nbsp;0x128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 10 Config Register Offset
</div>
</div><p>
<a class="anchor" name="7e977700305e3ace7b3d59d8cd8bfa7e"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS11_OFFSET" ref="7e977700305e3ace7b3d59d8cd8bfa7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS11_OFFSET&nbsp;&nbsp;&nbsp;0x12C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 11 Config Register Offset
</div>
</div><p>
<a class="anchor" name="0fabcaea8463a3e5ab10194e2ef9f3fa"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS12_OFFSET" ref="0fabcaea8463a3e5ab10194e2ef9f3fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS12_OFFSET&nbsp;&nbsp;&nbsp;0x130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 12 Config Register Offset
</div>
</div><p>
<a class="anchor" name="35241f9952b0f5cbf1488288445e7df1"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS13_OFFSET" ref="35241f9952b0f5cbf1488288445e7df1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS13_OFFSET&nbsp;&nbsp;&nbsp;0x134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 13 Config Register Offset
</div>
</div><p>
<a class="anchor" name="ac9fb8e2e06585e3e55712f66b182962"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS14_OFFSET" ref="ac9fb8e2e06585e3e55712f66b182962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS14_OFFSET&nbsp;&nbsp;&nbsp;0x138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 14 Config Register Offset
</div>
</div><p>
<a class="anchor" name="f452465a8fc0e79f27c381420f0b4b08"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FS15_OFFSET" ref="f452465a8fc0e79f27c381420f0b4b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FS15_OFFSET&nbsp;&nbsp;&nbsp;0x13C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync 15 Config Register Offset
</div>
</div><p>
<a class="anchor" name="f8f1fa0cc91836625a35c94312338466"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FSXX_HSTART_MASK" ref="f8f1fa0cc91836625a35c94312338466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FSXX_HSTART_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal cycle count during which current Frame Sync is active Mask
</div>
</div><p>
<a class="anchor" name="a69be863f1b3c3961ab0d9f135e4b391"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FSXX_VSTART_MASK" ref="a69be863f1b3c3961ab0d9f135e4b391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FSXX_VSTART_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical line count during which current Frame Sync is active Mask
</div>
</div><p>
<a class="anchor" name="4705a1946469f96743216d595dc8e420"></a><!-- doxytag: member="xvtc_hw.h::XVTC_FSXX_VSTART_SHIFT" ref="4705a1946469f96743216d595dc8e420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_FSXX_VSTART_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for the vertical line count
</div>
</div><p>
<a class="anchor" name="10c0e460c3df1f6cf5cde54cb597b9b9"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GASIZE_OFFSET" ref="10c0e460c3df1f6cf5cde54cb597b9b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GASIZE_OFFSET&nbsp;&nbsp;&nbsp;0x060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Active Size Offset
</div>
</div><p>
<a class="anchor" name="94bc001b50845a4eca652498aed73ee1"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GFENC_OFFSET" ref="94bc001b50845a4eca652498aed73ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GFENC_OFFSET&nbsp;&nbsp;&nbsp;0x068          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Encoding Offset
</div>
</div><p>
<a class="anchor" name="fdfbb60141c1787d0b7d960588c0812a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GGD_HDELAY_MASK" ref="fdfbb60141c1787d0b7d960588c0812a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GGD_HDELAY_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total clock cycles per line to delay generator output Mask
</div>
</div><p>
<a class="anchor" name="1d092a9b6722c4f7b74e752ee1682646"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GGD_OFFSET" ref="1d092a9b6722c4f7b74e752ee1682646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GGD_OFFSET&nbsp;&nbsp;&nbsp;0x140          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Global Delay Register Offset
</div>
</div><p>
<a class="anchor" name="9ad0af215c5e1fb306f9e8fb822061ee"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GGD_VDELAY_MASK" ref="9ad0af215c5e1fb306f9e8fb822061ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GGD_VDELAY_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total lines per frame to delay generator output Mask
</div>
</div><p>
<a class="anchor" name="704b7492350216f5fad89b7914102556"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GGD_VDELAY_SHIFT" ref="704b7492350216f5fad89b7914102556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GGD_VDELAY_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for the total lines
</div>
</div><p>
<a class="anchor" name="459460a068ba9d30de3c2c129c0bfe77"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GHSIZE_OFFSET" ref="459460a068ba9d30de3c2c129c0bfe77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GHSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x070          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Frame Horizontal Size Offset
</div>
</div><p>
<a class="anchor" name="b1efc7231f18feb307e5d2354f8ffe62"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GHSYNC_OFFSET" ref="b1efc7231f18feb307e5d2354f8ffe62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GHSYNC_OFFSET&nbsp;&nbsp;&nbsp;0x078          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Horizontal Sync Offset
</div>
</div><p>
<a class="anchor" name="3ad16c3e3994cea885a9b662840a4651"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GPOL_OFFSET" ref="3ad16c3e3994cea885a9b662840a4651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GPOL_OFFSET&nbsp;&nbsp;&nbsp;0x06C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Polarity Offset
</div>
</div><p>
<a class="anchor" name="27376de702a2fed963f98dbb096bdaeb"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GTSTAT_OFFSET" ref="27376de702a2fed963f98dbb096bdaeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GTSTAT_OFFSET&nbsp;&nbsp;&nbsp;0x064          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Timing Status Offset
</div>
</div><p>
<a class="anchor" name="498dd3256671119be8ccac1b9824d704"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVBHOFF_F1_OFFSET" ref="498dd3256671119be8ccac1b9824d704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVBHOFF_F1_OFFSET&nbsp;&nbsp;&nbsp;0x088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Field 1 Vblank Horizontal Offset
</div>
</div><p>
<a class="anchor" name="f0332b2599e090ad73dc80ec4c94ebf0"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVBHOFF_OFFSET" ref="f0332b2599e090ad73dc80ec4c94ebf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVBHOFF_OFFSET&nbsp;&nbsp;&nbsp;0x07C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Frame/F0 Vblank Horizontal Offset
</div>
</div><p>
<a class="anchor" name="ba4d4579991d626d8fb749b6a5031a1b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVSHOFF_F1_OFFSET" ref="ba4d4579991d626d8fb749b6a5031a1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVSHOFF_F1_OFFSET&nbsp;&nbsp;&nbsp;0x090          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Field 1 Vsync horizontal Offset
</div>
</div><p>
<a class="anchor" name="3826c4acb9959f8371d1e677eeb20689"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVSHOFF_OFFSET" ref="3826c4acb9959f8371d1e677eeb20689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVSHOFF_OFFSET&nbsp;&nbsp;&nbsp;0x084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Frame/F0 Vsync horizontal Offset
</div>
</div><p>
<a class="anchor" name="cee65d364a7ae4710d77df92acfc76c5"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVSIZE_OFFSET" ref="cee65d364a7ae4710d77df92acfc76c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x074          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Frame Vertical Size Offset
</div>
</div><p>
<a class="anchor" name="427e980962c29110b2ba3b5344e364ba"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVSYNC_F1_OFFSET" ref="427e980962c29110b2ba3b5344e364ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVSYNC_F1_OFFSET&nbsp;&nbsp;&nbsp;0x08C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Field 1 Vertical Sync Offset 
</div>
</div><p>
<a class="anchor" name="ae728c8de52224f3de5a5c84c6805030"></a><!-- doxytag: member="xvtc_hw.h::XVTC_GVSYNC_OFFSET" ref="ae728c8de52224f3de5a5c84c6805030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_GVSYNC_OFFSET&nbsp;&nbsp;&nbsp;0x080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Frame/F0 Vertical Sync Offset 
</div>
</div><p>
<a class="anchor" name="5be2d72e7f52f6c37b32e746dba9e988"></a><!-- doxytag: member="xvtc_hw.h::XVTC_HW_H_" ref="5be2d72e7f52f6c37b32e746dba9e988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_HW_H_          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
prevent circular inclusions by using protection macros 
</div>
</div><p>
<a class="anchor" name="c0ac89b5f531d863ad78e8b8af3c0df2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IER_OFFSET" ref="c0ac89b5f531d863ad78e8b8af3c0df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IER_OFFSET&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable Register Offset 
</div>
</div><p>
<a class="anchor" name="8c21088f7fe4f0b05330a7681dd01419"></a><!-- doxytag: member="xvtc_hw.h::XVtc_In32" ref="8c21088f7fe4f0b05330a7681dd01419" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVtc_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input Operations 
</div>
</div><p>
<a class="anchor" name="a690829886e09994bae91932d380240a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_ISR_OFFSET" ref="a690829886e09994bae91932d380240a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status/Interrupt Status Register Offset 
</div>
</div><p>
<a class="anchor" name="c7bc3f9544f412ba6a4681b84e2420d7"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_ALLINTR_MASK" ref="c7bc3f9544f412ba6a4681b84e2420d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_ALLINTR_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xvtc__hw_8h.html#2222690cdb7738c6c1d64e3c0324f375">XVTC_IXR_FSYNCALL_MASK</a> |\
                                 <a class="code" href="xvtc__hw_8h.html#59e68ac1be6dff7690d55e220a403e22">XVTC_IXR_G_ALL_MASK</a> |\
                                 <a class="code" href="xvtc__hw_8h.html#c82e5b9606f9b7e9c20022d085c22a54">XVTC_IXR_D_ALL_MASK</a> |\
                                 <a class="code" href="xvtc__hw_8h.html#9dd2acddc00afa719305fca7db04f14c">XVTC_IXR_LOCKALL_MASK</a>)
</pre></div>Mask for all interrupts Mask 
</div>
</div><p>
<a class="anchor" name="c82e5b9606f9b7e9c20022d085c22a54"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_D_ALL_MASK" ref="c82e5b9606f9b7e9c20022d085c22a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_D_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All Detector Interrupts Mask 
</div>
</div><p>
<a class="anchor" name="10f3234e9e268a5cc4605e4d37c2e8a5"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_D_AV_MASK" ref="10f3234e9e268a5cc4605e4d37c2e8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_D_AV_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector Active Video Interrupt Mask 
</div>
</div><p>
<a class="anchor" name="8c705159d6cffb406d1dc74adf45fd40"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_D_VBLANK_MASK" ref="8c705159d6cffb406d1dc74adf45fd40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_D_VBLANK_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detector VBLANK Interrupt Mask 
</div>
</div><p>
<a class="anchor" name="2a08464d9bbf60f3f360992ecea30abf"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC00_MASK" ref="2a08464d9bbf60f3f360992ecea30abf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC00_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 00 Mask 
</div>
</div><p>
<a class="anchor" name="8e3e56bdd38aade5737f880b7699b762"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC01_MASK" ref="8e3e56bdd38aade5737f880b7699b762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC01_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 01 Mask 
</div>
</div><p>
<a class="anchor" name="7bf78c8a365d1713512490045cd6a7a1"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC02_MASK" ref="7bf78c8a365d1713512490045cd6a7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC02_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 02 Mask 
</div>
</div><p>
<a class="anchor" name="a33afd93fb50e14d074d3f6e52cd2ada"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC03_MASK" ref="a33afd93fb50e14d074d3f6e52cd2ada" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC03_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 03 Mask 
</div>
</div><p>
<a class="anchor" name="e014c0ee66d038a0ea13477f8b7c6d1d"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC04_MASK" ref="e014c0ee66d038a0ea13477f8b7c6d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC04_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 04 Mask 
</div>
</div><p>
<a class="anchor" name="6656fe822db0d27fab10033946477524"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC05_MASK" ref="6656fe822db0d27fab10033946477524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC05_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 05 Mask 
</div>
</div><p>
<a class="anchor" name="a9d25ba9adda79e2382f2483a4c8fed2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC06_MASK" ref="a9d25ba9adda79e2382f2483a4c8fed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC06_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 06 Mask 
</div>
</div><p>
<a class="anchor" name="921a422cbd771ecf41f3dd1db236ebea"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC07_MASK" ref="921a422cbd771ecf41f3dd1db236ebea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC07_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 07 Mask 
</div>
</div><p>
<a class="anchor" name="e5e09aa1da921e1f8836e58b1eb35af1"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC08_MASK" ref="e5e09aa1da921e1f8836e58b1eb35af1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC08_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 08 Mask 
</div>
</div><p>
<a class="anchor" name="0f300c9d5680fa9f287e57976154d543"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC09_MASK" ref="0f300c9d5680fa9f287e57976154d543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC09_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 09 Mask 
</div>
</div><p>
<a class="anchor" name="849468f613527230f92f840cfd528142"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC10_MASK" ref="849468f613527230f92f840cfd528142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC10_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 10 Mask 
</div>
</div><p>
<a class="anchor" name="79109b2e5bcefe3e66cc94142fcab02e"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC11_MASK" ref="79109b2e5bcefe3e66cc94142fcab02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC11_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 11 Mask 
</div>
</div><p>
<a class="anchor" name="7ab6f00ad12105a94724f68236df0cdc"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC12_MASK" ref="7ab6f00ad12105a94724f68236df0cdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC12_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 12 Mask 
</div>
</div><p>
<a class="anchor" name="e7fd40bcf9277db1f1052660e7afdee0"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC13_MASK" ref="e7fd40bcf9277db1f1052660e7afdee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC13_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 13 Mask 
</div>
</div><p>
<a class="anchor" name="d593665b36d4084fa382dc356a53ab1b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC14_MASK" ref="d593665b36d4084fa382dc356a53ab1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC14_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 14 Mask 
</div>
</div><p>
<a class="anchor" name="0478109cddc630e1ec5d4794add358ea"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNC15_MASK" ref="0478109cddc630e1ec5d4794add358ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNC15_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame Sync Interrupt 15 Mask 
</div>
</div><p>
<a class="anchor" name="2222690cdb7738c6c1d64e3c0324f375"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_FSYNCALL_MASK" ref="2222690cdb7738c6c1d64e3c0324f375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_FSYNCALL_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All Frame Sync Interrupt 0-15 Mask 
</div>
</div><p>
<a class="anchor" name="59e68ac1be6dff7690d55e220a403e22"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_G_ALL_MASK" ref="59e68ac1be6dff7690d55e220a403e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_G_ALL_MASK&nbsp;&nbsp;&nbsp;0x00003000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All Generator interrupts Mask 
</div>
</div><p>
<a class="anchor" name="3f3a24434792723fa1011c073dacd4bc"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_G_AV_MASK" ref="3f3a24434792723fa1011c073dacd4bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_G_AV_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator Active Video Intr Mask 
</div>
</div><p>
<a class="anchor" name="28d10f81a34be60e1f8d6607daa8a188"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_G_VBLANK_MASK" ref="28d10f81a34be60e1f8d6607daa8a188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_G_VBLANK_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Generator VBLANK Interrupt Mask 
</div>
</div><p>
<a class="anchor" name="9af5cabf68ea0aa465d197f02b8dc85b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_LO_MASK" ref="9af5cabf68ea0aa465d197f02b8dc85b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_LO_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lock Mask 
</div>
</div><p>
<a class="anchor" name="9dd2acddc00afa719305fca7db04f14c"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_LOCKALL_MASK" ref="9dd2acddc00afa719305fca7db04f14c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_LOCKALL_MASK&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All Signal Lock interrupt Mask 
</div>
</div><p>
<a class="anchor" name="d5fee86b8baaba55662bddb609c7c904"></a><!-- doxytag: member="xvtc_hw.h::XVTC_IXR_LOL_MASK" ref="d5fee86b8baaba55662bddb609c7c904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_IXR_LOL_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lock Loss Mask 
</div>
</div><p>
<a class="anchor" name="de6c5f7d09b842234c34bee14fa9d127"></a><!-- doxytag: member="xvtc_hw.h::XVtc_Out32" ref="de6c5f7d09b842234c34bee14fa9d127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVtc_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output Operations 
</div>
</div><p>
<a class="anchor" name="b26d6ebaaee9b900d0b5200fee7cf528"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_ACP_MASK" ref="b26d6ebaaee9b900d0b5200fee7cf528" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_ACP_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Chroma Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="965bf2358169c158adad984b384bb116"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_ALLP_MASK" ref="965bf2358169c158adad984b384bb116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_ALLP_MASK&nbsp;&nbsp;&nbsp;0x0000007F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for all polarity bits Mask 
</div>
</div><p>
<a class="anchor" name="8d3dfc6ba08e9aae727bf85aae9d2dd3"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_AVP_MASK" ref="8d3dfc6ba08e9aae727bf85aae9d2dd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_AVP_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Video Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="dfd94d4ff7a44b596363784c4e79cad2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_FIP_MASK" ref="dfd94d4ff7a44b596363784c4e79cad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_FIP_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Field ID Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="873fb4ed963c6e69f22a052704d8dc13"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_HBP_MASK" ref="873fb4ed963c6e69f22a052704d8dc13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_HBP_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Blank Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="2872ae0f1502f21a6fd6ff011d41cd62"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_HSP_MASK" ref="2872ae0f1502f21a6fd6ff011d41cd62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_HSP_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Sync Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="5db85c09cbdde8dc0090465f8a692574"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_VBP_MASK" ref="5db85c09cbdde8dc0090465f8a692574" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_VBP_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Blank Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="f9ef1ca34605c1e1e256f5ded446d261"></a><!-- doxytag: member="xvtc_hw.h::XVTC_POL_VSP_MASK" ref="f9ef1ca34605c1e1e256f5ded446d261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_POL_VSP_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Sync Output Polarity Mask 
</div>
</div><p>
<a class="anchor" name="31cab60bdab40dbd0c9762c4de5de734"></a><!-- doxytag: member="xvtc_hw.h::XVtc_ReadReg" ref="31cab60bdab40dbd0c9762c4de5de734" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVtc_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XVtc_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function macro reads the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the VTC core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register (defined at top of this file).</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xvtc__hw_8h.html#31cab60bdab40dbd0c9762c4de5de734">XVtc_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="64ed939f24c0ed2faf0ccea6342ee34e"></a><!-- doxytag: member="xvtc_hw.h::XVTC_SB_END_MASK" ref="64ed939f24c0ed2faf0ccea6342ee34e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_SB_END_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End cycle or line count of horizontal sync, vertical sync or vertical blank 
</div>
</div><p>
<a class="anchor" name="3cf938fa466fed1f06292beb0cc491b1"></a><!-- doxytag: member="xvtc_hw.h::XVTC_SB_END_SHIFT" ref="3cf938fa466fed1f06292beb0cc491b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_SB_END_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for End Cycle or Line Count 
</div>
</div><p>
<a class="anchor" name="c6c59c6d0dbc0269c56334086bcd5b80"></a><!-- doxytag: member="xvtc_hw.h::XVTC_SB_START_MASK" ref="c6c59c6d0dbc0269c56334086bcd5b80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_SB_START_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start cycle or line count of horizontal sync, vertical sync or vertical blank 
</div>
</div><p>
<a class="anchor" name="eaa7171a8e7787c928ec6bf058318fea"></a><!-- doxytag: member="xvtc_hw.h::XVTC_STAT_AVIDEO_MASK" ref="eaa7171a8e7787c928ec6bf058318fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_STAT_AVIDEO_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active Video Interrupt Status.Mask 
</div>
</div><p>
<a class="anchor" name="fce16d12d0cda22433f08d8f1cff3c9b"></a><!-- doxytag: member="xvtc_hw.h::XVTC_STAT_LOCKED_MASK" ref="fce16d12d0cda22433f08d8f1cff3c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_STAT_LOCKED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lock Status. Set High when all signals have locked. (Detector only) Mask 
</div>
</div><p>
<a class="anchor" name="a082b214af76c4f3de5364bc35c35558"></a><!-- doxytag: member="xvtc_hw.h::XVTC_STAT_VBLANK_MASK" ref="a082b214af76c4f3de5364bc35c35558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_STAT_VBLANK_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Blank Interrupt Status Mask 
</div>
</div><p>
<a class="anchor" name="4db70394c44343429049317a46dee18f"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_IREV_MASK" ref="4db70394c44343429049317a46dee18f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_IREV_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal Revision Version Mask 
</div>
</div><p>
<a class="anchor" name="46ec0db4597091e568e20c2fb5773741"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_IREV_SHIFT" ref="46ec0db4597091e568e20c2fb5773741" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_IREV_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal Revision Bit Shift 
</div>
</div><p>
<a class="anchor" name="27ce1f491eaa900e6af5511318932db0"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_MAJOR_MASK" ref="27ce1f491eaa900e6af5511318932db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Major Version Mask 
</div>
</div><p>
<a class="anchor" name="9ae5474878053dce6dcc78d10d6059f2"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_MAJOR_SHIFT" ref="9ae5474878053dce6dcc78d10d6059f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_MAJOR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Major Version Bit Shift 
</div>
</div><p>
<a class="anchor" name="fea623e9109d2601dc1c74e00e742c78"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_MINOR_MASK" ref="fea623e9109d2601dc1c74e00e742c78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_MINOR_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minor Version Mask 
</div>
</div><p>
<a class="anchor" name="60ae3fe965c958f9ba6c42bb5dd67bae"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_MINOR_SHIFT" ref="60ae3fe965c958f9ba6c42bb5dd67bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_MINOR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minor Version Bit Shift 
</div>
</div><p>
<a class="anchor" name="39912d1a11e97b5ff398260f9956b958"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_OFFSET" ref="39912d1a11e97b5ff398260f9956b958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_OFFSET&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Register Offset 
</div>
</div><p>
<a class="anchor" name="480f6b9a07e49503091a6b0c82cab3d8"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_REV_MASK" ref="480f6b9a07e49503091a6b0c82cab3d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Version Mask 
</div>
</div><p>
<a class="anchor" name="a9572837e9dfc42b50d1173670694658"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VER_REV_SHIFT" ref="a9572837e9dfc42b50d1173670694658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Version Bit Shift 
</div>
</div><p>
<a class="anchor" name="4cd67567ab4210f9fb25a7237766867e"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VSIZE_F0_MASK" ref="4cd67567ab4210f9fb25a7237766867e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VSIZE_F0_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines (including blanking) for frame or field 0 
</div>
</div><p>
<a class="anchor" name="faacbbdd4a93c4ccdd56b02f1c0d6f63"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VSIZE_F1_MASK" ref="faacbbdd4a93c4ccdd56b02f1c0d6f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VSIZE_F1_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines (including blanking) for frame or field 1 
</div>
</div><p>
<a class="anchor" name="096dd5abc71767007fc0c6be6e74b5e4"></a><!-- doxytag: member="xvtc_hw.h::XVTC_VSIZE_F1_SHIFT" ref="096dd5abc71767007fc0c6be6e74b5e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_VSIZE_F1_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit shift for End Cycle or Line Count 
</div>
</div><p>
<a class="anchor" name="9c524801283cc3bf9a782c7cbf093098"></a><!-- doxytag: member="xvtc_hw.h::XVtc_WriteReg" ref="9c524801283cc3bf9a782c7cbf093098" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVtc_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XVtc_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the VTC core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register (defined at top of this file) to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xvtc__hw_8h.html#9c524801283cc3bf9a782c7cbf093098">XVtc_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="563e27a60e431968ede6ae0b73804913"></a><!-- doxytag: member="xvtc_hw.h::XVTC_XVXHOX_HEND_MASK" ref="563e27a60e431968ede6ae0b73804913" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_XVXHOX_HEND_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Offset End Mask 
</div>
</div><p>
<a class="anchor" name="1a48a589d8622dd7dd303d34c1721d5a"></a><!-- doxytag: member="xvtc_hw.h::XVTC_XVXHOX_HEND_SHIFT" ref="1a48a589d8622dd7dd303d34c1721d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_XVXHOX_HEND_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal End Shift 
</div>
</div><p>
<a class="anchor" name="53c3d50fe03f51602c91a76e6c951cc9"></a><!-- doxytag: member="xvtc_hw.h::XVTC_XVXHOX_HSTART_MASK" ref="53c3d50fe03f51602c91a76e6c951cc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XVTC_XVXHOX_HSTART_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Offset Start Offset 
</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
