# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# 
# if { [file exists "work"] } {
#     vdel -all
# }
# vlib work
# vlog  my_pwm.v my_pwm_tb.v 
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:08:04 on Jan 03,2024
# vlog -reportprogress 300 my_pwm.v my_pwm_tb.v 
# -- Compiling module my_pwm
# -- Compiling module my_pwm_tb
# 
# Top level modules:
# 	my_pwm_tb
# End time: 23:08:04 on Jan 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs="+acc" my_pwm_tb
# vsim -t 1ns -voptargs=""+acc"" my_pwm_tb 
# Start time: 23:08:04 on Jan 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.my_pwm_tb(fast)
# Loading work.my_pwm(fast)
# 
# add wave /*
# 
# onbreak resume
# 
# configure wave -timelineunits ns
# run -all
# Causality operation skipped due to absence of debug database file
