{
  "Top": "matvec",
  "RtlTop": "matvec",
  "RtlPrefix": "",
  "RtlSubPrefix": "matvec_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "M": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "M_address0",
          "name": "M_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_ce0",
          "name": "M_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_q0",
          "name": "M_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "M_address1",
          "name": "M_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_ce1",
          "name": "M_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_q1",
          "name": "M_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "V": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "V_address0",
          "name": "V_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_ce0",
          "name": "V_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_q0",
          "name": "V_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "V_address1",
          "name": "V_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_ce1",
          "name": "V_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_q1",
          "name": "V_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Out": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Out_r_address0",
          "name": "Out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Out_r_ce0",
          "name": "Out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Out_r_we0",
          "name": "Out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Out_r_d0",
          "name": "Out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top matvec -name matvec"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matvec"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "484",
    "Latency": "483"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matvec",
    "Version": "1.0",
    "DisplayName": "Matvec",
    "Revision": "2113005604",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matvec_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Documents\/LAP_hls_benchmarks\/Vitis\/matvec\/src\/matvec.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matvec_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matvec_matvec_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/matvec_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/matvec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matvec_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matvec_matvec_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/matvec_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/matvec.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matvec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "M_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"M_address0": "DATA"},
      "ports": ["M_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"M_q0": "DATA"},
      "ports": ["M_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"M_address1": "DATA"},
      "ports": ["M_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"M_q1": "DATA"},
      "ports": ["M_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "V_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"V_address0": "DATA"},
      "ports": ["V_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V"
        }]
    },
    "V_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"V_q0": "DATA"},
      "ports": ["V_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V"
        }]
    },
    "V_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"V_address1": "DATA"},
      "ports": ["V_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V"
        }]
    },
    "V_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"V_q1": "DATA"},
      "ports": ["V_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V"
        }]
    },
    "Out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"Out_r_address0": "DATA"},
      "ports": ["Out_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Out"
        }]
    },
    "Out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"Out_r_d0": "DATA"},
      "ports": ["Out_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "M_address0": {
      "dir": "out",
      "width": "10"
    },
    "M_ce0": {
      "dir": "out",
      "width": "1"
    },
    "M_q0": {
      "dir": "in",
      "width": "32"
    },
    "M_address1": {
      "dir": "out",
      "width": "10"
    },
    "M_ce1": {
      "dir": "out",
      "width": "1"
    },
    "M_q1": {
      "dir": "in",
      "width": "32"
    },
    "V_address0": {
      "dir": "out",
      "width": "5"
    },
    "V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "V_q0": {
      "dir": "in",
      "width": "32"
    },
    "V_address1": {
      "dir": "out",
      "width": "5"
    },
    "V_ce1": {
      "dir": "out",
      "width": "1"
    },
    "V_q1": {
      "dir": "in",
      "width": "32"
    },
    "Out_r_address0": {
      "dir": "out",
      "width": "5"
    },
    "Out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "Out_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matvec",
      "Instances": [{
          "ModuleName": "matvec_Pipeline_VITIS_LOOP_7_1",
          "InstanceName": "grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_367"
        }]
    },
    "Info": {
      "matvec_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matvec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matvec_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "466",
          "LatencyAvg": "466",
          "LatencyWorst": "466",
          "PipelineII": "466",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.349"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "30",
            "Latency": "464",
            "PipelineII": "15",
            "PipelineDepth": "26"
          }],
        "Area": {
          "DSP": "90",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "15",
          "FF": "8665",
          "AVAIL_FF": "202800",
          "UTIL_FF": "4",
          "LUT": "1792",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matvec": {
        "Latency": {
          "LatencyBest": "483",
          "LatencyAvg": "483",
          "LatencyWorst": "483",
          "PipelineII": "484",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.349"
        },
        "Area": {
          "DSP": "90",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "15",
          "FF": "9644",
          "AVAIL_FF": "202800",
          "UTIL_FF": "4",
          "LUT": "2015",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-27 11:04:31 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
