// Seed: 1688758851
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    output wire id_9
    , id_27,
    input wire id_10
    , id_28,
    output wand id_11,
    output supply0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output uwire id_16,
    input supply0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input tri id_20,
    input tri id_21,
    input uwire id_22,
    input wire id_23,
    output wor id_24,
    output wire id_25
);
  wire id_29, id_30;
endmodule
module module_1 (
    inout tri1 id_0,
    input wire id_1,
    input supply0 void id_2
);
  id_4(
      id_0, 1
  ); module_0(
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_0 = id_0 ^ ~id_2;
endmodule
