INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.gen/sources_1/ip/ramd/sim/ramd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ramd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.gen/sources_1/ip/ramb/sim/ramb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ramb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/MUX_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/PC_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/PC_Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/d_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/i_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sources_1/new/sym_16_to_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sym_16_to_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU_design/CPU/CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
