Welcome to Xilinx CORE Generator.
Help system initialized.
Opening project file
/afs/csail.mit.edu/u/m/mcn02/airblue2_hw_sw/uhd/fpga/usrp2/coregen/chipscope/cor
egen.cgp.
Project, 'coregen', initialised from file
'/afs/csail.mit.edu/u/m/mcn02/airblue2_hw_sw/uhd/fpga/usrp2/coregen/chipscope/co
regen.cgp'.
Recustomize and Generate (Under Original Project Settings)Customizing IP...
Release 12.3 - Xilinx CORE Generator IP GUI Launcher M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initialising IP model.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <ila> already exists in the output directory.
   Output products for this core may be overwritten.
Gathering HDL files for ila root...
Creating XST project for ila...
Creating XST script file for ila...
Creating XST instantiation file for ila...
Running XST for ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Generating Verilog simulation model
Skipping VHDL instantiation template for ila...
Creating ISE instantiation template for ila...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for ila...
Creating ISE instantiation template for ila...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/ila_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching readme viewer...
Launched readme viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
