/*
 * Copyright (c) 2013, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ======== custom_rsc_table_vayu_ipu.h ========
 *
 *  Define the VAYU/DRA7xx custom resource table entries for all IPU cores. This will be
 *  incorporated into corresponding base images, and used by the remoteproc
 *  on the host-side to allocated/reserve resources.
 *
 */

#ifndef __CUSTOM_RSC_TABLE_VAYU_DSP_H__
#define __CUSTOM_RSC_TABLE_VAYU_DSP_H__

#include <ti/ipc/remoteproc/rsc_types.h>

#ifndef DSP_CORE_ID
#error  DSP_CORE_ID not defined!
#endif

/* DSP Memory Map */
#define L4_DRA7XX_BASE          0x4A000000

// Valid OCMC memory regions, physical addresses:
// OCMC1: [0x40300000 , 0x40380000)
// OCMC2: [0x40400000 , 0x40500000)
// OCMC3: [0x40500000 , 0x40600000)
// Mapping only these regions as identical virtual and physical addresses
// could trigger MMU faults caused by prefetching into neighboring reserved
// memory regions.  Workaround is to map all possible neighboring prefetch
// regions as virtual addresses back to valid OCMC regions.  Assuming
// all OCMCs can be accessed, these are all possible prefetch regions:
// backwards: [0x40200000 , 0x40300000)  map to [0x40400000 , 0x40500000)
// forward:   [0x40380000 , 0x40400000)  map to [0x40300000 , 0x40380000)
// forward:   [0x40600000 , 0x40800000)  map to [0x40400000 , 0x40600000)
#define OCMC_RAM1_DRA7XX_VBASE           0x40300000
#define OCMC_RAM1_DRA7XX_PBASE           0x40300000
#define OCMC_RAM1_DRA7XX_SIZE            0x00080000
#define OCMC_RAM23_DRA7XX_VBASE          0x40400000
#define OCMC_RAM23_DRA7XX_PBASE          0x40400000
#define OCMC_RAM23_DRA7XX_SIZE           0x00200000
#define OCMC_RAM_DRA7XX_VBASE_PREFETCH1  0x40200000
#define OCMC_RAM_DRA7XX_PBASE_PREFETCH1  0x40400000
#define OCMC_RAM_DRA7XX_SIZE_PREFETCH1   0x00100000
#define OCMC_RAM_DRA7XX_VBASE_PREFETCH2  0x40380000
#define OCMC_RAM_DRA7XX_PBASE_PREFETCH2  0x40300000
#define OCMC_RAM_DRA7XX_SIZE_PREFETCH2   0x00080000
#define OCMC_RAM_DRA7XX_VBASE_PREFETCH3  0x40600000
#define OCMC_RAM_DRA7XX_PBASE_PREFETCH3  0x40400000
#define OCMC_RAM_DRA7XX_SIZE_PREFETCH3   0x00200000

/* L4_CFG & L4_WKUP */
#define L4_PERIPHERAL_L4CFG     (L4_DRA7XX_BASE)
#define DSP_PERIPHERAL_L4CFG    0x4A000000

#define L4_PERIPHERAL_L4PER1    0x48000000
#define DSP_PERIPHERAL_L4PER1   0x48000000

#define L4_PERIPHERAL_L4PER2    0x48400000
#define DSP_PERIPHERAL_L4PER2   0x48400000

#define L4_PERIPHERAL_L4PER3    0x48800000
#define DSP_PERIPHERAL_L4PER3   0x48800000

#define L4_PERIPHERAL_L4EMU     0x54000000
#define DSP_PERIPHERAL_L4EMU    0x54000000

#define L3_PERIPHERAL_DMM       0x4E000000
#define DSP_PERIPHERAL_DMM      0x4E000000


#define L3_PERIPHERAL_ISS       0x52000000
#define DSP_PERIPHERAL_ISS      0x52000000

#define L3_TILER_MODE_0_1       0x60000000
#define DSP_TILER_MODE_0_1      0x60000000

#define L3_TILER_MODE_2         0x70000000
#define DSP_TILER_MODE_2        0x70000000

#define L3_TILER_MODE_3         0x78000000
#define DSP_TILER_MODE_3        0x78000000

// Static DDR range used by monitor 
// DDR3, DDR3_FC and SR_0 regions in platforms/am57/Platform.xdc
#define DSP_MEM_DDR             0xFEC00000
#define DSP_MEM_DDR_SIZE        (SZ_1M * 5)

// CMEM buffers mapped by MMU to PHYS_MEM_IOBUFS
// If DSP_MEM_IOBUFS is modified, corresponding changes must be made
// to  DDR3_NC, DDR3_STACK and DDR3_HEAP in am57x/Platform.xdc
#define PHYS_MEM_IOBUFS         0xA0000000
#define DSP_MEM_IOBUFS          PHYS_MEM_IOBUFS
#define DSP_MEM_IOBUFS_SIZE     (SZ_1M * 256)

// Must be marked non-cached by monitor
#define DSP_MEM_IPC_VRING       0xFFF00000
#define DSP_MEM_RPMSG_VRING0    0xFFF00000
#define DSP_MEM_RPMSG_VRING1    0xFFF04000
#define DSP_MEM_VRING_BUFS0     0xFFF40000
#define DSP_MEM_VRING_BUFS1     0xFFF80000

#define DSP_MEM_IPC_VRING_SIZE  SZ_1M


/*
 * Assign fixed RAM addresses to facilitate a fixed MMU table.
 * PHYS_MEM_IPC_VRING & PHYS_MEM_IPC_DATA MUST be together.
 */
/* See CMA BASE addresses in DTS */
#if DSP_CORE_ID == 0
#define PHYS_MEM_IPC_VRING      0x99000000
#elif DSP_CORE_ID == 1
#define PHYS_MEM_IPC_VRING      0x9F000000
#endif

/*
 * Sizes of the virtqueues (expressed in number of buffers supported,
 * and must be power of 2)
 */
#define DSP_RPMSG_VQ0_SIZE      256
#define DSP_RPMSG_VQ1_SIZE      256

/* flip up bits whose indices represent features we support */
#define RPMSG_DSP_C0_FEATURES   1

struct my_resource_table {
    struct resource_table base;

    UInt32 offset[20];  /* Should match 'num' in actual definition */

    /* rpmsg vdev entry */
    struct fw_rsc_vdev rpmsg_vdev;
    struct fw_rsc_vdev_vring rpmsg_vring0;
    struct fw_rsc_vdev_vring rpmsg_vring1;

    /* text carveout entry */
    struct fw_rsc_carveout ddr_cout;

    /* trace entry */
    struct fw_rsc_trace trace;

    /* devmem entry */
    struct fw_rsc_devmem devmem0;

    /* devmem entry */
    struct fw_rsc_devmem devmem1;

    /* devmem entry */
    struct fw_rsc_devmem devmem2;

    /* devmem entry */
    struct fw_rsc_devmem devmem3;

    /* devmem entry */
    struct fw_rsc_devmem devmem4;

    /* devmem entry */
    struct fw_rsc_devmem devmem5;

    /* devmem entry */
    struct fw_rsc_devmem devmem6;

    /* devmem entry */
    struct fw_rsc_devmem devmem7;

    /* devmem entry */
    struct fw_rsc_devmem devmem8;

    /* devmem entry */
    struct fw_rsc_devmem devmem9;

    /* devmem entry */
    struct fw_rsc_devmem devmem10;

    /* devmem entry */
    struct fw_rsc_devmem devmem11;

    /* devmem entries for OCMC */
    struct fw_rsc_devmem devmem_ocmc_ram1;
    struct fw_rsc_devmem devmem_ocmc_ram23;
    struct fw_rsc_devmem devmem_ocmc_prefetch1;
    struct fw_rsc_devmem devmem_ocmc_prefetch2;
    struct fw_rsc_devmem devmem_ocmc_prefetch3;
};

extern char ti_trace_SysMin_Module_State_0_outbuf__A;
#define TRACEBUFADDR (UInt32)&ti_trace_SysMin_Module_State_0_outbuf__A
//extern char xdc_runtime_SysMin_Module_State_0_outbuf__A;
//#define TRACEBUFADDR (UInt32)&xdc_runtime_SysMin_Module_State_0_outbuf__A

#pragma DATA_SECTION(ti_ipc_remoteproc_ResourceTable, ".resource_table")
#pragma DATA_ALIGN(ti_ipc_remoteproc_ResourceTable, 4096)

struct my_resource_table ti_ipc_remoteproc_ResourceTable = {
    1,      /* we're the first version that implements this */
    20,     /* number of entries in the table */
    0, 0,   /* reserved, must be zero */
    /* offsets to entries */
    {
        offsetof(struct my_resource_table, rpmsg_vdev),
        offsetof(struct my_resource_table, ddr_cout),
        offsetof(struct my_resource_table, trace),
        offsetof(struct my_resource_table, devmem0),
        offsetof(struct my_resource_table, devmem1),
        offsetof(struct my_resource_table, devmem2),
        offsetof(struct my_resource_table, devmem3),
        offsetof(struct my_resource_table, devmem4),
        offsetof(struct my_resource_table, devmem5),
        offsetof(struct my_resource_table, devmem6),
        offsetof(struct my_resource_table, devmem7),
        offsetof(struct my_resource_table, devmem8),
        offsetof(struct my_resource_table, devmem9),
        offsetof(struct my_resource_table, devmem10),
        offsetof(struct my_resource_table, devmem11),
        offsetof(struct my_resource_table, devmem_ocmc_ram1),
        offsetof(struct my_resource_table, devmem_ocmc_ram23),
        offsetof(struct my_resource_table, devmem_ocmc_prefetch1),
        offsetof(struct my_resource_table, devmem_ocmc_prefetch2),
        offsetof(struct my_resource_table, devmem_ocmc_prefetch3),
    },

    /* rpmsg vdev entry */
    {
        TYPE_VDEV, VIRTIO_ID_RPMSG, 0,
        RPMSG_DSP_C0_FEATURES, 0, 0, 0, 2, { 0, 0 },
        /* no config data */
    },
    /* the two vrings */
    { DSP_MEM_RPMSG_VRING0, 4096, DSP_RPMSG_VQ0_SIZE, 1, 0 },
    { DSP_MEM_RPMSG_VRING1, 4096, DSP_RPMSG_VQ1_SIZE, 2, 0 },

    {
        TYPE_CARVEOUT,
        DSP_MEM_DDR, 0,
        DSP_MEM_DDR_SIZE, 0, 0, "DSP_MEM_DDR",
    },

    {
        TYPE_TRACE, TRACEBUFADDR, 0x8000, 0, "trace:dsp",
    },

    {
        TYPE_DEVMEM,
        DSP_MEM_IPC_VRING, PHYS_MEM_IPC_VRING,
        DSP_MEM_IPC_VRING_SIZE, 0, 0, "DSP_MEM_IPC_VRING",
    },

    {
        TYPE_DEVMEM,
        DSP_MEM_IOBUFS, PHYS_MEM_IOBUFS,
        DSP_MEM_IOBUFS_SIZE, 0, 0, "DSP_MEM_IOBUFS",
    },

    {
        TYPE_DEVMEM,
        DSP_TILER_MODE_0_1, L3_TILER_MODE_0_1,
        SZ_256M, 0, 0, "DSP_TILER_MODE_0_1",
    },

    {
        TYPE_DEVMEM,
        DSP_TILER_MODE_2, L3_TILER_MODE_2,
        SZ_128M, 0, 0, "DSP_TILER_MODE_2",
    },

    {
        TYPE_DEVMEM,
        DSP_TILER_MODE_3, L3_TILER_MODE_3,
        SZ_128M, 0, 0, "DSP_TILER_MODE_3",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_L4CFG, L4_PERIPHERAL_L4CFG,
        SZ_16M, 0, 0, "DSP_PERIPHERAL_L4CFG",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_L4PER1, L4_PERIPHERAL_L4PER1,
        SZ_2M, 0, 0, "DSP_PERIPHERAL_L4PER1",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_L4PER2, L4_PERIPHERAL_L4PER2,
        SZ_4M, 0, 0, "DSP_PERIPHERAL_L4PER2",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_L4PER3, L4_PERIPHERAL_L4PER3,
        SZ_8M, 0, 0, "DSP_PERIPHERAL_L4PER3",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_L4EMU, L4_PERIPHERAL_L4EMU,
        SZ_16M, 0, 0, "DSP_PERIPHERAL_L4EMU",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_DMM, L3_PERIPHERAL_DMM,
        SZ_1M, 0, 0, "DSP_PERIPHERAL_DMM",
    },

    {
        TYPE_DEVMEM,
        DSP_PERIPHERAL_ISS, L3_PERIPHERAL_ISS,
        SZ_256K, 0, 0, "DSP_PERIPHERAL_ISS",
    },

    {
        TYPE_DEVMEM,
        OCMC_RAM1_DRA7XX_VBASE, OCMC_RAM1_DRA7XX_PBASE,
        OCMC_RAM1_DRA7XX_SIZE, 0, 0, "OCMC_RAM1_DRA7XX",
    },

    {
        TYPE_DEVMEM,
        OCMC_RAM23_DRA7XX_VBASE, OCMC_RAM23_DRA7XX_PBASE,
        OCMC_RAM23_DRA7XX_SIZE, 0, 0, "OCMC_RAM23_DRA7XX",
    },

    {
        TYPE_DEVMEM,
        OCMC_RAM_DRA7XX_VBASE_PREFETCH1, OCMC_RAM_DRA7XX_PBASE_PREFETCH1,
        OCMC_RAM_DRA7XX_SIZE_PREFETCH1, 0, 0, "OCMC_RAM_DRA7XX_PREFETCH1",
    },

    {
        TYPE_DEVMEM,
        OCMC_RAM_DRA7XX_VBASE_PREFETCH2, OCMC_RAM_DRA7XX_PBASE_PREFETCH2,
        OCMC_RAM_DRA7XX_SIZE_PREFETCH2, 0, 0, "OCMC_RAM_DRA7XX_PREFETCH2",
    },

    {
        TYPE_DEVMEM,
        OCMC_RAM_DRA7XX_VBASE_PREFETCH3, OCMC_RAM_DRA7XX_PBASE_PREFETCH3,
        OCMC_RAM_DRA7XX_SIZE_PREFETCH3, 0, 0, "OCMC_RAM_DRA7XX_PREFETCH3",
    },
};

#endif /* __CUSTOM_RSC_TABLE_VAYU_DSP_H__ */

