vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\REG_SP_8_BIT.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\REG_PS_9_BIT.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\REG_PP_8_BIT.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\COUNTER_MOD_2_N.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\CLK_DELAYER_4.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\SERIALIZER.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\DESERIALIZER.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\BAUD_GEN.vhd"
vhdl work "C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\UART.vhd"
