INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Workplace/DSDLab/Lab02/ex1_full_adder/ex1_full_adder.sim/sim_1/synth/timing/xsim/full_adder_1bit_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/DSDLab/Lab02/ex1_full_adder/ex1_full_adder.srcs/sim_1/new/full_adder_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_1bit_tb'
