Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  6 23:52:01 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_CONTROLLER_timing_summary_routed.rpt -pb VGA_CONTROLLER_timing_summary_routed.pb -rpx VGA_CONTROLLER_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_CONTROLLER
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.873        0.000                      0                   46        0.187        0.000                      0                   46        2.867        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.873        0.000                      0                   46        0.187        0.000                      0                   46        2.867        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 V_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.126ns (30.181%)  route 2.605ns (69.819%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 5.202 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.609    -0.931    CLK148_5
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  V_CNT_reg[4]/Q
                         net (fo=6, routed)           0.832     0.419    V_CNT_reg_n_0_[4]
    SLICE_X66Y115        LUT4 (Prop_lut4_I3_O)        0.153     0.572 r  V_CNT[10]_i_5/O
                         net (fo=1, routed)           0.692     1.265    V_CNT[10]_i_5_n_0
    SLICE_X66Y115        LUT6 (Prop_lut6_I3_O)        0.331     1.596 r  V_CNT[10]_i_4/O
                         net (fo=11, routed)          0.512     2.107    V_CNT[10]_i_4_n_0
    SLICE_X67Y116        LUT3 (Prop_lut3_I1_O)        0.124     2.231 r  V_CNT[6]_i_1/O
                         net (fo=1, routed)           0.568     2.800    V_CNT[6]_i_1_n_0
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.489     5.202    CLK148_5
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[6]/C
                         clock pessimism              0.601     5.803    
                         clock uncertainty           -0.114     5.689    
    SLICE_X66Y116        FDRE (Setup_fdre_C_D)       -0.016     5.673    V_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.923%)  route 2.367ns (77.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 5.204 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.632     2.143    H_CNT[11]_i_1_n_0
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     5.204    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[10]/C
                         clock pessimism              0.577     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X68Y114        FDRE (Setup_fdre_C_R)       -0.429     5.238    H_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.923%)  route 2.367ns (77.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 5.204 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.632     2.143    H_CNT[11]_i_1_n_0
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     5.204    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/C
                         clock pessimism              0.577     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X68Y114        FDRE (Setup_fdre_C_R)       -0.429     5.238    H_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.923%)  route 2.367ns (77.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 5.204 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.632     2.143    H_CNT[11]_i_1_n_0
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     5.204    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[9]/C
                         clock pessimism              0.577     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X68Y114        FDRE (Setup_fdre_C_R)       -0.429     5.238    H_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.978%)  route 2.360ns (77.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 5.205 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.624     2.136    H_CNT[11]_i_1_n_0
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     5.205    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[1]/C
                         clock pessimism              0.577     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X68Y112        FDRE (Setup_fdre_C_R)       -0.429     5.239    H_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.978%)  route 2.360ns (77.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 5.205 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.624     2.136    H_CNT[11]_i_1_n_0
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     5.205    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[2]/C
                         clock pessimism              0.577     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X68Y112        FDRE (Setup_fdre_C_R)       -0.429     5.239    H_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.978%)  route 2.360ns (77.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 5.205 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.624     2.136    H_CNT[11]_i_1_n_0
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     5.205    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[3]/C
                         clock pessimism              0.577     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X68Y112        FDRE (Setup_fdre_C_R)       -0.429     5.239    H_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.978%)  route 2.360ns (77.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 5.205 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.624     2.136    H_CNT[11]_i_1_n_0
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     5.205    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[4]/C
                         clock pessimism              0.577     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X68Y112        FDRE (Setup_fdre_C_R)       -0.429     5.239    H_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.704ns (23.011%)  route 2.355ns (76.989%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 5.205 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y113        FDRE                                         r  H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  H_CNT_reg[6]/Q
                         net (fo=4, routed)           1.073     0.601    H_CNT_reg_n_0_[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I1_O)        0.124     0.725 f  VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.662     1.387    VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.124     1.511 r  H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.620     2.131    H_CNT[11]_i_1_n_0
    SLICE_X69Y112        FDRE                                         r  H_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     5.205    CLK148_5
    SLICE_X69Y112        FDRE                                         r  H_CNT_reg[0]/C
                         clock pessimism              0.577     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X69Y112        FDRE (Setup_fdre_C_R)       -0.429     5.239    H_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 H_CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.932ns (28.763%)  route 2.308ns (71.237%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 5.202 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612    -0.928    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  H_CNT_reg[11]/Q
                         net (fo=7, routed)           0.770     0.298    H_CNT_reg_n_0_[11]
    SLICE_X69Y113        LUT2 (Prop_lut2_I1_O)        0.150     0.448 f  H_CNT[11]_i_3/O
                         net (fo=2, routed)           0.810     1.258    H_CNT[11]_i_3_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I0_O)        0.326     1.584 r  V_CNT[10]_i_1/O
                         net (fo=11, routed)          0.729     2.312    V_CNT
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK (IN)
                         net (fo=0)                   0.000     6.734    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.489     5.202    CLK148_5
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[4]/C
                         clock pessimism              0.560     5.762    
                         clock uncertainty           -0.114     5.648    
    SLICE_X66Y116        FDRE (Setup_fdre_C_CE)      -0.169     5.479    V_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          5.479    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 V_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[0]/Q
                         net (fo=9, routed)           0.134    -0.333    V_CNT_reg_n_0_[0]
    SLICE_X66Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  V_CNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    V_CNT[4]_i_1_n_0
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827    -0.846    CLK148_5
    SLICE_X66Y116        FDRE                                         r  V_CNT_reg[4]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120    -0.474    V_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 H_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559    -0.605    CLK148_5
    SLICE_X69Y112        FDRE                                         r  H_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  H_CNT_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.296    H_CNT_reg_n_0_[0]
    SLICE_X69Y112        LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  H_CNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    H_CNT[0]_i_1_n_0
    SLICE_X69Y112        FDRE                                         r  H_CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830    -0.843    CLK148_5
    SLICE_X69Y112        FDRE                                         r  H_CNT_reg[0]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X69Y112        FDRE (Hold_fdre_C_D)         0.091    -0.514    H_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 V_CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.795%)  route 0.221ns (54.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X68Y116        FDRE                                         r  V_CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[9]/Q
                         net (fo=3, routed)           0.221    -0.245    V_CNT_reg_n_0_[9]
    SLICE_X67Y116        LUT4 (Prop_lut4_I1_O)        0.046    -0.199 r  V_CNT[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    V_CNT[10]_i_2_n_0
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827    -0.846    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[10]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.107    -0.464    V_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 V_CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.274    V_CNT_reg_n_0_[1]
    SLICE_X67Y116        LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  V_CNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    V_CNT[1]_i_1_n_0
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827    -0.846    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[1]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.092    -0.515    V_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 V_CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X68Y116        FDRE                                         r  V_CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[9]/Q
                         net (fo=3, routed)           0.196    -0.270    V_CNT_reg_n_0_[9]
    SLICE_X68Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  V_CNT[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    V_CNT[9]_i_1_n_0
    SLICE_X68Y116        FDRE                                         r  V_CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827    -0.846    CLK148_5
    SLICE_X68Y116        FDRE                                         r  V_CNT_reg[9]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X68Y116        FDRE (Hold_fdre_C_D)         0.091    -0.516    V_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 V_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.187ns (42.744%)  route 0.250ns (57.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[0]/Q
                         net (fo=9, routed)           0.250    -0.216    V_CNT_reg_n_0_[0]
    SLICE_X66Y115        LUT5 (Prop_lut5_I3_O)        0.046    -0.170 r  V_CNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    V_CNT[3]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  V_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.828    -0.845    CLK148_5
    SLICE_X66Y115        FDRE                                         r  V_CNT_reg[3]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X66Y115        FDRE (Hold_fdre_C_D)         0.131    -0.461    V_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559    -0.605    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.145    -0.319    H_CNT_reg_n_0_[3]
    SLICE_X68Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  H_CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    data0[3]
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830    -0.843    CLK148_5
    SLICE_X68Y112        FDRE                                         r  H_CNT_reg[3]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X68Y112        FDRE (Hold_fdre_C_D)         0.105    -0.500    H_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 H_CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.558    -0.606    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  H_CNT_reg[11]/Q
                         net (fo=7, routed)           0.146    -0.319    H_CNT_reg_n_0_[11]
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  H_CNT_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.208    data0[11]
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829    -0.844    CLK148_5
    SLICE_X68Y114        FDRE                                         r  H_CNT_reg[11]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X68Y114        FDRE (Hold_fdre_C_D)         0.105    -0.501    H_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 V_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  V_CNT_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.264    V_CNT_reg_n_0_[0]
    SLICE_X67Y116        LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  V_CNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    V_CNT[0]_i_1_n_0
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827    -0.846    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.091    -0.516    V_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 V_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.613%)  route 0.250ns (57.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557    -0.607    CLK148_5
    SLICE_X67Y116        FDRE                                         r  V_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  V_CNT_reg[0]/Q
                         net (fo=9, routed)           0.250    -0.216    V_CNT_reg_n_0_[0]
    SLICE_X66Y115        LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  V_CNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    V_CNT[2]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  V_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MMCM_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.828    -0.845    CLK148_5
    SLICE_X66Y115        FDRE                                         r  V_CNT_reg[2]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X66Y115        FDRE (Hold_fdre_C_D)         0.120    -0.472    V_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { MMCM_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   MMCM_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y112    H_CNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y114    H_CNT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y114    H_CNT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y112    H_CNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y112    H_CNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y112    H_CNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y112    H_CNT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y113    H_CNT_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y112    H_CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y114    H_CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y114    H_CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y112    H_CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y114    H_CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y114    H_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y112    H_CNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y113    H_CNT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   MMCM_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT



