fifo_24x8192.v,verilog,xil_defaultlib,../../../../Bicubic.srcs/sources_1/ip/fifo_24x8192/sim/fifo_24x8192.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
