
*** Running vivado
    with args -log u2plus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u2plus.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source u2plus.tcl -notrace
Command: synth_design -top u2plus -part xc7k160tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2804
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1242.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'u2plus' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (2#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52141]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (3#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6157] synthesizing module 'capture_ddrlvds' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/capture_ddrlvds.v:20]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (4#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53631]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (5#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53631]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS__parameterized0' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS__parameterized0' (5#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6155] done synthesizing module 'capture_ddrlvds' (6#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/capture_ddrlvds.v:20]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 270.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (7#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST_RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_INST_RAM' of module 'PLLE2_ADV' has 21 connections declared, but only 14 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:169]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 270.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV_INST1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_INST1' of module 'PLLE2_ADV' has 21 connections declared, but only 15 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:223]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized1' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized1' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized2' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized2' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (9#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6157] synthesizing module 'transmit_ddrlvds' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/transmit_ddrlvds.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS__parameterized0' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
	Parameter IOSTANDARD bound to: DIFF_HSTL_I_18 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS__parameterized0' (10#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'transmit_ddrlvds' (11#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/transmit_ddrlvds.v:21]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101131]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (12#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101131]
INFO: [Synth 8-6157] synthesizing module 'u2plus_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'wb_1master' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/wb_1master.v:40]
	Parameter decode_w bound to: 8 - type: integer 
	Parameter s0_addr bound to: 8'b00000000 
	Parameter s0_mask bound to: 8'b11000000 
	Parameter s1_addr bound to: 8'b01000000 
	Parameter s1_mask bound to: 8'b11110000 
	Parameter s2_addr bound to: 8'b01010000 
	Parameter s2_mask bound to: 8'b11111100 
	Parameter s3_addr bound to: 8'b01010100 
	Parameter s3_mask bound to: 8'b11111100 
	Parameter s4_addr bound to: 8'b01011000 
	Parameter s4_mask bound to: 8'b11111100 
	Parameter s5_addr bound to: 8'b01011100 
	Parameter s5_mask bound to: 8'b11111100 
	Parameter s6_addr bound to: 8'b01100000 
	Parameter s6_mask bound to: 8'b11110000 
	Parameter s7_addr bound to: 8'b01110000 
	Parameter s7_mask bound to: 8'b11110000 
	Parameter s8_addr bound to: 8'b10000000 
	Parameter s8_mask bound to: 8'b11111100 
	Parameter s9_addr bound to: 8'b10000100 
	Parameter s9_mask bound to: 8'b11111100 
	Parameter sa_addr bound to: 8'b10001000 
	Parameter sa_mask bound to: 8'b11111100 
	Parameter sb_addr bound to: 8'b10001100 
	Parameter sb_mask bound to: 8'b11111100 
	Parameter sc_addr bound to: 8'b10010000 
	Parameter sc_mask bound to: 8'b11110000 
	Parameter sd_addr bound to: 8'b10100000 
	Parameter sd_mask bound to: 8'b11110000 
	Parameter se_addr bound to: 8'b10110000 
	Parameter se_mask bound to: 8'b11110000 
	Parameter sf_addr bound to: 8'b11000000 
	Parameter sf_mask bound to: 8'b11000000 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_1master' (13#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/wb_1master.v:40]
INFO: [Synth 8-6157] synthesizing module 'system_control' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/system_control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'system_control' (14#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/system_control.v:24]
WARNING: [Synth 8-7071] port 'ram_loader_rst_o' of module 'system_control' is unconnected for instance 'sysctrl' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:307]
WARNING: [Synth 8-7023] instance 'sysctrl' of module 'system_control' has 4 connections declared, but only 3 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:307]
INFO: [Synth 8-638] synthesizing module 'zpu_wb_top' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/zpu_wb_top.vhd:44]
	Parameter dat_w bound to: 32 - type: integer 
	Parameter adr_w bound to: 16 - type: integer 
	Parameter sel_w bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'zpu_system' declared at 'D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_system.vhd:45' bound to instance 'zpu_system0' of component 'zpu_system' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/zpu_wb_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'zpu_system' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_system.vhd:62]
	Parameter simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'zpu_core' declared at 'D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:18' bound to instance 'my_zpu_core' of component 'zpu_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_system.vhd:75]
INFO: [Synth 8-638] synthesizing module 'zpu_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'zpu_core' (15#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:34]
INFO: [Synth 8-3491] module 'zpu_wb_bridge' declared at 'D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd:45' bound to instance 'my_zpu_wb_bridge' of component 'zpu_wb_bridge' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_system.vhd:91]
INFO: [Synth 8-638] synthesizing module 'zpu_wb_bridge' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'zpu_wb_bridge' (16#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'zpu_system' (17#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/wishbone/zpu_system.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'zpu_wb_top' (18#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/zpu_wb_top.vhd:44]
INFO: [Synth 8-6157] synthesizing module 'bootram' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/bootram.v:24]
INFO: [Synth 8-638] synthesizing module 'RAM' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/RAM/synth/RAM.vhd:76]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: RAM.mif - type: string 
	Parameter C_INIT_FILE bound to: RAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.503198 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/RAM/synth/RAM.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'RAM' (29#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/RAM/synth/RAM.vhd:76]
WARNING: [Synth 8-689] width (32) of port connection 'douta' does not match port width (36) of module 'RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/bootram.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'doutb' does not match port width (36) of module 'RAM' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/bootram.v:80]
INFO: [Synth 8-6155] done synthesizing module 'bootram' (30#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/bootram.v:24]
INFO: [Synth 8-6157] synthesizing module 'ram_harvard2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_harvard2.v:22]
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter RAM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_harvard2' (31#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_harvard2.v:22]
INFO: [Synth 8-6157] synthesizing module 'packet_router' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_router.v:18]
	Parameter BUF_SIZE bound to: 9 - type: integer 
	Parameter UDP_BASE bound to: 192 - type: integer 
	Parameter CTRL_BASE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setting_reg' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 16 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg' (32#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'valve36' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/valve36.v:20]
INFO: [Synth 8-6155] done synthesizing module 'valve36' (33#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/valve36.v:20]
INFO: [Synth 8-6157] synthesizing module 'crossbar36' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/crossbar36.v:20]
INFO: [Synth 8-6155] done synthesizing module 'crossbar36' (34#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/crossbar36.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifo_short' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (35#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'fifo_short' (36#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
INFO: [Synth 8-6157] synthesizing module 'fifo36_mux' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
	Parameter prio bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7023] instance 'mux_fifo_in0' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7023] instance 'mux_fifo_in1' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
INFO: [Synth 8-226] default block is never used [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:60]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7023] instance 'mux_fifo' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fifo36_mux' (37#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo36_mux__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
	Parameter prio bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7023] instance 'mux_fifo_in0' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7023] instance 'mux_fifo_in1' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
INFO: [Synth 8-226] default block is never used [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:60]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7023] instance 'mux_fifo' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fifo36_mux__parameterized0' (37#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'buffer_int2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/buffer_int2.v:23]
	Parameter BASE bound to: 19 - type: integer 
	Parameter BUF_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/buffer_int2.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/buffer_int2.v:130]
INFO: [Synth 8-6157] synthesizing module 'ram_2port' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_2port.v:20]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2port' (38#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_2port.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized0' (38#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'buffer_int2' (39#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/buffer_int2.v:23]
INFO: [Synth 8-6157] synthesizing module 'packet_dispatcher36_x4' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_dispatcher36_x4.v:20]
	Parameter BASE bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized1' (39#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 18 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized2' (39#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_dispatcher36_x4.v:166]
INFO: [Synth 8-6157] synthesizing module 'splitter36' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/splitter36.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/splitter36.v:56]
INFO: [Synth 8-6155] done synthesizing module 'splitter36' (40#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/splitter36.v:21]
INFO: [Synth 8-6157] synthesizing module 'fifo36_mux__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7023] instance 'mux_fifo_in0' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:33]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo_in1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
WARNING: [Synth 8-7023] instance 'mux_fifo_in1' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:38]
INFO: [Synth 8-226] default block is never used [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:60]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'mux_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
WARNING: [Synth 8-7023] instance 'mux_fifo' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fifo36_mux__parameterized1' (40#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'packet_dispatcher36_x4' (41#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_dispatcher36_x4.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifo_cascade' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_cascade.v:26]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_long' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_long.v:25]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_2port__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_2port.v:20]
	Parameter DWIDTH bound to: 36 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2port__parameterized0' (41#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/ram_2port.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_long.v:92]
INFO: [Synth 8-6155] done synthesizing module 'fifo_long' (42#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_long.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fifo_cascade' (43#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_cascade.v:26]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_cascade' is unconnected for instance 'cpu_out_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_router.v:271]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_cascade' is unconnected for instance 'cpu_out_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_router.v:271]
WARNING: [Synth 8-7023] instance 'cpu_out_fifo' of module 'fifo_cascade' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_router.v:271]
INFO: [Synth 8-6157] synthesizing module 'prot_eng_tx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/prot_eng_tx.v:19]
	Parameter BASE bound to: 192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'add_onescomp' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/add_onescomp.v:20]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_onescomp' (44#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/add_onescomp.v:20]
INFO: [Synth 8-6155] done synthesizing module 'prot_eng_tx' (45#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/prot_eng_tx.v:19]
INFO: [Synth 8-6155] done synthesizing module 'packet_router' (46#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/packet_router.v:18]
INFO: [Synth 8-6157] synthesizing module 'simple_spi_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/simple_spi_core.v:44]
	Parameter BASE bound to: 20 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized3' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 20 - type: integer 
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized3' (46#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized4' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 21 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized4' (46#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized5' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 22 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized5' (46#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi_core' (47#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/simple_spi_core.v:44]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_top.v:79]
	Parameter ARST_LVL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v:133]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (48#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v:133]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (49#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/i2c/rtl/verilog/i2c_master_top.v:79]
INFO: [Synth 8-6157] synthesizing module 'gpio_atr' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/gpio_atr.v:20]
	Parameter BASE bound to: 184 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized6' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 184 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized6' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized7' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 185 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized7' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized8' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 186 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized8' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized9' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 187 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized9' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'setting_reg__parameterized10' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
	Parameter my_addr bound to: 188 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'setting_reg__parameterized10' (50#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/setting_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'gpio_atr' (51#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/gpio_atr.v:20]
INFO: [Synth 8-6157] synthesizing module 'wb_readback_mux' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/wb_readback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb_readback_mux' (52#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/wb_readback_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'simple_gemac_wrapper' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:19]
	Parameter RXFIFOSIZE bound to: 11 - type: integer 
	Parameter TXFIFOSIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/reset_sync.v:20]
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (53#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/reset_sync.v:20]
INFO: [Synth 8-6157] synthesizing module 'simple_gemac' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac.v:19]
INFO: [Synth 8-6157] synthesizing module 'simple_gemac_tx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:165]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/crc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'crc' (54#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/crc.v:19]
WARNING: [Synth 8-7071] port 'match' of module 'crc' is unconnected for instance 'crc' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:221]
WARNING: [Synth 8-7023] instance 'crc' of module 'crc' has 7 connections declared, but only 6 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:221]
INFO: [Synth 8-6155] done synthesizing module 'simple_gemac_tx' (55#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_tx.v:19]
INFO: [Synth 8-6157] synthesizing module 'simple_gemac_rx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_rx.v:20]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/delay_line.v:20]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (56#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/delay_line.v:20]
INFO: [Synth 8-6157] synthesizing module 'address_filter' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'address_filter' (57#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter.v:20]
INFO: [Synth 8-6157] synthesizing module 'address_filter_promisc' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter_promisc.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter_promisc.v:37]
INFO: [Synth 8-6155] done synthesizing module 'address_filter_promisc' (58#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/address_filter_promisc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'simple_gemac_rx' (59#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_rx.v:20]
INFO: [Synth 8-6157] synthesizing module 'flow_ctrl_tx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/flow_ctrl_tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'flow_ctrl_tx' (60#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/flow_ctrl_tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'simple_gemac' (61#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac.v:19]
INFO: [Synth 8-6157] synthesizing module 'simple_gemac_wb' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:37]
INFO: [Synth 8-6157] synthesizing module 'wb_reg' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 0 - type: integer 
	Parameter DEFAULT bound to: 7'b0111011 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 1 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized0' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 2 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized1' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 3 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized2' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized3' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized3' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized4' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized4' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized5' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 6 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized5' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized6' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 7 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized6' (62#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'eth_miim' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_miim.v:98]
INFO: [Synth 8-6157] synthesizing module 'eth_clockgen' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_clockgen.v:81]
INFO: [Synth 8-6155] done synthesizing module 'eth_clockgen' (63#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_clockgen.v:81]
INFO: [Synth 8-6157] synthesizing module 'eth_shiftreg' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_shiftreg.v:87]
INFO: [Synth 8-6155] done synthesizing module 'eth_shiftreg' (64#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_shiftreg.v:87]
INFO: [Synth 8-6157] synthesizing module 'eth_outputcontrol' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_outputcontrol.v:84]
INFO: [Synth 8-6155] done synthesizing module 'eth_outputcontrol' (65#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_outputcontrol.v:84]
INFO: [Synth 8-6155] done synthesizing module 'eth_miim' (66#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/miim/eth_miim.v:98]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized7' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 11 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized7' (66#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-6157] synthesizing module 'wb_reg__parameterized8' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
	Parameter ADDR bound to: 12 - type: integer 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_reg__parameterized8' (66#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:171]
INFO: [Synth 8-6155] done synthesizing module 'simple_gemac_wb' (67#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wb.v:37]
INFO: [Synth 8-6157] synthesizing module 'rxmac_to_ll8' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/rxmac_to_ll8.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/rxmac_to_ll8.v:45]
INFO: [Synth 8-6155] done synthesizing module 'rxmac_to_ll8' (68#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/rxmac_to_ll8.v:19]
INFO: [Synth 8-6157] synthesizing module 'll8_to_fifo19' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_to_fifo19.v:19]
INFO: [Synth 8-6157] synthesizing module 'll8_shortfifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_shortfifo.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifo_short__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_short__parameterized0' (68#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'fifo_short' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_shortfifo.v:25]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'fifo_short' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_shortfifo.v:25]
WARNING: [Synth 8-7023] instance 'fifo_short' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_shortfifo.v:25]
INFO: [Synth 8-6155] done synthesizing module 'll8_shortfifo' (69#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_shortfifo.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_to_fifo19.v:71]
INFO: [Synth 8-6157] synthesizing module 'fifo_short__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
	Parameter WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_short__parameterized1' (69#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_short.v:19]
INFO: [Synth 8-6155] done synthesizing module 'll8_to_fifo19' (70#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/ll8_to_fifo19.v:19]
INFO: [Synth 8-6157] synthesizing module 'fifo19_rxrealign' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/fifo19_rxrealign.v:29]
INFO: [Synth 8-6155] done synthesizing module 'fifo19_rxrealign' (71#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/udp/fifo19_rxrealign.v:29]
INFO: [Synth 8-6157] synthesizing module 'fifo19_to_fifo36' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo19_to_fifo36.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo19_to_fifo36.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo19_to_fifo36' (72#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo19_to_fifo36.v:23]
WARNING: [Synth 8-7071] port 'debug' of module 'fifo19_to_fifo36' is unconnected for instance 'rx_fifo19_to_fifo36' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:121]
WARNING: [Synth 8-7023] instance 'rx_fifo19_to_fifo36' of module 'fifo19_to_fifo36' has 10 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:121]
INFO: [Synth 8-6157] synthesizing module 'fifo_2clock_cascade' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock_cascade.v:19]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_2clock' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock.v:21]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_xlnx_2Kx36_2clk' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/synth/fifo_xlnx_2Kx36_2clk.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2047 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2046 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/synth/fifo_xlnx_2Kx36_2clk.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (73#1) [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (74#1) [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (79#1) [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_xlnx_2Kx36_2clk' (96#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/synth/fifo_xlnx_2Kx36_2clk.vhd:75]
INFO: [Synth 8-6155] done synthesizing module 'fifo_2clock' (97#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_2clock_cascade' (98#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock_cascade.v:19]
WARNING: [Synth 8-7071] port 'short_space' of module 'fifo_2clock_cascade' is unconnected for instance 'rx_2clk_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:126]
WARNING: [Synth 8-7071] port 'short_occupied' of module 'fifo_2clock_cascade' is unconnected for instance 'rx_2clk_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:126]
WARNING: [Synth 8-7023] instance 'rx_2clk_fifo' of module 'fifo_2clock_cascade' has 13 connections declared, but only 11 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:126]
INFO: [Synth 8-6157] synthesizing module 'fifo_2clock_cascade__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock_cascade.v:19]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_2clock__parameterized0' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock.v:21]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_xlnx_512x36_2clk' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/synth/fifo_xlnx_512x36_2clk.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/synth/fifo_xlnx_512x36_2clk.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (98#1) [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_xlnx_512x36_2clk' (99#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/synth/fifo_xlnx_512x36_2clk.vhd:75]
INFO: [Synth 8-6155] done synthesizing module 'fifo_2clock__parameterized0' (99#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_2clock_cascade__parameterized0' (99#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_2clock_cascade.v:19]
WARNING: [Synth 8-7071] port 'short_space' of module 'fifo_2clock_cascade' is unconnected for instance 'tx_2clk_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:138]
WARNING: [Synth 8-7071] port 'short_occupied' of module 'fifo_2clock_cascade' is unconnected for instance 'tx_2clk_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:138]
WARNING: [Synth 8-7023] instance 'tx_2clk_fifo' of module 'fifo_2clock_cascade' has 13 connections declared, but only 11 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/ethtx_realign.v:66]
INFO: [Synth 8-6155] done synthesizing module 'ethtx_realign' (100#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/ethtx_realign.v:26]
INFO: [Synth 8-226] default block is never used [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_to_ll8.v:65]
INFO: [Synth 8-6155] done synthesizing module 'fifo36_to_ll8' (101#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo36_to_ll8.v:19]
WARNING: [Synth 8-7071] port 'debug' of module 'fifo36_to_ll8' is unconnected for instance 'fifo36_to_ll8' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:148]
WARNING: [Synth 8-7023] instance 'fifo36_to_ll8' of module 'fifo36_to_ll8' has 12 connections declared, but only 11 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/simple_gemac_wrapper.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/ll8_to_txmac.v:36]
INFO: [Synth 8-6155] done synthesizing module 'll8_to_txmac' (102#1) [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/simple_gemac/ll8_to_txmac.v:19]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (16) of port connection 'wb_adr' does not match port width (8) of module 'simple_gemac_wrapper' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:486]
	Parameter FLOW_CTRL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_xlnx_16x40_2clk' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/synth/fifo_xlnx_16x40_2clk.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 40 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 40 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/synth/fifo_xlnx_16x40_2clk.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'fifo_xlnx_16x40_2clk' (106#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/synth/fifo_xlnx_16x40_2clk.vhd:73]
	Parameter BASE bound to: 8 - type: integer 
	Parameter my_addr bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter my_addr bound to: 9 - type: integer 
	Parameter PROT_DEST bound to: 3 - type: integer 
	Parameter PROT_HDR bound to: 1 - type: integer 
	Parameter WIDTH bound to: 129 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'shortfifo' is unconnected for instance 'command_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:87]
WARNING: [Synth 8-7071] port 'occupied' of module 'shortfifo' is unconnected for instance 'command_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:87]
WARNING: [Synth 8-7023] instance 'command_fifo' of module 'shortfifo' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:87]
WARNING: [Synth 8-7071] port 'space' of module 'shortfifo' is unconnected for instance 'command_fifo2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:95]
WARNING: [Synth 8-7071] port 'occupied' of module 'shortfifo' is unconnected for instance 'command_fifo2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:95]
WARNING: [Synth 8-7023] instance 'command_fifo2' of module 'shortfifo' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:95]
WARNING: [Synth 8-7071] port 'space' of module 'shortfifo' is unconnected for instance 'command_fifo3' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:103]
WARNING: [Synth 8-7071] port 'occupied' of module 'shortfifo' is unconnected for instance 'command_fifo3' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:103]
WARNING: [Synth 8-7023] instance 'command_fifo3' of module 'shortfifo' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:103]
WARNING: [Synth 8-7071] port 'space' of module 'shortfifo' is unconnected for instance 'command_fifo4' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:111]
WARNING: [Synth 8-7071] port 'occupied' of module 'shortfifo' is unconnected for instance 'command_fifo4' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:111]
WARNING: [Synth 8-7023] instance 'command_fifo4' of module 'shortfifo' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:111]
	Parameter WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'shortfifo' is unconnected for instance 'result_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:132]
WARNING: [Synth 8-7071] port 'occupied' of module 'shortfifo' is unconnected for instance 'result_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:132]
WARNING: [Synth 8-7023] instance 'result_fifo' of module 'shortfifo' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:182]
WARNING: [Synth 8-7071] port 'now' of module 'time_compare' is unconnected for instance 'time_compare' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:282]
WARNING: [Synth 8-7071] port 'early' of module 'time_compare' is unconnected for instance 'time_compare' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:282]
WARNING: [Synth 8-7071] port 'too_early' of module 'time_compare' is unconnected for instance 'time_compare' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:282]
WARNING: [Synth 8-7023] instance 'time_compare' of module 'time_compare' has 6 connections declared, but only 3 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/settings_fifo_ctrl.v:282]
	Parameter my_addr bound to: 17 - type: integer 
	Parameter width bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'out' of module 'setting_reg' is unconnected for instance 'sr_clear_sfc' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:543]
WARNING: [Synth 8-7023] instance 'sr_clear_sfc' of module 'setting_reg' has 7 connections declared, but only 6 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:543]
	Parameter my_addr bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter my_addr bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter my_addr bound to: 2 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter my_addr bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 5 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter my_addr bound to: 6 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 8'b00011110 
INFO: [Synth 8-226] default block is never used [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/priority_enc.v:24]
	Parameter TXDEPTH bound to: 3 - type: integer 
	Parameter RXDEPTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/quad_uart.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/quad_uart.v:61]
	Parameter ICAP_WIDTH bound to: X32 - type: string 
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/spi/rtl/verilog/spi_top.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'ss_pad_o' does not match port width (16) of module 'spi_top' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus_core.v:631]
	Parameter BASE bound to: 24 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR bound to: 27 - type: integer 
	Parameter WIDTH_IN bound to: 38 - type: integer 
	Parameter WIDTH_OUT bound to: 18 - type: integer 
	Parameter bits_in bound to: 21 - type: integer 
	Parameter bits_out bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter bits_in bound to: 39 - type: integer 
	Parameter bits_out bound to: 38 - type: integer 
	Parameter bits_in bound to: 38 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter bits_in bound to: 19 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR bound to: 28 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter bits_in bound to: 25 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
	Parameter my_addr bound to: 24 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 25 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 26 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter BASE bound to: 48 - type: integer 
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter my_addr bound to: 48 - type: integer 
	Parameter my_addr bound to: 49 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 50 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter my_addr bound to: 51 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 25 - type: integer 
	Parameter bitwidth bound to: 25 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 0 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 1 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 2 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 3 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 4 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 5 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 6 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 7 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 8 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 9 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 10 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 11 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 12 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 13 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 14 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 16 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 17 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 18 - type: integer 
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 19 - type: integer 
	Parameter bits_in bound to: 25 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
WARNING: [Synth 8-7071] port 'strobe_out' of module 'clip_reg' is unconnected for instance 'clip_i' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:114]
WARNING: [Synth 8-7023] instance 'clip_i' of module 'clip_reg' has 5 connections declared, but only 4 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:114]
WARNING: [Synth 8-7071] port 'strobe_out' of module 'clip_reg' is unconnected for instance 'clip_q' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:116]
WARNING: [Synth 8-7023] instance 'clip_q' of module 'clip_reg' has 5 connections declared, but only 4 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:116]
	Parameter bw bound to: 24 - type: integer 
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 52 - type: integer 
	Parameter bw bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 17 - type: integer 
	Parameter bits_in bound to: 8 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (24) of module 'add2_and_clip_reg__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/round_sd.v:19]
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 17 - type: integer 
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 30 - type: integer 
	Parameter round_to_zero bound to: 1 - type: integer 
	Parameter round_to_nearest bound to: 0 - type: integer 
	Parameter trunc bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_prod' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_dec.v:113]
WARNING: [Synth 8-7023] instance 'round_prod' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_dec.v:113]
	Parameter WIDTH_IN bound to: 30 - type: integer 
	Parameter WIDTH_OUT bound to: 25 - type: integer 
	Parameter bits_in bound to: 6 - type: integer 
	Parameter bits_out bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter bits_in bound to: 31 - type: integer 
	Parameter bits_out bound to: 30 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (30) of module 'add2_and_clip_reg__parameterized2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/round_sd.v:19]
	Parameter bits_in bound to: 30 - type: integer 
	Parameter bits_out bound to: 25 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter IWIDTH bound to: 36 - type: integer 
	Parameter OWIDTH bound to: 36 - type: integer 
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 36 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/sign_extend.v:33]
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 25 - type: integer 
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_acc' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/hb_dec.v:168]
WARNING: [Synth 8-7023] instance 'round_acc' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/hb_dec.v:168]
	Parameter bits_in bound to: 17 - type: integer 
	Parameter bits_out bound to: 19 - type: integer 
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_i_hb2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:155]
WARNING: [Synth 8-7023] instance 'round_i_hb2' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:155]
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_q_hb2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:156]
WARNING: [Synth 8-7023] instance 'round_q_hb2' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:156]
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 34 - type: integer 
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 34 - type: integer 
	Parameter WIDTH_IN bound to: 34 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter bits_in bound to: 19 - type: integer 
	Parameter bits_out bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter bits_in bound to: 35 - type: integer 
	Parameter bits_out bound to: 34 - type: integer 
	Parameter bits_in bound to: 34 - type: integer 
	Parameter bits_out bound to: 16 - type: integer 
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-7071] port 'debug' of module 'dsp_rx_glue' is unconnected for instance 'custom' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:184]
WARNING: [Synth 8-7023] instance 'custom' of module 'dsp_rx_glue' has 17 connections declared, but only 16 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:184]
	Parameter BASE bound to: 32 - type: integer 
	Parameter UNIT bound to: 0 - type: integer 
	Parameter FIFOSIZE bound to: 10 - type: integer 
	Parameter DSP_NUMBER bound to: 0 - type: integer 
	Parameter my_addr bound to: 40 - type: integer 
	Parameter BASE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter my_addr bound to: 32 - type: integer 
	Parameter my_addr bound to: 33 - type: integer 
	Parameter my_addr bound to: 34 - type: integer 
	Parameter WIDTH bound to: 96 - type: integer 
	Parameter WIDTH bound to: 101 - type: integer 
WARNING: [Synth 8-7071] port 'too_early' of module 'time_compare' is unconnected for instance 'time_compare' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:122]
WARNING: [Synth 8-7023] instance 'time_compare' of module 'time_compare' has 6 connections declared, but only 5 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:150]
	Parameter BASE bound to: 32 - type: integer 
	Parameter MAXCHAN bound to: 1 - type: integer 
	Parameter my_addr bound to: 36 - type: integer 
	Parameter my_addr bound to: 37 - type: integer 
	Parameter my_addr bound to: 38 - type: integer 
	Parameter my_addr bound to: 39 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT_USE_FLAG bound to: 1 - type: integer 
	Parameter PORT_USE_FLAG bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 36 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/control_lib/double_buffer.v:113]
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter MAIN_SETTINGS_BASE bound to: 35 - type: integer 
	Parameter BASE bound to: 35 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter my_addr bound to: 35 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter bits_in bound to: 16 - type: integer 
	Parameter bits_out bound to: 8 - type: integer 
	Parameter STROBED bound to: 1 - type: integer 
	Parameter bits_in bound to: 16 - type: integer 
	Parameter bits_out bound to: 8 - type: integer 
WARNING: [Synth 8-7071] port 'debug' of module 'vita_rx_engine_glue' is unconnected for instance 'dspengine_rx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_chain.v:78]
WARNING: [Synth 8-7023] instance 'dspengine_rx' of module 'vita_rx_engine_glue' has 19 connections declared, but only 18 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_chain.v:78]
	Parameter PORT_SEL bound to: 0 - type: integer 
	Parameter PROT_ENG_FLAGS bound to: 1 - type: integer 
	Parameter BASE bound to: 96 - type: integer 
	Parameter DSPNO bound to: 1 - type: integer 
	Parameter my_addr bound to: 96 - type: integer 
	Parameter my_addr bound to: 97 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 98 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter my_addr bound to: 99 - type: integer 
	Parameter width bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'strobe_out' of module 'clip_reg' is unconnected for instance 'clip_i' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:114]
WARNING: [Synth 8-7023] instance 'clip_i' of module 'clip_reg' has 5 connections declared, but only 4 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:114]
WARNING: [Synth 8-7071] port 'strobe_out' of module 'clip_reg' is unconnected for instance 'clip_q' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:116]
WARNING: [Synth 8-7023] instance 'clip_q' of module 'clip_reg' has 5 connections declared, but only 4 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:116]
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_i_hb2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:155]
WARNING: [Synth 8-7023] instance 'round_i_hb2' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:155]
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'round_q_hb2' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:156]
WARNING: [Synth 8-7023] instance 'round_q_hb2' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:156]
	Parameter DSPNO bound to: 1 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-7071] port 'debug' of module 'dsp_rx_glue' is unconnected for instance 'custom' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:184]
WARNING: [Synth 8-7023] instance 'custom' of module 'dsp_rx_glue' has 17 connections declared, but only 16 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/ddc_chain.v:184]
	Parameter BASE bound to: 80 - type: integer 
	Parameter UNIT bound to: 2 - type: integer 
	Parameter FIFOSIZE bound to: 10 - type: integer 
	Parameter DSP_NUMBER bound to: 1 - type: integer 
	Parameter my_addr bound to: 88 - type: integer 
	Parameter BASE bound to: 80 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter my_addr bound to: 80 - type: integer 
	Parameter my_addr bound to: 81 - type: integer 
	Parameter my_addr bound to: 82 - type: integer 
WARNING: [Synth 8-7071] port 'too_early' of module 'time_compare' is unconnected for instance 'time_compare' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:122]
WARNING: [Synth 8-7023] instance 'time_compare' of module 'time_compare' has 6 connections declared, but only 5 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_control.v:150]
	Parameter BASE bound to: 80 - type: integer 
	Parameter MAXCHAN bound to: 1 - type: integer 
	Parameter my_addr bound to: 84 - type: integer 
	Parameter my_addr bound to: 85 - type: integer 
	Parameter my_addr bound to: 86 - type: integer 
	Parameter my_addr bound to: 87 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter DSPNO bound to: 1 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter MAIN_SETTINGS_BASE bound to: 83 - type: integer 
	Parameter BASE bound to: 83 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter my_addr bound to: 83 - type: integer 
	Parameter width bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'debug' of module 'vita_rx_engine_glue' is unconnected for instance 'dspengine_rx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_chain.v:78]
WARNING: [Synth 8-7023] instance 'dspengine_rx' of module 'vita_rx_engine_glue' has 19 connections declared, but only 18 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_rx_chain.v:78]
	Parameter PORT_SEL bound to: 2 - type: integer 
	Parameter PROT_ENG_FLAGS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 36 - type: integer 
	Parameter EXT_WIDTH bound to: 18 - type: integer 
	Parameter RAM_DEPTH bound to: 19 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_xlnx_512x36_2clk_36to18' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/synth/fifo_xlnx_512x36_2clk_36to18.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/synth/fifo_xlnx_512x36_2clk_36to18.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'fifo_xlnx_512x36_2clk_36to18' (155#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/synth/fifo_xlnx_512x36_2clk_36to18.vhd:73]
INFO: [Synth 8-638] synthesizing module 'fifo_xlnx_512x36_2clk_18to36' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/synth/fifo_xlnx_512x36_2clk_18to36.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 500 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 499 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/synth/fifo_xlnx_512x36_2clk_18to36.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'fifo_xlnx_512x36_2clk_18to36' (157#1) [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/synth/fifo_xlnx_512x36_2clk_18to36.vhd:74]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter RAM_DEPTH bound to: 19 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter DEPTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter BITS bound to: 7 - type: integer 
	Parameter BASE bound to: 144 - type: integer 
	Parameter FIFOSIZE bound to: 10 - type: integer 
	Parameter REPORT_ERROR bound to: 1 - type: integer 
	Parameter DO_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter PROT_ENG_FLAGS bound to: 1 - type: integer 
	Parameter USE_TRANS_HEADER bound to: 1 - type: integer 
	Parameter DSP_NUMBER bound to: 0 - type: integer 
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter MAIN_SETTINGS_BASE bound to: 145 - type: integer 
	Parameter HEADER_OFFSET bound to: 1 - type: integer 
	Parameter BASE bound to: 145 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter HEADER_OFFSET bound to: 1 - type: integer 
	Parameter my_addr bound to: 145 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/dspengine_8to16.v:90]
WARNING: [Synth 8-7071] port 'debug' of module 'vita_tx_engine_glue' is unconnected for instance 'dspengine_tx' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:98]
WARNING: [Synth 8-7023] instance 'dspengine_tx' of module 'vita_tx_engine_glue' has 19 connections declared, but only 18 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:98]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_long.v:92]
WARNING: [Synth 8-7071] port 'space' of module 'fifo_cascade' is unconnected for instance 'post_engine_buffering' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:106]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_cascade' is unconnected for instance 'post_engine_buffering' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:106]
WARNING: [Synth 8-7023] instance 'post_engine_buffering' of module 'fifo_cascade' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:106]
	Parameter my_addr bound to: 144 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 146 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
	Parameter BASE bound to: 144 - type: integer 
	Parameter MAXCHAN bound to: 1 - type: integer 
	Parameter USE_TRANS_HEADER bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_deframer.v:220]
	Parameter WIDTH bound to: 117 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'short_tx_q' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_deframer.v:236]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'short_tx_q' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_deframer.v:236]
WARNING: [Synth 8-7023] instance 'short_tx_q' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_deframer.v:236]
WARNING: [Synth 8-7071] port 'fifo_occupied' of module 'vita_tx_deframer' is unconnected for instance 'vita_tx_deframer' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:117]
WARNING: [Synth 8-7071] port 'fifo_full' of module 'vita_tx_deframer' is unconnected for instance 'vita_tx_deframer' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:117]
WARNING: [Synth 8-7071] port 'fifo_empty' of module 'vita_tx_deframer' is unconnected for instance 'vita_tx_deframer' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:117]
WARNING: [Synth 8-7023] instance 'vita_tx_deframer' of module 'vita_tx_deframer' has 18 connections declared, but only 15 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_chain.v:117]
	Parameter BASE bound to: 144 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter my_addr bound to: 147 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/vita_tx_control.v:106]
	Parameter PROT_ENG_FLAGS bound to: 1 - type: integer 
	Parameter DSP_NUMBER bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'space' of module 'fifo_short' is unconnected for instance 'ctxt_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/gen_context_pkt.v:100]
WARNING: [Synth 8-7071] port 'occupied' of module 'fifo_short' is unconnected for instance 'ctxt_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/gen_context_pkt.v:100]
WARNING: [Synth 8-7023] instance 'ctxt_fifo' of module 'fifo_short' has 11 connections declared, but only 9 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/vrt/gen_context_pkt.v:100]
	Parameter BASE bound to: 144 - type: integer 
	Parameter my_addr bound to: 148 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
	Parameter my_addr bound to: 149 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
	Parameter BASE bound to: 160 - type: integer 
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter my_addr bound to: 160 - type: integer 
	Parameter my_addr bound to: 161 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 162 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'rate' does not match port width (2) of module 'cic_strober__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/duc_chain.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'rate' does not match port width (2) of module 'cic_strober__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/duc_chain.v:76]
	Parameter IWIDTH bound to: 18 - type: integer 
	Parameter OWIDTH bound to: 18 - type: integer 
	Parameter ACCWIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter IWIDTH bound to: 22 - type: integer 
	Parameter OWIDTH bound to: 24 - type: integer 
	Parameter bits_in bound to: 22 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 19 - type: integer 
	Parameter bits_in bound to: 19 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'err' of module 'round' is unconnected for instance 'final_round' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/hb_interp.v:152]
WARNING: [Synth 8-7023] instance 'final_round' of module 'round' has 3 connections declared, but only 2 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/hb_interp.v:152]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter IWIDTH bound to: 36 - type: integer 
	Parameter OWIDTH bound to: 37 - type: integer 
	Parameter bits_in bound to: 36 - type: integer 
	Parameter bits_out bound to: 37 - type: integer 
	Parameter bits_in bound to: 37 - type: integer 
	Parameter bits_out bound to: 21 - type: integer 
	Parameter bits_in bound to: 37 - type: integer 
	Parameter bits_out bound to: 21 - type: integer 
WARNING: [Synth 8-7071] port 'err' of module 'round_reg' is unconnected for instance 'final_round' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_int.v:87]
WARNING: [Synth 8-7023] instance 'final_round' of module 'round_reg' has 4 connections declared, but only 3 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_int.v:87]
	Parameter bits_in bound to: 21 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
	Parameter bits_in bound to: 21 - type: integer 
	Parameter bits_out bound to: 18 - type: integer 
WARNING: [Synth 8-7071] port 'strobe_out' of module 'clip_reg' is unconnected for instance 'final_clip' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_int.v:90]
WARNING: [Synth 8-7023] instance 'final_clip' of module 'clip_reg' has 5 connections declared, but only 4 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/small_hb_int.v:90]
	Parameter bw bound to: 18 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter log2_of_max_rate bound to: 7 - type: integer 
	Parameter bits_in bound to: 18 - type: integer 
	Parameter bits_out bound to: 39 - type: integer 
	Parameter bw bound to: 18 - type: integer 
	Parameter bitwidth bound to: 24 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 0 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 1 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 2 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 3 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 4 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 5 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 6 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 7 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 8 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 9 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 10 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 11 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 12 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 13 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 14 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 16 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 17 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 18 - type: integer 
	Parameter bitwidth bound to: 26 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 19 - type: integer 
	Parameter DSPNO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-7071] port 'debug' of module 'dsp_tx_glue' is unconnected for instance 'dsp_tx_glue' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/duc_chain.v:157]
WARNING: [Synth 8-7023] instance 'dsp_tx_glue' of module 'dsp_tx_glue' has 17 connections declared, but only 16 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/duc_chain.v:157]
	Parameter BASE bound to: 128 - type: integer 
	Parameter my_addr bound to: 128 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter my_addr bound to: 129 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter my_addr bound to: 130 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 131 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter my_addr bound to: 132 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter bits_in bound to: 9 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (24) of module 'add2_and_clip_reg__parameterized1' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/sdr_lib/round_sd.v:19]
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 16 - type: integer 
	Parameter TXFIFOSIZE bound to: 9 - type: integer 
	Parameter RXFIFOSIZE bound to: 9 - type: integer 
	Parameter FIFOSIZE bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 34 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/fifo/fifo_long.v:92]
	Parameter FIFOSIZE bound to: 9 - type: integer 
WARNING: [Synth 8-7071] port 'short_space' of module 'fifo_2clock_cascade' is unconnected for instance 'serdes_rx_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/serdes/serdes_rx.v:282]
WARNING: [Synth 8-7071] port 'short_occupied' of module 'fifo_2clock_cascade' is unconnected for instance 'serdes_rx_fifo' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/serdes/serdes_rx.v:282]
WARNING: [Synth 8-7023] instance 'serdes_rx_fifo' of module 'fifo_2clock_cascade' has 13 connections declared, but only 11 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/serdes/serdes_rx.v:282]
	Parameter LWMARK bound to: 32 - type: integer 
	Parameter HWMARK bound to: 128 - type: integer 
	Parameter BASE bound to: 10 - type: integer 
	Parameter my_addr bound to: 11 - type: integer 
	Parameter my_addr bound to: 10 - type: integer 
	Parameter my_addr bound to: 12 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter my_addr bound to: 13 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter my_addr bound to: 15 - type: integer 
	Parameter width bound to: 9 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/timing/time_receiver.v:100]
WARNING: [Synth 8-689] width (6) of port connection 'leds' does not match port width (8) of module 'u2plus_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:413]
WARNING: [Synth 8-689] width (1) of port connection 'uart_tx_o' does not match port width (4) of module 'u2plus_core' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:495]
WARNING: [Synth 8-7071] port 'debug' of module 'u2plus_core' is unconnected for instance 'u2p_c' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
WARNING: [Synth 8-7071] port 'debug_clk' of module 'u2plus_core' is unconnected for instance 'u2p_c' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
WARNING: [Synth 8-7071] port 'exp_time_in' of module 'u2plus_core' is unconnected for instance 'u2p_c' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
WARNING: [Synth 8-7071] port 'exp_time_out' of module 'u2plus_core' is unconnected for instance 'u2p_c' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
WARNING: [Synth 8-7071] port 'config_success' of module 'u2plus_core' is unconnected for instance 'u2p_c' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
WARNING: [Synth 8-7023] instance 'u2p_c' of module 'u2plus_core' has 95 connections declared, but only 90 given [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/top/N2x0/u2plus.v:408]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'gmii_rx_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'phyclk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_16x19_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/fifo_xlnx_16x19_2clk.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk.xdc] for cell 'u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk.xdc] for cell 'u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk.xdc] for cell 'u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk.xdc] for cell 'u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_64x36_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_64x36_2clk/fifo_xlnx_64x36_2clk.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/fifo_xlnx_2Kx36_2clk.xdc] for cell 'u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/fifo_xlnx_2Kx36_2clk.xdc] for cell 'u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_512x36_2clk_prog_full'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_prog_full/fifo_xlnx_512x36_2clk_prog_full.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_32x36_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_32x36_2clk/fifo_xlnx_32x36_2clk.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/fifo_xlnx_512x36_2clk_18to36.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/fifo_xlnx_512x36_2clk_18to36.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/fifo_xlnx_512x36_2clk_36to18.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/fifo_xlnx_512x36_2clk_36to18.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/fifo_xlnx_16x40_2clk.xdc] for cell 'u2p_c/settings_bus_crossclock/settings_fifo/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/fifo_xlnx_16x40_2clk.xdc] for cell 'u2p_c/settings_bus_crossclock/settings_fifo/U0'
Parsing XDC File [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc:773]
Finished Parsing XDC File [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u2plus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u2plus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u2plus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u2plus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_16x19_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x19_2clk/fifo_xlnx_16x19_2clk_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk_clocks.xdc] for cell 'u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk_clocks.xdc] for cell 'u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk_clocks.xdc] for cell 'u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/fifo_xlnx_512x36_2clk_clocks.xdc] for cell 'u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_64x36_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_64x36_2clk/fifo_xlnx_64x36_2clk_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/fifo_xlnx_2Kx36_2clk_clocks.xdc] for cell 'u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_2Kx36_2clk/fifo_xlnx_2Kx36_2clk_clocks.xdc] for cell 'u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_512x36_2clk_prog_full'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_prog_full/fifo_xlnx_512x36_2clk_prog_full_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_xlnx_32x36_2clk'. The XDC file d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_32x36_2clk/fifo_xlnx_32x36_2clk_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/fifo_xlnx_512x36_2clk_18to36_clocks.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_18to36/fifo_xlnx_512x36_2clk_18to36_clocks.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/fifo_xlnx_512x36_2clk_36to18_clocks.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk_36to18/fifo_xlnx_512x36_2clk_36to18_clocks.xdc] for cell 'u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0'
Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/fifo_xlnx_16x40_2clk_clocks.xdc] for cell 'u2p_c/settings_bus_crossclock/settings_fifo/U0'
Finished Parsing XDC File [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/fifo_xlnx_16x40_2clk_clocks.xdc] for cell 'u2p_c/settings_bus_crossclock/settings_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_16x40_2clk/fifo_xlnx_16x40_2clk_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u2plus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u2plus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u2plus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u2plus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u2plus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u2plus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 36 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1918.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IBUFG => IBUF: 2 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances
  MULT18X18S => DSP48E1: 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1918.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/enable_pipe1_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 727).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/enable_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 728).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 729).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 730).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 731).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 732).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 733).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 734).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 735).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 736).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 737).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 738).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 739).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 740).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 741).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 742).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 743).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 744).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 745).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 746).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 747).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 748).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 749).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 750).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 751).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 752).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 753).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 754).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 755).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 756).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 757).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 758).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 759).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 760).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 761).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 762).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 763).
Applied set_property ASYNC_REG = true for u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 764).
Applied set_property ASYNC_REG = true for u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_int_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 765).
Applied set_property ASYNC_REG = true for u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 766).
Applied set_property ASYNC_REG = true for u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/reset_int_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 768).
Applied set_property ASYNC_REG = true for u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/reset_out_reg. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/constrs_1/imports/build-N210R4/u2plus.xdc, line 769).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0. (constraint file  D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/bootram/RAM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/ext_fifo_i1/\fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1 /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo36_mux'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo36_mux__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'buffer_int2'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'buffer_int2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'splitter36'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo36_mux__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'pd_state_reg' in module 'packet_dispatcher36_x4'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'fifo_long'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi_core'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'rxmac_to_ll8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'll8_to_fifo19'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo19_to_fifo36'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ethtx_realign'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'll8_to_txmac'
INFO: [Synth 8-802] inferred FSM for state register 'in_state_reg' in module 'settings_fifo_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ibs_state_reg' in module 'vita_rx_control'
INFO: [Synth 8-802] inferred FSM for state register 'buff_state_reg' in module 'buff_sm'
INFO: [Synth 8-802] inferred FSM for state register 'buff_state_reg' in module 'buff_sm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'write_port_state_reg' in module 'dbsm'
INFO: [Synth 8-802] inferred FSM for state register 'read_port_state_reg' in module 'dbsm'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'double_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'dsp_state_reg' in module 'dspengine_16to8'
INFO: [Synth 8-802] inferred FSM for state register 'ibs_state_reg' in module 'vita_rx_control__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dsp_state_reg' in module 'dspengine_16to8__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dsp_state_reg' in module 'dspengine_8to16'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'fifo_long__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'vita_state_reg' in module 'vita_tx_deframer'
INFO: [Synth 8-802] inferred FSM for state register 'ibs_state_reg' in module 'vita_tx_control'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'fifo_long__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'serdes_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'serdes_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'time_receiver'
WARNING: [Synth 8-327] inferring latch for variable 'mem_writeMask_reg' [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:213]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MUX_IDLE0 |                               00 |                               00
               MUX_DATA0 |                               01 |                               01
               MUX_IDLE1 |                               10 |                               10
               MUX_DATA1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fifo36_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MUX_IDLE0 |                               00 |                               00
               MUX_DATA0 |                               01 |                               01
               MUX_DATA1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fifo36_mux__parameterized0'
INFO: [Synth 8-3971] The signal "ram_2port:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             1000 |                              000
                 WRITING |                             0001 |                              011
                 iSTATE0 |                             0010 |                              100
                  iSTATE |                             0100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'buffer_int2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             1000 |                              000
                PRE_READ |                             0100 |                              001
                 READING |                             0001 |                              010
                  iSTATE |                             0010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'buffer_int2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         STATE_COPY_BOTH |                               00 |                               00
          STATE_COPY_ONE |                               01 |                               10
         STATE_COPY_ZERO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'splitter36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MUX_IDLE0 |                               00 |                               00
               MUX_DATA0 |                               01 |                               01
               MUX_IDLE1 |                               10 |                               10
               MUX_DATA1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fifo36_mux__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   PD_STATE_READ_COM_PRE |                               00 |                               00
       PD_STATE_READ_COM |                               01 |                               01
     PD_STATE_WRITE_REGS |                               10 |                               10
     PD_STATE_WRITE_LIVE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pd_state_reg' using encoding 'sequential' in module 'packet_dispatcher36_x4'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'fifo_long'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_TRIG |                              000 |                              000
                PRE_IDLE |                              001 |                              001
                 CLK_REG |                              010 |                              010
                 CLK_INV |                              011 |                              011
               POST_IDLE |                              100 |                              100
                IDLE_SEN |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                00000000000000000
                 start_a |                            00001 |                00000000000000001
                 start_b |                            00010 |                00000000000000010
                 start_c |                            00011 |                00000000000000100
                 start_d |                            00100 |                00000000000001000
                 start_e |                            00101 |                00000000000010000
                  stop_a |                            00110 |                00000000000100000
                  stop_b |                            00111 |                00000000001000000
                  stop_c |                            01000 |                00000000010000000
                  stop_d |                            01001 |                00000000100000000
                    wr_a |                            01010 |                00010000000000000
                    wr_b |                            01011 |                00100000000000000
                    wr_c |                            01100 |                01000000000000000
                    wr_d |                            01101 |                10000000000000000
                    rd_a |                            01110 |                00000001000000000
                    rd_b |                            01111 |                00000010000000000
                    rd_c |                            10000 |                00000100000000000
                    rd_d |                            10001 |                00001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               XFER_IDLE |                          0000100 |                              000
             XFER_ACTIVE |                          1000000 |                              001
              XFER_ERROR |                          0100000 |                              010
             XFER_ERROR2 |                          0010000 |                              011
            XFER_OVERRUN |                          0001000 |                              100
           XFER_OVERRUN2 |                          0000001 |                              101
                  iSTATE |                          0000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'one-hot' in module 'rxmac_to_ll8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              XFER_EMPTY |                              010 |                               00
         XFER_HALF_WRITE |                              001 |                               11
               XFER_HALF |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'll8_to_fifo19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fifo19_to_fifo36'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RE_IDLE |                              001 |                               00
                 RE_HELD |                              010 |                               01
                 RE_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ethtx_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               XFER_IDLE |                              001 |                              000
             XFER_ACTIVE |                              100 |                              001
           XFER_UNDERRUN |                              010 |                              011
               XFER_DROP |                              000 |                              100
              XFER_WAIT1 |                              011 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'll8_to_txmac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              READ_LINE0 |                             0000 |                            00000
                VITA_HDR |                             0001 |                            00001
                VITA_SID |                             0010 |                            00010
               VITA_CID0 |                             0011 |                            00011
               VITA_CID1 |                             0100 |                            00100
                VITA_TSI |                             0101 |                            00101
               VITA_TSF0 |                             0110 |                            00110
               VITA_TSF1 |                             0111 |                            00111
                READ_HDR |                             1000 |                            01000
               READ_DATA |                             1001 |                            01001
                WAIT_EOF |                             1010 |                            01010
               STORE_CMD |                             1011 |                            01011
                  iSTATE |                             1100 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'in_state_reg' using encoding 'sequential' in module 'settings_fifo_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IBS_IDLE |                          0000010 |                              000
             IBS_ZEROLEN |                          0000001 |                              111
             IBS_WAITING |                          1000000 |                              001
             IBS_RUNNING |                          0100000 |                              010
             IBS_OVERRUN |                          0010000 |                              100
         IBS_BROKENCHAIN |                          0000100 |                              101
             IBS_LATECMD |                          0001000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ibs_state_reg' using encoding 'one-hot' in module 'vita_rx_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           BUFF_WRITABLE |                              001 |                               00
         BUFF_ACCESSIBLE |                              010 |                               01
           BUFF_READABLE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buff_state_reg' using encoding 'one-hot' in module 'buff_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           BUFF_WRITABLE |                              001 |                               00
         BUFF_ACCESSIBLE |                              010 |                               01
           BUFF_READABLE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buff_state_reg' using encoding 'one-hot' in module 'buff_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             PORT_WAIT_0 |                               00 |                               00
              PORT_USE_0 |                               01 |                               01
             PORT_WAIT_1 |                               10 |                               10
              PORT_USE_1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_port_state_reg' using encoding 'sequential' in module 'dbsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             PORT_WAIT_0 |                               00 |                               00
              PORT_USE_0 |                               01 |                               01
             PORT_WAIT_1 |                               10 |                               10
              PORT_USE_1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_port_state_reg' using encoding 'sequential' in module 'dbsm'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'double_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DSP_IDLE |                              001 |                              000
        DSP_PARSE_HEADER |                              111 |                              001
             DSP_CONVERT |                              110 |                              010
  DSP_CONVERT_DRAIN_PIPE |                              101 |                              011
        DSP_READ_TRAILER |                              100 |                              100
       DSP_WRITE_TRAILER |                              011 |                              101
        DSP_WRITE_HEADER |                              010 |                              110
                DSP_DONE |                              000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dsp_state_reg' using encoding 'sequential' in module 'dspengine_16to8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IBS_IDLE |                          0000010 |                              000
             IBS_ZEROLEN |                          0000001 |                              111
             IBS_WAITING |                          1000000 |                              001
             IBS_RUNNING |                          0100000 |                              010
             IBS_OVERRUN |                          0010000 |                              100
         IBS_BROKENCHAIN |                          0000100 |                              101
             IBS_LATECMD |                          0001000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ibs_state_reg' using encoding 'one-hot' in module 'vita_rx_control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DSP_IDLE |                              001 |                              000
        DSP_PARSE_HEADER |                              111 |                              001
             DSP_CONVERT |                              110 |                              010
  DSP_CONVERT_DRAIN_PIPE |                              101 |                              011
        DSP_READ_TRAILER |                              100 |                              100
       DSP_WRITE_TRAILER |                              011 |                              101
        DSP_WRITE_HEADER |                              010 |                              110
                DSP_DONE |                              000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dsp_state_reg' using encoding 'sequential' in module 'dspengine_16to8__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DSP_IDLE |                      00100000000 |                             0000
             DSP_IDLE_RD |                      01000000000 |                             0001
        DSP_PARSE_HEADER |                      00000010000 |                             0010
        DSP_READ_TRAILER |                      00001000000 |                             0111
       DSP_WRITE_TRAILER |                      10000000000 |                             1000
                DSP_READ |                      00000000001 |                             0011
           DSP_READ_WAIT |                      00000000010 |                             0100
             DSP_WRITE_1 |                      00000000100 |                             0101
             DSP_WRITE_0 |                      00000001000 |                             0110
        DSP_WRITE_HEADER |                      00000100000 |                             1001
                DSP_DONE |                      00010000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dsp_state_reg' using encoding 'one-hot' in module 'dspengine_8to16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'fifo_long__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       VITA_TRANS_HEADER |                      00000000001 |                             0000
             VITA_HEADER |                      00000000010 |                             0001
           VITA_STREAMID |                      00000000100 |                             0010
            VITA_CLASSID |                      00000001000 |                             0011
           VITA_CLASSID2 |                      00000010000 |                             0100
               VITA_SECS |                      00000100000 |                             0101
               VITA_TICS |                      00001000000 |                             0110
              VITA_TICS2 |                      00010000000 |                             0111
            VITA_PAYLOAD |                      00100000000 |                             1000
            VITA_TRAILER |                      01000000000 |                             1010
               VITA_DUMP |                      10000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vita_state_reg' using encoding 'one-hot' in module 'vita_tx_deframer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IBS_IDLE |                              000 |                              000
                 IBS_RUN |                              001 |                              001
          IBS_CONT_BURST |                              010 |                              010
          IBS_ERROR_DONE |                              011 |                              100
               IBS_ERROR |                              100 |                              011
          IBS_ERROR_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ibs_state_reg' using encoding 'sequential' in module 'vita_tx_control'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized2:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'fifo_long__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                    RUN1 |                           100000 |                              001
                    RUN2 |                           010000 |                              010
                    DONE |                           001000 |                              011
                 SENDCRC |                           000100 |                              100
                    WAIT |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'serdes_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
              FIRSTLINE1 |                         00000010 |                              001
              FIRSTLINE2 |                         00000100 |                              010
                    PKT1 |                         00001000 |                              011
                    PKT2 |                         00010000 |                              100
               CRC_CHECK |                         00100000 |                              101
                    DONE |                         01000000 |                              111
                   ERROR |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'serdes_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                             0000
                STATE_T0 |                             0001 |                             0001
                STATE_T1 |                             0010 |                             0010
                STATE_T2 |                             0011 |                             0011
                STATE_T3 |                             0100 |                             0100
                STATE_T4 |                             0101 |                             0101
                STATE_T5 |                             0110 |                             0110
                STATE_T6 |                             0111 |                             0111
                STATE_T7 |                             1000 |                             1000
              STATE_TAIL |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'time_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   52 Bit       Adders := 16    
	   2 Input   39 Bit       Adders := 2     
	   3 Input   39 Bit       Adders := 8     
	   2 Input   36 Bit       Adders := 4     
	   2 Input   35 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 4     
	   2 Input   28 Bit       Adders := 2     
	   3 Input   27 Bit       Adders := 80    
	   2 Input   27 Bit       Adders := 4     
	   3 Input   26 Bit       Adders := 40    
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 28    
	   3 Input   23 Bit       Adders := 60    
	   2 Input   23 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 4     
	   4 Input   19 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 10    
	   2 Input   18 Bit       Adders := 28    
	   2 Input   17 Bit       Adders := 9     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 35    
	   3 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 24    
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 8     
	   3 Input    7 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 248   
	   8 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 150   
	   7 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 16    
	   2 Input      4 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 373   
	   5 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 26    
	   8 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
+---XORs : 
	                7 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 14    
	               52 Bit    Registers := 36    
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 16    
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 21    
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 90    
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 84    
	               26 Bit    Registers := 42    
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 40    
	               23 Bit    Registers := 65    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 70    
	               17 Bit    Registers := 30    
	               16 Bit    Registers := 53    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 50    
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 250   
	                4 Bit    Registers := 186   
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 799   
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              36K Bit	(1024 X 36 bit)          RAMs := 7     
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
	              18K Bit	(512 X 36 bit)          RAMs := 1     
	              17K Bit	(512 X 34 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 2     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	              468 Bit	(13 X 36 bit)          RAMs := 1     
	               64 Bit	(4 X 16 bit)          RAMs := 1     
+---Muxes : 
	  10 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 5     
	  13 Input   64 Bit        Muxes := 1     
	   3 Input   38 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 32    
	   5 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 2     
	   3 Input   34 Bit        Muxes := 8     
	   2 Input   34 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 11    
	  11 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   8 Input   32 Bit        Muxes := 7     
	  33 Input   32 Bit        Muxes := 1     
	  39 Input   32 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 8     
	   7 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 86    
	   2 Input   26 Bit        Muxes := 43    
	   3 Input   24 Bit        Muxes := 28    
	   2 Input   24 Bit        Muxes := 16    
	   2 Input   23 Bit        Muxes := 62    
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 23    
	   5 Input   18 Bit        Muxes := 12    
	   3 Input   18 Bit        Muxes := 4     
	  18 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 52    
	   6 Input   16 Bit        Muxes := 3     
	  11 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   5 Input   16 Bit        Muxes := 4     
	   7 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 5     
	   5 Input   14 Bit        Muxes := 2     
	  23 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 3     
	  25 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 18    
	   3 Input   10 Bit        Muxes := 3     
	  11 Input   10 Bit        Muxes := 3     
	   8 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 41    
	   8 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 5     
	  19 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 7     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	  15 Input    7 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	  13 Input    6 Bit        Muxes := 4     
	  15 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 2     
	  28 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	  13 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 47    
	   3 Input    4 Bit        Muxes := 22    
	   5 Input    4 Bit        Muxes := 13    
	  10 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 5     
	  25 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 8     
	  39 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 89    
	   5 Input    3 Bit        Muxes := 7     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 5     
	   9 Input    3 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 2     
	  15 Input    3 Bit        Muxes := 1     
	  39 Input    3 Bit        Muxes := 3     
	  23 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 229   
	   4 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 5     
	  25 Input    2 Bit        Muxes := 1     
	  39 Input    2 Bit        Muxes := 7     
	  23 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1440  
	  12 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 194   
	   6 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 42    
	   8 Input    1 Bit        Muxes := 34    
	  13 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 17    
	   5 Input    1 Bit        Muxes := 11    
	   9 Input    1 Bit        Muxes := 5     
	  25 Input    1 Bit        Muxes := 6     
	  18 Input    1 Bit        Muxes := 6     
	  39 Input    1 Bit        Muxes := 6     
	  23 Input    1 Bit        Muxes := 10    
	  61 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_q/\middle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_i/\middle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_q/\middle_d1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_i/\middle_d1_reg[0] )
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_dec_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_odd_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_q/\middle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_i/\middle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_q/\middle_d1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (small_hb_i/\middle_d1_reg[0] )
INFO: [Synth 8-5544] ROM "time_receiver/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_ticks_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dspengine_16to8/new_header" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-7129] Port clear in module add_routing_header__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[31] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[30] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[29] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[28] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[27] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[26] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[25] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[24] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[23] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[22] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[21] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[20] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[19] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[18] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[17] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[16] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[15] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[14] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[13] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[12] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[11] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[10] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[9] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[8] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[7] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[6] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[5] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[4] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[3] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[2] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[1] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug[0] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[31] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[30] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[29] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[28] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[27] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[26] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[25] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[24] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[23] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[22] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[21] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[20] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[19] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[18] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[17] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[16] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[15] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[14] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[13] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[12] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[11] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[10] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[9] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[8] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[7] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[6] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[5] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[4] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[3] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[2] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_main[1] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_stb_user in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[7] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[6] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[5] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[4] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[3] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[2] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[1] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_user[0] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[31] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[30] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[29] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[28] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[27] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[26] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[25] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[24] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[23] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[22] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[21] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[20] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[19] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[18] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[17] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[16] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[15] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[14] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[13] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[12] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[11] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[10] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[9] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[8] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[7] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[6] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_data_user[5] in module vita_rx_engine_glue__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg was removed. 
INFO: [Synth 8-3971] The signal "vita_tx_chain/db/buffer0/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "vita_tx_chain/db/buffer1/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element post_engine_buffering/middle_fifo/ram/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM post_engine_buffering/middle_fifo/ram/ram_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element cpu_to_wb/buffer_in/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpu_to_wb/buffer_out/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpu_out_fifo/middle_fifo/ram/ram_reg was removed. 
INFO: [Synth 8-3971] The signal "vita_rx_chain1/db/buffer0/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "vita_rx_chain1/db/buffer1/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[6]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[7]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[7]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[8]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[8]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[9]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[9]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[10]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[10]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[11]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[11]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[12]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[12]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[13]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[13]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[14]'
INFO: [Synth 8-3886] merging instance 'vita_tx_chain/vita_tx_control/error_code_reg[14]' (FDRE) to 'vita_tx_chain/vita_tx_control/error_code_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vita_tx_chain/\vita_tx_control/error_code_reg[15] )
INFO: [Synth 8-3886] merging instance 'packet_router/cpu_to_wb/rd_occ_reg[0]' (FDRE) to 'packet_router/cpu_to_wb/rd_occ_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_router/\cpu_to_wb/rd_occ_reg[1] )
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[0]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[1]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[2]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[3]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[4]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[5]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[6]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[7]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[8]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[9]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[11]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[12]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[13]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[14]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[15]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[16]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[17]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[18]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[19]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[20]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vita_rx_chain1/\dspengine_rx/dspengine_16to8/trailer_mask_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vita_rx_chain1/\dspengine_rx/dspengine_16to8/trailer_mask_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (time_64bit/\time_sender/state_reg[4] )
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[11]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[12]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[12]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[13]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[13]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[14]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[14]' (FDE) to 'vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vita_rx_chain1/\dspengine_rx/dspengine_16to8/new_header_reg[15] )
INFO: [Synth 8-3886] merging instance 'ext_fifo_i1/debug_reg[19]' (FD) to 'ext_fifo_i1/refill_randomizer_i1/full_last_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vita_rx_chain1/\dspengine_rx/dspengine_16to8/new_trailer_reg[22] )
INFO: [Synth 8-5544] ROM "dspengine_16to8/new_header" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "simple_gemac_tx/pause_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "simple_gemac_tx/pause_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal "vita_rx_chain0/db/buffer0/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "vita_rx_chain0/db/buffer1/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/reset_sync_rx/reset_int_reg' (FDP) to 'simple_gemac_wrapper/simple_gemac/reset_sync_rx/reset_int_reg'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/reset_sync_rx/reset_out_reg' (FDP) to 'simple_gemac_wrapper/simple_gemac/reset_sync_rx/reset_out_reg'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/reset_sync_tx/reset_int_reg' (FDP) to 'simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_int_reg'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[0]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[1]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[8]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[1]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[1]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[2]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[9]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[2]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[2]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[3]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[10]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[3]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[3]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[4]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[11]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[4]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[4]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[5]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[12]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[5]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[5]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[6]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[13]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[6]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[6]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[7]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[14]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[7]'
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[7]' (FDE) to 'simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_time_held_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (simple_gemac_wrapper/\simple_gemac/simple_gemac_tx/pause_time_held_reg[15] )
INFO: [Synth 8-3886] merging instance 'simple_gemac_wrapper/reset_sync_tx/reset_out_reg' (FDP) to 'simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (simple_gemac_wrapper/\simple_gemac/simple_gemac_tx/send_pause_reg )
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[0]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[1]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[2]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[3]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[4]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[5]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[6]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[7]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[8]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[9]' (FDE) to 'vita_rx_chain0/dspengine_rx/dspengine_16to8/trailer_mask_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vita_rx_chain0/\dspengine_rx/dspengine_16to8/trailer_mask_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vita_rx_chain0/\dspengine_rx/dspengine_16to8/trailer_mask_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vita_rx_chain0/\dspengine_rx/dspengine_16to8/new_header_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vita_rx_chain0/\dspengine_rx/dspengine_16to8/new_trailer_reg[22] )
WARNING: [Synth 8-3332] Sequential element (rx_adapt/FSM_onehot_xfer_state_reg[1]) is unused and will be removed from module simple_gemac_wrapper.
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_b" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "cic_int_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_int_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_int_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "cic_int_shifter/bitgain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][38]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][38]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][37]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][37]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][36]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][36]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][35]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][35]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][34]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][34]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][33]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][33]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][32]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][32]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][31]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][31]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][30]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][30]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][29]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][29]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][28]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][28]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][27]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][27]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][26]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][26]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][25]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][25]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][24]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][24]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][23]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][23]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][22]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_q/differentiator_reg[0][22]' (FDRE) to 'duc_chain/cic_interp_q/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][21]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'duc_chain/cic_interp_i/differentiator_reg[0][20]' (FDRE) to 'duc_chain/cic_interp_i/differentiator_reg[0][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\y0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\x0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/yo_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage0/xo_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/yo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/yo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/xo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/yo_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/yo_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/xo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/yo_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/xo_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/xo_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage1/xo_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/yo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/yo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/yo_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/xo_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/xo_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duc_chain/cordic/\cordic_stage2/xo_reg[2] )
INFO: [Synth 8-5546] ROM "o_wb_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_controller/bit_controller/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element multResult_reg was removed.  [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element multResult_reg was removed.  [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element multResult2_reg was removed.  [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element multResult3_reg was removed.  [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:221]
DSP Report: Generating DSP multResult_reg, operation Mode is: (A*B)'.
DSP Report: register multResult_reg is absorbed into DSP multResult_reg.
DSP Report: operator multOp is absorbed into DSP multResult_reg.
DSP Report: operator multOp is absorbed into DSP multResult_reg.
DSP Report: Generating DSP multResult2_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register multResult2_reg is absorbed into DSP multResult2_reg.
DSP Report: register multResult_reg is absorbed into DSP multResult2_reg.
DSP Report: operator multOp is absorbed into DSP multResult2_reg.
DSP Report: operator multOp is absorbed into DSP multResult2_reg.
DSP Report: Generating DSP multResult3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register multResult_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult3_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult2_reg is absorbed into DSP multResult3_reg.
DSP Report: operator multOp is absorbed into DSP multResult3_reg.
DSP Report: operator multOp is absorbed into DSP multResult3_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pic/\lirq_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zpu_top0/zpu_system0/my_zpu_core /\decodedOpcode_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zpu_top0/zpu_system0/my_zpu_core /\decodedOpcode_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\dat_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zpu_top0/zpu_system0/my_zpu_core /inInterrupt_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pic/\dirq_reg[30] )
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[47]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[46]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[45]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[44]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[43]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[42]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[41]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[40]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[39]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[38]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[37]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[36]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[35]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[34]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[33]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[32]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[31]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[30]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[29]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[28]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[27]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[26]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[25]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[24]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[23]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[22]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[21]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[20]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[19]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[18]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult2_reg[17]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[47]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[46]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[45]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[44]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[43]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[42]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[41]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[40]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[39]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[38]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[37]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[36]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[35]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[34]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[33]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[32]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[31]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[30]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[29]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[28]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[27]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[26]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[25]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[24]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[23]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[22]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[21]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[20]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[19]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[18]) is unused and will be removed from module zpu_core.
WARNING: [Synth 8-3332] Sequential element (multResult3_reg[17]) is unused and will be removed from module zpu_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:03:09 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|zpu_core    | state      | 64x5          | LUT            | 
|wbicapetwo  | cfg_cs_n   | 32x1          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serdes         | serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|vita_tx_chain  | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_tx_chain  | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_tx_chain  | post_engine_buffering/middle_fifo/ram/ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|packet_router  | cpu_to_wb/buffer_in/ram_reg                      | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|packet_router  | cpu_to_wb/buffer_out/ram_reg                     | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|packet_router  | cpu_out_fifo/middle_fifo/ram/ram_reg             | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|vita_rx_chain1 | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_rx_chain1 | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_rx_chain0 | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_rx_chain0 | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram0_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram1_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram2_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram3_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|packet_router                              | packet_dispatcher/pd_dregs_reg                                                | Implied        | 16 x 36              | RAM16X1S x 36  | 
|packet_router                              | udp_prot_eng_tx/pre_checksums_reg                                             | Implied        | 4 x 16               | RAM32M x 3     | 
|packet_router                              | udp_prot_eng_tx/header_ram_reg                                                | Implied        | 64 x 32              | RAM64M x 11    | 
|\settings_bus_crossclock/settings_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 40              | RAM32M x 7     | 
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|zpu_core    | (A*B)'            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|zpu_core    | (PCIN>>17)+(A*B)' | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|zpu_core    | (PCIN+(A2*B2)')'  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:03:20 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:32 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serdes         | serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|vita_tx_chain  | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_tx_chain  | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_tx_chain  | post_engine_buffering/middle_fifo/ram/ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|packet_router  | cpu_to_wb/buffer_in/ram_reg                      | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|packet_router  | cpu_to_wb/buffer_out/ram_reg                     | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|packet_router  | cpu_out_fifo/middle_fifo/ram/ram_reg             | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|vita_rx_chain1 | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_rx_chain1 | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram0_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram1_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram2_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|sys_ram        | ram3_reg                                         | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|vita_rx_chain0 | db/buffer0/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|vita_rx_chain0 | db/buffer1/ram_reg                               | 1 K x 36(READ_FIRST)   | W | R | 1 K x 36(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|packet_router                              | packet_dispatcher/pd_dregs_reg                                                | Implied        | 16 x 36              | RAM16X1S x 36  | 
|packet_router                              | udp_prot_eng_tx/pre_checksums_reg                                             | Implied        | 4 x 16               | RAM32M x 3     | 
|packet_router                              | udp_prot_eng_tx/header_ram_reg                                                | Implied        | 64 x 32              | RAM64M x 11    | 
|\settings_bus_crossclock/settings_fifo /U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 40              | RAM32M x 7     | 
+-------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_2/u2p_c/vita_rx_chain0/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/u2p_c/vita_rx_chain0/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/u2p_c/vita_rx_chain0/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/u2p_c/vita_rx_chain0/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xon_1s/sendit_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xoff_1s/sendit_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xon_1s/sendit_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xoff_1s/sendit_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xon_1s/out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\u2p_c/serdes/serdes_rx/xoff_1s/out_reg )
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_tx_chain/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_tx_chain/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_tx_chain/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_tx_chain/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_tx_chain/post_engine_buffering/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/packet_router/cpu_to_wb/buffer_in/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/packet_router/cpu_to_wb/buffer_out/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/packet_router/cpu_out_fifo/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_rx_chain1/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_rx_chain1/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_rx_chain1/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/u2p_c/vita_rx_chain1/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:211]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:211]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.srcs/sources_1/imports/usrp2/opencores/zpu/core/zpu_core.vhd:211]
INFO: [Synth 8-7052] The timing for the instance i_8/u2p_c/sys_ram/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/u2p_c/sys_ram/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/u2p_c/sys_ram/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/u2p_c/sys_ram/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:06 ; elapsed = 00:03:51 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_tx_chain/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_tx_chain/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_tx_chain/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_tx_chain/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_tx_chain/post_engine_buffering/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/packet_router/cpu_to_wb/buffer_in/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/packet_router/cpu_to_wb/buffer_out/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/packet_router/cpu_out_fifo/middle_fifo/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain1/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain1/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain1/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain1/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/sys_ram/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/sys_ram/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/sys_ram/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/sys_ram/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain0/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain0/db/buffer0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain0/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u2p_c/vita_rx_chain0/db/buffer1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:59 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:59 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:21 ; elapsed = 00:04:06 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:21 ; elapsed = 00:04:06 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:22 ; elapsed = 00:04:07 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:04:07 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|u2plus      | u2p_c/duc_chain/small_hb_interp_q/stbin_d_reg[6] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|u2plus      | u2p_c/ddc_chain0/cordic/cordic_stage12/zo_reg[1] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|u2plus      | u2p_c/ddc_chain0/hb_i/stb_out_pre_reg[3]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|u2plus      | u2p_c/ddc_chain0/hb_q/stb_out_pre_reg[3]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|u2plus      | u2p_c/ddc_chain1/cordic/cordic_stage12/zo_reg[1] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|u2plus      | u2p_c/ddc_chain1/hb_i/stb_out_pre_reg[3]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|u2plus      | u2p_c/ddc_chain1/hb_q/stb_out_pre_reg[3]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|u2plus      | u2p_c/duc_chain/cordic/cordic_stage12/zo_reg[1]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MULT18X18S    |        28|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |xil_internal_svlib_MULT18X18S |    28|
|29    |BUFG                          |     7|
|30    |CARRY4                        |  2942|
|31    |DSP48E1                       |     3|
|34    |ICAPE2                        |     1|
|35    |IDDR                          |    17|
|36    |LUT1                          |   742|
|37    |LUT2                          |  5424|
|38    |LUT3                          |  5865|
|39    |LUT4                          |  3328|
|40    |LUT5                          |  2338|
|41    |LUT6                          |  4175|
|42    |MUXCY                         |    89|
|43    |MUXF7                         |    81|
|44    |ODDR                          |    18|
|46    |PLLE2_ADV                     |     2|
|48    |RAM16X1S                      |    36|
|49    |RAM32M                        |    10|
|50    |RAM64M                        |    11|
|51    |RAMB18E1                      |     8|
|56    |RAMB36E1                      |    17|
|64    |SRL16E                        |  3557|
|65    |STARTUPE2                     |     1|
|66    |FDCE                          |   583|
|67    |FDPE                          |   155|
|68    |FDRE                          | 18206|
|69    |FDSE                          |   542|
|70    |LD                            |     1|
|71    |IBUF                          |    22|
|72    |IBUFDS                        |    17|
|73    |IBUFG                         |     2|
|74    |IBUFGDS                       |     2|
|75    |IOBUF                         |    54|
|76    |OBUF                          |    79|
|77    |OBUFDS                        |    18|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:04:07 . Memory (MB): peak = 1918.277 ; gain = 675.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:03:51 . Memory (MB): peak = 1918.277 ; gain = 675.414
Synthesis Optimization Complete : Time (s): cpu = 00:03:22 ; elapsed = 00:04:08 . Memory (MB): peak = 1918.277 ; gain = 675.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 1918.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3357 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'gmii_rx_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'phyclk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1918.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 34 instances
  IBUFG => IBUF: 2 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 54 instances
  LD => LDCE: 1 instance 
  MULT18X18S => DSP48E1: 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

Synth Design complete, checksum: dd75ec18
INFO: [Common 17-83] Releasing license: Synthesis
651 Infos, 337 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:04:24 . Memory (MB): peak = 1918.277 ; gain = 675.414
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Kintex_FPGA/Kintex_FPGA_vivado.runs/synth_1/u2plus.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file u2plus_utilization_synth.rpt -pb u2plus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 22:44:28 2022...
