Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 00:18:03 2020
| Host         : SC-202004121038 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/iicwr_req_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 134 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.674      -24.469                      2                 1518        0.060        0.000                      0                 1518        0.264        0.000                       0                   816  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
Driver_MIPI0/clk_11/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                   {0.000 5.000}        10.000          100.000         
    Driver_HDMI0/rgb2dvi/U0/SerialClk  {0.000 1.000}        2.000           500.000         
  clk_out2_clk_wiz_1                   {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1                   {0.000 5.000}        10.000          100.000         
clk_100MHz                             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                   {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                   {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                        {0.000 2.380}        4.761           210.040         
  pclk                                 {0.000 9.522}        19.044          52.510          
sys_clk_pin                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                 {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                 {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0_1                 {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Driver_MIPI0/clk_11/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                         0.577        0.000                      0                  793        0.060        0.000                      0                  793        4.020        0.000                       0                   383  
    Driver_HDMI0/rgb2dvi/U0/SerialClk                                                                                                                                                    0.333        0.000                       0                     8  
  clk_out2_clk_wiz_1                                                                                                                                                                     0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                                     7.845        0.000                       0                     3  
clk_100MHz                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                         4.270        0.000                      0                   22        0.227        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0                         0.223        0.000                      0                  237        0.153        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out4_clk_wiz_0                        96.887        0.000                      0                   13        0.237        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                                     7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                          2.606        0.000                       0                     9  
  pclk                                       8.020        0.000                      0                  450        0.088        0.000                      0                  450        9.022        0.000                       0                   265  
sys_clk_pin                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                       4.271        0.000                      0                   22        0.227        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0_1                       0.223        0.000                      0                  237        0.153        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out4_clk_wiz_0_1                      96.891        0.000                      0                   13        0.237        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0_1                                                                                                                                                                   7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                  clk_out1_clk_wiz_1        -10.795      -10.795                      1                    1        2.649        0.000                      0                    1  
clk_out4_clk_wiz_0    clk_out1_clk_wiz_0          7.299        0.000                      0                    1        0.314        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.270        0.000                      0                   22        0.152        0.000                      0                   22  
clk_out4_clk_wiz_0_1  clk_out1_clk_wiz_0          7.304        0.000                      0                    1        0.318        0.000                      0                    1  
pclk                  clk_out2_clk_wiz_0        -13.674      -13.674                      1                    1        4.296        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.223        0.000                      0                  237        0.086        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out4_clk_wiz_0          6.367        0.000                      0                    9        0.378        0.000                      0                    9  
clk_out1_clk_wiz_0_1  clk_out4_clk_wiz_0          6.367        0.000                      0                    9        0.378        0.000                      0                    9  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0         96.887        0.000                      0                   13        0.126        0.000                      0                   13  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.270        0.000                      0                   22        0.152        0.000                      0                   22  
clk_out4_clk_wiz_0    clk_out1_clk_wiz_0_1        7.299        0.000                      0                    1        0.314        0.000                      0                    1  
clk_out4_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.304        0.000                      0                    1        0.318        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.223        0.000                      0                  237        0.086        0.000                      0                  237  
pclk                  clk_out2_clk_wiz_0_1      -13.673      -13.673                      1                    1        4.297        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out4_clk_wiz_0_1        6.371        0.000                      0                    9        0.383        0.000                      0                    9  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1       96.887        0.000                      0                   13        0.126        0.000                      0                   13  
clk_out1_clk_wiz_0_1  clk_out4_clk_wiz_0_1        6.371        0.000                      0                    9        0.383        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Driver_MIPI0/clk_11/inst/clk_in1
  To Clock:  Driver_MIPI0/clk_11/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Driver_MIPI0/clk_11/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Bayer_To_RGB0/color_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2GRAY0/Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 4.183ns (45.255%)  route 5.060ns (54.745%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.689     1.689    Driver_MIPI0/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X32Y17         FDRE                                         r  Driver_MIPI0/Driver_Bayer_To_RGB0/color_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     2.145 r  Driver_MIPI0/Driver_Bayer_To_RGB0/color_g_reg[6]/Q
                         net (fo=10, routed)          1.081     3.226    Driver_MIPI0/Driver_Bayer_To_RGB0/Q[4]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.350 r  Driver_MIPI0/Driver_Bayer_To_RGB0/By_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.350    RGB2GRAY0/By__24_carry_i_5[1]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.928 r  RGB2GRAY0/By_carry__0/O[2]
                         net (fo=3, routed)           0.681     4.609    Driver_MIPI0/Driver_Bayer_To_RGB0/O[2]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.301     4.910 r  Driver_MIPI0/Driver_Bayer_To_RGB0/By__24_carry__0_i_3/O
                         net (fo=1, routed)           0.568     5.479    RGB2GRAY0/Y_reg[0]_i_26[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.016 r  RGB2GRAY0/By__24_carry__0/O[2]
                         net (fo=2, routed)           0.581     6.597    RGB2GRAY0/By[6]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.302     6.899 r  RGB2GRAY0/Y[0]_i_29/O
                         net (fo=1, routed)           0.000     6.899    Driver_MIPI0/Driver_Bayer_To_RGB0/Y[0]_i_15[1]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.479 r  Driver_MIPI0/Driver_Bayer_To_RGB0/Y_reg[0]_i_19/O[2]
                         net (fo=1, routed)           0.579     8.058    RGB2GRAY0/C[9]
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.302     8.360 r  RGB2GRAY0/Y[0]_i_11/O
                         net (fo=1, routed)           0.000     8.360    Driver_MIPI0/Driver_Bayer_To_RGB0/Y[0]_i_3_0[1]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.938 r  Driver_MIPI0/Driver_Bayer_To_RGB0/Y_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.844     9.781    RGB2GRAY0/Y_reg[0]_2[2]
    SLICE_X27Y24         LUT6 (Prop_lut6_I4_O)        0.301    10.082 r  RGB2GRAY0/Y[0]_i_3/O
                         net (fo=1, routed)           0.726    10.809    Driver_MIPI0/Driver_Bayer_To_RGB0/Y_reg[0]_0
    SLICE_X27Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.933 r  Driver_MIPI0/Driver_Bayer_To_RGB0/Y[0]_i_1/O
                         net (fo=1, routed)           0.000    10.933    RGB2GRAY0/Y_reg[0]_1
    SLICE_X27Y25         FDRE                                         r  RGB2GRAY0/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.486    11.486    RGB2GRAY0/clk_out1
    SLICE_X27Y25         FDRE                                         r  RGB2GRAY0/Y_reg[0]/C
                         clock pessimism              0.075    11.561    
                         clock uncertainty           -0.081    11.481    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)        0.029    11.510    RGB2GRAY0/Y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.690ns (22.299%)  route 5.889ns (77.701%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          2.007     7.866    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.149     8.015 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[6]_i_2/O
                         net (fo=1, routed)           0.808     8.822    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[6]_i_2_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.361     9.183 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.183    numfinaltest/D[6]
    SLICE_X34Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.564    11.564    numfinaltest/clk_out1
    SLICE_X34Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[6]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.081    11.559    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.118    11.677    numfinaltest/RGB_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.689ns (22.759%)  route 5.732ns (77.241%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          1.507     7.366    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.149     7.515 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[9]_i_2/O
                         net (fo=1, routed)           1.151     8.666    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[9]_i_2_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.360     9.026 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[9]_i_1/O
                         net (fo=1, routed)           0.000     9.026    numfinaltest/D[9]
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.565    11.565    numfinaltest/clk_out1
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[9]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.081    11.560    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.075    11.635    numfinaltest/RGB_Data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.456ns (19.831%)  route 5.886ns (80.169%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          1.502     7.361    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.485 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[22]_i_2/O
                         net (fo=1, routed)           1.310     8.795    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[22]_i_2_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.152     8.947 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[22]_i_1/O
                         net (fo=1, routed)           0.000     8.947    numfinaltest/D[22]
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.565    11.565    numfinaltest/clk_out1
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[22]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.081    11.560    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.075    11.635    numfinaltest/RGB_Data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.456ns (20.210%)  route 5.748ns (79.790%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          2.007     7.866    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.990 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[21]_i_2/O
                         net (fo=1, routed)           0.667     8.657    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[21]_i_2_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.152     8.809 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[21]_i_1/O
                         net (fo=1, routed)           0.000     8.809    numfinaltest/D[21]
    SLICE_X33Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.564    11.564    numfinaltest/clk_out1
    SLICE_X33Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[21]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.081    11.559    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.075    11.634    numfinaltest/RGB_Data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.428ns (19.970%)  route 5.723ns (80.030%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          2.002     7.861    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.985 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[13]_i_2/O
                         net (fo=1, routed)           0.646     8.631    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[13]_i_2_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.755 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[13]_i_1/O
                         net (fo=1, routed)           0.000     8.755    numfinaltest/D[13]
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.565    11.565    numfinaltest/clk_out1
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[13]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.081    11.560    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029    11.589    numfinaltest/RGB_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/num_test/rom_addr1_reg_rep/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.766ns (22.627%)  route 2.619ns (77.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.605     1.605    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X24Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.518     2.123 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/Q
                         net (fo=36, routed)          1.381     3.504    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[1]
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.628 r  Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_15/O
                         net (fo=3, routed)           0.686     4.314    Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_15_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.438 r  Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_3/O
                         net (fo=1, routed)           0.552     4.991    numfinaltest/num_test/A[7]
    DSP48_X0Y8           DSP48E1                                      r  numfinaltest/num_test/rom_addr1_reg_rep/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.581    11.581    numfinaltest/num_test/clk_out1
    DSP48_X0Y8           DSP48E1                                      r  numfinaltest/num_test/rom_addr1_reg_rep/CLK
                         clock pessimism              0.075    11.656    
                         clock uncertainty           -0.081    11.575    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722     7.853    numfinaltest/num_test/rom_addr1_reg_rep
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.661ns (23.175%)  route 5.506ns (76.825%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.604     1.604    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     2.060 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[8]/Q
                         net (fo=32, routed)          1.465     3.526    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[8]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.148     3.674 r  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10/O
                         net (fo=2, routed)           0.467     4.140    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_10_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.328     4.468 f  Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6/O
                         net (fo=2, routed)           0.589     5.057    Driver_MIPI0/Driver_Csi_To_Dvp0/y_in1_i_6_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.181 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10/O
                         net (fo=2, routed)           0.554     5.734    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_10_n_0
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2/O
                         net (fo=24, routed)          2.002     7.861    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[20]_i_2_n_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.154     8.015 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[5]_i_2/O
                         net (fo=1, routed)           0.430     8.445    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[5]_i_2_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.327     8.772 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.772    numfinaltest/D[5]
    SLICE_X34Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.564    11.564    numfinaltest/clk_out1
    SLICE_X34Y26         FDRE                                         r  numfinaltest/RGB_Data_reg[5]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.081    11.559    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079    11.638    numfinaltest/RGB_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/hdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/RGB_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.565ns (21.993%)  route 5.551ns (78.007%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.601     1.601    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X20Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/hdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.419     2.020 f  Driver_MIPI0/Driver_Csi_To_Dvp0/hdata_reg[3]/Q
                         net (fo=26, routed)          1.257     3.277    Driver_MIPI0/Driver_Csi_To_Dvp0/Q[1]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.324     3.601 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_26/O
                         net (fo=1, routed)           0.433     4.034    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_26_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.326     4.360 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_20/O
                         net (fo=1, routed)           0.706     5.067    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_20_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.191 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_12/O
                         net (fo=1, routed)           1.125     6.315    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data2
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.439 f  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[23]_i_6/O
                         net (fo=2, routed)           0.465     6.904    RGB2GRAY0/RGB_Data19_out__22
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.028 r  RGB2GRAY0/RGB_Data[23]_i_2/O
                         net (fo=20, routed)          1.565     8.593    Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data_reg[23]
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.717 r  Driver_MIPI0/Driver_Csi_To_Dvp0/RGB_Data[18]_i_1/O
                         net (fo=1, routed)           0.000     8.717    numfinaltest/D[18]
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.565    11.565    numfinaltest/clk_out1
    SLICE_X32Y27         FDRE                                         r  numfinaltest/RGB_Data_reg[18]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.081    11.560    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031    11.591    numfinaltest/RGB_Data_reg[18]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numfinaltest/num_test/rom_addr1_reg_rep/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.661%)  route 2.471ns (76.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.605     1.605    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X24Y23         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.518     2.123 r  Driver_MIPI0/Driver_Csi_To_Dvp0/vdata_reg[1]/Q
                         net (fo=36, routed)          1.381     3.504    Driver_MIPI0/Driver_Csi_To_Dvp0/vdata[1]
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.628 r  Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_15/O
                         net (fo=3, routed)           0.691     4.319    Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_15_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.443 r  Driver_MIPI0/Driver_Csi_To_Dvp0/rom_addr1_reg_rep_i_4/O
                         net (fo=1, routed)           0.399     4.843    numfinaltest/num_test/A[6]
    DSP48_X0Y8           DSP48E1                                      r  numfinaltest/num_test/rom_addr1_reg_rep/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.581    11.581    numfinaltest/num_test/clk_out1
    DSP48_X0Y8           DSP48E1                                      r  numfinaltest/num_test/rom_addr1_reg_rep/CLK
                         clock pessimism              0.075    11.656    
                         clock uncertainty           -0.081    11.575    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722     7.853    numfinaltest/num_test/rom_addr1_reg_rep
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  3.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.564     0.564    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X31Y10         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[7]/Q
                         net (fo=2, routed)           0.160     0.865    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.805    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.420%)  route 0.217ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.564     0.564    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X31Y11         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[9]/Q
                         net (fo=2, routed)           0.217     0.921    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.805    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.584     0.584    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y29         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDPE (Prop_fdpe_C_Q)         0.164     0.748 r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y29         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.853     0.853    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y29         FDPE                                         r  Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X38Y29         FDPE (Hold_fdpe_C_D)         0.060     0.644    Driver_HDMI0/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.585%)  route 0.267ns (65.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.564     0.564    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X31Y11         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[8]/Q
                         net (fo=2, routed)           0.267     0.971    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.805    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.564     0.564    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X31Y10         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[4]/Q
                         net (fo=2, routed)           0.267     0.972    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.805    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.115%)  route 0.280ns (57.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=4, routed)           0.280     1.084    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.034%)  route 0.281ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=4, routed)           0.281     1.085    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.034%)  route 0.281ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=4, routed)           0.281     1.085    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.114%)  route 0.272ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.564     0.564    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X31Y11         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Driver_MIPI0/Driver_Csi_To_Dvp0/addrb_r_reg[10]/Q
                         net (fo=2, routed)           0.272     0.977    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.875     0.875    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.805    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.701%)  route 0.285ns (58.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.600     0.600    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     0.804 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=4, routed)           0.285     1.089    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.872     0.872    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.915    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     numfinaltest/num_test/num_4/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     numfinaltest/num_test/num_5/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11     numfinaltest/num_test/num_6/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12     numfinaltest/num_test/num_7/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      numfinaltest/num_test/num_8/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      numfinaltest/num_test/num_9/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y27     Driver_MIPI0/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y13     Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y27     Driver_MIPI0/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y27     Driver_MIPI0/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y14     Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Driver_HDMI0/rgb2dvi/U0/SerialClk
  To Clock:  Driver_HDMI0/rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Driver_HDMI0/rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Driver_HDMI0/rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y26  Driver_HDMI0/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y25  Driver_HDMI0/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y32  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y31  Driver_HDMI0/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y30  Driver_HDMI0/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y29  Driver_HDMI0/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y28  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y27  Driver_HDMI0/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    Driver_MIPI0/clk_11/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    Driver_MIPI0/clk_11/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.507ns (27.472%)  route 3.979ns (72.528%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.474     3.976    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.100 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.591     4.691    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_CE)      -0.205     8.961    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.631ns (30.907%)  route 3.646ns (69.093%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.329     3.831    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.124     3.955 r  Driver_IIC0/SDA_Out_i_8/O
                         net (fo=1, routed)           0.403     4.358    Driver_IIC0/SDA_Out_i_8_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     4.482 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     4.482    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_D)        0.029     9.195    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.507ns (29.905%)  route 3.532ns (70.095%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.618     4.120    Driver_IIC0/n_state[0]
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.244    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y5          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.507ns (30.818%)  route 3.383ns (69.182%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.469     3.971    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124     4.095 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.095    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.081     9.247    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.507ns (30.887%)  route 3.372ns (69.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.084 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.084    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.499ns (30.774%)  route 3.372ns (69.226%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT5 (Prop_lut5_I1_O)        0.116     4.076 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.076    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.118     9.284    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.352ns (31.546%)  route 2.934ns (68.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 f  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.849     3.159    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.491 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.491    Driver_IIC0/n_state__0[2]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.352ns (32.861%)  route 2.762ns (67.139%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 r  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.677     2.988    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.320 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    Driver_IIC0/n_state__0[1]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.316ns (32.702%)  route 2.708ns (67.298%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=6, routed)           1.001     0.625    Driver_IIC0/scl_cnt[5]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.321     0.946 r  Driver_IIC0/SDA_Out_i_10/O
                         net (fo=1, routed)           0.452     1.398    Driver_IIC0/SDA_Out_i_10_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.328     1.726 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=4, routed)           0.661     2.387    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.124     2.511 r  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=2, routed)           0.594     3.105    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.229 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.229    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y3          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.027ns (29.444%)  route 2.461ns (70.556%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.116     2.569    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.693 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.693    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.252    Driver_IIC0/scl_cnt[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.433    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.664%)  route 0.147ns (41.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.147    -0.249    Driver_IIC0/scl_cnt[7]
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.533%)  route 0.175ns (48.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.217    Driver_IIC0/c_state[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y5          FDCE (Hold_fdce_C_D)         0.092    -0.425    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.249    Driver_IIC0/iic_wr_en_r0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.045    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.468    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.251ns (62.098%)  route 0.153ns (37.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.103    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.131    -0.429    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.042    -0.176 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.107    -0.453    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.160 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.924%)  route 0.258ns (58.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.258    -0.162    Driver_IIC0/scl_cnt[0]
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.404    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.149    Driver_IIC0/c_state[1]
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.104 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.120    -0.397    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.091    -0.469    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y4      Driver_IIC0/scl_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.324    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.279 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.432    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.351    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.306 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.326    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.281 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.486    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.302    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.072    -0.484    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.072    -0.484    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.305    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.128    -0.299    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.486    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             98.445ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.773ns (53.248%)  route 0.679ns (46.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.679     0.363    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.295     0.658 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.658    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    99.103    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.103    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 98.445    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.779ns (51.643%)  route 0.729ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     0.414    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.301     0.715 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 98.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.142    -0.277    Diver_OV5647_Init/IIC_Write
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091    -0.468    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121    -0.438    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.540%)  route 0.766ns (80.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.232    -0.187    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.393    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.247    -0.546    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.537    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.930    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    clk_10/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.221ns  (logic 0.422ns (34.552%)  route 0.799ns (65.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 20.818 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.818    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.422    21.240 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.799    22.039    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.512    29.102    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.215    30.317    
                         clock uncertainty           -0.035    30.281    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.222    30.059    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.060    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.243ns  (logic 0.459ns (36.932%)  route 0.784ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.784    22.070    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    30.208    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.956ns  (logic 0.422ns (44.122%)  route 0.534ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.055ns = ( 29.099 - 19.044 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 20.818 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.818    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.422    21.240 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.534    21.774    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.509    29.099    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.215    30.314    
                         clock uncertainty           -0.035    30.278    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.239    30.039    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.040    
                         arrival time                         -21.774    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.120ns  (logic 0.459ns (40.979%)  route 0.661ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.661    21.947    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.058    30.230    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.900ns  (logic 0.422ns (46.912%)  route 0.478ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.055ns = ( 29.099 - 19.044 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 20.818 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.818    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.422    21.240 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.478    21.717    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.509    29.099    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.215    30.314    
                         clock uncertainty           -0.035    30.278    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.254    30.024    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.899ns  (logic 0.422ns (46.949%)  route 0.477ns (53.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.055ns = ( 29.099 - 19.044 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 20.818 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.818    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.422    21.240 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.477    21.717    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.509    29.099    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.215    30.314    
                         clock uncertainty           -0.035    30.278    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.236    30.042    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.073ns  (logic 0.459ns (42.787%)  route 0.614ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.614    21.900    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    30.227    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.765%)  route 0.523ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.523    21.808    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.081    30.208    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.052%)  route 0.477ns (50.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.477    21.763    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.067    30.222    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.763    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.932ns  (logic 0.459ns (49.263%)  route 0.473ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.187 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.827    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.473    21.759    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y6           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    30.222    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.759    
  -------------------------------------------------------------------
                         slack                                  8.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.851%)  route 0.229ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.562     3.497    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y15         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.128     3.625 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[7]/Q
                         net (fo=7, routed)           0.229     3.854    Driver_MIPI0/Data_To_Csi/U0/parser_inst/D[7]
    SLICE_X18Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.826     4.921    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
                         clock pessimism             -1.165     3.756    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.010     3.766    Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.786%)  route 0.259ns (58.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.557     3.492    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y17         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141     3.633 f  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tlast_reg/Q
                         net (fo=2, routed)           0.259     3.892    Driver_MIPI0/Driver_Csi_To_Dvp0/m_axis_tlast
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.045     3.937 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_i_1/O
                         net (fo=1, routed)           0.000     3.937    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_i_1_n_0
    SLICE_X21Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.821     4.916    Driver_MIPI0/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
                         clock pessimism             -1.165     3.751    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.092     3.843    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg
  -------------------------------------------------------------------
                         required time                         -3.843    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.998%)  route 0.345ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.561     3.496    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/Q
                         net (fo=8, routed)           0.345     3.982    Driver_MIPI0/Data_To_Csi/U0/parser_inst/D[1]
    SLICE_X19Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.826     4.921    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/C
                         clock pessimism             -1.165     3.756    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.072     3.828    Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.563     3.498    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     3.639 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/Q
                         net (fo=1, routed)           0.105     3.744    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[7]
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.925    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/C
                         clock pessimism             -1.413     3.512    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.072     3.584    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.563     3.498    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     3.639 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][10]/Q
                         net (fo=8, routed)           0.101     3.740    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/p_7_in[2]
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.830     4.925    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][2]/C
                         clock pessimism             -1.427     3.498    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     3.573    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.366%)  route 0.133ns (48.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.563     3.498    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     3.639 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/Q
                         net (fo=3, routed)           0.133     3.772    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/p_7_in[15]
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.828     4.923    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/C
                         clock pessimism             -1.394     3.529    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     3.599    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.561     3.496    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[1]/Q
                         net (fo=1, routed)           0.097     3.734    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl[1]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.045     3.779 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.779    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[1]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.829     4.924    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y16          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]/C
                         clock pessimism             -1.415     3.509    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.091     3.600    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.562     3.497    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y14          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[12]/Q
                         net (fo=1, routed)           0.098     3.736    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl[12]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.045     3.781 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     3.781    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[12]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.831     4.926    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y14          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]/C
                         clock pessimism             -1.416     3.510    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.092     3.602    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.149%)  route 0.420ns (74.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.558     3.493    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     3.634 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.420     4.053    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.872     4.967    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     3.869    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.149%)  route 0.420ns (74.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.558     3.493    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y14         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     3.634 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.420     4.053    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.095 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.872     4.967    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     3.869    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y3  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X4Y18    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y18    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y18    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y18    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y17    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y9     Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X5Y9     Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X7Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X6Y10    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.507ns (27.472%)  route 3.979ns (72.528%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.474     3.976    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.100 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.591     4.691    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_CE)      -0.205     8.962    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.631ns (30.907%)  route 3.646ns (69.093%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.329     3.831    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.124     3.955 r  Driver_IIC0/SDA_Out_i_8/O
                         net (fo=1, routed)           0.403     4.358    Driver_IIC0/SDA_Out_i_8_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     4.482 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     4.482    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_D)        0.029     9.196    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.507ns (29.905%)  route 3.532ns (70.095%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.618     4.120    Driver_IIC0/n_state[0]
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.244    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X34Y5          FDCE (Setup_fdce_C_D)        0.077     9.244    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.507ns (30.818%)  route 3.383ns (69.182%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.469     3.971    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124     4.095 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.095    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.081     9.248    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.507ns (30.887%)  route 3.372ns (69.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.084 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.084    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.077     9.244    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.499ns (30.774%)  route 3.372ns (69.226%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT5 (Prop_lut5_I1_O)        0.116     4.076 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.076    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.118     9.285    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.352ns (31.546%)  route 2.934ns (68.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 f  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.849     3.159    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.491 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.491    Driver_IIC0/n_state__0[2]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.198    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.352ns (32.861%)  route 2.762ns (67.139%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 r  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.677     2.988    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.320 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    Driver_IIC0/n_state__0[1]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.198    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.316ns (32.702%)  route 2.708ns (67.298%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=6, routed)           1.001     0.625    Driver_IIC0/scl_cnt[5]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.321     0.946 r  Driver_IIC0/SDA_Out_i_10/O
                         net (fo=1, routed)           0.452     1.398    Driver_IIC0/SDA_Out_i_10_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.328     1.726 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=4, routed)           0.661     2.387    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.124     2.511 r  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=2, routed)           0.594     3.105    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.229 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.229    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X34Y3          FDCE (Setup_fdce_C_D)        0.077     9.244    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.027ns (29.444%)  route 2.461ns (70.556%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.116     2.569    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.693 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.693    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.167    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)        0.031     9.198    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.252    Driver_IIC0/scl_cnt[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.433    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.664%)  route 0.147ns (41.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.147    -0.249    Driver_IIC0/scl_cnt[7]
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.533%)  route 0.175ns (48.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.217    Driver_IIC0/c_state[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y5          FDCE (Hold_fdce_C_D)         0.092    -0.425    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.249    Driver_IIC0/iic_wr_en_r0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.045    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.468    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.251ns (62.098%)  route 0.153ns (37.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.103    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.131    -0.429    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.042    -0.176 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.107    -0.453    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.160 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.924%)  route 0.258ns (58.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.258    -0.162    Driver_IIC0/scl_cnt[0]
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.404    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.149    Driver_IIC0/c_state[1]
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.104 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.120    -0.397    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.091    -0.469    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y3      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y5      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Dir_reg_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      Driver_IIC0/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4      Driver_IIC0/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y4      Driver_IIC0/scl_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.324    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.279 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.432    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.351    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.306 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.326    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.281 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.486    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.302    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.072    -0.484    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.072    -0.484    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.305    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.128    -0.299    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.486    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.891ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.106    99.078    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.554    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.891    

Slack (MET) :             96.891ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.106    99.078    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.554    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.891    

Slack (MET) :             96.891ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.106    99.078    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.554    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.891    

Slack (MET) :             96.891ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.106    99.078    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.554    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.891    

Slack (MET) :             97.402ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.402    

Slack (MET) :             97.402ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.402    

Slack (MET) :             97.402ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.402    

Slack (MET) :             97.402ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.402    

Slack (MET) :             98.449ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.773ns (53.248%)  route 0.679ns (46.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.679     0.363    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.295     0.658 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.658    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.106    99.078    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    99.107    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.107    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 98.449    

Slack (MET) :             98.463ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.779ns (51.643%)  route 0.729ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     0.414    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.301     0.715 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)        0.077    99.177    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.177    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 98.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.142    -0.277    Diver_OV5647_Init/IIC_Write
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091    -0.468    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121    -0.438    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.575    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.540%)  route 0.766ns (80.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.232    -0.187    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.393    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.247    -0.546    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.537    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.930    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    clk_10/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y2      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y2      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack      -10.795ns,  Total Violation      -10.795ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.795ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (clk_out1_clk_wiz_1 rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.789ns  (logic 0.456ns (57.803%)  route 0.333ns (42.197%))
  Logic Levels:           0  
  Clock Path Skew:        -9.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 2591.488 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.273ns = ( 2601.257 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  2589.984    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  2593.497    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.621 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557  2594.178    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.274 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.416    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.519 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.858    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.840 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.553    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  2599.649 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.607  2601.256    Driver_MIPI0/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.456  2601.712 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.333  2602.045    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start
    SLICE_X19Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   2590.000  2590.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2590.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430  2591.430    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064  2588.366 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543  2589.909    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2590.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         1.488  2591.489    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X19Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
                         clock pessimism              0.000  2591.489    
                         clock uncertainty           -0.195  2591.294    
    SLICE_X19Y19         FDRE (Setup_fdre_C_D)       -0.043  2591.251    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                       2591.250    
                         arrival time                       -2602.046    
  -------------------------------------------------------------------
                         slack                                -10.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.649ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        -2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.554     3.489    Driver_MIPI0/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     3.630 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_reg/Q
                         net (fo=2, routed)           0.111     3.741    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start
    SLICE_X19Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    Driver_MIPI0/clk_11/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Driver_MIPI0/clk_11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Driver_MIPI0/clk_11/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Driver_MIPI0/clk_11/inst/clkout1_buf/O
                         net (fo=381, routed)         0.821     0.821    Driver_MIPI0/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X19Y19         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.195     1.015    
    SLICE_X19Y19         FDRE (Hold_fdre_C_D)         0.076     1.091    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  2.649    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.744     1.406    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506     8.597    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.003    
                         clock uncertainty           -0.231     8.772    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.067     8.705    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.176%)  route 0.788ns (84.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.788     0.370    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.070     0.056    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.507ns (27.472%)  route 3.979ns (72.528%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.474     3.976    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.100 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.591     4.691    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_CE)      -0.205     8.961    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.631ns (30.907%)  route 3.646ns (69.093%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.329     3.831    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.124     3.955 r  Driver_IIC0/SDA_Out_i_8/O
                         net (fo=1, routed)           0.403     4.358    Driver_IIC0/SDA_Out_i_8_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     4.482 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     4.482    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_D)        0.029     9.195    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.507ns (29.905%)  route 3.532ns (70.095%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.618     4.120    Driver_IIC0/n_state[0]
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.244    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y5          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.507ns (30.818%)  route 3.383ns (69.182%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.469     3.971    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124     4.095 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.095    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.081     9.247    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.507ns (30.887%)  route 3.372ns (69.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.084 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.084    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.499ns (30.774%)  route 3.372ns (69.226%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT5 (Prop_lut5_I1_O)        0.116     4.076 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.076    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.118     9.284    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.352ns (31.546%)  route 2.934ns (68.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 f  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.849     3.159    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.491 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.491    Driver_IIC0/n_state__0[2]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.352ns (32.861%)  route 2.762ns (67.139%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 r  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.677     2.988    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.320 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    Driver_IIC0/n_state__0[1]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.316ns (32.702%)  route 2.708ns (67.298%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=6, routed)           1.001     0.625    Driver_IIC0/scl_cnt[5]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.321     0.946 r  Driver_IIC0/SDA_Out_i_10/O
                         net (fo=1, routed)           0.452     1.398    Driver_IIC0/SDA_Out_i_10_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.328     1.726 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=4, routed)           0.661     2.387    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.124     2.511 r  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=2, routed)           0.594     3.105    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.229 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.229    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y3          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.027ns (29.444%)  route 2.461ns (70.556%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.116     2.569    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.693 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.693    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.252    Driver_IIC0/scl_cnt[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.359    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.664%)  route 0.147ns (41.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.147    -0.249    Driver_IIC0/scl_cnt[7]
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.533%)  route 0.175ns (48.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.217    Driver_IIC0/c_state[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X32Y5          FDCE (Hold_fdce_C_D)         0.092    -0.351    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.249    Driver_IIC0/iic_wr_en_r0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.045    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.394    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.251ns (62.098%)  route 0.153ns (37.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.103    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.131    -0.355    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.042    -0.176 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.107    -0.379    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.160 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.924%)  route 0.258ns (58.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.258    -0.162    Driver_IIC0/scl_cnt[0]
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.330    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.149    Driver_IIC0/c_state[1]
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.104 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.120    -0.323    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.091    -0.395    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.744     1.406    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506     8.597    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.003    
                         clock uncertainty           -0.226     8.777    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.067     8.710    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.176%)  route 0.788ns (84.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.788     0.370    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.226    -0.019    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.070     0.051    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -13.674ns,  Total Violation      -13.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.674ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 1293.602 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 1306.288 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557  1299.186    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.282 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.425    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.528 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.867    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.849 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.562    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630  1306.288    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456  1306.744 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.067    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.511  1293.602    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.602    
                         clock uncertainty           -0.166  1293.436    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.043  1293.393    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.393    
                         arrival time                       -1307.067    
  -------------------------------------------------------------------
                         slack                                -13.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.296ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.741    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.832    -0.797    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.797    
                         clock uncertainty            0.166    -0.631    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.076    -0.555    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  4.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.324    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.279 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.365    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.351    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.306 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.326    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.281 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.302    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.072    -0.417    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.072    -0.417    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.305    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.128    -0.299    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.870    91.531    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.124    91.655 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    91.655    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    98.802    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.802    
                         arrival time                         -91.655    
  -------------------------------------------------------------------
                         slack                                  7.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.296%)  route 0.831ns (81.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.831     0.411    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.456 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.456    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091     0.078    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.870    91.531    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.124    91.655 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    91.655    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    98.802    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.802    
                         arrival time                         -91.655    
  -------------------------------------------------------------------
                         slack                                  7.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.296%)  route 0.831ns (81.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.831     0.411    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.456 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.456    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091     0.078    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             98.445ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.773ns (53.248%)  route 0.679ns (46.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.679     0.363    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.295     0.658 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.658    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    99.103    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.103    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 98.445    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0 rise@100.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.779ns (51.643%)  route 0.729ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     0.414    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.301     0.715 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 98.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.142    -0.277    Diver_OV5647_Init/IIC_Write
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091    -0.358    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121    -0.328    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.540%)  route 0.766ns (80.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.232    -0.187    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.393    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.247    -0.546    
                         clock uncertainty            0.111    -0.436    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.427    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.819    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.507ns (27.472%)  route 3.979ns (72.528%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.474     3.976    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.100 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.591     4.691    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_CE)      -0.205     8.961    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.631ns (30.907%)  route 3.646ns (69.093%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.329     3.831    Driver_IIC0/n_state[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.124     3.955 r  Driver_IIC0/SDA_Out_i_8/O
                         net (fo=1, routed)           0.403     4.358    Driver_IIC0/SDA_Out_i_8_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     4.482 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     4.482    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X35Y4          FDPE (Setup_fdpe_C_D)        0.029     9.195    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.507ns (29.905%)  route 3.532ns (70.095%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.618     4.120    Driver_IIC0/n_state[0]
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124     4.244 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.244    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y5          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.507ns (30.818%)  route 3.383ns (69.182%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.469     3.971    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124     4.095 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.095    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.081     9.247    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.507ns (30.887%)  route 3.372ns (69.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.084 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.084    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.499ns (30.774%)  route 3.372ns (69.226%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.990     2.443    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.153     2.596 f  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=1, routed)           0.580     3.175    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.327     3.502 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=7, routed)           0.458     3.960    Driver_IIC0/n_state[0]
    SLICE_X34Y4          LUT5 (Prop_lut5_I1_O)        0.116     4.076 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.076    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y4          FDCE (Setup_fdce_C_D)        0.118     9.284    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.352ns (31.546%)  route 2.934ns (68.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 f  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.849     3.159    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.491 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.491    Driver_IIC0/n_state__0[2]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.352ns (32.861%)  route 2.762ns (67.139%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 f  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 r  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 f  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          0.740     2.193    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.117     2.310 r  Driver_IIC0/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.677     2.988    Driver_IIC0/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.332     3.320 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    Driver_IIC0/n_state__0[1]
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.316ns (32.702%)  route 2.708ns (67.298%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=6, routed)           1.001     0.625    Driver_IIC0/scl_cnt[5]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.321     0.946 r  Driver_IIC0/SDA_Out_i_10/O
                         net (fo=1, routed)           0.452     1.398    Driver_IIC0/SDA_Out_i_10_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.328     1.726 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=4, routed)           0.661     2.387    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I3_O)        0.124     2.511 r  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=2, routed)           0.594     3.105    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.229 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.229    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X34Y3          FDCE (Setup_fdce_C_D)        0.077     9.243    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.027ns (29.444%)  route 2.461ns (70.556%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.478    -0.317 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.744     0.427    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.301     0.728 f  Driver_IIC0/FSM_sequential_c_state[3]_i_4/O
                         net (fo=2, routed)           0.601     1.329    Driver_IIC0/FSM_sequential_c_state[3]_i_4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=18, routed)          1.116     2.569    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.693 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.693    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.570     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)        0.031     9.197    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.252    Driver_IIC0/scl_cnt[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.359    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.664%)  route 0.147ns (41.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.147    -0.249    Driver_IIC0/scl_cnt[7]
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.533%)  route 0.175ns (48.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.217    Driver_IIC0/c_state[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[3]
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X32Y5          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X32Y5          FDCE (Hold_fdce_C_D)         0.092    -0.351    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.249    Driver_IIC0/iic_wr_en_r0
    SLICE_X31Y4          LUT5 (Prop_lut5_I1_O)        0.045    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.092    -0.394    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.251ns (62.098%)  route 0.153ns (37.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.103    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.131    -0.355    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.042    -0.176 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.107    -0.379    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.148    -0.412 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.153    -0.259    Driver_IIC0/scl_cnt[6]
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.160 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.924%)  route 0.258ns (58.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X29Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.258    -0.162    Driver_IIC0/scl_cnt[0]
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X30Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121    -0.330    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X32Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.149    Driver_IIC0/c_state[1]
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.104 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    Driver_IIC0/n_state__0[0]
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.120    -0.323    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.202    -0.218    Driver_IIC0/scl_cnt[2]
    SLICE_X31Y3          LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y3          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.091    -0.395    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.744     1.406    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506     8.597    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.003    
                         clock uncertainty           -0.231     8.772    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.067     8.705    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.176%)  route 0.788ns (84.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.788     0.370    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.070     0.056    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.744     1.406    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.506     8.597    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.003    
                         clock uncertainty           -0.226     8.777    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.067     8.710    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.176%)  route 0.788ns (84.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.788     0.370    Driver_IIC0/IIC_Write
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.226    -0.019    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.070     0.051    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.660ns (37.154%)  route 2.808ns (62.846%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.012     2.518    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.329     2.847 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_2/O
                         net (fo=13, routed)          0.821     3.668    Driver_MIPI0/Data_Read/U0/clock_system_inst/wait_cnt
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.659%)  route 3.384ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.245     3.410    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.660ns (40.013%)  route 2.489ns (59.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.975     0.693    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.817    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.349 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.506 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.607     2.113    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.329     2.442 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.907     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X8Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.006%)  route 3.311ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.840     0.494    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.618 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.661     1.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     1.402 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.041    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.165 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.172     3.337    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.324    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.279 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.365    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.351    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045    -0.306 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.326    Driver_MIPI0/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.281 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.306    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[14]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.302    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.072    -0.417    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.072    -0.417    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.305    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.128    -0.299    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.673ns,  Total Violation      -13.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.673ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 1293.602 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.296ns = ( 1306.288 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557  1299.186    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.282 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.425    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.528 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.867    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.849 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.562    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630  1306.288    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456  1306.744 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.067    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.511  1293.602    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.602    
                         clock uncertainty           -0.165  1293.436    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.043  1293.393    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.394    
                         arrival time                       -1307.067    
  -------------------------------------------------------------------
                         slack                                -13.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X7Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.741    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.832    -0.797    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.797    
                         clock uncertainty            0.165    -0.632    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.076    -0.556    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  4.297    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.870    91.531    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.124    91.655 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    91.655    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    98.807    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.807    
                         arrival time                         -91.655    
  -------------------------------------------------------------------
                         slack                                  7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.296%)  route 0.831ns (81.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.831     0.411    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.456 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.456    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091     0.073    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             96.887ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.607%)  route 1.877ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.338 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.727     0.389    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.124     0.513 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150     1.663    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.550    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 96.887    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.773ns (33.283%)  route 1.550ns (66.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.725     0.409    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X30Y2          LUT6 (Prop_lut6_I4_O)        0.295     0.704 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824     1.529    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 97.398    

Slack (MET) :             98.445ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.773ns (53.248%)  route 0.679ns (46.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.679     0.363    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.295     0.658 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.658    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.184    
                         clock uncertainty           -0.111    99.074    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    99.103    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.103    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 98.445    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.779ns (51.643%)  route 0.729ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.729     0.414    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.301     0.715 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 98.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.142    -0.277    Diver_OV5647_Init/IIC_Write
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091    -0.358    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121    -0.328    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.247ns (35.958%)  route 0.440ns (64.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.411 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.138    -0.273    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.099    -0.174 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.128    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.465    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.540%)  route 0.766ns (80.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.232    -0.187    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.393    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.247    -0.546    
                         clock uncertainty            0.111    -0.436    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.427    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.819    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.662%)  route 2.097ns (78.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.947    90.608    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.124    90.732 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           1.150    91.883    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -91.883    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.136    90.797    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.124    90.921 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.824    91.746    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y2          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -91.746    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        2.450ns  (logic 0.580ns (23.677%)  route 1.870ns (76.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456    89.661 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          1.870    91.531    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.124    91.655 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    91.655    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.029    98.807    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.807    
                         arrival time                         -91.655    
  -------------------------------------------------------------------
                         slack                                  7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.296%)  route 0.831ns (81.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.831     0.411    Diver_OV5647_Init/iicwr_req
    SLICE_X31Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.456 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.456    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X31Y2          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.091     0.073    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.425     0.006    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.301     0.352    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X31Y4          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=21, routed)          0.326    -0.093    Diver_OV5647_Init/iicwr_req
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.048 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     0.486    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout4_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out4
    SLICE_X30Y2          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y2          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.495    





