[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 100000
Simulation Instructions: 100000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
DEADLOCK! CPU 0 cycle 500
[cpu0_IFETCH] entry:   0 instr_id: 0 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2
[cpu0_IFETCH] entry:   1 instr_id: 1 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2
[cpu0_IFETCH] entry:   2 instr_id: 2 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2
[cpu0_IFETCH] entry:   3 instr_id: 3 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2
[cpu0_IFETCH] entry:   4 instr_id: 4 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2
[cpu0_IFETCH] entry:   5 instr_id: 5 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2
[cpu0_IFETCH] entry:   6 instr_id: 6 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 3
[cpu0_IFETCH] entry:   7 instr_id: 7 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 3
[cpu0_IFETCH] entry:   8 instr_id: 8 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 3
[cpu0_IFETCH] entry:   9 instr_id: 9 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 3
[cpu0_IFETCH] entry:  10 instr_id: 10 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 3
[cpu0_IFETCH] entry:  11 instr_id: 11 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 3
[cpu0_IFETCH] entry:  12 instr_id: 12 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 4
[cpu0_IFETCH] entry:  13 instr_id: 13 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 4
[cpu0_IFETCH] entry:  14 instr_id: 14 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 4
[cpu0_IFETCH] entry:  15 instr_id: 15 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 4
[cpu0_IFETCH] entry:  16 instr_id: 16 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 4
[cpu0_IFETCH] entry:  17 instr_id: 17 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 4
[cpu0_IFETCH] entry:  18 instr_id: 18 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 5
[cpu0_IFETCH] entry:  19 instr_id: 19 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 2 event: 5
[cpu0_IFETCH] entry:  20 instr_id: 20 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 5
[cpu0_IFETCH] entry:  21 instr_id: 21 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 5
[cpu0_IFETCH] entry:  22 instr_id: 22 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 5
[cpu0_IFETCH] entry:  23 instr_id: 23 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 5
[cpu0_IFETCH] entry:  24 instr_id: 24 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 6
[cpu0_IFETCH] entry:  25 instr_id: 25 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 6
[cpu0_IFETCH] entry:  26 instr_id: 26 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 6
[cpu0_IFETCH] entry:  27 instr_id: 27 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 6
[cpu0_IFETCH] entry:  28 instr_id: 28 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 6
[cpu0_IFETCH] entry:  29 instr_id: 29 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 6
[cpu0_IFETCH] entry:  30 instr_id: 30 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 7
[cpu0_IFETCH] entry:  31 instr_id: 31 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 7
[cpu0_IFETCH] entry:  32 instr_id: 32 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 7
[cpu0_IFETCH] entry:  33 instr_id: 33 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 7
[cpu0_IFETCH] entry:  34 instr_id: 34 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 7
[cpu0_IFETCH] entry:  35 instr_id: 35 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 7
[cpu0_IFETCH] entry:  36 instr_id: 36 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 8
[cpu0_IFETCH] entry:  37 instr_id: 37 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 8
[cpu0_IFETCH] entry:  38 instr_id: 38 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 8
[cpu0_IFETCH] entry:  39 instr_id: 39 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 8
[cpu0_IFETCH] entry:  40 instr_id: 40 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 8
[cpu0_IFETCH] entry:  41 instr_id: 41 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 8
[cpu0_IFETCH] entry:  42 instr_id: 42 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 9
[cpu0_IFETCH] entry:  43 instr_id: 43 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 9
[cpu0_IFETCH] entry:  44 instr_id: 44 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 9
[cpu0_IFETCH] entry:  45 instr_id: 45 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 9
[cpu0_IFETCH] entry:  46 instr_id: 46 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 9
[cpu0_IFETCH] entry:  47 instr_id: 47 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 9
[cpu0_IFETCH] entry:  48 instr_id: 48 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  49 instr_id: 49 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  50 instr_id: 50 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  51 instr_id: 51 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  52 instr_id: 52 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  53 instr_id: 53 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 10
[cpu0_IFETCH] entry:  54 instr_id: 54 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  55 instr_id: 55 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  56 instr_id: 56 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  57 instr_id: 57 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  58 instr_id: 58 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  59 instr_id: 59 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 11
[cpu0_IFETCH] entry:  60 instr_id: 60 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 12
[cpu0_IFETCH] entry:  61 instr_id: 61 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 12
[cpu0_IFETCH] entry:  62 instr_id: 62 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 12
[cpu0_IFETCH] entry:  63 instr_id: 63 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 12

cpu0_DECODE empty

cpu0_DISPATCH empty

cpu0_ROB empty

Frontend Register Allocation Table        Backend Register Allocation Table
Arch reg:   0    Phys reg:  -1            Arch reg:   0    Phys reg:  -1
Arch reg:   1    Phys reg:  -1            Arch reg:   1    Phys reg:  -1
Arch reg:   2    Phys reg:  -1            Arch reg:   2    Phys reg:  -1
Arch reg:   3    Phys reg:  -1            Arch reg:   3    Phys reg:  -1
Arch reg:   4    Phys reg:  -1            Arch reg:   4    Phys reg:  -1
Arch reg:   5    Phys reg:  -1            Arch reg:   5    Phys reg:  -1
Arch reg:   6    Phys reg:  -1            Arch reg:   6    Phys reg:  -1
Arch reg:   7    Phys reg:  -1            Arch reg:   7    Phys reg:  -1
Arch reg:   8    Phys reg:  -1            Arch reg:   8    Phys reg:  -1
Arch reg:   9    Phys reg:  -1            Arch reg:   9    Phys reg:  -1
Arch reg:  10    Phys reg:  -1            Arch reg:  10    Phys reg:  -1
Arch reg:  11    Phys reg:  -1            Arch reg:  11    Phys reg:  -1
Arch reg:  12    Phys reg:  -1            Arch reg:  12    Phys reg:  -1
Arch reg:  13    Phys reg:  -1            Arch reg:  13    Phys reg:  -1
Arch reg:  14    Phys reg:  -1            Arch reg:  14    Phys reg:  -1
Arch reg:  15    Phys reg:  -1            Arch reg:  15    Phys reg:  -1
Arch reg:  16    Phys reg:  -1            Arch reg:  16    Phys reg:  -1
Arch reg:  17    Phys reg:  -1            Arch reg:  17    Phys reg:  -1
Arch reg:  18    Phys reg:  -1            Arch reg:  18    Phys reg:  -1
Arch reg:  19    Phys reg:  -1            Arch reg:  19    Phys reg:  -1
Arch reg:  20    Phys reg:  -1            Arch reg:  20    Phys reg:  -1
Arch reg:  21    Phys reg:  -1            Arch reg:  21    Phys reg:  -1
Arch reg:  22    Phys reg:  -1            Arch reg:  22    Phys reg:  -1
Arch reg:  23    Phys reg:  -1            Arch reg:  23    Phys reg:  -1
Arch reg:  24    Phys reg:  -1            Arch reg:  24    Phys reg:  -1
Arch reg:  25    Phys reg:  -1            Arch reg:  25    Phys reg:  -1
Arch reg:  26    Phys reg:  -1            Arch reg:  26    Phys reg:  -1
Arch reg:  27    Phys reg:  -1            Arch reg:  27    Phys reg:  -1
Arch reg:  28    Phys reg:  -1            Arch reg:  28    Phys reg:  -1
Arch reg:  29    Phys reg:  -1            Arch reg:  29    Phys reg:  -1
Arch reg:  30    Phys reg:  -1            Arch reg:  30    Phys reg:  -1
Arch reg:  31    Phys reg:  -1            Arch reg:  31    Phys reg:  -1
Arch reg:  32    Phys reg:  -1            Arch reg:  32    Phys reg:  -1
Arch reg:  33    Phys reg:  -1            Arch reg:  33    Phys reg:  -1
Arch reg:  34    Phys reg:  -1            Arch reg:  34    Phys reg:  -1
Arch reg:  35    Phys reg:  -1            Arch reg:  35    Phys reg:  -1
Arch reg:  36    Phys reg:  -1            Arch reg:  36    Phys reg:  -1
Arch reg:  37    Phys reg:  -1            Arch reg:  37    Phys reg:  -1
Arch reg:  38    Phys reg:  -1            Arch reg:  38    Phys reg:  -1
Arch reg:  39    Phys reg:  -1            Arch reg:  39    Phys reg:  -1
Arch reg:  40    Phys reg:  -1            Arch reg:  40    Phys reg:  -1
Arch reg:  41    Phys reg:  -1            Arch reg:  41    Phys reg:  -1
Arch reg:  42    Phys reg:  -1            Arch reg:  42    Phys reg:  -1
Arch reg:  43    Phys reg:  -1            Arch reg:  43    Phys reg:  -1
Arch reg:  44    Phys reg:  -1            Arch reg:  44    Phys reg:  -1
Arch reg:  45    Phys reg:  -1            Arch reg:  45    Phys reg:  -1
Arch reg:  46    Phys reg:  -1            Arch reg:  46    Phys reg:  -1
Arch reg:  47    Phys reg:  -1            Arch reg:  47    Phys reg:  -1
Arch reg:  48    Phys reg:  -1            Arch reg:  48    Phys reg:  -1
Arch reg:  49    Phys reg:  -1            Arch reg:  49    Phys reg:  -1
Arch reg:  50    Phys reg:  -1            Arch reg:  50    Phys reg:  -1
Arch reg:  51    Phys reg:  -1            Arch reg:  51    Phys reg:  -1
Arch reg:  52    Phys reg:  -1            Arch reg:  52    Phys reg:  -1
Arch reg:  53    Phys reg:  -1            Arch reg:  53    Phys reg:  -1
Arch reg:  54    Phys reg:  -1            Arch reg:  54    Phys reg:  -1
Arch reg:  55    Phys reg:  -1            Arch reg:  55    Phys reg:  -1
Arch reg:  56    Phys reg:  -1            Arch reg:  56    Phys reg:  -1
Arch reg:  57    Phys reg:  -1            Arch reg:  57    Phys reg:  -1
Arch reg:  58    Phys reg:  -1            Arch reg:  58    Phys reg:  -1
Arch reg:  59    Phys reg:  -1            Arch reg:  59    Phys reg:  -1
Arch reg:  60    Phys reg:  -1            Arch reg:  60    Phys reg:  -1
Arch reg:  61    Phys reg:  -1            Arch reg:  61    Phys reg:  -1
Arch reg:  62    Phys reg:  -1            Arch reg:  62    Phys reg:  -1
Arch reg:  63    Phys reg:  -1            Arch reg:  63    Phys reg:  -1
Arch reg:  64    Phys reg:  -1            Arch reg:  64    Phys reg:  -1
Arch reg:  65    Phys reg:  -1            Arch reg:  65    Phys reg:  -1
Arch reg:  66    Phys reg:  -1            Arch reg:  66    Phys reg:  -1
Arch reg:  67    Phys reg:  -1            Arch reg:  67    Phys reg:  -1
Arch reg:  68    Phys reg:  -1            Arch reg:  68    Phys reg:  -1
Arch reg:  69    Phys reg:  -1            Arch reg:  69    Phys reg:  -1
Arch reg:  70    Phys reg:  -1            Arch reg:  70    Phys reg:  -1
Arch reg:  71    Phys reg:  -1            Arch reg:  71    Phys reg:  -1
Arch reg:  72    Phys reg:  -1            Arch reg:  72    Phys reg:  -1
Arch reg:  73    Phys reg:  -1            Arch reg:  73    Phys reg:  -1
Arch reg:  74    Phys reg:  -1            Arch reg:  74    Phys reg:  -1
Arch reg:  75    Phys reg:  -1            Arch reg:  75    Phys reg:  -1
Arch reg:  76    Phys reg:  -1            Arch reg:  76    Phys reg:  -1
Arch reg:  77    Phys reg:  -1            Arch reg:  77    Phys reg:  -1
Arch reg:  78    Phys reg:  -1            Arch reg:  78    Phys reg:  -1
Arch reg:  79    Phys reg:  -1            Arch reg:  79    Phys reg:  -1
Arch reg:  80    Phys reg:  -1            Arch reg:  80    Phys reg:  -1
Arch reg:  81    Phys reg:  -1            Arch reg:  81    Phys reg:  -1
Arch reg:  82    Phys reg:  -1            Arch reg:  82    Phys reg:  -1
Arch reg:  83    Phys reg:  -1            Arch reg:  83    Phys reg:  -1
Arch reg:  84    Phys reg:  -1            Arch reg:  84    Phys reg:  -1
Arch reg:  85    Phys reg:  -1            Arch reg:  85    Phys reg:  -1
Arch reg:  86    Phys reg:  -1            Arch reg:  86    Phys reg:  -1
Arch reg:  87    Phys reg:  -1            Arch reg:  87    Phys reg:  -1
Arch reg:  88    Phys reg:  -1            Arch reg:  88    Phys reg:  -1
Arch reg:  89    Phys reg:  -1            Arch reg:  89    Phys reg:  -1
Arch reg:  90    Phys reg:  -1            Arch reg:  90    Phys reg:  -1
Arch reg:  91    Phys reg:  -1            Arch reg:  91    Phys reg:  -1
Arch reg:  92    Phys reg:  -1            Arch reg:  92    Phys reg:  -1
Arch reg:  93    Phys reg:  -1            Arch reg:  93    Phys reg:  -1
Arch reg:  94    Phys reg:  -1            Arch reg:  94    Phys reg:  -1
Arch reg:  95    Phys reg:  -1            Arch reg:  95    Phys reg:  -1
Arch reg:  96    Phys reg:  -1            Arch reg:  96    Phys reg:  -1
Arch reg:  97    Phys reg:  -1            Arch reg:  97    Phys reg:  -1
Arch reg:  98    Phys reg:  -1            Arch reg:  98    Phys reg:  -1
Arch reg:  99    Phys reg:  -1            Arch reg:  99    Phys reg:  -1
Arch reg: 100    Phys reg:  -1            Arch reg: 100    Phys reg:  -1
Arch reg: 101    Phys reg:  -1            Arch reg: 101    Phys reg:  -1
Arch reg: 102    Phys reg:  -1            Arch reg: 102    Phys reg:  -1
Arch reg: 103    Phys reg:  -1            Arch reg: 103    Phys reg:  -1
Arch reg: 104    Phys reg:  -1            Arch reg: 104    Phys reg:  -1
Arch reg: 105    Phys reg:  -1            Arch reg: 105    Phys reg:  -1
Arch reg: 106    Phys reg:  -1            Arch reg: 106    Phys reg:  -1
Arch reg: 107    Phys reg:  -1            Arch reg: 107    Phys reg:  -1
Arch reg: 108    Phys reg:  -1            Arch reg: 108    Phys reg:  -1
Arch reg: 109    Phys reg:  -1            Arch reg: 109    Phys reg:  -1
Arch reg: 110    Phys reg:  -1            Arch reg: 110    Phys reg:  -1
Arch reg: 111    Phys reg:  -1            Arch reg: 111    Phys reg:  -1
Arch reg: 112    Phys reg:  -1            Arch reg: 112    Phys reg:  -1
Arch reg: 113    Phys reg:  -1            Arch reg: 113    Phys reg:  -1
Arch reg: 114    Phys reg:  -1            Arch reg: 114    Phys reg:  -1
Arch reg: 115    Phys reg:  -1            Arch reg: 115    Phys reg:  -1
Arch reg: 116    Phys reg:  -1            Arch reg: 116    Phys reg:  -1
Arch reg: 117    Phys reg:  -1            Arch reg: 117    Phys reg:  -1
Arch reg: 118    Phys reg:  -1            Arch reg: 118    Phys reg:  -1
Arch reg: 119    Phys reg:  -1            Arch reg: 119    Phys reg:  -1
Arch reg: 120    Phys reg:  -1            Arch reg: 120    Phys reg:  -1
Arch reg: 121    Phys reg:  -1            Arch reg: 121    Phys reg:  -1
Arch reg: 122    Phys reg:  -1            Arch reg: 122    Phys reg:  -1
Arch reg: 123    Phys reg:  -1            Arch reg: 123    Phys reg:  -1
Arch reg: 124    Phys reg:  -1            Arch reg: 124    Phys reg:  -1
Arch reg: 125    Phys reg:  -1            Arch reg: 125    Phys reg:  -1
Arch reg: 126    Phys reg:  -1            Arch reg: 126    Phys reg:  -1
Arch reg: 127    Phys reg:  -1            Arch reg: 127    Phys reg:  -1
Arch reg: 128    Phys reg:  -1            Arch reg: 128    Phys reg:  -1
Arch reg: 129    Phys reg:  -1            Arch reg: 129    Phys reg:  -1
Arch reg: 130    Phys reg:  -1            Arch reg: 130    Phys reg:  -1
Arch reg: 131    Phys reg:  -1            Arch reg: 131    Phys reg:  -1
Arch reg: 132    Phys reg:  -1            Arch reg: 132    Phys reg:  -1
Arch reg: 133    Phys reg:  -1            Arch reg: 133    Phys reg:  -1
Arch reg: 134    Phys reg:  -1            Arch reg: 134    Phys reg:  -1
Arch reg: 135    Phys reg:  -1            Arch reg: 135    Phys reg:  -1
Arch reg: 136    Phys reg:  -1            Arch reg: 136    Phys reg:  -1
Arch reg: 137    Phys reg:  -1            Arch reg: 137    Phys reg:  -1
Arch reg: 138    Phys reg:  -1            Arch reg: 138    Phys reg:  -1
Arch reg: 139    Phys reg:  -1            Arch reg: 139    Phys reg:  -1
Arch reg: 140    Phys reg:  -1            Arch reg: 140    Phys reg:  -1
Arch reg: 141    Phys reg:  -1            Arch reg: 141    Phys reg:  -1
Arch reg: 142    Phys reg:  -1            Arch reg: 142    Phys reg:  -1
Arch reg: 143    Phys reg:  -1            Arch reg: 143    Phys reg:  -1
Arch reg: 144    Phys reg:  -1            Arch reg: 144    Phys reg:  -1
Arch reg: 145    Phys reg:  -1            Arch reg: 145    Phys reg:  -1
Arch reg: 146    Phys reg:  -1            Arch reg: 146    Phys reg:  -1
Arch reg: 147    Phys reg:  -1            Arch reg: 147    Phys reg:  -1
Arch reg: 148    Phys reg:  -1            Arch reg: 148    Phys reg:  -1
Arch reg: 149    Phys reg:  -1            Arch reg: 149    Phys reg:  -1
Arch reg: 150    Phys reg:  -1            Arch reg: 150    Phys reg:  -1
Arch reg: 151    Phys reg:  -1            Arch reg: 151    Phys reg:  -1
Arch reg: 152    Phys reg:  -1            Arch reg: 152    Phys reg:  -1
Arch reg: 153    Phys reg:  -1            Arch reg: 153    Phys reg:  -1
Arch reg: 154    Phys reg:  -1            Arch reg: 154    Phys reg:  -1
Arch reg: 155    Phys reg:  -1            Arch reg: 155    Phys reg:  -1
Arch reg: 156    Phys reg:  -1            Arch reg: 156    Phys reg:  -1
Arch reg: 157    Phys reg:  -1            Arch reg: 157    Phys reg:  -1
Arch reg: 158    Phys reg:  -1            Arch reg: 158    Phys reg:  -1
Arch reg: 159    Phys reg:  -1            Arch reg: 159    Phys reg:  -1
Arch reg: 160    Phys reg:  -1            Arch reg: 160    Phys reg:  -1
Arch reg: 161    Phys reg:  -1            Arch reg: 161    Phys reg:  -1
Arch reg: 162    Phys reg:  -1            Arch reg: 162    Phys reg:  -1
Arch reg: 163    Phys reg:  -1            Arch reg: 163    Phys reg:  -1
Arch reg: 164    Phys reg:  -1            Arch reg: 164    Phys reg:  -1
Arch reg: 165    Phys reg:  -1            Arch reg: 165    Phys reg:  -1
Arch reg: 166    Phys reg:  -1            Arch reg: 166    Phys reg:  -1
Arch reg: 167    Phys reg:  -1            Arch reg: 167    Phys reg:  -1
Arch reg: 168    Phys reg:  -1            Arch reg: 168    Phys reg:  -1
Arch reg: 169    Phys reg:  -1            Arch reg: 169    Phys reg:  -1
Arch reg: 170    Phys reg:  -1            Arch reg: 170    Phys reg:  -1
Arch reg: 171    Phys reg:  -1            Arch reg: 171    Phys reg:  -1
Arch reg: 172    Phys reg:  -1            Arch reg: 172    Phys reg:  -1
Arch reg: 173    Phys reg:  -1            Arch reg: 173    Phys reg:  -1
Arch reg: 174    Phys reg:  -1            Arch reg: 174    Phys reg:  -1
Arch reg: 175    Phys reg:  -1            Arch reg: 175    Phys reg:  -1
Arch reg: 176    Phys reg:  -1            Arch reg: 176    Phys reg:  -1
Arch reg: 177    Phys reg:  -1            Arch reg: 177    Phys reg:  -1
Arch reg: 178    Phys reg:  -1            Arch reg: 178    Phys reg:  -1
Arch reg: 179    Phys reg:  -1            Arch reg: 179    Phys reg:  -1
Arch reg: 180    Phys reg:  -1            Arch reg: 180    Phys reg:  -1
Arch reg: 181    Phys reg:  -1            Arch reg: 181    Phys reg:  -1
Arch reg: 182    Phys reg:  -1            Arch reg: 182    Phys reg:  -1
Arch reg: 183    Phys reg:  -1            Arch reg: 183    Phys reg:  -1
Arch reg: 184    Phys reg:  -1            Arch reg: 184    Phys reg:  -1
Arch reg: 185    Phys reg:  -1            Arch reg: 185    Phys reg:  -1
Arch reg: 186    Phys reg:  -1            Arch reg: 186    Phys reg:  -1
Arch reg: 187    Phys reg:  -1            Arch reg: 187    Phys reg:  -1
Arch reg: 188    Phys reg:  -1            Arch reg: 188    Phys reg:  -1
Arch reg: 189    Phys reg:  -1            Arch reg: 189    Phys reg:  -1
Arch reg: 190    Phys reg:  -1            Arch reg: 190    Phys reg:  -1
Arch reg: 191    Phys reg:  -1            Arch reg: 191    Phys reg:  -1
Arch reg: 192    Phys reg:  -1            Arch reg: 192    Phys reg:  -1
Arch reg: 193    Phys reg:  -1            Arch reg: 193    Phys reg:  -1
Arch reg: 194    Phys reg:  -1            Arch reg: 194    Phys reg:  -1
Arch reg: 195    Phys reg:  -1            Arch reg: 195    Phys reg:  -1
Arch reg: 196    Phys reg:  -1            Arch reg: 196    Phys reg:  -1
Arch reg: 197    Phys reg:  -1            Arch reg: 197    Phys reg:  -1
Arch reg: 198    Phys reg:  -1            Arch reg: 198    Phys reg:  -1
Arch reg: 199    Phys reg:  -1            Arch reg: 199    Phys reg:  -1
Arch reg: 200    Phys reg:  -1            Arch reg: 200    Phys reg:  -1
Arch reg: 201    Phys reg:  -1            Arch reg: 201    Phys reg:  -1
Arch reg: 202    Phys reg:  -1            Arch reg: 202    Phys reg:  -1
Arch reg: 203    Phys reg:  -1            Arch reg: 203    Phys reg:  -1
Arch reg: 204    Phys reg:  -1            Arch reg: 204    Phys reg:  -1
Arch reg: 205    Phys reg:  -1            Arch reg: 205    Phys reg:  -1
Arch reg: 206    Phys reg:  -1            Arch reg: 206    Phys reg:  -1
Arch reg: 207    Phys reg:  -1            Arch reg: 207    Phys reg:  -1
Arch reg: 208    Phys reg:  -1            Arch reg: 208    Phys reg:  -1
Arch reg: 209    Phys reg:  -1            Arch reg: 209    Phys reg:  -1
Arch reg: 210    Phys reg:  -1            Arch reg: 210    Phys reg:  -1
Arch reg: 211    Phys reg:  -1            Arch reg: 211    Phys reg:  -1
Arch reg: 212    Phys reg:  -1            Arch reg: 212    Phys reg:  -1
Arch reg: 213    Phys reg:  -1            Arch reg: 213    Phys reg:  -1
Arch reg: 214    Phys reg:  -1            Arch reg: 214    Phys reg:  -1
Arch reg: 215    Phys reg:  -1            Arch reg: 215    Phys reg:  -1
Arch reg: 216    Phys reg:  -1            Arch reg: 216    Phys reg:  -1
Arch reg: 217    Phys reg:  -1            Arch reg: 217    Phys reg:  -1
Arch reg: 218    Phys reg:  -1            Arch reg: 218    Phys reg:  -1
Arch reg: 219    Phys reg:  -1            Arch reg: 219    Phys reg:  -1
Arch reg: 220    Phys reg:  -1            Arch reg: 220    Phys reg:  -1
Arch reg: 221    Phys reg:  -1            Arch reg: 221    Phys reg:  -1
Arch reg: 222    Phys reg:  -1            Arch reg: 222    Phys reg:  -1
Arch reg: 223    Phys reg:  -1            Arch reg: 223    Phys reg:  -1
Arch reg: 224    Phys reg:  -1            Arch reg: 224    Phys reg:  -1
Arch reg: 225    Phys reg:  -1            Arch reg: 225    Phys reg:  -1
Arch reg: 226    Phys reg:  -1            Arch reg: 226    Phys reg:  -1
Arch reg: 227    Phys reg:  -1            Arch reg: 227    Phys reg:  -1
Arch reg: 228    Phys reg:  -1            Arch reg: 228    Phys reg:  -1
Arch reg: 229    Phys reg:  -1            Arch reg: 229    Phys reg:  -1
Arch reg: 230    Phys reg:  -1            Arch reg: 230    Phys reg:  -1
Arch reg: 231    Phys reg:  -1            Arch reg: 231    Phys reg:  -1
Arch reg: 232    Phys reg:  -1            Arch reg: 232    Phys reg:  -1
Arch reg: 233    Phys reg:  -1            Arch reg: 233    Phys reg:  -1
Arch reg: 234    Phys reg:  -1            Arch reg: 234    Phys reg:  -1
Arch reg: 235    Phys reg:  -1            Arch reg: 235    Phys reg:  -1
Arch reg: 236    Phys reg:  -1            Arch reg: 236    Phys reg:  -1
Arch reg: 237    Phys reg:  -1            Arch reg: 237    Phys reg:  -1
Arch reg: 238    Phys reg:  -1            Arch reg: 238    Phys reg:  -1
Arch reg: 239    Phys reg:  -1            Arch reg: 239    Phys reg:  -1
Arch reg: 240    Phys reg:  -1            Arch reg: 240    Phys reg:  -1
Arch reg: 241    Phys reg:  -1            Arch reg: 241    Phys reg:  -1
Arch reg: 242    Phys reg:  -1            Arch reg: 242    Phys reg:  -1
Arch reg: 243    Phys reg:  -1            Arch reg: 243    Phys reg:  -1
Arch reg: 244    Phys reg:  -1            Arch reg: 244    Phys reg:  -1
Arch reg: 245    Phys reg:  -1            Arch reg: 245    Phys reg:  -1
Arch reg: 246    Phys reg:  -1            Arch reg: 246    Phys reg:  -1
Arch reg: 247    Phys reg:  -1            Arch reg: 247    Phys reg:  -1
Arch reg: 248    Phys reg:  -1            Arch reg: 248    Phys reg:  -1
Arch reg: 249    Phys reg:  -1            Arch reg: 249    Phys reg:  -1
Arch reg: 250    Phys reg:  -1            Arch reg: 250    Phys reg:  -1
Arch reg: 251    Phys reg:  -1            Arch reg: 251    Phys reg:  -1
Arch reg: 252    Phys reg:  -1            Arch reg: 252    Phys reg:  -1
Arch reg: 253    Phys reg:  -1            Arch reg: 253    Phys reg:  -1
Arch reg: 254    Phys reg:  -1            Arch reg: 254    Phys reg:  -1
Arch reg: 255    Phys reg:  -1            Arch reg: 255    Phys reg:  -1

Physical Register File
Phys reg:   0	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   1	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   2	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   3	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   4	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   5	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   6	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   7	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   8	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   9	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  10	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  11	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  12	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  13	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  14	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  15	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  16	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  17	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  18	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  19	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  20	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  21	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  22	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  23	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  24	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  25	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  26	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  27	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  28	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  29	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  30	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  31	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  32	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  33	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  34	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  35	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  36	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  37	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  38	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  39	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  40	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  41	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  42	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  43	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  44	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  45	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  46	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  47	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  48	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  49	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  50	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  51	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  52	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  53	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  54	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  55	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  56	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  57	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  58	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  59	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  60	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  61	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  62	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  63	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  64	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  65	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  66	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  67	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  68	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  69	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  70	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  71	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  72	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  73	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  74	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  75	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  76	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  77	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  78	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  79	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  80	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  81	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  82	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  83	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  84	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  85	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  86	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  87	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  88	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  89	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  90	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  91	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  92	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  93	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  94	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  95	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  96	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  97	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  98	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  99	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 100	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 101	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 102	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 103	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 104	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 105	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 106	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 107	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 108	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 109	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 110	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 111	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 112	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 113	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 114	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 115	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 116	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 117	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 118	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 119	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 120	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 121	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 122	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 123	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 124	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 125	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 126	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 127	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 empty
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 empty
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty

cpu0_SQ empty

[cpu0_STLB_MSHR] entry:   0 instr_id: 0 address: 0x7e7ad3dae540 v_addr: 0x7e7ad3dae540 type: LOAD ready: false
[cpu0_STLB_MSHR] entry:   1 instr_id: 2 address: 0x7e7ad3daf1d0 v_addr: 0x7e7ad3daf1d0 type: LOAD ready: false

cpu0_STLB_tags empty

cpu0_STLB_translation empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_L2C_MSHR empty

cpu0_L2C_tags empty

cpu0_L2C_translation empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L1I_MSHR empty

cpu0_L1I_tags empty

[cpu0_L1I_translation] entry:   0 instr_id: 0 address: 0x7e7ad3dae540 v_addr: 0x7e7ad3dae540 is_translated: false translate_issued: true event_cycle: 4
[cpu0_L1I_translation] entry:   1 instr_id: 2 address: 0x7e7ad3daf1d0 v_addr: 0x7e7ad3daf1d0 is_translated: false translate_issued: true event_cycle: 4
[cpu0_L1I_translation] entry:   2 instr_id: 12 address: 0x7e7ad3daf1f8 v_addr: 0x7e7ad3daf1f8 is_translated: false translate_issued: true event_cycle: 6
[cpu0_L1I_translation] entry:   3 instr_id: 16 address: 0x7e7ad3daf204 v_addr: 0x7e7ad3daf204 is_translated: false translate_issued: true event_cycle: 6
[cpu0_L1I_translation] entry:   4 instr_id: 24 address: 0x7e7ad3daf22f v_addr: 0x7e7ad3daf22f is_translated: false translate_issued: true event_cycle: 8
[cpu0_L1I_translation] entry:   5 instr_id: 28 address: 0x7e7ad3daf243 v_addr: 0x7e7ad3daf243 is_translated: false translate_issued: true event_cycle: 8
[cpu0_L1I_translation] entry:   6 instr_id: 36 address: 0x7e7ad3daf26a v_addr: 0x7e7ad3daf26a is_translated: false translate_issued: true event_cycle: 10
[cpu0_L1I_translation] entry:   7 instr_id: 48 address: 0x7e7ad3daf27b v_addr: 0x7e7ad3daf27b is_translated: false translate_issued: true event_cycle: 12
[cpu0_L1I_translation] entry:   8 instr_id: 50 address: 0x7e7ad3daf284 v_addr: 0x7e7ad3daf284 is_translated: false translate_issued: true event_cycle: 12

[cpu0_L1I_RQ] entry:   0 instr_id: 60 address: 0x7e7ad3daf2b4 v_addr: 0x7e7ad3daf2b4 type: LOAD translated: false
[cpu0_L1I_RQ] entry:   1 instr_id: 61 address: 0x7e7ad3daf3a0 v_addr: 0x7e7ad3daf3a0 type: LOAD translated: false

cpu0_L1I_WQ empty

cpu0_L1I_PQ empty

cpu0_L1D_MSHR empty

cpu0_L1D_tags empty

cpu0_L1D_tra