#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 26 11:39:37 2024
# Process ID: 140584
# Current directory: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent196936 A:\Documents\School\ENSC452\VgaTutorial\vga_tutorial_students\vga_controller_ip\vga_controller_ip.xpr
# Log file: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vivado.log
# Journal file: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_generator_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
ipx::open_ipxact_file A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from '' to 'XPM_CDC,XPM_MEMORY'
INFO: [IP_Flow 19-3164] Bus Interface 'M_AXI': References existing address space 'M_AXI'.
set_property core_revision 210 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-2403] Component Definition 'user.org:user:vga_controller:1.0 (vga_controller_v1_0)': Unrecognized Family "kintexuplus"
WARNING: [IP_Flow 19-2403] Component Definition 'user.org:user:vga_controller:1.0 (vga_controller_v1_0)': Unrecognized Family "virtexuplus"
WARNING: [IP_Flow 19-2403] Component Definition 'user.org:user:vga_controller:1.0 (vga_controller_v1_0)': Unrecognized Family "zynquplus"
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'pixel_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pixel_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'pixel_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4645] The address space 'M_AXI_VGA' is not referenced by any bus interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {a:\Documents\School\ENSC452\VgaTutorial\vga_tutorial_students\vga_controller_ip\vga_controller_ip.srcs\sources_1\imports\new\user.org_user_vga_controller_1.0.zip} [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5330] Component Referenced File 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is outside of Component Directory: cannot archive the component.
ipx::unload_core component_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 17:27:38 2024...
