D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\FPGA\a3p1000_uart\synthesis\synwork\UART_test_comp.srs  -top  UART_test  -hdllog  D:\FPGA\a3p1000_uart\synthesis\synlog\UART_test_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I D:\FPGA\a3p1000_uart\synthesis\  -I D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -encrypt  -pro  -dmgen  D:\FPGA\a3p1000_uart\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\FPGA\a3p1000_uart\hdl\UART_control.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_uart\component\work\UART_test\UART_test.v 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\UART_test_comp.srs -top UART_test -hdllog ..\synlog\UART_test_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\UART_control.v -lib work ..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\UART_test\UART_test.v
rc:0 success:1 runtime:2
file:..\synwork\UART_test_comp.srs|io:o|time:1551528125|size:45530|exec:0|csum:
file:..\synlog\UART_test_compiler.srr|io:o|time:1551528125|size:21417|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\..\hdl\UART_control.v|io:i|time:1549591750|size:1581|exec:0|csum:8025B4460FAD7C93F723760372B3AEAC
file:..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Clock_gen.v|io:i|time:1551528035|size:13244|exec:0|csum:931A984C3BCFE7AAB4776DF99EFFA33A
file:..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v|io:i|time:1551528035|size:21153|exec:0|csum:9E6E566166E737F5D6650A111D8A0E35
file:..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v|io:i|time:1551528035|size:8859|exec:0|csum:DC3038C536595D78B422ADB72A5B2AA4
file:..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1551528035|size:3357|exec:0|csum:61247564B6179918E0AF5CE3E2DBD99B
file:..\..\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v|io:i|time:1551528035|size:14266|exec:0|csum:EF9C54D9AC68661E848970FD271232DB
file:..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Clock_gen.v|io:i|time:1551528035|size:13244|exec:0|csum:81A2586D8C5390F1BFB35132481B0268
file:..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v|io:i|time:1551528035|size:21153|exec:0|csum:20D767196F689FF1DF81A4B8330453AD
file:..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v|io:i|time:1551528035|size:8859|exec:0|csum:B7718FD32E874DBFE438ED643CAE7AA2
file:..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1551528035|size:3357|exec:0|csum:E90B65EA4FC4E5B7629B6073EFC2F207
file:..\..\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v|io:i|time:1551528035|size:14266|exec:0|csum:339F1DC72FCFEBAB33DDBD54486B28D4
file:..\..\component\work\UART_test\UART_test.v|io:i|time:1551528035|size:6719|exec:0|csum:515C1AEE11D6540C4E93ECDCE9AA34EA
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
