(PCB display
 (parser
  (host_cad ARES)
  (host_version 7.9 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -40.74160 -36.93160 28.04160 5.18160))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I3_J1" (place J1 12.70000 -31.75000 back 0))
  (component "TBLOCK-I3_J2" (place J2 -35.56000 -3.81000 front -90))
  (component "TBLOCK-I3_J3" (place J3 -19.05000 -31.75000 front 0))
  (component TO92/18_Q1 (place Q1 8.89000 3.81000 front 180))
  (component TO92/18_Q2 (place Q2 25.40000 3.81000 front 180))
  (component DIL18_U1 (place U1 -21.59000 -13.97000 front 0))
 )
 (library
  (image "TBLOCK-I3_J1" (side back)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I3_J2" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I3_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image TO92/18_Q1 (side front)
   (outline (rect TOP -2.64160 -1.37160 2.64160 2.64160))
   (pin PS1 (rotate 0) 0 -1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 1.27000 0.00000)
  )
  (image TO92/18_Q2 (side front)
   (outline (rect TOP -2.64160 -1.37160 2.64160 2.64160))
   (pin PS1 (rotate 0) 0 -1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 1.27000 0.00000)
  )
  (image DIL18_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 21.69160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 17.78000 0.00000)
   (pin PS3 (rotate 0) 8 20.32000 0.00000)
   (pin PS3 (rotate 0) 9 20.32000 7.62000)
   (pin PS3 (rotate 0) 10 17.78000 7.62000)
   (pin PS3 (rotate 0) 11 15.24000 7.62000)
   (pin PS3 (rotate 0) 12 12.70000 7.62000)
   (pin PS3 (rotate 0) 13 10.16000 7.62000)
   (pin PS3 (rotate 0) 14 7.62000 7.62000)
   (pin PS3 (rotate 0) 15 5.08000 7.62000)
   (pin PS3 (rotate 0) 16 2.54000 7.62000)
   (pin PS3 (rotate 0) 17 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00008"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-1 U1-15)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J3-1 U1-5)
  )
  (net "#00010"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-0 U1-16)
  )
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-1 U1-17)
  )
  (net "#00012"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-2 U1-0)
  )
  (net "#00013"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J3-0 U1-1)
  )
  (net "#00015"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q2-1 U1-14)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2 Q1-0 Q2-0 U1-3)
  )
  (net "#00019"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q2-2)
  )
  (net "#00024"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-2)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-1 U1-4)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-13)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00008"
   "#00009"
   "#00010"
   "#00011"
   "#00012"
   "#00013"
   "#00015"
   "#00016"
   "#00019"
   "#00024"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
