$date
	Mon Jul 24 23:00:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! D $end
$var wire 1 " B $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 1 " B $end
$var wire 1 ! D $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 7 ' w [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110111 '
0&
0%
0$
0#
0"
0!
$end
#5
1&
#10
1!
1"
b110111 '
0&
1%
#15
1&
#20
1!
b1011011 '
0&
0%
1$
#25
1&
#30
0!
b1101011 '
0&
1%
#35
1&
#40
1!
0"
b1011101 '
0&
0%
0$
1#
#45
1&
#50
0!
0"
b1101101 '
0&
1%
#55
1&
#60
0!
0"
b1110110 '
0&
0%
1$
#65
1&
#70
1!
1"
b110110 '
0&
1%
#75
1&
#80
0&
