
synthesis -f "FPGA_DSP_Impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 07 16:05:24 2020


Command Line:  synthesis -f FPGA_DSP_Impl1_lattice.synproj -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6 (searchpath added)
-p F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/Impl1 (searchpath added)
-p C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6 (searchpath added)
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/top.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/key_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smg_scan.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smart_abs.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/encoder_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/abz_phase.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/crc_8.v
Verilog design file = C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/dsp_com.v
NGD file = FPGA_DSP_Impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/key_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smg_scan.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smart_abs.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v. VERI-1482
    <postMsg mid="35901116" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44): " arg1="tbaud_reg" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg3="44"  />
    <postMsg mid="35901329" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44): " arg1="tbaud_reg" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg3="44"  />
    <postMsg mid="35901310" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(30): " arg1="tbaud_reg" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg3="30"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(147): " arg1="crc_out" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg3="147"  />
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/crc_8.v. VERI-1482
Analyzing Verilog file c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/dsp_com.v. VERI-1482
Analyzing Verilog file F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(1): " arg1="top" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/dsp_com.v(1): " arg1="dsp_com" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/dsp_com.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smg_scan.v(1): " arg1="smg_scan" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smg_scan.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/key_check.v(1): " arg1="key_check" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/key_check.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smart_abs.v(3): " arg1="smart_abs" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/smart_abs.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(3): " arg1="rs485_com" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(157): " arg1="32" arg2="1" arg3="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg4="157"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/crc_8.v(20): " arg1="crc_8" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/crc_8.v" arg3="20"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v(179): " arg1="13" arg2="8" arg3="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/rs485_com.v" arg4="179"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(3): " arg1="abz_phase" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v(1): " arg1="out_pulse_check" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v(1): " arg1="encoder_check" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v" arg3="1"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(197): " arg1="ENC_W" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v" arg3="197"  />
Last elaborated design is top()
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v(59): " arg1="pulse_en" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/top.v" arg3="59"  />
######## Missing driver on net pulse_en. Patching with GND.
######## Missing driver on net ENC_W. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v(52): " arg1="\ENCODER_CHECK/input_w_r_26" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/encoder_check.v" arg3="52"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(78): " arg1="\SMART_ABS/ABZ_PHASE_M/b_phase_48" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v" arg3="78"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v(103): " arg1="\SMART_ABS/ABZ_PHASE_M/z_phase_51" arg2="c:/users/administrator/desktop/lattice_item/lattice_item_v6/src/abz_phase.v" arg3="103"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\OUT_PULSE_CHECK/state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 000 

 001 

 010 

original encoding -> new encoding (one-hot encoding)

 000 -> 001

 001 -> 010

 010 -> 100




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\KEY_CHECK/key_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\KEY_CHECK/key_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\KEY_CHECK/key_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\KEY_CHECK/key_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\SMART_ABS/RS485_COM_M/com_error"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\SMART_ABS/RS485_COM_M/com_error"  />
GSR instance connected to net rst_n_in_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1042 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGA_DSP_Impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 394 of 2352 (16 % )
BB => 8
CCU2D => 62
FD1P3AX => 179
FD1P3AY => 13
FD1P3IX => 107
FD1S3AX => 22
FD1S3AY => 5
FD1S3IX => 68
GSR => 1
IB => 24
L6MUX21 => 1
LUT4 => 483
OB => 23
PFUMX => 43
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 394
Clock Enable Nets
Number of Clock Enables: 25
Top 10 highest fanout Clock Enables:
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_264, loads : 50
  Net : DSP_COM/clk_in_c_enable_125, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_255, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_193, loads : 30
  Net : KEY_CHECK/cnt_19__N_367, loads : 28
  Net : SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788, loads : 24
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_67, loads : 14
  Net : SMG_SCAN/clk_in_c_enable_266, loads : 13
  Net : OUT_PULSE_CHECK/clk_in_c_enable_43, loads : 8
  Net : DSP_COM/clk_in_c_enable_87, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : BUS_A_c_0, loads : 66
  Net : SMART_ABS/RS485_COM_M/n319, loads : 56
  Net : DSP_COM/clk_in_c_enable_125, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_264, loads : 50
  Net : SMART_ABS/RS485_COM_M/com_error_7, loads : 50
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_255, loads : 50
  Net : BUS_A_c_2, loads : 43
  Net : BUS_A_c_1, loads : 33
  Net : BUS_A_c_3, loads : 31
  Net : SMART_ABS/RS485_COM_M/clk_in_c_enable_193, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|   18.974 MHz|    33 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 89.078  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.714  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 4 -oc Commercial   "FPGA_DSP_Impl1.ngd" -o "FPGA_DSP_Impl1_map.ncd" -pr "FPGA_DSP_Impl1.prf" -mp "FPGA_DSP_Impl1.mrp" -lpf "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/Impl1/FPGA_DSP_Impl1.lpf" -lpf "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/FPGA_DSP.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FPGA_DSP_Impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 4.

Loading device for application map from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    394 out of  2352 (17%)
      PFU registers:          394 out of  2112 (19%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       304 out of  1056 (29%)
      SLICEs as Logic/ROM:    304 out of  1056 (29%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         62 out of  1056 (6%)
   Number of LUT4s:        607 out of  2112 (29%)
      Number used as logic LUTs:        483
      Number used as distributed RAM:     0
      Number used as ripple logic:      124
      Number used as shift registers:     0
   Number of PIO sites used: 55 + 4(JTAG) out of 80 (74%)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_in_c: 221 loads, 221 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  25
     Net rx_485_begin: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_54: 5 loads, 5 LSLICEs
     Net OUT_PULSE_CHECK/clk_in_c_enable_17: 2 loads, 2 LSLICEs
     Net OUT_PULSE_CHECK/clk_in_c_enable_43: 4 loads, 4 LSLICEs
     Net DSP_COM/clk_in_c_enable_125: 28 loads, 28 LSLICEs
     Net DSP_COM/clk_in_c_enable_87: 8 loads, 8 LSLICEs
     Net DSP_COM/out_IO_signal_7__N_132: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_264: 25 loads, 25 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_272: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_70: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_67: 8 loads, 8 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_255: 26 loads, 26 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_275: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_263: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_124: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/r_begin_N_833: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_193: 15 loads, 15 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_205: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_201: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_262: 4 loads, 4 LSLICEs
     Net SMG_SCAN/clk_in_c_enable_266: 7 loads, 7 LSLICEs
     Net SMG_SCAN/clk_div: 2 loads, 2 LSLICEs
     Net KEY_CHECK/clk_in_c_enable_121: 2 loads, 2 LSLICEs
     Net KEY_CHECK/cnt_19__N_367: 4 loads, 4 LSLICEs
   Number of LSRs:  13
     Net rx_485_begin: 6 loads, 6 LSLICEs
     Net DSP_COM/n7105: 15 loads, 15 LSLICEs
     Net tr_dir_N_829: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/n1179: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788: 8 loads, 8 LSLICEs
     Net SMART_ABS/RS485_COM_M/n1174: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3067: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/com_error_7: 26 loads, 26 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3076: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3568: 3 loads, 3 LSLICEs
     Net SMG_SCAN/cnt_19__N_299: 11 loads, 11 LSLICEs
     Net SMG_SCAN/n3074: 2 loads, 2 LSLICEs
     Net KEY_CHECK/cnt_19__N_367: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net BUS_A_c_0: 66 loads
     Net SMART_ABS/RS485_COM_M/n319: 56 loads
     Net BUS_A_c_2: 43 loads
     Net BUS_A_c_1: 33 loads
     Net BUS_A_c_3: 31 loads
     Net DSP_COM/clk_in_c_enable_125: 28 loads
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_255: 26 loads
     Net SMART_ABS/RS485_COM_M/com_error_7: 26 loads
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_264: 25 loads
     Net SMG_SCAN/cnt_main_0: 25 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 45 MB

Dumping design to file FPGA_DSP_Impl1_map.ncd.

ncd2vdb "FPGA_DSP_Impl1_map.ncd" ".vdbs/FPGA_DSP_Impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.

trce -f "FPGA_DSP_Impl1.mt" -o "FPGA_DSP_Impl1.tw1" "FPGA_DSP_Impl1_map.ncd" "FPGA_DSP_Impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpga_dsp_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 07 16:05:28 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGA_DSP_Impl1.tw1 -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml FPGA_DSP_Impl1_map.ncd FPGA_DSP_Impl1.prf 
Design file:     fpga_dsp_impl1_map.ncd
Preference file: fpga_dsp_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 76464319
Cumulative negative slack: 76464319

Constraints cover 2819706 paths, 1 nets, and 2131 connections (76.63% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 07 16:05:29 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGA_DSP_Impl1.tw1 -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml FPGA_DSP_Impl1_map.ncd FPGA_DSP_Impl1.prf 
Design file:     fpga_dsp_impl1_map.ncd
Preference file: fpga_dsp_impl1.prf
Device,speed:    LCMXO2-2000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2819706 paths, 1 nets, and 2347 connections (84.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 76464319 (setup), 0 (hold)
Cumulative negative slack: 76464319 (76464319+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 56 MB


ldbanno "FPGA_DSP_Impl1_map.ncd" -n Verilog -o "FPGA_DSP_Impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the FPGA_DSP_Impl1_map design file.


Loading design for application ldbanno from file FPGA_DSP_Impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FPGA_DSP_Impl1_map.ncd into .ldb format.
Writing Verilog netlist to file FPGA_DSP_Impl1_mapvo.vo
Writing SDF timing to file FPGA_DSP_Impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB

ldbanno "FPGA_DSP_Impl1_map.ncd" -n VHDL -o "FPGA_DSP_Impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the FPGA_DSP_Impl1_map design file.


Loading design for application ldbanno from file FPGA_DSP_Impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FPGA_DSP_Impl1_map.ncd into .ldb format.
Writing VHDL netlist to file FPGA_DSP_Impl1_mapvho.vho
Writing SDF timing to file FPGA_DSP_Impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB

mpartrce -p "FPGA_DSP_Impl1.p2t" -f "FPGA_DSP_Impl1.p3t" -tf "FPGA_DSP_Impl1.pt" "FPGA_DSP_Impl1_map.ncd" "FPGA_DSP_Impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FPGA_DSP_Impl1_map.ncd"
Tue Jan 07 16:05:32 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF FPGA_DSP_Impl1_map.ncd FPGA_DSP_Impl1.dir/5_1.ncd FPGA_DSP_Impl1.prf
Preference file: FPGA_DSP_Impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FPGA_DSP_Impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application par from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   55+4(JTAG)/216     27% used
                  55+4(JTAG)/80      74% bonded

   SLICE            304/1056         28% used

   GSR                1/1           100% used


Number of Signals: 1029
Number of Connections: 2781

Pin Constraint Summary:
   55 out of 55 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk load #: 221)


The following 8 signals are selected to use the secondary clock routing resources:
    DSP_COM/clk_in_c_enable_125 (driver: DSP_COM/SLICE_322, clk load #: 0, sr load #: 0, ce load #: 28)
    SMART_ABS/RS485_COM_M/com_error_7 (driver: SMART_ABS/RS485_COM_M/SLICE_86, clk load #: 0, sr load #: 26, ce load #: 0)
    SMART_ABS/RS485_COM_M/clk_in_c_enable_255 (driver: SMART_ABS/RS485_COM_M/SLICE_306, clk load #: 0, sr load #: 0, ce load #: 26)
    SMART_ABS/RS485_COM_M/clk_in_c_enable_264 (driver: SMART_ABS/RS485_COM_M/SLICE_314, clk load #: 0, sr load #: 0, ce load #: 25)
    DSP_COM/n7105 (driver: DSP_COM/SLICE_287, clk load #: 0, sr load #: 15, ce load #: 0)
    SMART_ABS/RS485_COM_M/clk_in_c_enable_193 (driver: SMART_ABS/RS485_COM_M/SLICE_346, clk load #: 0, sr load #: 0, ce load #: 15)
    KEY_CHECK/cnt_19__N_367 (driver: KEY_CHECK/SLICE_318, clk load #: 0, sr load #: 11, ce load #: 4)
    SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788 (driver: SMART_ABS/RS485_COM_M/SLICE_304, clk load #: 0, sr load #: 8, ce load #: 4)

Signal rst_n_in_c is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
...................
Placer score = 274433.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  272223
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on CLK_PIN site "86 (PT18C)", clk load = 221
  SECONDARY "DSP_COM/clk_in_c_enable_125" from F1 on comp "DSP_COM/SLICE_322" on site "R9C15D", clk load = 0, ce load = 28, sr load = 0
  SECONDARY "SMART_ABS/RS485_COM_M/com_error_7" from Q0 on comp "SMART_ABS/RS485_COM_M/SLICE_86" on site "R9C15A", clk load = 0, ce load = 0, sr load = 26
  SECONDARY "SMART_ABS/RS485_COM_M/clk_in_c_enable_255" from F1 on comp "SMART_ABS/RS485_COM_M/SLICE_306" on site "R9C15C", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "SMART_ABS/RS485_COM_M/clk_in_c_enable_264" from F0 on comp "SMART_ABS/RS485_COM_M/SLICE_314" on site "R9C13A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "DSP_COM/n7105" from F1 on comp "DSP_COM/SLICE_287" on site "R9C13B", clk load = 0, ce load = 0, sr load = 15
  SECONDARY "SMART_ABS/RS485_COM_M/clk_in_c_enable_193" from F0 on comp "SMART_ABS/RS485_COM_M/SLICE_346" on site "R9C13C", clk load = 0, ce load = 15, sr load = 0
  SECONDARY "KEY_CHECK/cnt_19__N_367" from F0 on comp "KEY_CHECK/SLICE_318" on site "R9C13D", clk load = 0, ce load = 4, sr load = 11
  SECONDARY "SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788" from F1 on comp "SMART_ABS/RS485_COM_M/SLICE_304" on site "R9C15B", clk load = 0, ce load = 4, sr load = 8

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   55 + 4(JTAG) out of 216 (27.3%) PIO sites used.
   55 + 4(JTAG) out of 80 (73.8%) bonded PIO sites used.
   Number of PIO comps: 55; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 3 / 19 ( 15%)  | 3.3V       | -         |
| 1        | 15 / 21 ( 71%) | 3.3V       | -         |
| 2        | 19 / 20 ( 95%) | 3.3V       | -         |
| 3        | 5 / 6 ( 83%)   | 3.3V       | -         |
| 4        | 6 / 6 (100%)   | 3.3V       | -         |
| 5        | 7 / 8 ( 87%)   | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 8 secs 

Dumping design to file FPGA_DSP_Impl1.dir/5_1.ncd.

0 connections routed; 2781 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 16:05:44 01/07/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:05:44 01/07/20

Start NBR section for initial routing at 16:05:44 01/07/20
Level 1, iteration 1
54(0.04%) conflicts; 1948(70.05%) untouched conns; 1049495 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.007ns/-1049.495ns; real time: 13 secs 
Level 2, iteration 1
38(0.03%) conflicts; 1867(67.13%) untouched conns; 1130549 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.406ns/-1130.550ns; real time: 13 secs 
Level 3, iteration 1
28(0.02%) conflicts; 1858(66.81%) untouched conns; 1142412 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.404ns/-1142.412ns; real time: 13 secs 
Level 4, iteration 1
64(0.05%) conflicts; 0(0.00%) untouched conn; 1186869 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.751ns/-1186.870ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:05:45 01/07/20
Level 4, iteration 1
54(0.04%) conflicts; 0(0.00%) untouched conn; 1112655 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.206ns/-1112.655ns; real time: 13 secs 
Level 4, iteration 2
37(0.03%) conflicts; 0(0.00%) untouched conn; 1127189 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.301ns/-1127.190ns; real time: 13 secs 
Level 4, iteration 3
26(0.02%) conflicts; 0(0.00%) untouched conn; 1127518 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.301ns/-1127.519ns; real time: 14 secs 
Level 4, iteration 4
22(0.02%) conflicts; 0(0.00%) untouched conn; 1127518 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.301ns/-1127.519ns; real time: 14 secs 
Level 4, iteration 5
17(0.01%) conflicts; 0(0.00%) untouched conn; 1184258 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.721ns/-1184.259ns; real time: 14 secs 
Level 4, iteration 6
17(0.01%) conflicts; 0(0.00%) untouched conn; 1184258 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -9.721ns/-1184.259ns; real time: 14 secs 
Level 4, iteration 7
14(0.01%) conflicts; 0(0.00%) untouched conn; 1237297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.028ns/-1237.297ns; real time: 14 secs 
Level 4, iteration 8
9(0.01%) conflicts; 0(0.00%) untouched conn; 1237297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.028ns/-1237.297ns; real time: 14 secs 
Level 4, iteration 9
7(0.01%) conflicts; 0(0.00%) untouched conn; 1249491 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.058ns/-1249.492ns; real time: 14 secs 
Level 4, iteration 10
7(0.01%) conflicts; 0(0.00%) untouched conn; 1249491 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.058ns/-1249.492ns; real time: 14 secs 
Level 4, iteration 11
6(0.00%) conflicts; 0(0.00%) untouched conn; 1261765 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.157ns/-1261.766ns; real time: 14 secs 
Level 4, iteration 12
6(0.00%) conflicts; 0(0.00%) untouched conn; 1261765 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.157ns/-1261.766ns; real time: 14 secs 
Level 4, iteration 13
6(0.00%) conflicts; 0(0.00%) untouched conn; 1248280 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.058ns/-1248.281ns; real time: 14 secs 
Level 4, iteration 14
6(0.00%) conflicts; 0(0.00%) untouched conn; 1248280 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.058ns/-1248.281ns; real time: 14 secs 
Level 4, iteration 15
5(0.00%) conflicts; 0(0.00%) untouched conn; 1264073 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.158ns/-1264.074ns; real time: 14 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 1264073 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.158ns/-1264.074ns; real time: 14 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 1268747 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.190ns/-1268.747ns; real time: 14 secs 
Level 4, iteration 18
3(0.00%) conflicts; 0(0.00%) untouched conn; 1268747 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.190ns/-1268.747ns; real time: 14 secs 
Level 4, iteration 19
2(0.00%) conflicts; 0(0.00%) untouched conn; 1274646 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.189ns/-1274.646ns; real time: 14 secs 
Level 4, iteration 20
4(0.00%) conflicts; 0(0.00%) untouched conn; 1274646 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.189ns/-1274.646ns; real time: 14 secs 
Level 4, iteration 21
4(0.00%) conflicts; 0(0.00%) untouched conn; 1272120 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.175ns/-1272.121ns; real time: 15 secs 
Level 4, iteration 22
3(0.00%) conflicts; 0(0.00%) untouched conn; 1272120 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.175ns/-1272.121ns; real time: 15 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 1275957 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.196ns/-1275.958ns; real time: 15 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 1275957 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.196ns/-1275.958ns; real time: 15 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 1273792 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.187ns/-1273.793ns; real time: 15 secs 
Level 4, iteration 26
0(0.00%) conflict; 0(0.00%) untouched conn; 1273792 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.187ns/-1273.793ns; real time: 15 secs 

Start NBR section for performance tuning (iteration 1) at 16:05:47 01/07/20
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 1254126 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.059ns/-1254.127ns; real time: 15 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 1348238 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.716ns/-1348.239ns; real time: 15 secs 

Start NBR section for re-routing at 16:05:47 01/07/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1278348 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -10.196ns/-1278.349ns; real time: 15 secs 

Start NBR section for post-routing at 16:05:47 01/07/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 182 (6.54%)
  Estimated worst slack<setup> : -10.196ns
  Timing score<setup> : 29367556
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 16 secs 
Total REAL time: 16 secs 
Completely routed.
End of route.  2781 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 29367556 

Dumping design to file FPGA_DSP_Impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -10.196
PAR_SUMMARY::Timing score<setup/<ns>> = 29367.556
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 16 secs 
Total REAL time to completion: 16 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "FPGA_DSP_Impl1.pt" -o "FPGA_DSP_Impl1.twr" "FPGA_DSP_Impl1.ncd" "FPGA_DSP_Impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpga_dsp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 07 16:05:49 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGA_DSP_Impl1.twr -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml FPGA_DSP_Impl1.ncd FPGA_DSP_Impl1.prf 
Design file:     fpga_dsp_impl1.ncd
Preference file: fpga_dsp_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 29367556
Cumulative negative slack: 29367556

Constraints cover 2819706 paths, 1 nets, and 2347 connections (84.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 07 16:05:49 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGA_DSP_Impl1.twr -gui -msgset C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml FPGA_DSP_Impl1.ncd FPGA_DSP_Impl1.prf 
Design file:     fpga_dsp_impl1.ncd
Preference file: fpga_dsp_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2819706 paths, 1 nets, and 2347 connections (84.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 29367556 (setup), 0 (hold)
Cumulative negative slack: 29367556 (29367556+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 52 MB


iotiming  "FPGA_DSP_Impl1.ncd" "FPGA_DSP_Impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file fpga_dsp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application iotiming from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpga_dsp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpga_dsp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpga_dsp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "FPGA_DSP_Impl1.pad" "F:/software/3_11_Diamond_x64/diamond/3.11_x64/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.11.0.396.4

Tue Jan 07 16:05:51 2020

Comp: ABZ
 Site: 43
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: A_PHASE
 Site: 37
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: BUS_A[0]
 Site: 51
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_A[1]
 Site: 52
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_A[2]
 Site: 70
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_A[3]
 Site: 71
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_A[4]
 Site: 74
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_CS
 Site: 69
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: BUS_D[0]
 Site: 75
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[1]
 Site: 60
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[2]
 Site: 62
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[3]
 Site: 63
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[4]
 Site: 64
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[5]
 Site: 65
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[6]
 Site: 66
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_D[7]
 Site: 67
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
 SLEW=SLOW 
-----------------------
Comp: BUS_WE
 Site: 68
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: B_PHASE
 Site: 38
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: DEBUG_LED
 Site: 96
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: DI1
 Site: 28
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: DI2
 Site: 27
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: DI3
 Site: 25
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: DI4
 Site: 29
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: DO1
 Site: 32
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: DO2
 Site: 34
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: DO3
 Site: 35
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: DO4
 Site: 36
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: ENC_U
 Site: 47
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: ENC_V
 Site: 48
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: K_DOWN
 Site: 19
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: K_MODE
 Site: 21
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: K_SET
 Site: 18
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: K_UP
 Site: 20
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: SMG_LED[0]
 Site: 9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[10]
 Site: 4
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[11]
 Site: 7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[12]
 Site: 8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[1]
 Site: 10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[2]
 Site: 12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[3]
 Site: 13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[4]
 Site: 14
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[5]
 Site: 15
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[6]
 Site: 16
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[7]
 Site: 17
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[8]
 Site: 2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: SMG_LED[9]
 Site: 3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: TMR_CLK
 Site: 30
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: TMR_DIR
 Site: 31
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: TR_DIR
 Site: 41
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: UART_RX
 Site: 42
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: UART_TX
 Site: 40
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: UVW
 Site: 45
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: Z_PHASE
 Site: 39
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=SLOW 
-----------------------
Comp: clk_in
 Site: 86
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: rst_n_in
 Site: 99
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Created design models.


Generating: C:\Users\Administrator\Desktop\lattice_item\lattice_item_v6\Impl1\IBIS\FPGA_DSP_Impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "FPGA_DSP_Impl1.ncd" -n Verilog  -o "FPGA_DSP_Impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the FPGA_DSP_Impl1 design file.


Loading design for application ldbanno from file FPGA_DSP_Impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FPGA_DSP_Impl1.ncd into .ldb format.
Loading preferences from fpga_dsp_impl1.prf.
Writing Verilog netlist to file FPGA_DSP_Impl1_vo.vo
Writing SDF timing to file FPGA_DSP_Impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 53 MB

ldbanno "FPGA_DSP_Impl1.ncd" -n VHDL -o "FPGA_DSP_Impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the FPGA_DSP_Impl1 design file.


Loading design for application ldbanno from file FPGA_DSP_Impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FPGA_DSP_Impl1.ncd into .ldb format.
Loading preferences from fpga_dsp_impl1.prf.
Writing VHDL netlist to file FPGA_DSP_Impl1_vho.vho
Writing SDF timing to file FPGA_DSP_Impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 54 MB

tmcheck -par "FPGA_DSP_Impl1.par" 

bitgen -f "FPGA_DSP_Impl1.t2b" -w "FPGA_DSP_Impl1.ncd"  "FPGA_DSP_Impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FPGA_DSP_Impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FPGA_DSP_Impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "FPGA_DSP_Impl1.bit".
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 259 MB

tmcheck -par "FPGA_DSP_Impl1.par" 

bitgen -f "FPGA_DSP_Impl1.t2b" -w "FPGA_DSP_Impl1.ncd"  -jedec "FPGA_DSP_Impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FPGA_DSP_Impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FPGA_DSP_Impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "FPGA_DSP_Impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        639 Pages (128*639 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  639 Pages (Page 0 to Page 638).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 258 MB
