<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>GPIO Register Offset(Map)</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">GPIO Register Offset(Map)<div class="ingroups"><a class="el" href="group___l_p_c17xx___g_p_i_o___register.html">GPIO Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Here is the register offset, users can get the register address via <b>GPIOx_BASE + offset</b>, (x=A/B/C...).  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaff215b5e0d11d5a47354ecfad12a8902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:gaff215b5e0d11d5a47354ecfad12a8902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 0.  <a href="#gaff215b5e0d11d5a47354ecfad12a8902">More...</a><br/></td></tr>
<tr class="separator:gaff215b5e0d11d5a47354ecfad12a8902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030997bacf62a695152879b6be44c84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga030997bacf62a695152879b6be44c84c">PINSEL1</a>&#160;&#160;&#160;((unsigned long)0x00000004)</td></tr>
<tr class="memdesc:ga030997bacf62a695152879b6be44c84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 1.  <a href="#ga030997bacf62a695152879b6be44c84c">More...</a><br/></td></tr>
<tr class="separator:ga030997bacf62a695152879b6be44c84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43539e28c63bbab43998e0fde66a96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>&#160;&#160;&#160;((unsigned long)0x00000008)</td></tr>
<tr class="memdesc:gac43539e28c63bbab43998e0fde66a96f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 2.  <a href="#gac43539e28c63bbab43998e0fde66a96f">More...</a><br/></td></tr>
<tr class="separator:gac43539e28c63bbab43998e0fde66a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3826d0ca626fa50121b165841ece9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga4f3826d0ca626fa50121b165841ece9e">PINSEL3</a>&#160;&#160;&#160;((unsigned long)0x0000000C)</td></tr>
<tr class="memdesc:ga4f3826d0ca626fa50121b165841ece9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 3.  <a href="#ga4f3826d0ca626fa50121b165841ece9e">More...</a><br/></td></tr>
<tr class="separator:ga4f3826d0ca626fa50121b165841ece9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f66e285e1b0ae7dbed4910861054c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga4f66e285e1b0ae7dbed4910861054c9e">PINSEL4</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:ga4f66e285e1b0ae7dbed4910861054c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 4.  <a href="#ga4f66e285e1b0ae7dbed4910861054c9e">More...</a><br/></td></tr>
<tr class="separator:ga4f66e285e1b0ae7dbed4910861054c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b6991e5ddafcacf3d1e1bcbae85376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga18b6991e5ddafcacf3d1e1bcbae85376">PINSEL5</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:ga18b6991e5ddafcacf3d1e1bcbae85376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 5.  <a href="#ga18b6991e5ddafcacf3d1e1bcbae85376">More...</a><br/></td></tr>
<tr class="separator:ga18b6991e5ddafcacf3d1e1bcbae85376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39cd7997821dceab9766644b7cea17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa39cd7997821dceab9766644b7cea17d">PINSEL6</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gaa39cd7997821dceab9766644b7cea17d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 6.  <a href="#gaa39cd7997821dceab9766644b7cea17d">More...</a><br/></td></tr>
<tr class="separator:gaa39cd7997821dceab9766644b7cea17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3802e1e7e5b5f02dbdbe1a45024c9c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga3802e1e7e5b5f02dbdbe1a45024c9c4b">PINSEL7</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga3802e1e7e5b5f02dbdbe1a45024c9c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 7.  <a href="#ga3802e1e7e5b5f02dbdbe1a45024c9c4b">More...</a><br/></td></tr>
<tr class="separator:ga3802e1e7e5b5f02dbdbe1a45024c9c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0afbbeb6f1b02f248d18495c29f8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gace0afbbeb6f1b02f248d18495c29f8e3">PINSEL8</a>&#160;&#160;&#160;((unsigned long)0x00000020)</td></tr>
<tr class="memdesc:gace0afbbeb6f1b02f248d18495c29f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 8.  <a href="#gace0afbbeb6f1b02f248d18495c29f8e3">More...</a><br/></td></tr>
<tr class="separator:gace0afbbeb6f1b02f248d18495c29f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b77a28a614a6cde822e2b44421d1e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1b77a28a614a6cde822e2b44421d1e1d">PINSEL9</a>&#160;&#160;&#160;((unsigned long)0x00000024)</td></tr>
<tr class="memdesc:ga1b77a28a614a6cde822e2b44421d1e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 9.  <a href="#ga1b77a28a614a6cde822e2b44421d1e1d">More...</a><br/></td></tr>
<tr class="separator:ga1b77a28a614a6cde822e2b44421d1e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1476b3d8d84a10c46adc7a8feacb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga5cd1476b3d8d84a10c46adc7a8feacb0">PINSEL10</a>&#160;&#160;&#160;((unsigned long)0x00000028)</td></tr>
<tr class="memdesc:ga5cd1476b3d8d84a10c46adc7a8feacb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Function Select register 10.  <a href="#ga5cd1476b3d8d84a10c46adc7a8feacb0">More...</a><br/></td></tr>
<tr class="separator:ga5cd1476b3d8d84a10c46adc7a8feacb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38059134b0adaf25bb64ab021edfd5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga38059134b0adaf25bb64ab021edfd5f4">PINMODE0</a>&#160;&#160;&#160;((unsigned long)0x00000040)</td></tr>
<tr class="memdesc:ga38059134b0adaf25bb64ab021edfd5f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 0.  <a href="#ga38059134b0adaf25bb64ab021edfd5f4">More...</a><br/></td></tr>
<tr class="separator:ga38059134b0adaf25bb64ab021edfd5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289acb166f43c92d5a506cd01ecdfbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga289acb166f43c92d5a506cd01ecdfbc7">PINMODE1</a>&#160;&#160;&#160;((unsigned long)0x00000044)</td></tr>
<tr class="memdesc:ga289acb166f43c92d5a506cd01ecdfbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 1.  <a href="#ga289acb166f43c92d5a506cd01ecdfbc7">More...</a><br/></td></tr>
<tr class="separator:ga289acb166f43c92d5a506cd01ecdfbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e102735ca34f2a7ad80d4057ca63e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1e102735ca34f2a7ad80d4057ca63e8f">PINMODE2</a>&#160;&#160;&#160;((unsigned long)0x00000048)</td></tr>
<tr class="memdesc:ga1e102735ca34f2a7ad80d4057ca63e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 2.  <a href="#ga1e102735ca34f2a7ad80d4057ca63e8f">More...</a><br/></td></tr>
<tr class="separator:ga1e102735ca34f2a7ad80d4057ca63e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d534398605c600c32cda2def1a8f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga69d534398605c600c32cda2def1a8f3a">PINMODE3</a>&#160;&#160;&#160;((unsigned long)0x0000004C)</td></tr>
<tr class="memdesc:ga69d534398605c600c32cda2def1a8f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 3.  <a href="#ga69d534398605c600c32cda2def1a8f3a">More...</a><br/></td></tr>
<tr class="separator:ga69d534398605c600c32cda2def1a8f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c91299d8c6d1fb5a20d2177ecfd710b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8c91299d8c6d1fb5a20d2177ecfd710b">PINMODE4</a>&#160;&#160;&#160;((unsigned long)0x00000050)</td></tr>
<tr class="memdesc:ga8c91299d8c6d1fb5a20d2177ecfd710b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 4.  <a href="#ga8c91299d8c6d1fb5a20d2177ecfd710b">More...</a><br/></td></tr>
<tr class="separator:ga8c91299d8c6d1fb5a20d2177ecfd710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b545bfce7db8fd8bff1c273fd7d600e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga5b545bfce7db8fd8bff1c273fd7d600e">PINMODE5</a>&#160;&#160;&#160;((unsigned long)0x00000054)</td></tr>
<tr class="memdesc:ga5b545bfce7db8fd8bff1c273fd7d600e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 5.  <a href="#ga5b545bfce7db8fd8bff1c273fd7d600e">More...</a><br/></td></tr>
<tr class="separator:ga5b545bfce7db8fd8bff1c273fd7d600e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15392f94e9172cb6001a9b54daada614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga15392f94e9172cb6001a9b54daada614">PINMODE6</a>&#160;&#160;&#160;((unsigned long)0x00000058)</td></tr>
<tr class="memdesc:ga15392f94e9172cb6001a9b54daada614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 6.  <a href="#ga15392f94e9172cb6001a9b54daada614">More...</a><br/></td></tr>
<tr class="separator:ga15392f94e9172cb6001a9b54daada614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37cfb0eec829077f70eb760b3c6ccfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gad37cfb0eec829077f70eb760b3c6ccfd">PINMODE7</a>&#160;&#160;&#160;((unsigned long)0x0000005C)</td></tr>
<tr class="memdesc:gad37cfb0eec829077f70eb760b3c6ccfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 7.  <a href="#gad37cfb0eec829077f70eb760b3c6ccfd">More...</a><br/></td></tr>
<tr class="separator:gad37cfb0eec829077f70eb760b3c6ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7df7007a47ee536c0d1d14efff86333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7df7007a47ee536c0d1d14efff86333">PINMODE8</a>&#160;&#160;&#160;((unsigned long)0x00000060)</td></tr>
<tr class="memdesc:gab7df7007a47ee536c0d1d14efff86333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 9.  <a href="#gab7df7007a47ee536c0d1d14efff86333">More...</a><br/></td></tr>
<tr class="separator:gab7df7007a47ee536c0d1d14efff86333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b528e1f404977b12768942447edd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga0a3b528e1f404977b12768942447edd0">PINMODE9</a>&#160;&#160;&#160;((unsigned long)0x00000064)</td></tr>
<tr class="memdesc:ga0a3b528e1f404977b12768942447edd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mode register 9.  <a href="#ga0a3b528e1f404977b12768942447edd0">More...</a><br/></td></tr>
<tr class="separator:ga0a3b528e1f404977b12768942447edd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf20ef49d5135affe914cdcc161d953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7cf20ef49d5135affe914cdcc161d953">PINMODE_OD0</a>&#160;&#160;&#160;((unsigned long)0x00000068)</td></tr>
<tr class="memdesc:ga7cf20ef49d5135affe914cdcc161d953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Open-Drain register 0.  <a href="#ga7cf20ef49d5135affe914cdcc161d953">More...</a><br/></td></tr>
<tr class="separator:ga7cf20ef49d5135affe914cdcc161d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f6c6da221d942ac4c2fb18bcff353e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa3f6c6da221d942ac4c2fb18bcff353e">PINMODE_OD1</a>&#160;&#160;&#160;((unsigned long)0x0000006C)</td></tr>
<tr class="memdesc:gaa3f6c6da221d942ac4c2fb18bcff353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Open-Drain register 1.  <a href="#gaa3f6c6da221d942ac4c2fb18bcff353e">More...</a><br/></td></tr>
<tr class="separator:gaa3f6c6da221d942ac4c2fb18bcff353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edbd279e1d3cf9de2185aef8ec1cc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2edbd279e1d3cf9de2185aef8ec1cc68">PINMODE_OD2</a>&#160;&#160;&#160;((unsigned long)0x00000070)</td></tr>
<tr class="memdesc:ga2edbd279e1d3cf9de2185aef8ec1cc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Open-Drain register 2.  <a href="#ga2edbd279e1d3cf9de2185aef8ec1cc68">More...</a><br/></td></tr>
<tr class="separator:ga2edbd279e1d3cf9de2185aef8ec1cc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c209b63ecd7d4226b1c82307bf0ef29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7c209b63ecd7d4226b1c82307bf0ef29">PINMODE_OD3</a>&#160;&#160;&#160;((unsigned long)0x00000074)</td></tr>
<tr class="memdesc:ga7c209b63ecd7d4226b1c82307bf0ef29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Open-Drain register 3.  <a href="#ga7c209b63ecd7d4226b1c82307bf0ef29">More...</a><br/></td></tr>
<tr class="separator:ga7c209b63ecd7d4226b1c82307bf0ef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413c105eaf861bc917bb7f61c3c453d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga413c105eaf861bc917bb7f61c3c453d6">PINMODE_OD4</a>&#160;&#160;&#160;((unsigned long)0x00000078)</td></tr>
<tr class="memdesc:ga413c105eaf861bc917bb7f61c3c453d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Open-Drain register 4.  <a href="#ga413c105eaf861bc917bb7f61c3c453d6">More...</a><br/></td></tr>
<tr class="separator:ga413c105eaf861bc917bb7f61c3c453d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5d7c84f05bf5584abd6ff80d579de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gabd5d7c84f05bf5584abd6ff80d579de6">I2CPADCFG</a>&#160;&#160;&#160;((unsigned long)0x0000007C)</td></tr>
<tr class="memdesc:gabd5d7c84f05bf5584abd6ff80d579de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Pad configure register.  <a href="#gabd5d7c84f05bf5584abd6ff80d579de6">More...</a><br/></td></tr>
<tr class="separator:gabd5d7c84f05bf5584abd6ff80d579de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab85407d17e72200aeb519040238059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaaab85407d17e72200aeb519040238059">FIODIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:gaaab85407d17e72200aeb519040238059"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO direction register offset.  <a href="#gaaab85407d17e72200aeb519040238059">More...</a><br/></td></tr>
<tr class="separator:gaaab85407d17e72200aeb519040238059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecdb9b0bd11b7dfefb4decf8337ccbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga5ecdb9b0bd11b7dfefb4decf8337ccbd">FIO0DIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:ga5ecdb9b0bd11b7dfefb4decf8337ccbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Direction register 0.  <a href="#ga5ecdb9b0bd11b7dfefb4decf8337ccbd">More...</a><br/></td></tr>
<tr class="separator:ga5ecdb9b0bd11b7dfefb4decf8337ccbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae81a3484deff18fa81de0ac8de3ab40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaae81a3484deff18fa81de0ac8de3ab40">FIO1DIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:gaae81a3484deff18fa81de0ac8de3ab40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Direction register 1.  <a href="#gaae81a3484deff18fa81de0ac8de3ab40">More...</a><br/></td></tr>
<tr class="separator:gaae81a3484deff18fa81de0ac8de3ab40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b59afafb28de1fa7107c3db1cbfc0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga75b59afafb28de1fa7107c3db1cbfc0a">FIO2DIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:ga75b59afafb28de1fa7107c3db1cbfc0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Direction register 2.  <a href="#ga75b59afafb28de1fa7107c3db1cbfc0a">More...</a><br/></td></tr>
<tr class="separator:ga75b59afafb28de1fa7107c3db1cbfc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083e6b4f9db146360ddd0dcd0a9dd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1083e6b4f9db146360ddd0dcd0a9dd39">FIO3DIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:ga1083e6b4f9db146360ddd0dcd0a9dd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Direction register 3.  <a href="#ga1083e6b4f9db146360ddd0dcd0a9dd39">More...</a><br/></td></tr>
<tr class="separator:ga1083e6b4f9db146360ddd0dcd0a9dd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2517ae60d5d5039a5218bcd6a4ca3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaf2517ae60d5d5039a5218bcd6a4ca3d1">FIO4DIR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="memdesc:gaf2517ae60d5d5039a5218bcd6a4ca3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Direction register 4.  <a href="#gaf2517ae60d5d5039a5218bcd6a4ca3d1">More...</a><br/></td></tr>
<tr class="separator:gaf2517ae60d5d5039a5218bcd6a4ca3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ee46207a95f66b405aa5a7ad72a6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:gab7ee46207a95f66b405aa5a7ad72a6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset.  <a href="#gab7ee46207a95f66b405aa5a7ad72a6ed">More...</a><br/></td></tr>
<tr class="separator:gab7ee46207a95f66b405aa5a7ad72a6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af2c8f6a95a766b32d8709fafac6baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga0af2c8f6a95a766b32d8709fafac6baa">FIO0MASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:ga0af2c8f6a95a766b32d8709fafac6baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset 0.  <a href="#ga0af2c8f6a95a766b32d8709fafac6baa">More...</a><br/></td></tr>
<tr class="separator:ga0af2c8f6a95a766b32d8709fafac6baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f214cea0d3f874820bd4548c46a7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga13f214cea0d3f874820bd4548c46a7f0">FIO1MASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:ga13f214cea0d3f874820bd4548c46a7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset 1.  <a href="#ga13f214cea0d3f874820bd4548c46a7f0">More...</a><br/></td></tr>
<tr class="separator:ga13f214cea0d3f874820bd4548c46a7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27e95ce6805c27eef26ea73ceb023bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gad27e95ce6805c27eef26ea73ceb023bd">FIO2MASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:gad27e95ce6805c27eef26ea73ceb023bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset 2.  <a href="#gad27e95ce6805c27eef26ea73ceb023bd">More...</a><br/></td></tr>
<tr class="separator:gad27e95ce6805c27eef26ea73ceb023bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4d031bd0cbecf049e020fbd3b85944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga9f4d031bd0cbecf049e020fbd3b85944">FIO3MASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:ga9f4d031bd0cbecf049e020fbd3b85944"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset 3.  <a href="#ga9f4d031bd0cbecf049e020fbd3b85944">More...</a><br/></td></tr>
<tr class="separator:ga9f4d031bd0cbecf049e020fbd3b85944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bbc88f8e37e7c69525a3ed50b13647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga58bbc88f8e37e7c69525a3ed50b13647">FIO4MASK</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="memdesc:ga58bbc88f8e37e7c69525a3ed50b13647"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mask register offset 4.  <a href="#ga58bbc88f8e37e7c69525a3ed50b13647">More...</a><br/></td></tr>
<tr class="separator:ga58bbc88f8e37e7c69525a3ed50b13647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efae043d89b0492767427cee10bc2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:ga2efae043d89b0492767427cee10bc2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin value register offset.  <a href="#ga2efae043d89b0492767427cee10bc2dd">More...</a><br/></td></tr>
<tr class="separator:ga2efae043d89b0492767427cee10bc2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe04ef1d09547bd16547b800b4df5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaafe04ef1d09547bd16547b800b4df5a1">FIO0PIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:gaafe04ef1d09547bd16547b800b4df5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Value register 0.  <a href="#gaafe04ef1d09547bd16547b800b4df5a1">More...</a><br/></td></tr>
<tr class="separator:gaafe04ef1d09547bd16547b800b4df5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97ddb2da2dd1db899d7b4750548f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab97ddb2da2dd1db899d7b4750548f798">FIO1PIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:gab97ddb2da2dd1db899d7b4750548f798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Value register 1.  <a href="#gab97ddb2da2dd1db899d7b4750548f798">More...</a><br/></td></tr>
<tr class="separator:gab97ddb2da2dd1db899d7b4750548f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3231320a27b790a99f2d28fc5d32b33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga3231320a27b790a99f2d28fc5d32b33c">FIO2PIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:ga3231320a27b790a99f2d28fc5d32b33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Value register 2.  <a href="#ga3231320a27b790a99f2d28fc5d32b33c">More...</a><br/></td></tr>
<tr class="separator:ga3231320a27b790a99f2d28fc5d32b33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3656d6446be846bded1ddf3bbb1f069c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga3656d6446be846bded1ddf3bbb1f069c">FIO3PIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:ga3656d6446be846bded1ddf3bbb1f069c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Value register 3.  <a href="#ga3656d6446be846bded1ddf3bbb1f069c">More...</a><br/></td></tr>
<tr class="separator:ga3656d6446be846bded1ddf3bbb1f069c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa168fd9ed723f7755daeb0ada32477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaeaa168fd9ed723f7755daeb0ada32477">FIO4PIN</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="memdesc:gaeaa168fd9ed723f7755daeb0ada32477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Value register 4.  <a href="#gaeaa168fd9ed723f7755daeb0ada32477">More...</a><br/></td></tr>
<tr class="separator:gaeaa168fd9ed723f7755daeb0ada32477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed937bb4684c1a3b4b927bbee175a57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaed937bb4684c1a3b4b927bbee175a57c">FIOSET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gaed937bb4684c1a3b4b927bbee175a57c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin Set register offset.  <a href="#gaed937bb4684c1a3b4b927bbee175a57c">More...</a><br/></td></tr>
<tr class="separator:gaed937bb4684c1a3b4b927bbee175a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb77ecb736828882a0b80e33a7adf644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaeb77ecb736828882a0b80e33a7adf644">FIO0SET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gaeb77ecb736828882a0b80e33a7adf644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Set register 0.  <a href="#gaeb77ecb736828882a0b80e33a7adf644">More...</a><br/></td></tr>
<tr class="separator:gaeb77ecb736828882a0b80e33a7adf644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94d97e600385d0fde769e11f302cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa94d97e600385d0fde769e11f302cd1c">FIO1SET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gaa94d97e600385d0fde769e11f302cd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Set register 1.  <a href="#gaa94d97e600385d0fde769e11f302cd1c">More...</a><br/></td></tr>
<tr class="separator:gaa94d97e600385d0fde769e11f302cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2827cc8f7918902c58cdc9960e840d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaeb2827cc8f7918902c58cdc9960e840d">FIO2SET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gaeb2827cc8f7918902c58cdc9960e840d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Set register 2.  <a href="#gaeb2827cc8f7918902c58cdc9960e840d">More...</a><br/></td></tr>
<tr class="separator:gaeb2827cc8f7918902c58cdc9960e840d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b26871215344e5a9df44d7093240432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7b26871215344e5a9df44d7093240432">FIO3SET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:ga7b26871215344e5a9df44d7093240432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Set register 3.  <a href="#ga7b26871215344e5a9df44d7093240432">More...</a><br/></td></tr>
<tr class="separator:ga7b26871215344e5a9df44d7093240432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea2ecaf667403aca71e0fee158e7e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga3ea2ecaf667403aca71e0fee158e7e4a">FIO4SET</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:ga3ea2ecaf667403aca71e0fee158e7e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Set register 4.  <a href="#ga3ea2ecaf667403aca71e0fee158e7e4a">More...</a><br/></td></tr>
<tr class="separator:ga3ea2ecaf667403aca71e0fee158e7e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d666cde8b310097435bf6564a04d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga83d666cde8b310097435bf6564a04d93">FIOCLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga83d666cde8b310097435bf6564a04d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin Clear register offset.  <a href="#ga83d666cde8b310097435bf6564a04d93">More...</a><br/></td></tr>
<tr class="separator:ga83d666cde8b310097435bf6564a04d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e958c8a285f756cd11f3f340f6494c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga32e958c8a285f756cd11f3f340f6494c">FIO0CLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga32e958c8a285f756cd11f3f340f6494c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Clear register 0.  <a href="#ga32e958c8a285f756cd11f3f340f6494c">More...</a><br/></td></tr>
<tr class="separator:ga32e958c8a285f756cd11f3f340f6494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc77d889363cff115e5a530fa76625f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gabcc77d889363cff115e5a530fa76625f">FIO1CLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:gabcc77d889363cff115e5a530fa76625f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Clear register 1.  <a href="#gabcc77d889363cff115e5a530fa76625f">More...</a><br/></td></tr>
<tr class="separator:gabcc77d889363cff115e5a530fa76625f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1195f7a120c7cb4f8fbb23b72e8ec037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1195f7a120c7cb4f8fbb23b72e8ec037">FIO2CLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga1195f7a120c7cb4f8fbb23b72e8ec037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Clear register 2.  <a href="#ga1195f7a120c7cb4f8fbb23b72e8ec037">More...</a><br/></td></tr>
<tr class="separator:ga1195f7a120c7cb4f8fbb23b72e8ec037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64a776a181a354a850222009357a294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab64a776a181a354a850222009357a294">FIO3CLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:gab64a776a181a354a850222009357a294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Clear register 3.  <a href="#gab64a776a181a354a850222009357a294">More...</a><br/></td></tr>
<tr class="separator:gab64a776a181a354a850222009357a294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a284339302a53d41530effeafb6663d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6a284339302a53d41530effeafb6663d">FIO4CLR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga6a284339302a53d41530effeafb6663d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IO Clear register 4.  <a href="#ga6a284339302a53d41530effeafb6663d">More...</a><br/></td></tr>
<tr class="separator:ga6a284339302a53d41530effeafb6663d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48ffec29834d789a81ed5570fe6059c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a>&#160;&#160;&#160;((unsigned long)0x00000090)</td></tr>
<tr class="memdesc:gab48ffec29834d789a81ed5570fe6059c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 0 Interrupt Rising Control register.  <a href="#gab48ffec29834d789a81ed5570fe6059c">More...</a><br/></td></tr>
<tr class="separator:gab48ffec29834d789a81ed5570fe6059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f289a67e91a7c274b170f777e33f273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a>&#160;&#160;&#160;((unsigned long)0x000000B0)</td></tr>
<tr class="memdesc:ga8f289a67e91a7c274b170f777e33f273"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 2 Interrupt Rising Control register.  <a href="#ga8f289a67e91a7c274b170f777e33f273">More...</a><br/></td></tr>
<tr class="separator:ga8f289a67e91a7c274b170f777e33f273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2a987d668261756cd4e9818486bb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a>&#160;&#160;&#160;((unsigned long)0x00000094)</td></tr>
<tr class="memdesc:ga6b2a987d668261756cd4e9818486bb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 0 Interrupt Falling Control register.  <a href="#ga6b2a987d668261756cd4e9818486bb6a">More...</a><br/></td></tr>
<tr class="separator:ga6b2a987d668261756cd4e9818486bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11ee069da6b1df9215bb02c1a9ebe73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a>&#160;&#160;&#160;((unsigned long)0x000000B4)</td></tr>
<tr class="memdesc:gaa11ee069da6b1df9215bb02c1a9ebe73"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 2 Interrupt Falling Control register.  <a href="#gaa11ee069da6b1df9215bb02c1a9ebe73">More...</a><br/></td></tr>
<tr class="separator:gaa11ee069da6b1df9215bb02c1a9ebe73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d2eefab69ce973ad5d230bce74f539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga24d2eefab69ce973ad5d230bce74f539">IO0IntStatR</a>&#160;&#160;&#160;((unsigned long)0x00000084)</td></tr>
<tr class="memdesc:ga24d2eefab69ce973ad5d230bce74f539"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 0 Interrupt Rising status register.  <a href="#ga24d2eefab69ce973ad5d230bce74f539">More...</a><br/></td></tr>
<tr class="separator:ga24d2eefab69ce973ad5d230bce74f539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6458a0cb6f4fa9d1217a693ecbbfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7d6458a0cb6f4fa9d1217a693ecbbfd9">IO2IntStatR</a>&#160;&#160;&#160;((unsigned long)0x000000A4)</td></tr>
<tr class="memdesc:ga7d6458a0cb6f4fa9d1217a693ecbbfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 2 Interrupt Rising status register.  <a href="#ga7d6458a0cb6f4fa9d1217a693ecbbfd9">More...</a><br/></td></tr>
<tr class="separator:ga7d6458a0cb6f4fa9d1217a693ecbbfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f9278e7f659221c30a83b8f1f5154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8e4f9278e7f659221c30a83b8f1f5154">IO0IntStatF</a>&#160;&#160;&#160;((unsigned long)0x00000088)</td></tr>
<tr class="memdesc:ga8e4f9278e7f659221c30a83b8f1f5154"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 0 Interrupt Falling status register.  <a href="#ga8e4f9278e7f659221c30a83b8f1f5154">More...</a><br/></td></tr>
<tr class="separator:ga8e4f9278e7f659221c30a83b8f1f5154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fe48cfcc1715c0340d69398f072c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga18fe48cfcc1715c0340d69398f072c99">IO2IntStatF</a>&#160;&#160;&#160;((unsigned long)0x000000A8)</td></tr>
<tr class="memdesc:ga18fe48cfcc1715c0340d69398f072c99"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 2 Interrupt Falling status register.  <a href="#ga18fe48cfcc1715c0340d69398f072c99">More...</a><br/></td></tr>
<tr class="separator:ga18fe48cfcc1715c0340d69398f072c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d8afb65cfc45f7a48e686c7ce22a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga09d8afb65cfc45f7a48e686c7ce22a7b">IO0IntClr</a>&#160;&#160;&#160;((unsigned long)0x0000008C)</td></tr>
<tr class="memdesc:ga09d8afb65cfc45f7a48e686c7ce22a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 0 Interrupt Clear Control register.  <a href="#ga09d8afb65cfc45f7a48e686c7ce22a7b">More...</a><br/></td></tr>
<tr class="separator:ga09d8afb65cfc45f7a48e686c7ce22a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c9459d1e272c34972452fcdb81e425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga72c9459d1e272c34972452fcdb81e425">IO2IntClr</a>&#160;&#160;&#160;((unsigned long)0x000000AC)</td></tr>
<tr class="memdesc:ga72c9459d1e272c34972452fcdb81e425"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port 2 Interrupt Clear Control register.  <a href="#ga72c9459d1e272c34972452fcdb81e425">More...</a><br/></td></tr>
<tr class="separator:ga72c9459d1e272c34972452fcdb81e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8314c3e8320e74ce7ca54286a3fc65b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8314c3e8320e74ce7ca54286a3fc65b4">IOIntStatus</a>&#160;&#160;&#160;((unsigned long)0x00000080)</td></tr>
<tr class="memdesc:ga8314c3e8320e74ce7ca54286a3fc65b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt status register.  <a href="#ga8314c3e8320e74ce7ca54286a3fc65b4">More...</a><br/></td></tr>
<tr class="separator:ga8314c3e8320e74ce7ca54286a3fc65b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Here is the register offset, users can get the register address via <b>GPIOx_BASE + offset</b>, (x=A/B/C...). </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga32e958c8a285f756cd11f3f340f6494c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Clear register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00257">257</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ecdb9b0bd11b7dfefb4decf8337ccbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Direction register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00177">177</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0af2c8f6a95a766b32d8709fafac6baa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00197">197</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe04ef1d09547bd16547b800b4df5a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Value register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00217">217</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb77ecb736828882a0b80e33a7adf644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Set register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00237">237</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcc77d889363cff115e5a530fa76625f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Clear register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00260">260</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae81a3484deff18fa81de0ac8de3ab40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Direction register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00180">180</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f214cea0d3f874820bd4548c46a7f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00200">200</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab97ddb2da2dd1db899d7b4750548f798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Value register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00220">220</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa94d97e600385d0fde769e11f302cd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Set register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00240">240</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1195f7a120c7cb4f8fbb23b72e8ec037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Clear register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00263">263</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75b59afafb28de1fa7107c3db1cbfc0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Direction register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00183">183</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad27e95ce6805c27eef26ea73ceb023bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00203">203</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3231320a27b790a99f2d28fc5d32b33c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Value register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00223">223</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb2827cc8f7918902c58cdc9960e840d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Set register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00243">243</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab64a776a181a354a850222009357a294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Clear register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00266">266</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1083e6b4f9db146360ddd0dcd0a9dd39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Direction register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00186">186</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f4d031bd0cbecf049e020fbd3b85944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00206">206</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3656d6446be846bded1ddf3bbb1f069c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Value register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00226">226</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b26871215344e5a9df44d7093240432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Set register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00246">246</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a284339302a53d41530effeafb6663d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Clear register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00269">269</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2517ae60d5d5039a5218bcd6a4ca3d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Direction register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00189">189</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58bbc88f8e37e7c69525a3ed50b13647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00209">209</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaa168fd9ed723f7755daeb0ada32477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Value register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00229">229</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ea2ecaf667403aca71e0fee158e7e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IO Set register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00249">249</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83d666cde8b310097435bf6564a04d93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIOCLR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Pin Clear register offset. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_PORTx_BASE (x = A/B/C/D/E) to access direction register. </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00254">254</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaab85407d17e72200aeb519040238059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIODIR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO direction register offset. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_PORTx_BASE (x = A/B/C/D/E) to access direction register. </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00174">174</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7ee46207a95f66b405aa5a7ad72a6ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIOMASK&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mask register offset. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_PORTx_BASE (x = A/B/C/D/E) to access direction register. </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00194">194</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2efae043d89b0492767427cee10bc2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIOPIN&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Pin value register offset. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_PORTx_BASE (x = A/B/C/D/E) to access direction register. </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00214">214</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed937bb4684c1a3b4b927bbee175a57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIOSET&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Pin Set register offset. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_PORTx_BASE (x = A/B/C/D/E) to access direction register. </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00234">234</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd5d7c84f05bf5584abd6ff80d579de6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2CPADCFG&#160;&#160;&#160;((unsigned long)0x0000007C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Pad configure register. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00169">169</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09d8afb65cfc45f7a48e686c7ce22a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntClr&#160;&#160;&#160;((unsigned long)0x0000008C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 0 Interrupt Clear Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00305">305</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b2a987d668261756cd4e9818486bb6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntEnF&#160;&#160;&#160;((unsigned long)0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 0 Interrupt Falling Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00281">281</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab48ffec29834d789a81ed5570fe6059c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntEnR&#160;&#160;&#160;((unsigned long)0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 0 Interrupt Rising Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00273">273</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e4f9278e7f659221c30a83b8f1f5154"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntStatF&#160;&#160;&#160;((unsigned long)0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 0 Interrupt Falling status register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00297">297</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24d2eefab69ce973ad5d230bce74f539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntStatR&#160;&#160;&#160;((unsigned long)0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 0 Interrupt Rising status register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00289">289</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72c9459d1e272c34972452fcdb81e425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntClr&#160;&#160;&#160;((unsigned long)0x000000AC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 2 Interrupt Clear Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00309">309</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa11ee069da6b1df9215bb02c1a9ebe73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntEnF&#160;&#160;&#160;((unsigned long)0x000000B4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 2 Interrupt Falling Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00285">285</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f289a67e91a7c274b170f777e33f273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntEnR&#160;&#160;&#160;((unsigned long)0x000000B0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 2 Interrupt Rising Control register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00277">277</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18fe48cfcc1715c0340d69398f072c99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntStatF&#160;&#160;&#160;((unsigned long)0x000000A8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 2 Interrupt Falling status register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00301">301</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d6458a0cb6f4fa9d1217a693ecbbfd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntStatR&#160;&#160;&#160;((unsigned long)0x000000A4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Port 2 Interrupt Rising status register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00293">293</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8314c3e8320e74ce7ca54286a3fc65b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOIntStatus&#160;&#160;&#160;((unsigned long)0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt status register. </p>
<dl class="section note"><dt>Note</dt><dd>You can use those offset register with GPIO_INT_BASE </dd></dl>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00313">313</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38059134b0adaf25bb64ab021edfd5f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE0&#160;&#160;&#160;((unsigned long)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00123">123</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga289acb166f43c92d5a506cd01ecdfbc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE1&#160;&#160;&#160;((unsigned long)0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00126">126</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e102735ca34f2a7ad80d4057ca63e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE2&#160;&#160;&#160;((unsigned long)0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00129">129</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69d534398605c600c32cda2def1a8f3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE3&#160;&#160;&#160;((unsigned long)0x0000004C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00132">132</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c91299d8c6d1fb5a20d2177ecfd710b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE4&#160;&#160;&#160;((unsigned long)0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00135">135</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b545bfce7db8fd8bff1c273fd7d600e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE5&#160;&#160;&#160;((unsigned long)0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 5. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00138">138</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15392f94e9172cb6001a9b54daada614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE6&#160;&#160;&#160;((unsigned long)0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 6. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00141">141</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad37cfb0eec829077f70eb760b3c6ccfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE7&#160;&#160;&#160;((unsigned long)0x0000005C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 7. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00144">144</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7df7007a47ee536c0d1d14efff86333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE8&#160;&#160;&#160;((unsigned long)0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 9. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00147">147</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a3b528e1f404977b12768942447edd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE9&#160;&#160;&#160;((unsigned long)0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Mode register 9. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00150">150</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cf20ef49d5135affe914cdcc161d953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE_OD0&#160;&#160;&#160;((unsigned long)0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Open-Drain register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00154">154</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3f6c6da221d942ac4c2fb18bcff353e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE_OD1&#160;&#160;&#160;((unsigned long)0x0000006C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Open-Drain register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00157">157</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2edbd279e1d3cf9de2185aef8ec1cc68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE_OD2&#160;&#160;&#160;((unsigned long)0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Open-Drain register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00160">160</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c209b63ecd7d4226b1c82307bf0ef29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE_OD3&#160;&#160;&#160;((unsigned long)0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Open-Drain register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00163">163</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga413c105eaf861bc917bb7f61c3c453d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE_OD4&#160;&#160;&#160;((unsigned long)0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Open-Drain register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00166">166</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff215b5e0d11d5a47354ecfad12a8902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL0&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 0. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00090">90</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga030997bacf62a695152879b6be44c84c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL1&#160;&#160;&#160;((unsigned long)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 1. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00093">93</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cd1476b3d8d84a10c46adc7a8feacb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL10&#160;&#160;&#160;((unsigned long)0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 10. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00120">120</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac43539e28c63bbab43998e0fde66a96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL2&#160;&#160;&#160;((unsigned long)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 2. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00096">96</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f3826d0ca626fa50121b165841ece9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL3&#160;&#160;&#160;((unsigned long)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 3. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00099">99</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f66e285e1b0ae7dbed4910861054c9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL4&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 4. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00102">102</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b6991e5ddafcacf3d1e1bcbae85376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL5&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 5. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00105">105</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa39cd7997821dceab9766644b7cea17d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL6&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 6. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00108">108</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3802e1e7e5b5f02dbdbe1a45024c9c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL7&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 7. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00111">111</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace0afbbeb6f1b02f248d18495c29f8e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL8&#160;&#160;&#160;((unsigned long)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 8. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00114">114</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b77a28a614a6cde822e2b44421d1e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL9&#160;&#160;&#160;((unsigned long)0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Function Select register 9. </p>

<p>Definition at line <a class="el" href="xhw__gpio_8h_source.html#l00117">117</a> of file <a class="el" href="xhw__gpio_8h_source.html">xhw_gpio.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
