/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/prescalereg2TMR.v                                                             *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:57                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: prescalereg2.v                                                                         *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-08-30 12:19:24                                                *
 *           File Size         : 1643                                                               *
 *           MD5 hash          : fc34aff1e1ebc6f6dffce8180a8f2f83                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module prescalereg2TMR(
  input wire  clk ,
  input wire  rst ,
  input wire  cpu ,
  input wire [15:0] reginp ,
  output wire [15:0] regout 
);
wire rstC;
wire rstB;
wire rstA;
wire [15:0] regoutC;
wire [15:0] regoutB;
wire [15:0] regoutA;
wire [15:0] reginpC;
wire [15:0] reginpB;
wire [15:0] reginpA;
wire cpuC;
wire cpuB;
wire cpuA;
wire clkC;
wire clkB;
wire clkA;
wor register_iTmrError;
wire [15:0] register_i;
reg  [15:0] register_iA ;
reg  [15:0] register_iB ;
reg  [15:0] register_iC ;
assign regout =  register_i;

always @( posedge clkA )
  begin
    if (rstA==1'b0)
      begin
        register_iA <= 16'd0;
      end
    else
      if (cpuA==1'b1)
        begin
          register_iA <= {8'd0,reginpA[7:0] };
        end
      else
        register_iA <= regoutA;
  end

always @( posedge clkB )
  begin
    if (rstB==1'b0)
      begin
        register_iB <= 16'd0;
      end
    else
      if (cpuB==1'b1)
        begin
          register_iB <= {8'd0,reginpB[7:0] };
        end
      else
        register_iB <= regoutB;
  end

always @( posedge clkC )
  begin
    if (rstC==1'b0)
      begin
        register_iC <= 16'd0;
      end
    else
      if (cpuC==1'b1)
        begin
          register_iC <= {8'd0,reginpC[7:0] };
        end
      else
        register_iC <= regoutC;
  end

majorityVoter #(.WIDTH(16)) register_iVoter (
    .inA(register_iA),
    .inB(register_iB),
    .inC(register_iC),
    .out(register_i),
    .tmrErr(register_iTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout cpuFanout (
    .in(cpu),
    .outA(cpuA),
    .outB(cpuB),
    .outC(cpuC)
    );

fanout #(.WIDTH(16)) reginpFanout (
    .in(reginp),
    .outA(reginpA),
    .outB(reginpB),
    .outC(reginpC)
    );

fanout #(.WIDTH(16)) regoutFanout (
    .in(regout),
    .outA(regoutA),
    .outB(regoutB),
    .outC(regoutC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

