Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May  3 14:44:58 2022
| Host         : mini-pascal running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuit_compteur_timing_summary_routed.rpt -pb circuit_compteur_timing_summary_routed.pb -rpx circuit_compteur_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_compteur
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inst_synch/d_clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.973        0.000                      0                   51        0.106        0.000                      0                   51        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.973        0.000                      0                   51        0.106        0.000                      0                   51        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.877%)  route 2.668ns (79.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  inst_synch/ValueCounterDiv_reg[17]/Q
                         net (fo=2, routed)           0.881     6.682    inst_synch/ValueCounterDiv_reg[17]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.806 r  inst_synch/ValueCounterDiv[0]_i_5/O
                         net (fo=2, routed)           0.824     7.630    inst_synch/ValueCounterDiv[0]_i_5_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.964     8.718    inst_synch/clear
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.487    12.879    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[20]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X21Y50         FDRE (Setup_fdre_C_R)       -0.429    12.691    inst_synch/ValueCounterDiv_reg[20]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.877%)  route 2.668ns (79.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  inst_synch/ValueCounterDiv_reg[17]/Q
                         net (fo=2, routed)           0.881     6.682    inst_synch/ValueCounterDiv_reg[17]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.806 r  inst_synch/ValueCounterDiv[0]_i_5/O
                         net (fo=2, routed)           0.824     7.630    inst_synch/ValueCounterDiv[0]_i_5_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.964     8.718    inst_synch/clear
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.487    12.879    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[21]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X21Y50         FDRE (Setup_fdre_C_R)       -0.429    12.691    inst_synch/ValueCounterDiv_reg[21]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.877%)  route 2.668ns (79.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  inst_synch/ValueCounterDiv_reg[17]/Q
                         net (fo=2, routed)           0.881     6.682    inst_synch/ValueCounterDiv_reg[17]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.806 r  inst_synch/ValueCounterDiv[0]_i_5/O
                         net (fo=2, routed)           0.824     7.630    inst_synch/ValueCounterDiv[0]_i_5_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.964     8.718    inst_synch/clear
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.487    12.879    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X21Y50         FDRE (Setup_fdre_C_R)       -0.429    12.691    inst_synch/ValueCounterDiv_reg[22]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.877%)  route 2.668ns (79.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  inst_synch/ValueCounterDiv_reg[17]/Q
                         net (fo=2, routed)           0.881     6.682    inst_synch/ValueCounterDiv_reg[17]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.806 r  inst_synch/ValueCounterDiv[0]_i_5/O
                         net (fo=2, routed)           0.824     7.630    inst_synch/ValueCounterDiv[0]_i_5_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.754 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.964     8.718    inst_synch/clear
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.487    12.879    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[23]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X21Y50         FDRE (Setup_fdre_C_R)       -0.429    12.691    inst_synch/ValueCounterDiv_reg[23]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.704ns (21.696%)  route 2.541ns (78.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.672     8.574    inst_synch/clear
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.503    12.895    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[16]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.137    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    12.708    inst_synch/ValueCounterDiv_reg[16]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.704ns (21.696%)  route 2.541ns (78.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.672     8.574    inst_synch/clear
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.503    12.895    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[17]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.137    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    12.708    inst_synch/ValueCounterDiv_reg[17]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.704ns (21.696%)  route 2.541ns (78.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.672     8.574    inst_synch/clear
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.503    12.895    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[18]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.137    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    12.708    inst_synch/ValueCounterDiv_reg[18]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.704ns (21.696%)  route 2.541ns (78.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.672     8.574    inst_synch/clear
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.503    12.895    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.137    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    12.708    inst_synch/ValueCounterDiv_reg[19]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.655     8.556    inst_synch/clear
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    12.894    inst_synch/sysclk
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[4]/C
                         clock pessimism              0.277    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X21Y46         FDRE (Setup_fdre_C_R)       -0.429    12.707    inst_synch/ValueCounterDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounterDiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.660     5.329    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  inst_synch/ValueCounterDiv_reg[22]/Q
                         net (fo=2, routed)           0.862     6.647    inst_synch/ValueCounterDiv_reg[22]
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  inst_synch/ValueCounterDiv[0]_i_4/O
                         net (fo=2, routed)           1.007     7.778    inst_synch/ValueCounterDiv[0]_i_4_n_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  inst_synch/ValueCounterDiv[0]_i_1/O
                         net (fo=25, routed)          0.655     8.556    inst_synch/clear
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    12.894    inst_synch/sysclk
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[5]/C
                         clock pessimism              0.277    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X21Y46         FDRE (Setup_fdre_C_R)       -0.429    12.707    inst_synch/ValueCounterDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  4.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounterDiv_reg[19]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  inst_synch/ValueCounterDiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    inst_synch/ValueCounterDiv_reg[16]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.951 r  inst_synch/ValueCounterDiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    inst_synch/ValueCounterDiv_reg[20]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.987    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[20]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    inst_synch/ValueCounterDiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounterDiv_reg[19]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  inst_synch/ValueCounterDiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    inst_synch/ValueCounterDiv_reg[16]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.962 r  inst_synch/ValueCounterDiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    inst_synch/ValueCounterDiv_reg[20]_i_1_n_5
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.987    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[22]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    inst_synch/ValueCounterDiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounterDiv_reg[19]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  inst_synch/ValueCounterDiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    inst_synch/ValueCounterDiv_reg[16]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.987 r  inst_synch/ValueCounterDiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    inst_synch/ValueCounterDiv_reg[20]_i_1_n_6
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.987    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[21]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    inst_synch/ValueCounterDiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounterDiv_reg[19]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  inst_synch/ValueCounterDiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    inst_synch/ValueCounterDiv_reg[16]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.987 r  inst_synch/ValueCounterDiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    inst_synch/ValueCounterDiv_reg[20]_i_1_n_4
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.987    inst_synch/sysclk
    SLICE_X21Y50         FDRE                                         r  inst_synch/ValueCounterDiv_reg[23]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    inst_synch/ValueCounterDiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y49         FDRE                                         r  inst_synch/ValueCounterDiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounterDiv_reg[19]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  inst_synch/ValueCounterDiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    inst_synch/ValueCounterDiv_reg[16]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  inst_synch/ValueCounterDiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    inst_synch/ValueCounterDiv_reg[20]_i_1_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  inst_synch/ValueCounterDiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.990    inst_synch/ValueCounterDiv_reg[24]_i_1_n_7
    SLICE_X21Y51         FDRE                                         r  inst_synch/ValueCounterDiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.828     1.987    inst_synch/sysclk
    SLICE_X21Y51         FDRE                                         r  inst_synch/ValueCounterDiv_reg[24]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.105     1.846    inst_synch/ValueCounterDiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y47         FDRE                                         r  inst_synch/ValueCounterDiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[11]/Q
                         net (fo=2, routed)           0.117     1.733    inst_synch/ValueCounterDiv_reg[11]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  inst_synch/ValueCounterDiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    inst_synch/ValueCounterDiv_reg[8]_i_1_n_4
    SLICE_X21Y47         FDRE                                         r  inst_synch/ValueCounterDiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.992    inst_synch/sysclk
    SLICE_X21Y47         FDRE                                         r  inst_synch/ValueCounterDiv_reg[11]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.105     1.580    inst_synch/ValueCounterDiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X21Y48         FDRE                                         r  inst_synch/ValueCounterDiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounterDiv_reg[15]/Q
                         net (fo=2, routed)           0.117     1.733    inst_synch/ValueCounterDiv_reg[15]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  inst_synch/ValueCounterDiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    inst_synch/ValueCounterDiv_reg[12]_i_1_n_4
    SLICE_X21Y48         FDRE                                         r  inst_synch/ValueCounterDiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.992    inst_synch/sysclk
    SLICE_X21Y48         FDRE                                         r  inst_synch/ValueCounterDiv_reg[15]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    inst_synch/ValueCounterDiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/d_clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X20Y46         FDRE                                         r  inst_synch/d_clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst_synch/d_clk_div_reg/Q
                         net (fo=2, routed)           0.175     1.814    inst_synch/I
    SLICE_X20Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  inst_synch/d_clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.859    inst_synch/d_clk_div_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  inst_synch/d_clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X20Y46         FDRE                                         r  inst_synch/d_clk_div_reg/C
                         clock pessimism             -0.517     1.474    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.120     1.594    inst_synch/d_clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X21Y45         FDRE                                         r  inst_synch/ValueCounterDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounterDiv_reg[3]/Q
                         net (fo=2, routed)           0.120     1.736    inst_synch/ValueCounterDiv_reg[3]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  inst_synch/ValueCounterDiv_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.844    inst_synch/ValueCounterDiv_reg[0]_i_2_n_4
    SLICE_X21Y45         FDRE                                         r  inst_synch/ValueCounterDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X21Y45         FDRE                                         r  inst_synch/ValueCounterDiv_reg[3]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    inst_synch/ValueCounterDiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounterDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounterDiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounterDiv_reg[7]/Q
                         net (fo=2, routed)           0.120     1.736    inst_synch/ValueCounterDiv_reg[7]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  inst_synch/ValueCounterDiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    inst_synch/ValueCounterDiv_reg[4]_i_1_n_4
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X21Y46         FDRE                                         r  inst_synch/ValueCounterDiv_reg[7]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    inst_synch/ValueCounterDiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y45    inst_synch/ValueCounterDiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y49    inst_synch/ValueCounterDiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y49    inst_synch/ValueCounterDiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    inst_synch/ValueCounterDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    inst_synch/ValueCounterDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    inst_synch/ValueCounterDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y45    inst_synch/ValueCounterDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    inst_synch/ValueCounterDiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    inst_synch/ValueCounterDiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_cpt/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 3.987ns (61.176%)  route 2.530ns (38.824%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[0]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_cpt/Q_reg[0]/Q
                         net (fo=5, routed)           2.530     2.986    o_led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     6.517 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.517    o_led[0]
    M14                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 4.133ns (63.496%)  route 2.376ns (36.504%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[1]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_cpt/Q_reg[1]/Q
                         net (fo=4, routed)           2.376     2.795    o_led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.714     6.509 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.509    o_led[1]
    M15                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 4.101ns (64.263%)  route 2.281ns (35.737%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[3]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_cpt/Q_reg[3]/Q
                         net (fo=2, routed)           2.281     2.700    o_led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.682     6.381 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.381    o_led[3]
    D18                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 3.941ns (62.946%)  route 2.320ns (37.054%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[2]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_cpt/Q_reg[2]/Q
                         net (fo=3, routed)           2.320     2.776    o_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.262 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.262    o_led[2]
    G14                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 1.489ns (62.396%)  route 0.897ns (37.604%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.897     2.386    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 1.489ns (62.396%)  route 0.897ns (37.604%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.897     2.386    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 1.489ns (62.396%)  route 0.897ns (37.604%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.897     2.386    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 1.489ns (62.396%)  route 0.897ns (37.604%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.897     2.386    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.625ns  (logic 0.746ns (45.915%)  route 0.879ns (54.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[1]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_cpt/Q_reg[1]/Q
                         net (fo=4, routed)           0.879     1.298    inst_cpt/o_led_OBUF[1]
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.327     1.625 r  inst_cpt/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.625    inst_cpt/Q1
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.743ns (51.873%)  route 0.689ns (48.127%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[3]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_cpt/Q_reg[3]/Q
                         net (fo=2, routed)           0.689     1.108    inst_cpt/o_led_OBUF[3]
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.324     1.432 r  inst_cpt/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.432    inst_cpt/Q12_out
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_cpt/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[0]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_cpt/Q_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    inst_cpt/o_led_OBUF[0]
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.042     0.365 r  inst_cpt/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    inst_cpt/Q1
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[0]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inst_cpt/Q_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    inst_cpt/o_led_OBUF[0]
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  inst_cpt/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    inst_cpt/Q[0]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[0]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_cpt/Q_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    inst_cpt/o_led_OBUF[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.043     0.368 r  inst_cpt/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    inst_cpt/Q12_out
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_cpt/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[0]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_cpt/Q_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    inst_cpt/o_led_OBUF[0]
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.370 r  inst_cpt/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    inst_cpt/Q11_out
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.257ns (42.707%)  route 0.344ns (57.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.344     0.601    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.257ns (42.707%)  route 0.344ns (57.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.344     0.601    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.257ns (42.707%)  route 0.344ns (57.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.344     0.601    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            inst_cpt/Q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.257ns (42.707%)  route 0.344ns (57.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_btn_IBUF[0]_inst/O
                         net (fo=4, routed)           0.344     0.601    inst_cpt/i_btn_IBUF[0]
    SLICE_X43Y75         FDRE                                         r  inst_cpt/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.328ns (68.059%)  route 0.623ns (31.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[2]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_cpt/Q_reg[2]/Q
                         net (fo=3, routed)           0.623     0.764    o_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     1.951 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.951    o_led[2]
    G14                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_cpt/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.392ns (69.895%)  route 0.600ns (30.105%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  inst_cpt/Q_reg[3]/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_cpt/Q_reg[3]/Q
                         net (fo=2, routed)           0.600     0.728    o_led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.264     1.992 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.992    o_led[3]
    D18                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_synch/d_clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led6_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.145ns (52.289%)  route 3.782ns (47.711%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.676     5.345    inst_synch/sysclk
    SLICE_X20Y46         FDRE                                         r  inst_synch/d_clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  inst_synch/d_clk_div_reg/Q
                         net (fo=2, routed)           0.730     6.593    inst_synch/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.694 r  inst_synch/ClockBuffer/O
                         net (fo=5, routed)           3.052     9.746    o_led6_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    13.272 r  o_led6_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.272    o_led6_r
    V16                                                               r  o_led6_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_synch/d_clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led6_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.417ns (58.367%)  route 1.011ns (41.633%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X20Y46         FDRE                                         r  inst_synch/d_clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst_synch/d_clk_div_reg/Q
                         net (fo=2, routed)           0.268     1.906    inst_synch/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.932 r  inst_synch/ClockBuffer/O
                         net (fo=5, routed)           0.742     2.675    o_led6_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     3.902 r  o_led6_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.902    o_led6_r
    V16                                                               r  o_led6_r (OUT)
  -------------------------------------------------------------------    -------------------





