// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_q0,
        s_address1,
        s_ce1,
        s_we1,
        s_d1,
        s_q1,
        LARc_address0,
        LARc_ce0,
        LARc_we0,
        LARc_d0,
        LARc_q0,
        LARc_address1,
        LARc_ce1,
        LARc_we1,
        LARc_d1,
        LARc_q1
);

parameter    ap_ST_fsm_state1 = 60'd1;
parameter    ap_ST_fsm_state2 = 60'd2;
parameter    ap_ST_fsm_state3 = 60'd4;
parameter    ap_ST_fsm_state4 = 60'd8;
parameter    ap_ST_fsm_state5 = 60'd16;
parameter    ap_ST_fsm_state6 = 60'd32;
parameter    ap_ST_fsm_state7 = 60'd64;
parameter    ap_ST_fsm_state8 = 60'd128;
parameter    ap_ST_fsm_state9 = 60'd256;
parameter    ap_ST_fsm_state10 = 60'd512;
parameter    ap_ST_fsm_state11 = 60'd1024;
parameter    ap_ST_fsm_state12 = 60'd2048;
parameter    ap_ST_fsm_state13 = 60'd4096;
parameter    ap_ST_fsm_state14 = 60'd8192;
parameter    ap_ST_fsm_state15 = 60'd16384;
parameter    ap_ST_fsm_state16 = 60'd32768;
parameter    ap_ST_fsm_state17 = 60'd65536;
parameter    ap_ST_fsm_state18 = 60'd131072;
parameter    ap_ST_fsm_state19 = 60'd262144;
parameter    ap_ST_fsm_state20 = 60'd524288;
parameter    ap_ST_fsm_state21 = 60'd1048576;
parameter    ap_ST_fsm_state22 = 60'd2097152;
parameter    ap_ST_fsm_state23 = 60'd4194304;
parameter    ap_ST_fsm_state24 = 60'd8388608;
parameter    ap_ST_fsm_state25 = 60'd16777216;
parameter    ap_ST_fsm_state26 = 60'd33554432;
parameter    ap_ST_fsm_state27 = 60'd67108864;
parameter    ap_ST_fsm_state28 = 60'd134217728;
parameter    ap_ST_fsm_state29 = 60'd268435456;
parameter    ap_ST_fsm_state30 = 60'd536870912;
parameter    ap_ST_fsm_state31 = 60'd1073741824;
parameter    ap_ST_fsm_state32 = 60'd2147483648;
parameter    ap_ST_fsm_state33 = 60'd4294967296;
parameter    ap_ST_fsm_state34 = 60'd8589934592;
parameter    ap_ST_fsm_state35 = 60'd17179869184;
parameter    ap_ST_fsm_state36 = 60'd34359738368;
parameter    ap_ST_fsm_state37 = 60'd68719476736;
parameter    ap_ST_fsm_state38 = 60'd137438953472;
parameter    ap_ST_fsm_state39 = 60'd274877906944;
parameter    ap_ST_fsm_state40 = 60'd549755813888;
parameter    ap_ST_fsm_state41 = 60'd1099511627776;
parameter    ap_ST_fsm_state42 = 60'd2199023255552;
parameter    ap_ST_fsm_state43 = 60'd4398046511104;
parameter    ap_ST_fsm_state44 = 60'd8796093022208;
parameter    ap_ST_fsm_state45 = 60'd17592186044416;
parameter    ap_ST_fsm_state46 = 60'd35184372088832;
parameter    ap_ST_fsm_state47 = 60'd70368744177664;
parameter    ap_ST_fsm_state48 = 60'd140737488355328;
parameter    ap_ST_fsm_state49 = 60'd281474976710656;
parameter    ap_ST_fsm_state50 = 60'd562949953421312;
parameter    ap_ST_fsm_state51 = 60'd1125899906842624;
parameter    ap_ST_fsm_state52 = 60'd2251799813685248;
parameter    ap_ST_fsm_state53 = 60'd4503599627370496;
parameter    ap_ST_fsm_state54 = 60'd9007199254740992;
parameter    ap_ST_fsm_state55 = 60'd18014398509481984;
parameter    ap_ST_fsm_state56 = 60'd36028797018963968;
parameter    ap_ST_fsm_state57 = 60'd72057594037927936;
parameter    ap_ST_fsm_state58 = 60'd144115188075855872;
parameter    ap_ST_fsm_state59 = 60'd288230376151711744;
parameter    ap_ST_fsm_state60 = 60'd576460752303423488;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] s_address0;
output   s_ce0;
output   s_we0;
output  [15:0] s_d0;
input  [15:0] s_q0;
output  [7:0] s_address1;
output   s_ce1;
output   s_we1;
output  [15:0] s_d1;
input  [15:0] s_q1;
output  [2:0] LARc_address0;
output   LARc_ce0;
output   LARc_we0;
output  [15:0] LARc_d0;
input  [15:0] LARc_q0;
output  [2:0] LARc_address1;
output   LARc_ce1;
output   LARc_we1;
output  [15:0] LARc_d1;
input  [15:0] LARc_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] s_address0;
reg s_ce0;
reg s_we0;
reg[7:0] s_address1;
reg s_ce1;
reg s_we1;
reg[2:0] LARc_address0;
reg LARc_ce0;
reg LARc_we0;
reg[15:0] LARc_d0;
reg[2:0] LARc_address1;
reg LARc_ce1;
reg LARc_we1;
reg[15:0] LARc_d1;

(* fsm_encoding = "none" *) reg   [59:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] bitoff_address0;
reg    bitoff_ce0;
wire   [3:0] bitoff_q0;
reg   [7:0] bitoff_address1;
reg    bitoff_ce1;
wire   [3:0] bitoff_q1;
reg   [7:0] bitoff_address2;
reg    bitoff_ce2;
wire   [3:0] bitoff_q2;
wire   [7:0] bitoff_address3;
reg    bitoff_ce3;
wire   [3:0] bitoff_q3;
reg   [15:0] reg_1099;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state21;
wire   [63:0] L_ACF_q0;
reg   [63:0] reg_1104;
wire    ap_CS_fsm_state13;
wire   [63:0] L_ACF_q1;
wire    ap_CS_fsm_state23;
reg   [63:0] reg_1109;
wire    ap_CS_fsm_state15;
reg   [63:0] reg_1114;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
reg   [63:0] reg_1118;
wire  signed [15:0] P_q0;
reg  signed [15:0] reg_1122;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state48;
wire   [7:0] k_fu_1132_p2;
reg   [7:0] k_reg_4621;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln58_fu_1126_p2;
wire   [0:0] icmp_ln118_fu_1151_p2;
reg   [0:0] icmp_ln118_reg_4631;
wire   [0:0] tmp_1_fu_1157_p3;
reg   [0:0] tmp_1_reg_4637;
wire   [0:0] icmp_ln123_fu_1215_p2;
reg   [0:0] icmp_ln123_reg_4642;
wire   [0:0] icmp_ln123_1_fu_1231_p2;
reg   [0:0] icmp_ln123_1_reg_4648;
wire   [0:0] icmp_ln123_2_fu_1286_p2;
reg   [0:0] icmp_ln123_2_reg_4668;
wire   [15:0] select_ln61_fu_1334_p3;
wire    ap_CS_fsm_state3;
wire  signed [15:0] sext_ln67_fu_1479_p1;
reg  signed [15:0] sext_ln67_reg_4678;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln72_fu_1483_p2;
reg   [0:0] icmp_ln72_reg_4683;
wire   [0:0] and_ln72_fu_1495_p2;
reg   [0:0] and_ln72_reg_4687;
wire   [2:0] trunc_ln76_fu_1501_p1;
reg   [2:0] trunc_ln76_reg_4691;
wire   [30:0] zext_ln75_fu_1520_p1;
reg   [30:0] zext_ln75_reg_4696;
wire    ap_CS_fsm_state5;
wire   [7:0] k_1_fu_1530_p2;
reg   [7:0] k_1_reg_4704;
wire    ap_CS_fsm_state6;
reg   [7:0] s_addr_2_reg_4709;
wire   [0:0] icmp_ln75_fu_1524_p2;
reg   [15:0] trunc_ln2_reg_4714;
wire    ap_CS_fsm_state7;
wire   [4:0] k_2_fu_1571_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_14_fu_1558_p3;
reg  signed [15:0] sl_1_reg_4732;
wire    ap_CS_fsm_state11;
wire   [3:0] L_ACF_addr_1_reg_4748;
wire    ap_CS_fsm_state12;
reg  signed [15:0] sl_2_reg_4754;
reg  signed [15:0] sl_3_reg_4760;
wire   [3:0] L_ACF_addr_2_reg_4776;
wire   [3:0] L_ACF_addr_3_reg_4782;
reg  signed [15:0] sl_4_reg_4788;
reg  signed [15:0] sl_5_reg_4794;
wire  signed [31:0] sext_ln91_fu_1577_p1;
reg  signed [31:0] sext_ln91_reg_4810;
wire  signed [31:0] sext_ln93_1_fu_1584_p1;
reg  signed [31:0] sext_ln93_1_reg_4818;
wire  signed [31:0] mul_ln93_fu_4296_p2;
reg  signed [31:0] mul_ln93_reg_4826;
wire  signed [31:0] mul_ln94_fu_4302_p2;
reg  signed [31:0] mul_ln94_reg_4831;
wire  signed [31:0] sext_ln96_1_fu_1590_p1;
reg  signed [31:0] sext_ln96_1_reg_4836;
wire  signed [31:0] mul_ln98_fu_4308_p2;
reg  signed [31:0] mul_ln98_reg_4844;
wire  signed [16:0] sext_ln100_fu_1593_p1;
reg  signed [16:0] sext_ln100_reg_4849;
wire  signed [31:0] sext_ln100_1_fu_1596_p1;
reg  signed [31:0] sext_ln100_1_reg_4854;
wire  signed [31:0] mul_ln100_fu_4314_p2;
reg  signed [31:0] mul_ln100_reg_4861;
wire  signed [31:0] mul_ln103_fu_4320_p2;
reg  signed [31:0] mul_ln103_reg_4866;
wire  signed [31:0] sext_ln105_1_fu_1599_p1;
reg  signed [31:0] sext_ln105_1_reg_4871;
wire  signed [31:0] mul_ln107_fu_4326_p2;
reg  signed [31:0] mul_ln107_reg_4880;
wire   [3:0] L_ACF_addr_4_reg_4885;
wire  signed [16:0] sext_ln111_fu_1602_p1;
reg  signed [16:0] sext_ln111_reg_4891;
wire  signed [31:0] sext_ln111_1_fu_1605_p1;
reg  signed [31:0] sext_ln111_1_reg_4896;
wire  signed [31:0] mul_ln116_fu_4332_p2;
reg  signed [31:0] mul_ln116_reg_4906;
wire   [3:0] L_ACF_addr_5_reg_4911;
wire  signed [31:0] mul_ln118_fu_4338_p2;
reg  signed [31:0] mul_ln118_reg_4917;
wire  signed [31:0] mul_ln120_fu_4344_p2;
reg  signed [31:0] mul_ln120_reg_4922;
wire  signed [31:0] mul_ln121_fu_4350_p2;
reg  signed [31:0] mul_ln121_reg_4927;
wire  signed [31:0] mul_ln122_fu_4356_p2;
reg  signed [31:0] mul_ln122_reg_4932;
wire  signed [31:0] mul_ln123_fu_4362_p2;
reg  signed [31:0] mul_ln123_reg_4937;
wire  signed [31:0] mul_ln124_fu_4368_p2;
reg  signed [31:0] mul_ln124_reg_4942;
wire  signed [32:0] grp_fu_4374_p3;
reg  signed [32:0] mul_ln127_reg_4947;
wire  signed [32:0] grp_fu_4382_p3;
reg  signed [32:0] mul_ln127_2_reg_4952;
wire  signed [31:0] mul_ln109_fu_4422_p2;
reg  signed [31:0] mul_ln109_reg_4957;
wire  signed [31:0] mul_ln111_fu_4426_p2;
reg  signed [31:0] mul_ln111_reg_4962;
wire   [3:0] L_ACF_addr_6_reg_4967;
wire  signed [32:0] grp_fu_4410_p3;
reg  signed [32:0] add_ln126_2_reg_4973;
wire   [33:0] add_ln126_7_fu_1672_p2;
reg   [33:0] add_ln126_7_reg_4978;
wire   [63:0] add_ln127_fu_1699_p2;
reg   [63:0] add_ln127_reg_4983;
wire   [63:0] add_ln128_fu_1730_p2;
reg   [63:0] add_ln128_reg_4988;
wire  signed [32:0] grp_fu_4416_p3;
reg  signed [32:0] add_ln129_1_reg_4993;
wire  signed [32:0] grp_fu_4437_p3;
reg  signed [32:0] add_ln129_4_reg_4998;
wire  signed [32:0] grp_fu_4442_p3;
reg  signed [32:0] add_ln130_3_reg_5003;
wire   [63:0] add_ln131_fu_1745_p2;
reg   [63:0] add_ln131_reg_5008;
wire  signed [32:0] grp_fu_4497_p3;
reg  signed [32:0] add_ln132_1_reg_5013;
wire  signed [31:0] mul_ln133_fu_4504_p2;
reg  signed [31:0] mul_ln133_reg_5018;
wire   [3:0] L_ACF_addr_7_reg_5023;
wire   [63:0] add_ln126_fu_1775_p2;
reg   [63:0] add_ln126_reg_5029;
wire    ap_CS_fsm_state16;
wire   [63:0] add_ln129_fu_1794_p2;
reg   [63:0] add_ln129_reg_5034;
wire   [63:0] add_ln130_fu_1809_p2;
reg   [63:0] add_ln130_reg_5039;
wire   [63:0] add_ln132_fu_1818_p2;
reg   [63:0] add_ln132_reg_5044;
wire   [63:0] add_ln133_fu_1827_p2;
reg   [63:0] add_ln133_reg_5049;
wire    ap_CS_fsm_state19;
wire   [63:0] sp_0_rec_i_cast_fu_1833_p1;
reg   [63:0] sp_0_rec_i_cast_reg_5060;
wire    ap_CS_fsm_state20;
reg   [7:0] s_addr_10_reg_5065;
wire   [7:0] add_ln138_fu_1854_p2;
reg   [7:0] add_ln138_reg_5073;
wire   [0:0] icmp_ln135_fu_1848_p2;
wire  signed [31:0] sext_ln140_fu_1882_p1;
reg  signed [31:0] sext_ln140_reg_5089;
wire  signed [31:0] mul_ln141_fu_4509_p2;
reg  signed [31:0] mul_ln141_reg_5101;
wire  signed [31:0] mul_ln142_fu_4515_p2;
reg  signed [31:0] mul_ln142_reg_5106;
wire  signed [31:0] mul_ln140_fu_4521_p2;
reg  signed [31:0] mul_ln140_reg_5121;
wire   [63:0] add_ln141_fu_1919_p2;
reg   [63:0] add_ln141_reg_5126;
wire   [63:0] add_ln142_1_fu_1928_p2;
reg   [63:0] add_ln142_1_reg_5131;
wire  signed [31:0] mul_ln143_fu_4525_p2;
reg  signed [31:0] mul_ln143_reg_5136;
wire  signed [31:0] mul_ln144_fu_4530_p2;
reg  signed [31:0] mul_ln144_reg_5141;
wire   [63:0] add_ln140_fu_1971_p2;
reg   [63:0] add_ln140_reg_5156;
wire   [63:0] add_ln143_1_fu_1981_p2;
reg   [63:0] add_ln143_1_reg_5161;
wire   [63:0] add_ln144_1_fu_1990_p2;
reg   [63:0] add_ln144_1_reg_5166;
wire  signed [31:0] mul_ln145_fu_4535_p2;
reg  signed [31:0] mul_ln145_reg_5171;
wire  signed [31:0] mul_ln146_fu_4540_p2;
reg  signed [31:0] mul_ln146_reg_5176;
wire   [63:0] add_ln145_1_fu_2007_p2;
reg   [63:0] add_ln145_1_reg_5191;
wire    ap_CS_fsm_state25;
wire   [63:0] add_ln146_1_fu_2016_p2;
reg   [63:0] add_ln146_1_reg_5196;
wire  signed [31:0] mul_ln147_fu_4545_p2;
reg  signed [31:0] mul_ln147_reg_5201;
wire  signed [31:0] mul_ln148_fu_4550_p2;
reg  signed [31:0] mul_ln148_reg_5206;
wire   [63:0] add_ln147_fu_2033_p2;
reg   [63:0] add_ln147_reg_5211;
wire    ap_CS_fsm_state26;
wire   [63:0] add_ln148_fu_2042_p2;
reg   [63:0] add_ln148_reg_5216;
reg   [3:0] L_ACF_addr_9_reg_5224;
wire    ap_CS_fsm_state29;
wire   [0:0] tmp_15_fu_2052_p3;
wire   [4:0] k_3_fu_2065_p2;
reg   [4:0] k_3_reg_5230;
reg   [7:0] s_addr_19_reg_5235;
wire    ap_CS_fsm_state31;
wire   [7:0] add_ln159_fu_2089_p2;
reg   [7:0] add_ln159_reg_5243;
wire   [0:0] icmp_ln178_fu_2101_p2;
reg   [0:0] icmp_ln178_reg_5248;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln118_1_fu_2107_p2;
reg   [0:0] icmp_ln118_1_reg_5252;
wire   [0:0] sel_tmp57_fu_2321_p2;
reg   [0:0] sel_tmp57_reg_5277;
wire   [0:0] or_ln118_fu_2349_p2;
reg   [0:0] or_ln118_reg_5282;
wire   [0:0] or_ln118_2_fu_2361_p2;
reg   [0:0] or_ln118_2_reg_5287;
wire  signed [31:0] sext_ln187_fu_2439_p1;
reg  signed [31:0] sext_ln187_reg_5292;
wire    ap_CS_fsm_state34;
wire   [3:0] i_fu_2449_p2;
reg   [3:0] i_reg_5300;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln187_fu_2455_p1;
reg   [63:0] zext_ln187_reg_5305;
wire   [0:0] icmp_ln186_fu_2443_p2;
wire   [63:0] zext_ln193_fu_2486_p1;
reg   [63:0] zext_ln193_reg_5318;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln192_fu_2480_p2;
wire   [3:0] i_1_fu_2491_p2;
reg   [3:0] i_1_reg_5328;
wire   [3:0] i_2_fu_2503_p2;
reg   [3:0] i_2_reg_5336;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln195_fu_2509_p1;
reg   [63:0] zext_ln195_reg_5341;
wire   [0:0] icmp_ln194_fu_2497_p2;
reg   [2:0] LARc_addr_2_reg_5361;
wire    ap_CS_fsm_state42;
reg  signed [15:0] temp_3_reg_5366;
wire   [3:0] add_ln199_fu_2527_p2;
reg   [3:0] add_ln199_reg_5377;
wire   [15:0] zext_ln72_fu_2551_p1;
wire   [0:0] tmp_21_fu_2519_p3;
wire   [0:0] icmp_ln204_fu_2555_p2;
reg   [0:0] icmp_ln204_reg_5387;
wire  signed [63:0] sext_ln138_fu_2561_p1;
wire  signed [63:0] sext_ln139_fu_2565_p1;
reg  signed [63:0] sext_ln139_reg_5396;
wire  signed [16:0] sext_ln139_1_fu_2569_p1;
reg  signed [16:0] sext_ln139_1_reg_5402;
wire   [0:0] icmp_ln147_fu_2573_p2;
reg   [0:0] icmp_ln147_reg_5407;
wire   [4:0] zext_ln206_1_fu_2579_p1;
reg   [4:0] zext_ln206_1_reg_5411;
wire   [3:0] add_ln150_fu_2583_p2;
wire    ap_CS_fsm_state44;
wire   [63:0] L_num_3_fu_2611_p3;
wire   [0:0] icmp_ln150_fu_2589_p2;
wire   [15:0] div_fu_2629_p3;
wire  signed [15:0] select_ln213_fu_2648_p3;
reg  signed [15:0] select_ln213_reg_5434;
wire   [31:0] add_ln207_fu_2683_p2;
wire   [0:0] icmp_ln58_1_fu_2689_p2;
reg   [0:0] icmp_ln58_1_reg_5451;
wire    ap_CS_fsm_state45;
wire  signed [31:0] sext_ln62_2_fu_2703_p1;
reg  signed [31:0] sext_ln62_2_reg_5457;
wire   [15:0] select_ln40_1_fu_2774_p3;
reg   [15:0] select_ln40_1_reg_5463;
wire   [31:0] sub_ln223_fu_2782_p2;
reg   [31:0] sub_ln223_reg_5468;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln225_fu_2793_p1;
reg   [63:0] zext_ln225_reg_5476;
wire    ap_CS_fsm_state47;
wire   [0:0] icmp_ln223_fu_2788_p2;
reg   [3:0] K_addr_1_reg_5481;
wire   [31:0] m_fu_2798_p2;
reg   [31:0] m_reg_5486;
wire   [31:0] n_1_fu_2809_p2;
wire   [31:0] add_ln199_2_fu_2815_p2;
wire  signed [15:0] K_q0;
reg  signed [15:0] K_load_reg_5506;
wire  signed [15:0] temp_6_fu_2845_p3;
reg  signed [15:0] temp_6_reg_5512;
wire  signed [15:0] temp_7_fu_2871_p3;
reg  signed [15:0] temp_7_reg_5518;
wire   [3:0] add_ln181_fu_3014_p2;
wire    ap_CS_fsm_state50;
reg   [2:0] LARc_addr_4_reg_5532;
wire    ap_CS_fsm_state51;
wire   [3:0] add_ln253_fu_3031_p2;
reg   [3:0] add_ln253_reg_5541;
wire   [0:0] icmp_ln253_fu_3025_p2;
wire   [15:0] select_ln273_fu_3151_p3;
reg   [15:0] select_ln273_reg_5552;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln40_6_fu_3219_p2;
reg   [0:0] icmp_ln40_6_reg_5557;
wire    ap_CS_fsm_state54;
reg   [6:0] tmp_5_reg_5562;
wire   [0:0] icmp_ln40_7_fu_3301_p2;
reg   [0:0] icmp_ln40_7_reg_5567;
reg   [6:0] tmp_6_reg_5572;
wire   [2:0] LARc_addr_6_reg_5577;
wire   [2:0] LARc_addr_7_reg_5582;
wire   [0:0] icmp_ln40_10_fu_3423_p2;
reg   [0:0] icmp_ln40_10_reg_5587;
wire    ap_CS_fsm_state55;
reg   [6:0] tmp_7_reg_5592;
wire   [0:0] icmp_ln40_8_fu_3495_p2;
reg   [0:0] icmp_ln40_8_reg_5597;
reg   [6:0] tmp_8_reg_5602;
wire   [2:0] LARc_addr_8_reg_5607;
wire   [2:0] LARc_addr_9_reg_5612;
reg  signed [15:0] temp_13_reg_5617;
wire    ap_CS_fsm_state56;
wire   [0:0] icmp_ln40_13_fu_3580_p2;
reg   [0:0] icmp_ln40_13_reg_5623;
reg   [6:0] tmp_s_reg_5628;
wire   [2:0] LARc_addr_10_reg_5633;
wire   [2:0] LARc_addr_11_reg_5638;
wire   [0:0] icmp_ln40_12_fu_3790_p2;
reg   [0:0] icmp_ln40_12_reg_5643;
wire    ap_CS_fsm_state57;
reg   [6:0] tmp_9_reg_5648;
reg  signed [15:0] temp_16_reg_5653;
reg  signed [15:0] temp_17_reg_5659;
wire   [0:0] icmp_ln40_14_fu_3977_p2;
reg   [0:0] icmp_ln40_14_reg_5665;
wire    ap_CS_fsm_state58;
reg   [6:0] tmp_10_reg_5670;
wire   [0:0] icmp_ln40_15_fu_4007_p2;
reg   [0:0] icmp_ln40_15_reg_5675;
reg   [6:0] tmp_11_reg_5680;
reg   [3:0] ACF_address0;
reg    ACF_ce0;
reg    ACF_we0;
wire   [15:0] ACF_d0;
wire   [15:0] ACF_q0;
reg   [3:0] P_address0;
reg    P_ce0;
reg    P_we0;
reg   [15:0] P_d0;
reg   [3:0] K_address0;
reg    K_ce0;
reg    K_we0;
reg   [15:0] K_d0;
reg   [3:0] L_ACF_address0;
reg    L_ACF_ce0;
reg    L_ACF_we0;
reg   [63:0] L_ACF_d0;
reg   [3:0] L_ACF_address1;
reg    L_ACF_ce1;
reg    L_ACF_we1;
reg   [63:0] L_ACF_d1;
reg   [15:0] smax_0_i_reg_839;
reg   [7:0] k_0_i_reg_851;
reg   [7:0] k_1_i_reg_862;
wire    ap_CS_fsm_state8;
reg  signed [4:0] k_2_i_reg_873;
reg   [63:0] empty_57_reg_884;
wire    ap_CS_fsm_state28;
reg   [7:0] sp_0_rec_i_reg_894;
reg  signed [4:0] k_3_i_reg_906;
wire    ap_CS_fsm_state30;
reg   [7:0] p_0_rec_i_reg_917;
wire    ap_CS_fsm_state32;
reg   [3:0] i_1_i_reg_928;
wire    ap_CS_fsm_state36;
reg   [3:0] i_2_i_reg_939;
wire    ap_CS_fsm_state38;
reg   [3:0] i_3_i_reg_950;
wire    ap_CS_fsm_state40;
reg   [31:0] indvars_iv142_reg_961;
reg   [31:0] i_3_reg_973;
reg   [3:0] p_1_rec_i_reg_985;
reg  signed [15:0] temp_24_reg_997;
reg   [63:0] L_num_0_i_i_reg_1006;
reg   [15:0] div_0_i_i_reg_1015;
reg   [3:0] k_0_i_i_reg_1026;
reg   [15:0] ap_phi_mux_p_0_i52_i_phi_fu_1041_p4;
reg   [15:0] p_0_i52_i_reg_1037;
reg   [31:0] p_2_rec_i_reg_1049;
wire   [0:0] icmp_ln206_fu_2677_p2;
reg   [31:0] m_0_i_reg_1060;
wire    ap_CS_fsm_state49;
reg   [3:0] p_0_rec_i1_reg_1071;
wire   [0:0] icmp_ln180_fu_3008_p2;
reg   [3:0] p_0_rec_i16_reg_1082;
wire   [0:0] icmp_ln215_fu_2657_p2;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln60_fu_1138_p1;
wire   [63:0] select_ln123_fu_1237_p3;
wire   [63:0] zext_ln123_1_fu_1256_p1;
wire   [63:0] zext_ln123_3_fu_1271_p1;
wire   [63:0] zext_ln76_1_fu_1536_p1;
wire   [63:0] zext_ln89_fu_1566_p1;
wire   [63:0] sum17_cast_fu_1843_p1;
wire   [63:0] zext_ln138_1_fu_1866_p1;
wire   [63:0] zext_ln142_fu_1877_p1;
wire   [63:0] zext_ln143_fu_1900_p1;
wire   [63:0] zext_ln144_fu_1911_p1;
wire   [63:0] zext_ln145_fu_1948_p1;
wire   [63:0] zext_ln146_fu_1959_p1;
wire   [63:0] zext_ln138_fu_1964_p1;
wire   [63:0] zext_ln152_fu_2060_p1;
wire   [63:0] p_0_rec_i_cast_fu_2078_p1;
wire   [63:0] zext_ln123_4_fu_2225_p1;
wire   [63:0] zext_ln123_6_fu_2240_p1;
wire   [63:0] zext_ln123_8_fu_2255_p1;
wire   [63:0] zext_ln123_10_fu_2270_p1;
wire   [63:0] zext_ln206_fu_2514_p1;
wire   [63:0] sum42_cast_fu_2672_p1;
wire   [63:0] zext_ln226_fu_2804_p1;
wire   [63:0] p_0_rec_i1_cast_fu_3003_p1;
wire   [63:0] p_0_rec_i16_cast_fu_3020_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state27;
wire   [63:0] shl_ln152_fu_2071_p2;
wire   [15:0] select_ln40_5_fu_2994_p3;
wire    ap_CS_fsm_state41;
wire   [15:0] select_ln40_3_fu_2936_p3;
wire  signed [15:0] sext_ln304_1_fu_3662_p1;
wire  signed [15:0] sext_ln305_1_fu_3727_p1;
wire  signed [15:0] sext_ln306_1_fu_3898_p1;
wire  signed [15:0] sext_ln307_1_fu_3963_p1;
wire    ap_CS_fsm_state59;
wire  signed [15:0] sext_ln309_1_fu_4088_p1;
wire  signed [15:0] sext_ln310_1_fu_4153_p1;
wire    ap_CS_fsm_state60;
wire  signed [15:0] sext_ln311_1_fu_4218_p1;
wire  signed [15:0] sext_ln312_1_fu_4283_p1;
reg  signed [15:0] grp_fu_1093_p0;
wire   [31:0] a_assign_1_fu_1143_p3;
wire   [7:0] trunc_ln116_fu_1181_p1;
wire   [31:0] select_ln116_fu_1165_p3;
wire   [23:0] trunc_ln116_1_fu_1185_p3;
wire   [23:0] select_ln116_1_fu_1173_p3;
wire   [31:0] xor_ln116_fu_1193_p2;
wire   [15:0] tmp_2_fu_1205_p4;
wire   [7:0] tmp_3_fu_1221_p4;
wire   [23:0] xor_ln116_1_fu_1199_p2;
wire   [7:0] trunc_ln123_1_fu_1246_p4;
wire   [7:0] trunc_ln123_2_fu_1261_p4;
wire   [23:0] tmp_4_fu_1276_p4;
wire   [0:0] icmp_ln72_1_fu_1300_p2;
wire   [15:0] sub_ln72_fu_1306_p2;
wire   [0:0] tmp_13_fu_1292_p3;
wire   [15:0] select_ln72_fu_1312_p3;
wire   [15:0] smax_fu_1320_p3;
wire   [0:0] icmp_ln61_fu_1328_p2;
wire   [3:0] add_ln123_fu_1352_p2;
wire   [3:0] add_ln123_1_fu_1362_p2;
wire   [0:0] xor_ln123_fu_1372_p2;
wire   [0:0] xor_ln118_fu_1377_p2;
wire   [0:0] tmp_fu_1382_p2;
wire   [0:0] tmp75_fu_1393_p2;
wire   [0:0] sel_tmp37_fu_1403_p2;
wire   [4:0] zext_ln123_fu_1348_p1;
wire   [4:0] newSel_v_fu_1408_p3;
wire   [4:0] newSel_fu_1416_p2;
wire   [0:0] sel_tmp31_fu_1398_p2;
wire   [0:0] sel_tmp24_fu_1388_p2;
wire   [4:0] zext_ln123_2_fu_1358_p1;
wire  signed [4:0] sext_ln123_fu_1368_p1;
wire   [4:0] newSel112_fu_1432_p3;
wire   [0:0] or_cond_fu_1426_p2;
wire   [5:0] newSel_cast_fu_1422_p1;
wire  signed [5:0] newSel112_cast_fu_1440_p1;
wire   [5:0] newSel114_fu_1444_p3;
wire   [0:0] icmp_ln67_fu_1342_p2;
wire   [0:0] or_ln67_fu_1466_p2;
wire   [5:0] select_ln67_fu_1458_p3;
wire   [5:0] sub_ln70_fu_1452_p2;
wire  signed [5:0] n_fu_1471_p3;
wire   [0:0] icmp_ln72_2_fu_1489_p2;
wire   [2:0] add_ln76_fu_1505_p2;
wire   [14:0] zext_ln76_fu_1510_p1;
wire   [14:0] lshr_ln76_fu_1514_p2;
wire  signed [30:0] grp_fu_4288_p3;
wire  signed [31:0] sext_ln88_fu_1554_p1;
wire  signed [15:0] sext_ln118_1_fu_1612_p0;
wire  signed [15:0] sext_ln126_1_fu_1662_p0;
wire  signed [32:0] grp_fu_4390_p3;
wire  signed [32:0] grp_fu_4397_p3;
wire  signed [33:0] sext_ln126_5_fu_1669_p1;
wire  signed [33:0] sext_ln126_4_fu_1666_p1;
wire  signed [63:0] sext_ln94_fu_1623_p1;
wire  signed [63:0] sext_ln127_1_fu_1684_p1;
wire   [63:0] add_ln127_1_fu_1678_p2;
wire  signed [33:0] grp_fu_4456_p4;
wire  signed [63:0] sext_ln127_6_fu_1696_p1;
wire   [63:0] add_ln127_3_fu_1687_p2;
wire  signed [32:0] grp_fu_4403_p3;
wire  signed [63:0] sext_ln128_1_fu_1705_p1;
wire  signed [32:0] grp_fu_4430_p3;
wire  signed [32:0] grp_fu_4465_p3;
wire  signed [33:0] sext_ln128_3_fu_1717_p1;
wire  signed [33:0] sext_ln128_2_fu_1714_p1;
wire   [33:0] add_ln128_5_fu_1720_p2;
wire  signed [63:0] sext_ln128_4_fu_1726_p1;
wire   [63:0] add_ln128_2_fu_1708_p2;
wire  signed [63:0] sext_ln116_fu_1641_p1;
wire  signed [32:0] grp_fu_4489_p3;
wire  signed [63:0] sext_ln131_1_fu_1742_p1;
wire   [63:0] add_ln131_1_fu_1736_p2;
wire  signed [63:0] sext_ln111_2_fu_1754_p1;
wire  signed [63:0] sext_ln126_3_fu_1763_p1;
wire   [63:0] add_ln126_1_fu_1757_p2;
wire  signed [63:0] sext_ln126_6_fu_1772_p1;
wire   [63:0] add_ln126_3_fu_1766_p2;
wire  signed [63:0] sext_ln129_1_fu_1782_p1;
wire  signed [63:0] sext_ln129_2_fu_1791_p1;
wire   [63:0] add_ln129_2_fu_1785_p2;
wire  signed [63:0] sext_ln109_fu_1751_p1;
wire  signed [63:0] sext_ln130_1_fu_1806_p1;
wire   [63:0] add_ln130_1_fu_1800_p2;
wire  signed [63:0] sext_ln132_1_fu_1815_p1;
wire  signed [63:0] sext_ln133_fu_1824_p1;
wire   [7:0] sum17_fu_1837_p2;
wire   [7:0] add_ln138_1_fu_1860_p2;
wire   [7:0] add_ln142_fu_1871_p2;
wire   [7:0] add_ln143_fu_1894_p2;
wire   [7:0] add_ln144_fu_1905_p2;
wire  signed [63:0] sext_ln141_1_fu_1916_p1;
wire  signed [63:0] sext_ln142_1_fu_1925_p1;
wire   [7:0] add_ln145_fu_1942_p2;
wire   [7:0] add_ln146_fu_1953_p2;
wire  signed [63:0] sext_ln140_1_fu_1968_p1;
wire  signed [63:0] sext_ln143_1_fu_1978_p1;
wire  signed [63:0] sext_ln144_1_fu_1987_p1;
wire  signed [63:0] sext_ln145_1_fu_2004_p1;
wire  signed [63:0] sext_ln146_1_fu_2013_p1;
wire  signed [63:0] sext_ln147_1_fu_2030_p1;
wire  signed [63:0] sext_ln148_1_fu_2039_p1;
wire  signed [31:0] sext_ln151_fu_2048_p1;
wire   [0:0] tmp_16_fu_2113_p3;
wire   [7:0] trunc_ln116_5_fu_2165_p1;
wire   [7:0] select_ln116_5_fu_2157_p3;
wire   [15:0] trunc_ln116_4_fu_2153_p1;
wire   [15:0] select_ln116_4_fu_2145_p3;
wire   [31:0] trunc_ln116_2_fu_2129_p1;
wire   [31:0] select_ln116_2_fu_2121_p3;
wire   [23:0] trunc_ln116_3_fu_2141_p1;
wire   [23:0] select_ln116_3_fu_2133_p3;
wire   [31:0] xor_ln95_2_fu_2181_p2;
wire   [15:0] tmp_17_fu_2193_p4;
wire   [7:0] tmp_18_fu_2209_p4;
wire   [7:0] xor_ln95_fu_2169_p2;
wire   [15:0] xor_ln95_1_fu_2175_p2;
wire   [7:0] trunc_ln123_3_fu_2230_p4;
wire   [23:0] xor_ln95_3_fu_2187_p2;
wire   [7:0] trunc_ln123_4_fu_2245_p4;
wire   [7:0] trunc_ln123_5_fu_2260_p4;
wire   [0:0] icmp_ln123_3_fu_2203_p2;
wire   [0:0] xor_ln123_1_fu_2275_p2;
wire   [0:0] xor_ln118_1_fu_2281_p2;
wire   [0:0] tmp110_fu_2287_p2;
wire   [0:0] icmp_ln123_4_fu_2219_p2;
wire   [7:0] tmp_19_fu_2299_p4;
wire   [0:0] icmp_ln123_5_fu_2309_p2;
wire   [0:0] tmp111_fu_2315_p2;
wire   [23:0] tmp_20_fu_2327_p4;
wire   [0:0] icmp_ln123_6_fu_2337_p2;
wire   [0:0] sel_tmp63_fu_2343_p2;
wire   [0:0] sel_tmp50_fu_2293_p2;
wire   [0:0] or_ln118_1_fu_2355_p2;
wire   [4:0] zext_ln123_5_fu_2367_p1;
wire   [4:0] zext_ln123_7_fu_2377_p1;
wire   [3:0] add_ln123_4_fu_2387_p2;
wire   [3:0] add_ln123_5_fu_2397_p2;
wire   [4:0] add_ln123_2_fu_2371_p2;
wire   [4:0] add_ln123_3_fu_2381_p2;
wire   [4:0] zext_ln123_9_fu_2393_p1;
wire   [4:0] select_ln118_fu_2407_p3;
wire   [4:0] select_ln118_1_fu_2414_p3;
wire   [4:0] select_ln118_2_fu_2421_p3;
wire   [5:0] zext_ln118_fu_2428_p1;
wire  signed [5:0] sext_ln123_2_fu_2403_p1;
wire   [5:0] temp_2_fu_2432_p3;
wire   [31:0] trunc_ln187_fu_2460_p1;
wire   [31:0] shl_ln187_fu_2464_p2;
wire  signed [15:0] tmp_21_fu_2519_p1;
wire  signed [15:0] trunc_ln72_fu_2533_p0;
wire   [14:0] trunc_ln72_fu_2533_p1;
wire   [0:0] grp_fu_1093_p2;
wire   [14:0] sub_ln72_1_fu_2537_p2;
wire   [14:0] select_ln72_1_fu_2543_p3;
wire  signed [15:0] icmp_ln204_fu_2555_p0;
wire  signed [15:0] sext_ln139_fu_2565_p0;
wire  signed [15:0] sext_ln139_1_fu_2569_p0;
wire   [63:0] L_num_1_fu_2595_p2;
wire   [0:0] icmp_ln155_fu_2601_p2;
wire   [63:0] L_num_2_fu_2606_p2;
wire   [14:0] trunc_ln155_fu_2625_p1;
wire   [0:0] xor_ln155_fu_2619_p2;
wire   [0:0] icmp_ln213_fu_2637_p2;
wire   [15:0] sub_ln214_fu_2642_p2;
wire   [4:0] empty_65_fu_2663_p1;
wire   [4:0] sum42_fu_2667_p2;
wire  signed [31:0] grp_fu_4555_p3;
wire   [0:0] and_ln58_fu_2694_p2;
wire   [15:0] trunc_ln64_1_fu_2706_p4;
wire  signed [15:0] temp_5_fu_2715_p3;
wire  signed [16:0] sext_ln39_fu_2723_p1;
wire   [16:0] sum_fu_2727_p2;
wire   [1:0] tmp_22_fu_2738_p4;
wire   [0:0] icmp_ln40_fu_2732_p2;
wire   [0:0] icmp_ln40_1_fu_2748_p2;
wire   [0:0] or_ln40_fu_2768_p2;
wire   [15:0] select_ln40_fu_2760_p3;
wire   [15:0] add_ln40_1_fu_2754_p2;
wire  signed [15:0] icmp_ln58_3_fu_2821_p0;
wire   [0:0] icmp_ln58_3_fu_2821_p2;
wire  signed [31:0] grp_fu_4564_p3;
wire   [0:0] and_ln58_1_fu_2827_p2;
wire   [15:0] trunc_ln64_2_fu_2836_p4;
wire  signed [31:0] grp_fu_4572_p3;
wire   [0:0] and_ln58_2_fu_2857_p2;
wire   [15:0] trunc_ln64_3_fu_2862_p4;
wire  signed [16:0] sext_ln39_2_fu_2882_p1;
wire  signed [16:0] sext_ln39_3_fu_2886_p1;
wire   [16:0] sum_1_fu_2889_p2;
wire   [1:0] tmp_23_fu_2901_p4;
wire   [0:0] icmp_ln40_2_fu_2895_p2;
wire   [0:0] icmp_ln40_3_fu_2911_p2;
wire   [0:0] or_ln40_1_fu_2930_p2;
wire   [15:0] select_ln40_2_fu_2922_p3;
wire   [15:0] add_ln40_6_fu_2917_p2;
wire  signed [16:0] sext_ln62_3_fu_2879_p1;
wire  signed [16:0] sext_ln39_4_fu_2945_p1;
wire   [16:0] sum_2_fu_2948_p2;
wire   [1:0] tmp_24_fu_2960_p4;
wire   [0:0] icmp_ln40_4_fu_2954_p2;
wire   [0:0] icmp_ln40_5_fu_2970_p2;
wire   [0:0] or_ln40_2_fu_2988_p2;
wire   [15:0] select_ln40_4_fu_2980_p3;
wire   [15:0] add_ln40_10_fu_2976_p2;
wire   [0:0] icmp_ln72_4_fu_3045_p2;
wire   [15:0] sub_ln72_2_fu_3051_p2;
wire   [0:0] tmp_39_fu_3037_p3;
wire   [15:0] select_ln72_2_fu_3057_p3;
wire   [15:0] temp_fu_3065_p3;
wire   [14:0] trunc_ln5_fu_3079_p4;
wire   [15:0] shl_ln270_fu_3105_p2;
wire   [0:0] icmp_ln259_fu_3073_p2;
wire  signed [15:0] temp_19_fu_3089_p1;
wire   [15:0] temp_21_fu_3111_p2;
wire   [0:0] icmp_ln263_fu_3093_p2;
wire   [0:0] xor_ln259_fu_3125_p2;
wire   [0:0] and_ln263_fu_3131_p2;
wire   [15:0] temp_20_fu_3099_p2;
wire   [15:0] temp_22_fu_3117_p3;
wire   [15:0] temp_23_fu_3137_p3;
wire   [15:0] sub_ln273_fu_3145_p2;
wire   [29:0] shl_ln1_fu_3159_p3;
wire   [27:0] shl_ln50_1_fu_3171_p3;
wire  signed [30:0] sext_ln50_1_fu_3179_p1;
wire  signed [30:0] sext_ln50_fu_3167_p1;
wire   [30:0] add_ln50_fu_3183_p2;
wire  signed [15:0] temp_8_fu_3189_p4;
wire  signed [16:0] sext_ln39_5_fu_3199_p1;
wire   [16:0] sum_3_fu_3203_p2;
wire   [1:0] tmp_25_fu_3209_p4;
wire   [15:0] add_ln40_fu_3225_p2;
wire   [29:0] shl_ln50_2_fu_3241_p3;
wire   [27:0] shl_ln50_3_fu_3253_p3;
wire  signed [30:0] sext_ln50_3_fu_3261_p1;
wire  signed [30:0] sext_ln50_2_fu_3249_p1;
wire   [30:0] add_ln50_1_fu_3265_p2;
wire  signed [15:0] temp_9_fu_3271_p4;
wire  signed [16:0] sext_ln39_6_fu_3281_p1;
wire   [16:0] sum_4_fu_3285_p2;
wire   [1:0] tmp_27_fu_3291_p4;
wire   [15:0] add_ln40_2_fu_3307_p2;
wire   [29:0] shl_ln50_4_fu_3323_p3;
wire   [27:0] shl_ln50_5_fu_3335_p3;
wire  signed [30:0] sext_ln50_5_fu_3343_p1;
wire  signed [30:0] sext_ln50_4_fu_3331_p1;
wire   [30:0] add_ln50_2_fu_3347_p2;
wire  signed [15:0] temp_10_fu_3353_p4;
wire  signed [16:0] sext_ln39_7_fu_3363_p1;
wire   [16:0] sum_5_fu_3367_p2;
wire   [1:0] tmp_29_fu_3373_p4;
wire   [0:0] icmp_ln40_9_fu_3383_p2;
wire   [15:0] add_ln40_3_fu_3389_p2;
wire  signed [15:0] temp_11_fu_3395_p3;
wire  signed [16:0] sext_ln39_8_fu_3403_p1;
wire   [16:0] sum_6_fu_3407_p2;
wire   [1:0] tmp_30_fu_3413_p4;
wire   [15:0] add_ln40_4_fu_3429_p2;
wire   [29:0] shl_ln50_6_fu_3445_p3;
wire   [27:0] shl_ln50_7_fu_3457_p3;
wire  signed [30:0] sext_ln50_7_fu_3465_p1;
wire  signed [30:0] sext_ln50_6_fu_3453_p1;
wire   [30:0] add_ln50_3_fu_3469_p2;
wire  signed [15:0] temp_12_fu_3475_p4;
wire  signed [16:0] sext_ln39_9_fu_3485_p1;
wire   [16:0] sum_7_fu_3489_p2;
wire   [15:0] add_ln40_5_fu_3501_p2;
wire  signed [30:0] mul_ln50_fu_4580_p2;
wire   [29:0] shl_ln50_8_fu_3530_p3;
wire   [25:0] shl_ln50_9_fu_3542_p3;
wire  signed [30:0] sext_ln50_9_fu_3538_p1;
wire  signed [30:0] sext_ln50_10_fu_3550_p1;
wire   [30:0] sub_ln50_fu_3554_p2;
wire  signed [15:0] temp_15_fu_3560_p4;
wire  signed [16:0] sext_ln39_12_fu_3570_p1;
wire   [16:0] sum_10_fu_3574_p2;
wire   [15:0] add_ln40_9_fu_3586_p2;
wire  signed [6:0] select_ln40_6_fu_3602_p3;
wire   [1:0] tmp_26_fu_3612_p4;
wire  signed [7:0] sext_ln304_fu_3608_p1;
wire   [0:0] icmp_ln304_fu_3622_p2;
wire   [0:0] icmp_ln304_1_fu_3628_p2;
wire   [0:0] or_ln304_fu_3648_p2;
wire   [7:0] select_ln304_fu_3640_p3;
wire   [7:0] add_ln304_fu_3634_p2;
wire   [7:0] select_ln304_1_fu_3654_p3;
wire  signed [6:0] select_ln40_7_fu_3667_p3;
wire   [1:0] tmp_28_fu_3677_p4;
wire  signed [7:0] sext_ln305_fu_3673_p1;
wire   [0:0] icmp_ln305_fu_3687_p2;
wire   [0:0] icmp_ln305_1_fu_3693_p2;
wire   [0:0] or_ln305_fu_3713_p2;
wire   [7:0] select_ln305_fu_3705_p3;
wire   [7:0] add_ln305_fu_3699_p2;
wire   [7:0] select_ln305_1_fu_3719_p3;
wire  signed [16:0] sext_ln39_10_fu_3732_p1;
wire   [16:0] sum_8_fu_3735_p2;
wire   [1:0] tmp_33_fu_3741_p4;
wire   [0:0] icmp_ln40_11_fu_3751_p2;
wire   [15:0] add_ln40_7_fu_3757_p2;
wire  signed [15:0] temp_14_fu_3762_p3;
wire  signed [16:0] sext_ln39_11_fu_3770_p1;
wire   [16:0] sum_9_fu_3774_p2;
wire   [1:0] tmp_34_fu_3780_p4;
wire   [15:0] add_ln40_8_fu_3796_p2;
wire  signed [30:0] mul_ln50_1_fu_4587_p2;
wire  signed [30:0] mul_ln50_2_fu_4594_p2;
wire  signed [6:0] select_ln40_9_fu_3838_p3;
wire   [2:0] tmp_31_fu_3848_p4;
wire  signed [7:0] sext_ln306_fu_3844_p1;
wire   [0:0] icmp_ln306_fu_3858_p2;
wire   [0:0] icmp_ln306_1_fu_3864_p2;
wire   [0:0] or_ln306_fu_3884_p2;
wire   [7:0] select_ln306_fu_3876_p3;
wire   [7:0] add_ln306_fu_3870_p2;
wire   [7:0] select_ln306_1_fu_3890_p3;
wire  signed [6:0] select_ln40_10_fu_3903_p3;
wire   [2:0] tmp_32_fu_3913_p4;
wire  signed [7:0] sext_ln307_fu_3909_p1;
wire   [0:0] icmp_ln307_fu_3923_p2;
wire   [0:0] icmp_ln307_1_fu_3929_p2;
wire   [0:0] or_ln307_fu_3949_p2;
wire   [7:0] select_ln307_fu_3941_p3;
wire   [7:0] add_ln307_fu_3935_p2;
wire   [7:0] select_ln307_1_fu_3955_p3;
wire  signed [16:0] sext_ln39_13_fu_3968_p1;
wire   [16:0] sum_11_fu_3971_p2;
wire   [15:0] add_ln40_11_fu_3983_p2;
wire  signed [16:0] sext_ln39_14_fu_3998_p1;
wire   [16:0] sum_12_fu_4001_p2;
wire   [15:0] add_ln40_12_fu_4013_p2;
wire  signed [6:0] select_ln40_12_fu_4028_p3;
wire   [3:0] tmp_35_fu_4038_p4;
wire  signed [7:0] sext_ln309_fu_4034_p1;
wire   [0:0] icmp_ln309_fu_4048_p2;
wire   [0:0] icmp_ln309_1_fu_4054_p2;
wire   [0:0] or_ln309_fu_4074_p2;
wire   [7:0] select_ln309_fu_4066_p3;
wire   [7:0] add_ln309_fu_4060_p2;
wire   [7:0] select_ln309_1_fu_4080_p3;
wire  signed [6:0] select_ln40_13_fu_4093_p3;
wire   [3:0] tmp_36_fu_4103_p4;
wire  signed [7:0] sext_ln310_fu_4099_p1;
wire   [0:0] icmp_ln310_fu_4113_p2;
wire   [0:0] icmp_ln310_1_fu_4119_p2;
wire   [0:0] or_ln310_fu_4139_p2;
wire   [7:0] select_ln310_fu_4131_p3;
wire   [7:0] add_ln310_fu_4125_p2;
wire   [7:0] select_ln310_1_fu_4145_p3;
wire  signed [6:0] select_ln40_14_fu_4158_p3;
wire   [4:0] tmp_37_fu_4168_p4;
wire  signed [7:0] sext_ln311_fu_4164_p1;
wire   [0:0] icmp_ln311_fu_4178_p2;
wire   [0:0] icmp_ln311_1_fu_4184_p2;
wire   [0:0] or_ln311_fu_4204_p2;
wire   [7:0] select_ln311_fu_4196_p3;
wire   [7:0] add_ln311_fu_4190_p2;
wire   [7:0] select_ln311_1_fu_4210_p3;
wire  signed [6:0] select_ln40_15_fu_4223_p3;
wire   [4:0] tmp_38_fu_4233_p4;
wire  signed [7:0] sext_ln312_fu_4229_p1;
wire   [0:0] icmp_ln312_fu_4243_p2;
wire   [0:0] icmp_ln312_1_fu_4249_p2;
wire   [0:0] or_ln312_fu_4269_p2;
wire   [7:0] select_ln312_fu_4261_p3;
wire   [7:0] add_ln312_fu_4255_p2;
wire   [7:0] select_ln312_1_fu_4275_p3;
wire   [14:0] grp_fu_4288_p0;
wire   [15:0] grp_fu_4288_p2;
wire  signed [15:0] mul_ln93_fu_4296_p0;
wire  signed [15:0] mul_ln93_fu_4296_p1;
wire  signed [15:0] mul_ln94_fu_4302_p0;
wire  signed [15:0] mul_ln94_fu_4302_p1;
wire  signed [15:0] mul_ln98_fu_4308_p0;
wire  signed [15:0] mul_ln98_fu_4308_p1;
wire  signed [15:0] mul_ln100_fu_4314_p0;
wire  signed [15:0] mul_ln100_fu_4314_p1;
wire  signed [15:0] mul_ln103_fu_4320_p0;
wire  signed [15:0] mul_ln103_fu_4320_p1;
wire  signed [15:0] mul_ln107_fu_4326_p0;
wire  signed [15:0] mul_ln107_fu_4326_p1;
wire  signed [15:0] mul_ln116_fu_4332_p1;
wire  signed [15:0] mul_ln118_fu_4338_p0;
wire  signed [31:0] sext_ln118_1_fu_1612_p1;
wire  signed [15:0] mul_ln118_fu_4338_p1;
wire  signed [15:0] mul_ln120_fu_4344_p0;
wire  signed [15:0] mul_ln120_fu_4344_p1;
wire  signed [15:0] mul_ln121_fu_4350_p0;
wire  signed [15:0] mul_ln121_fu_4350_p1;
wire  signed [15:0] mul_ln122_fu_4356_p0;
wire  signed [15:0] mul_ln122_fu_4356_p1;
wire  signed [15:0] mul_ln123_fu_4362_p0;
wire  signed [15:0] mul_ln123_fu_4362_p1;
wire  signed [15:0] mul_ln124_fu_4368_p0;
wire  signed [15:0] mul_ln124_fu_4368_p1;
wire  signed [15:0] grp_fu_4390_p0;
wire  signed [15:0] grp_fu_4390_p1;
wire  signed [15:0] grp_fu_4397_p0;
wire  signed [15:0] grp_fu_4397_p1;
wire  signed [32:0] grp_fu_4447_p3;
wire  signed [15:0] grp_fu_4403_p0;
wire  signed [15:0] grp_fu_4403_p1;
wire  signed [15:0] grp_fu_4410_p0;
wire  signed [15:0] grp_fu_4410_p1;
wire  signed [15:0] grp_fu_4416_p0;
wire  signed [15:0] grp_fu_4416_p1;
wire  signed [15:0] mul_ln109_fu_4422_p0;
wire  signed [15:0] mul_ln109_fu_4422_p1;
wire  signed [15:0] mul_ln111_fu_4426_p0;
wire  signed [15:0] mul_ln111_fu_4426_p1;
wire  signed [15:0] grp_fu_4430_p0;
wire  signed [15:0] grp_fu_4430_p1;
wire  signed [15:0] grp_fu_4437_p0;
wire  signed [15:0] grp_fu_4437_p1;
wire  signed [32:0] grp_fu_4473_p3;
wire  signed [15:0] grp_fu_4442_p0;
wire  signed [15:0] grp_fu_4442_p1;
wire  signed [32:0] grp_fu_4481_p3;
wire  signed [15:0] grp_fu_4447_p0;
wire  signed [31:0] sext_ln126_1_fu_1662_p1;
wire  signed [15:0] grp_fu_4447_p1;
wire  signed [15:0] grp_fu_4456_p0;
wire  signed [15:0] grp_fu_4456_p1;
wire  signed [15:0] grp_fu_4465_p0;
wire  signed [15:0] grp_fu_4465_p1;
wire  signed [15:0] grp_fu_4473_p0;
wire  signed [15:0] grp_fu_4473_p1;
wire  signed [15:0] grp_fu_4481_p0;
wire  signed [15:0] grp_fu_4481_p1;
wire  signed [15:0] grp_fu_4489_p0;
wire  signed [15:0] grp_fu_4489_p1;
wire  signed [15:0] grp_fu_4497_p0;
wire  signed [15:0] grp_fu_4497_p1;
wire  signed [15:0] mul_ln133_fu_4504_p0;
wire  signed [15:0] mul_ln133_fu_4504_p1;
wire  signed [15:0] mul_ln141_fu_4509_p1;
wire  signed [15:0] mul_ln142_fu_4515_p1;
wire  signed [15:0] mul_ln140_fu_4521_p0;
wire  signed [15:0] mul_ln140_fu_4521_p1;
wire  signed [15:0] mul_ln143_fu_4525_p1;
wire  signed [15:0] mul_ln144_fu_4530_p1;
wire  signed [15:0] mul_ln145_fu_4535_p1;
wire  signed [15:0] mul_ln146_fu_4540_p1;
wire  signed [15:0] mul_ln147_fu_4545_p1;
wire  signed [15:0] mul_ln148_fu_4550_p1;
wire   [15:0] grp_fu_4555_p2;
wire  signed [15:0] grp_fu_4564_p1;
wire   [15:0] grp_fu_4564_p2;
wire  signed [15:0] grp_fu_4572_p0;
wire   [15:0] grp_fu_4572_p2;
wire   [14:0] mul_ln50_fu_4580_p1;
wire   [14:0] mul_ln50_1_fu_4587_p1;
wire   [14:0] mul_ln50_2_fu_4594_p1;
wire   [0:0] icmp_ln158_fu_2083_p2;
reg   [59:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 60'd1;
end

Gsm_LPC_Analysis_bkb #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
bitoff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bitoff_address0),
    .ce0(bitoff_ce0),
    .q0(bitoff_q0),
    .address1(bitoff_address1),
    .ce1(bitoff_ce1),
    .q1(bitoff_q1),
    .address2(bitoff_address2),
    .ce2(bitoff_ce2),
    .q2(bitoff_q2),
    .address3(bitoff_address3),
    .ce3(bitoff_ce3),
    .q3(bitoff_q3)
);

Gsm_LPC_Analysis_cud #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
ACF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ACF_address0),
    .ce0(ACF_ce0),
    .we0(ACF_we0),
    .d0(ACF_d0),
    .q0(ACF_q0)
);

Gsm_LPC_Analysis_cud #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
P_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(P_address0),
    .ce0(P_ce0),
    .we0(P_we0),
    .d0(P_d0),
    .q0(P_q0)
);

Gsm_LPC_Analysis_cud #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
K_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_address0),
    .ce0(K_ce0),
    .we0(K_we0),
    .d0(K_d0),
    .q0(K_q0)
);

Gsm_LPC_Analysis_dEe #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
L_ACF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L_ACF_address0),
    .ce0(L_ACF_ce0),
    .we0(L_ACF_we0),
    .d0(L_ACF_d0),
    .q0(L_ACF_q0),
    .address1(L_ACF_address1),
    .ce1(L_ACF_ce1),
    .we1(L_ACF_we1),
    .d1(L_ACF_d1),
    .q1(L_ACF_q1)
);

GSM_mac_muladd_15eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
GSM_mac_muladd_15eOg_U1(
    .din0(grp_fu_4288_p0),
    .din1(s_q0),
    .din2(grp_fu_4288_p2),
    .dout(grp_fu_4288_p3)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U2(
    .din0(mul_ln93_fu_4296_p0),
    .din1(mul_ln93_fu_4296_p1),
    .dout(mul_ln93_fu_4296_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U3(
    .din0(mul_ln94_fu_4302_p0),
    .din1(mul_ln94_fu_4302_p1),
    .dout(mul_ln94_fu_4302_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U4(
    .din0(mul_ln98_fu_4308_p0),
    .din1(mul_ln98_fu_4308_p1),
    .dout(mul_ln98_fu_4308_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U5(
    .din0(mul_ln100_fu_4314_p0),
    .din1(mul_ln100_fu_4314_p1),
    .dout(mul_ln100_fu_4314_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U6(
    .din0(mul_ln103_fu_4320_p0),
    .din1(mul_ln103_fu_4320_p1),
    .dout(mul_ln103_fu_4320_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U7(
    .din0(mul_ln107_fu_4326_p0),
    .din1(mul_ln107_fu_4326_p1),
    .dout(mul_ln107_fu_4326_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U8(
    .din0(sl_5_reg_4794),
    .din1(mul_ln116_fu_4332_p1),
    .dout(mul_ln116_fu_4332_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U9(
    .din0(mul_ln118_fu_4338_p0),
    .din1(mul_ln118_fu_4338_p1),
    .dout(mul_ln118_fu_4338_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U10(
    .din0(mul_ln120_fu_4344_p0),
    .din1(mul_ln120_fu_4344_p1),
    .dout(mul_ln120_fu_4344_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U11(
    .din0(mul_ln121_fu_4350_p0),
    .din1(mul_ln121_fu_4350_p1),
    .dout(mul_ln121_fu_4350_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U12(
    .din0(mul_ln122_fu_4356_p0),
    .din1(mul_ln122_fu_4356_p1),
    .dout(mul_ln122_fu_4356_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U13(
    .din0(mul_ln123_fu_4362_p0),
    .din1(mul_ln123_fu_4362_p1),
    .dout(mul_ln123_fu_4362_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U14(
    .din0(mul_ln124_fu_4368_p0),
    .din1(mul_ln124_fu_4368_p1),
    .dout(mul_ln124_fu_4368_p2)
);

GSM_am_addmul_16sg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
GSM_am_addmul_16sg8j_U15(
    .din0(sl_1_reg_4732),
    .din1(sl_3_reg_4760),
    .din2(sl_2_reg_4754),
    .dout(grp_fu_4374_p3)
);

GSM_am_addmul_16sg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
GSM_am_addmul_16sg8j_U16(
    .din0(sl_5_reg_4794),
    .din1(s_q0),
    .din2(s_q1),
    .dout(grp_fu_4382_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U17(
    .din0(grp_fu_4390_p0),
    .din1(grp_fu_4390_p1),
    .din2(mul_ln100_reg_4861),
    .dout(grp_fu_4390_p3)
);

GSM_mac_muladd_16ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16ibs_U18(
    .din0(grp_fu_4397_p0),
    .din1(grp_fu_4397_p1),
    .din2(grp_fu_4447_p3),
    .dout(grp_fu_4397_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U19(
    .din0(grp_fu_4403_p0),
    .din1(grp_fu_4403_p1),
    .din2(mul_ln98_reg_4844),
    .dout(grp_fu_4403_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U20(
    .din0(grp_fu_4410_p0),
    .din1(grp_fu_4410_p1),
    .din2(mul_ln118_reg_4917),
    .dout(grp_fu_4410_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U21(
    .din0(grp_fu_4416_p0),
    .din1(grp_fu_4416_p1),
    .din2(mul_ln103_reg_4866),
    .dout(grp_fu_4416_p3)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U22(
    .din0(mul_ln109_fu_4422_p0),
    .din1(mul_ln109_fu_4422_p1),
    .dout(mul_ln109_fu_4422_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U23(
    .din0(mul_ln111_fu_4426_p0),
    .din1(mul_ln111_fu_4426_p1),
    .dout(mul_ln111_fu_4426_p2)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U24(
    .din0(grp_fu_4430_p0),
    .din1(grp_fu_4430_p1),
    .din2(mul_ln107_reg_4880),
    .dout(grp_fu_4430_p3)
);

GSM_mac_muladd_16ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16ibs_U25(
    .din0(grp_fu_4437_p0),
    .din1(grp_fu_4437_p1),
    .din2(grp_fu_4473_p3),
    .dout(grp_fu_4437_p3)
);

GSM_mac_muladd_16ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16ibs_U26(
    .din0(grp_fu_4442_p0),
    .din1(grp_fu_4442_p1),
    .din2(grp_fu_4481_p3),
    .dout(grp_fu_4442_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U27(
    .din0(grp_fu_4447_p0),
    .din1(grp_fu_4447_p1),
    .din2(mul_ln93_reg_4826),
    .dout(grp_fu_4447_p3)
);

GSM_ama_addmuladdjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
GSM_ama_addmuladdjbC_U28(
    .din0(grp_fu_4456_p0),
    .din1(grp_fu_4456_p1),
    .din2(sl_4_reg_4788),
    .din3(mul_ln127_2_reg_4952),
    .dout(grp_fu_4456_p4)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U29(
    .din0(grp_fu_4465_p0),
    .din1(grp_fu_4465_p1),
    .din2(mul_ln120_reg_4922),
    .dout(grp_fu_4465_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U30(
    .din0(grp_fu_4473_p0),
    .din1(grp_fu_4473_p1),
    .din2(mul_ln121_reg_4927),
    .dout(grp_fu_4473_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U31(
    .din0(grp_fu_4481_p0),
    .din1(grp_fu_4481_p1),
    .din2(mul_ln122_reg_4932),
    .dout(grp_fu_4481_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U32(
    .din0(grp_fu_4489_p0),
    .din1(grp_fu_4489_p1),
    .din2(mul_ln123_reg_4937),
    .dout(grp_fu_4489_p3)
);

GSM_mac_muladd_16hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
GSM_mac_muladd_16hbi_U33(
    .din0(grp_fu_4497_p0),
    .din1(grp_fu_4497_p1),
    .din2(mul_ln124_reg_4942),
    .dout(grp_fu_4497_p3)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U34(
    .din0(mul_ln133_fu_4504_p0),
    .din1(mul_ln133_fu_4504_p1),
    .dout(mul_ln133_fu_4504_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U35(
    .din0(s_q1),
    .din1(mul_ln141_fu_4509_p1),
    .dout(mul_ln141_fu_4509_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U36(
    .din0(s_q0),
    .din1(mul_ln142_fu_4515_p1),
    .dout(mul_ln142_fu_4515_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U37(
    .din0(mul_ln140_fu_4521_p0),
    .din1(mul_ln140_fu_4521_p1),
    .dout(mul_ln140_fu_4521_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U38(
    .din0(s_q1),
    .din1(mul_ln143_fu_4525_p1),
    .dout(mul_ln143_fu_4525_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U39(
    .din0(s_q0),
    .din1(mul_ln144_fu_4530_p1),
    .dout(mul_ln144_fu_4530_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U40(
    .din0(s_q1),
    .din1(mul_ln145_fu_4535_p1),
    .dout(mul_ln145_fu_4535_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U41(
    .din0(s_q0),
    .din1(mul_ln146_fu_4540_p1),
    .dout(mul_ln146_fu_4540_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U42(
    .din0(s_q1),
    .din1(mul_ln147_fu_4545_p1),
    .dout(mul_ln147_fu_4545_p2)
);

GSM_mul_mul_16s_1fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mul_mul_16s_1fYi_U43(
    .din0(s_q0),
    .din1(mul_ln148_fu_4550_p1),
    .dout(mul_ln148_fu_4550_p2)
);

GSM_mac_muladd_16kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mac_muladd_16kbM_U44(
    .din0(temp_3_reg_5366),
    .din1(select_ln213_reg_5434),
    .din2(grp_fu_4555_p2),
    .dout(grp_fu_4555_p3)
);

GSM_mac_muladd_16kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mac_muladd_16kbM_U45(
    .din0(K_q0),
    .din1(grp_fu_4564_p1),
    .din2(grp_fu_4564_p2),
    .dout(grp_fu_4564_p3)
);

GSM_mac_muladd_16kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
GSM_mac_muladd_16kbM_U46(
    .din0(grp_fu_4572_p0),
    .din1(P_q0),
    .din2(grp_fu_4572_p2),
    .dout(grp_fu_4572_p3)
);

GSM_mul_mul_16s_1lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
GSM_mul_mul_16s_1lbW_U47(
    .din0(LARc_q1),
    .din1(mul_ln50_fu_4580_p1),
    .dout(mul_ln50_fu_4580_p2)
);

GSM_mul_mul_16s_1lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
GSM_mul_mul_16s_1lbW_U48(
    .din0(LARc_q1),
    .din1(mul_ln50_1_fu_4587_p1),
    .dout(mul_ln50_1_fu_4587_p2)
);

GSM_mul_mul_16s_1lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
GSM_mul_mul_16s_1lbW_U49(
    .din0(LARc_q0),
    .din1(mul_ln50_2_fu_4594_p1),
    .dout(mul_ln50_2_fu_4594_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_2573_p2 == 1'd0) & (icmp_ln204_fu_2555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        L_num_0_i_i_reg_1006 <= sext_ln138_fu_2561_p1;
    end else if (((icmp_ln150_fu_2589_p2 == 1'd0) & (icmp_ln147_reg_5407 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        L_num_0_i_i_reg_1006 <= L_num_3_fu_2611_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_2573_p2 == 1'd0) & (icmp_ln204_fu_2555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        div_0_i_i_reg_1015 <= 16'd0;
    end else if (((icmp_ln150_fu_2589_p2 == 1'd0) & (icmp_ln147_reg_5407 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        div_0_i_i_reg_1015 <= div_fu_2629_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        empty_57_reg_884 <= add_ln140_reg_5156;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_57_reg_884 <= add_ln126_reg_5029;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i_1_i_reg_928 <= i_reg_5300;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        i_1_i_reg_928 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln186_fu_2443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        i_2_i_reg_939 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_2_i_reg_939 <= i_1_reg_5328;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln192_fu_2480_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        i_3_i_reg_950 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        i_3_i_reg_950 <= i_2_reg_5336;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        i_3_reg_973 <= 32'd1;
    end else if (((icmp_ln223_fu_2788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        i_3_reg_973 <= n_1_fu_2809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        indvars_iv142_reg_961 <= 32'd8;
    end else if (((icmp_ln223_fu_2788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvars_iv142_reg_961 <= add_ln199_2_fu_2815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_2573_p2 == 1'd0) & (icmp_ln204_fu_2555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        k_0_i_i_reg_1026 <= 4'd15;
    end else if (((icmp_ln150_fu_2589_p2 == 1'd0) & (icmp_ln147_reg_5407 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        k_0_i_i_reg_1026 <= add_ln150_fu_2583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_0_i_reg_851 <= k_reg_4621;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_0_i_reg_851 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        k_1_i_reg_862 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        k_1_i_reg_862 <= k_1_reg_4704;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_fu_1558_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        k_2_i_reg_873 <= k_2_fu_1571_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        k_2_i_reg_873 <= 5'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_1848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        k_3_i_reg_906 <= 5'd8;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        k_3_i_reg_906 <= k_3_reg_5230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        m_0_i_reg_1060 <= m_reg_5486;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        m_0_i_reg_1060 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln147_reg_5407 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        p_0_i52_i_reg_1037 <= div_0_i_i_reg_1015;
    end else if (((icmp_ln147_fu_2573_p2 == 1'd1) & (icmp_ln204_fu_2555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        p_0_i52_i_reg_1037 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_0_rec_i16_reg_1082 <= add_ln253_reg_5541;
    end else if (((1'b1 == ap_CS_fsm_state44) & ((icmp_ln178_reg_5248 == 1'd1) | ((((icmp_ln206_fu_2677_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd1)) | ((icmp_ln215_fu_2657_p2 == 1'd1) & (icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0))) | ((icmp_ln215_fu_2657_p2 == 1'd1) & (icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0)))))) begin
        p_0_rec_i16_reg_1082 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        p_0_rec_i1_reg_1071 <= 4'd0;
    end else if (((icmp_ln180_fu_3008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        p_0_rec_i1_reg_1071 <= add_ln181_fu_3014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_2052_p3 == 1'd1) & (icmp_ln72_reg_4683 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        p_0_rec_i_reg_917 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_0_rec_i_reg_917 <= add_ln159_reg_5243;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        p_1_rec_i_reg_985 <= 4'd0;
    end else if (((icmp_ln223_fu_2788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        p_1_rec_i_reg_985 <= add_ln199_reg_5377;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln204_fu_2555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        p_2_rec_i_reg_1049 <= 32'd0;
    end else if (((icmp_ln204_reg_5387 == 1'd1) & (icmp_ln206_fu_2677_p2 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        p_2_rec_i_reg_1049 <= add_ln207_fu_2683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        reg_1099 <= s_q1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_1099 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_1104 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_1104 <= L_ACF_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_1109 <= L_ACF_q0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_1109 <= L_ACF_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        smax_0_i_reg_839 <= select_ln61_fu_1334_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        smax_0_i_reg_839 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sp_0_rec_i_reg_894 <= add_ln138_reg_5073;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sp_0_rec_i_reg_894 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        if ((tmp_21_fu_2519_p3 == 1'd0)) begin
            temp_24_reg_997 <= P_q0;
        end else if ((tmp_21_fu_2519_p3 == 1'd1)) begin
            temp_24_reg_997 <= zext_ln72_fu_2551_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln223_fu_2788_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        K_addr_1_reg_5481 <= zext_ln225_fu_2793_p1;
        m_reg_5486 <= m_fu_2798_p2;
        zext_ln225_reg_5476[31 : 0] <= zext_ln225_fu_2793_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        K_load_reg_5506 <= K_q0;
        temp_6_reg_5512 <= temp_6_fu_2845_p3;
        temp_7_reg_5518 <= temp_7_fu_2871_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        LARc_addr_2_reg_5361 <= zext_ln206_fu_2514_p1;
        add_ln199_reg_5377 <= add_ln199_fu_2527_p2;
        temp_3_reg_5366 <= P_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        LARc_addr_4_reg_5532 <= p_0_rec_i16_cast_fu_3020_p1;
        add_ln253_reg_5541 <= add_ln253_fu_3031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_2052_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        L_ACF_addr_9_reg_5224 <= zext_ln152_fu_2060_p1;
        k_3_reg_5230 <= k_3_fu_2065_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln126_2_reg_4973 <= grp_fu_4410_p3;
        add_ln126_7_reg_4978 <= add_ln126_7_fu_1672_p2;
        add_ln127_reg_4983 <= add_ln127_fu_1699_p2;
        add_ln128_reg_4988 <= add_ln128_fu_1730_p2;
        add_ln129_1_reg_4993 <= grp_fu_4416_p3;
        add_ln129_4_reg_4998 <= grp_fu_4437_p3;
        add_ln130_3_reg_5003 <= grp_fu_4442_p3;
        add_ln131_reg_5008 <= add_ln131_fu_1745_p2;
        add_ln132_1_reg_5013 <= grp_fu_4497_p3;
        mul_ln109_reg_4957 <= mul_ln109_fu_4422_p2;
        mul_ln111_reg_4962 <= mul_ln111_fu_4426_p2;
        mul_ln133_reg_5018 <= mul_ln133_fu_4504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln126_reg_5029 <= add_ln126_fu_1775_p2;
        add_ln129_reg_5034 <= add_ln129_fu_1794_p2;
        add_ln130_reg_5039 <= add_ln130_fu_1809_p2;
        add_ln132_reg_5044 <= add_ln132_fu_1818_p2;
        add_ln133_reg_5049 <= add_ln133_fu_1827_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln138_reg_5073 <= add_ln138_fu_1854_p2;
        s_addr_10_reg_5065 <= sum17_cast_fu_1843_p1;
        sp_0_rec_i_cast_reg_5060[7 : 0] <= sp_0_rec_i_cast_fu_1833_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln140_reg_5156 <= add_ln140_fu_1971_p2;
        add_ln143_1_reg_5161 <= add_ln143_1_fu_1981_p2;
        add_ln144_1_reg_5166 <= add_ln144_1_fu_1990_p2;
        mul_ln145_reg_5171 <= mul_ln145_fu_4535_p2;
        mul_ln146_reg_5176 <= mul_ln146_fu_4540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln141_reg_5126 <= add_ln141_fu_1919_p2;
        add_ln142_1_reg_5131 <= add_ln142_1_fu_1928_p2;
        mul_ln140_reg_5121 <= mul_ln140_fu_4521_p2;
        mul_ln143_reg_5136 <= mul_ln143_fu_4525_p2;
        mul_ln144_reg_5141 <= mul_ln144_fu_4530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln145_1_reg_5191 <= add_ln145_1_fu_2007_p2;
        add_ln146_1_reg_5196 <= add_ln146_1_fu_2016_p2;
        mul_ln147_reg_5201 <= mul_ln147_fu_4545_p2;
        mul_ln148_reg_5206 <= mul_ln148_fu_4550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln147_reg_5211 <= add_ln147_fu_2033_p2;
        add_ln148_reg_5216 <= add_ln148_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_4683 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        add_ln159_reg_5243 <= add_ln159_fu_2089_p2;
        s_addr_19_reg_5235 <= p_0_rec_i_cast_fu_2078_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        and_ln72_reg_4687 <= and_ln72_fu_1495_p2;
        icmp_ln72_reg_4683 <= icmp_ln72_fu_1483_p2;
        sext_ln67_reg_4678 <= sext_ln67_fu_1479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln192_fu_2480_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        i_1_reg_5328 <= i_1_fu_2491_p2;
        zext_ln193_reg_5318[3 : 0] <= zext_ln193_fu_2486_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i_2_reg_5336 <= i_2_fu_2503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        i_reg_5300 <= i_fu_2449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        icmp_ln118_1_reg_5252 <= icmp_ln118_1_fu_2107_p2;
        or_ln118_2_reg_5287 <= or_ln118_2_fu_2361_p2;
        or_ln118_reg_5282 <= or_ln118_fu_2349_p2;
        sel_tmp57_reg_5277 <= sel_tmp57_fu_2321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_fu_1126_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln118_reg_4631 <= icmp_ln118_fu_1151_p2;
        icmp_ln123_1_reg_4648 <= icmp_ln123_1_fu_1231_p2;
        icmp_ln123_2_reg_4668 <= icmp_ln123_2_fu_1286_p2;
        icmp_ln123_reg_4642 <= icmp_ln123_fu_1215_p2;
        tmp_1_reg_4637 <= smax_0_i_reg_839[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln204_fu_2555_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln147_reg_5407 <= icmp_ln147_fu_2573_p2;
        sext_ln139_1_reg_5402 <= sext_ln139_1_fu_2569_p1;
        sext_ln139_reg_5396 <= sext_ln139_fu_2565_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        icmp_ln178_reg_5248 <= icmp_ln178_fu_2101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        icmp_ln204_reg_5387 <= icmp_ln204_fu_2555_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        icmp_ln40_10_reg_5587 <= icmp_ln40_10_fu_3423_p2;
        icmp_ln40_8_reg_5597 <= icmp_ln40_8_fu_3495_p2;
        tmp_7_reg_5592 <= {{add_ln40_4_fu_3429_p2[15:9]}};
        tmp_8_reg_5602 <= {{add_ln40_5_fu_3501_p2[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        icmp_ln40_12_reg_5643 <= icmp_ln40_12_fu_3790_p2;
        temp_16_reg_5653 <= {{mul_ln50_1_fu_4587_p2[30:15]}};
        temp_17_reg_5659 <= {{mul_ln50_2_fu_4594_p2[30:15]}};
        tmp_9_reg_5648 <= {{add_ln40_8_fu_3796_p2[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        icmp_ln40_13_reg_5623 <= icmp_ln40_13_fu_3580_p2;
        temp_13_reg_5617 <= {{mul_ln50_fu_4580_p2[30:15]}};
        tmp_s_reg_5628 <= {{add_ln40_9_fu_3586_p2[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        icmp_ln40_14_reg_5665 <= icmp_ln40_14_fu_3977_p2;
        icmp_ln40_15_reg_5675 <= icmp_ln40_15_fu_4007_p2;
        tmp_10_reg_5670 <= {{add_ln40_11_fu_3983_p2[15:9]}};
        tmp_11_reg_5680 <= {{add_ln40_12_fu_4013_p2[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        icmp_ln40_6_reg_5557 <= icmp_ln40_6_fu_3219_p2;
        icmp_ln40_7_reg_5567 <= icmp_ln40_7_fu_3301_p2;
        tmp_5_reg_5562 <= {{add_ln40_fu_3225_p2[15:9]}};
        tmp_6_reg_5572 <= {{add_ln40_2_fu_3307_p2[15:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        icmp_ln58_1_reg_5451 <= icmp_ln58_1_fu_2689_p2;
        select_ln40_1_reg_5463 <= select_ln40_1_fu_2774_p3;
        sext_ln62_2_reg_5457 <= sext_ln62_2_fu_2703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln72_reg_4687) & (1'b1 == ap_CS_fsm_state6))) begin
        k_1_reg_4704 <= k_1_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_4621 <= k_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln100_reg_4861 <= mul_ln100_fu_4314_p2;
        mul_ln103_reg_4866 <= mul_ln103_fu_4320_p2;
        mul_ln107_reg_4880 <= mul_ln107_fu_4326_p2;
        mul_ln116_reg_4906 <= mul_ln116_fu_4332_p2;
        mul_ln118_reg_4917 <= mul_ln118_fu_4338_p2;
        mul_ln120_reg_4922 <= mul_ln120_fu_4344_p2;
        mul_ln121_reg_4927 <= mul_ln121_fu_4350_p2;
        mul_ln122_reg_4932 <= mul_ln122_fu_4356_p2;
        mul_ln123_reg_4937 <= mul_ln123_fu_4362_p2;
        mul_ln124_reg_4942 <= mul_ln124_fu_4368_p2;
        mul_ln127_2_reg_4952 <= grp_fu_4382_p3;
        mul_ln127_reg_4947 <= grp_fu_4374_p3;
        mul_ln93_reg_4826 <= mul_ln93_fu_4296_p2;
        mul_ln94_reg_4831 <= mul_ln94_fu_4302_p2;
        mul_ln98_reg_4844 <= mul_ln98_fu_4308_p2;
        sext_ln100_1_reg_4854 <= sext_ln100_1_fu_1596_p1;
        sext_ln100_reg_4849 <= sext_ln100_fu_1593_p1;
        sext_ln105_1_reg_4871 <= sext_ln105_1_fu_1599_p1;
        sext_ln111_1_reg_4896 <= sext_ln111_1_fu_1605_p1;
        sext_ln111_reg_4891 <= sext_ln111_fu_1602_p1;
        sext_ln91_reg_4810 <= sext_ln91_fu_1577_p1;
        sext_ln93_1_reg_4818 <= sext_ln93_1_fu_1584_p1;
        sext_ln96_1_reg_4836 <= sext_ln96_1_fu_1590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mul_ln141_reg_5101 <= mul_ln141_fu_4509_p2;
        mul_ln142_reg_5106 <= mul_ln142_fu_4515_p2;
        sext_ln140_reg_5089 <= sext_ln140_fu_1882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1114 <= L_ACF_q1;
        reg_1118 <= L_ACF_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_1122 <= P_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln72_reg_4687) & (icmp_ln75_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        s_addr_2_reg_4709 <= zext_ln76_1_fu_1536_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0))))) begin
        select_ln213_reg_5434 <= select_ln213_fu_2648_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        select_ln273_reg_5552 <= select_ln273_fu_3151_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        sext_ln187_reg_5292 <= sext_ln187_fu_2439_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sl_1_reg_4732 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sl_2_reg_4754 <= s_q0;
        sl_3_reg_4760 <= s_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sl_4_reg_4788 <= s_q1;
        sl_5_reg_4794 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sub_ln223_reg_5468 <= sub_ln223_fu_2782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln2_reg_4714 <= {{grp_fu_4288_p3[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln72_fu_1495_p2) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln76_reg_4691 <= trunc_ln76_fu_1501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln186_fu_2443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        zext_ln187_reg_5305[3 : 0] <= zext_ln187_fu_2455_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        zext_ln195_reg_5341[3 : 0] <= zext_ln195_fu_2509_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln204_fu_2555_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        zext_ln206_1_reg_5411[3 : 0] <= zext_ln206_1_fu_2579_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln75_reg_4696[14 : 0] <= zext_ln75_fu_1520_p1[14 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ACF_address0 = zext_ln195_fu_2509_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        ACF_address0 = zext_ln193_fu_2486_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        ACF_address0 = zext_ln187_reg_5305;
    end else begin
        ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37))) begin
        ACF_ce0 = 1'b1;
    end else begin
        ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ACF_we0 = 1'b1;
    end else begin
        ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        K_address0 = K_addr_1_reg_5481;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        K_address0 = zext_ln225_fu_2793_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        K_address0 = zext_ln193_reg_5318;
    end else begin
        K_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state47))) begin
        K_ce0 = 1'b1;
    end else begin
        K_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        K_d0 = select_ln40_5_fu_2994_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        K_d0 = ACF_q0;
    end else begin
        K_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state38))) begin
        K_we0 = 1'b1;
    end else begin
        K_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        LARc_address0 = LARc_addr_11_reg_5638;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        LARc_address0 = LARc_addr_9_reg_5612;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        LARc_address0 = LARc_addr_7_reg_5582;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        LARc_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        LARc_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        LARc_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        LARc_address0 = 64'd3;
    end else if (((icmp_ln253_fu_3025_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        LARc_address0 = 64'd0;
    end else if (((icmp_ln253_fu_3025_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        LARc_address0 = p_0_rec_i16_cast_fu_3020_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        LARc_address0 = p_0_rec_i1_cast_fu_3003_p1;
    end else if (((icmp_ln204_reg_5387 == 1'd1) & (icmp_ln206_fu_2677_p2 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        LARc_address0 = sum42_cast_fu_2672_p1;
    end else if (((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0))))) begin
        LARc_address0 = LARc_addr_2_reg_5361;
    end else begin
        LARc_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        LARc_address1 = LARc_addr_10_reg_5633;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        LARc_address1 = LARc_addr_8_reg_5607;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        LARc_address1 = LARc_addr_6_reg_5577;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        LARc_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        LARc_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        LARc_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        LARc_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        LARc_address1 = LARc_addr_4_reg_5532;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        LARc_address1 = 64'd1;
    end else begin
        LARc_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | ((icmp_ln253_fu_3025_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51)) | ((icmp_ln253_fu_3025_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)))) | ((icmp_ln204_reg_5387 == 1'd1) & (icmp_ln206_fu_2677_p2 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        LARc_ce0 = 1'b1;
    end else begin
        LARc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59))) begin
        LARc_ce1 = 1'b1;
    end else begin
        LARc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        LARc_d0 = sext_ln312_1_fu_4283_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        LARc_d0 = sext_ln310_1_fu_4153_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        LARc_d0 = sext_ln307_1_fu_3963_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        LARc_d0 = sext_ln305_1_fu_3727_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | ((icmp_ln204_reg_5387 == 1'd1) & (icmp_ln206_fu_2677_p2 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        LARc_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0))))) begin
        LARc_d0 = select_ln213_fu_2648_p3;
    end else begin
        LARc_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        LARc_d1 = sext_ln311_1_fu_4218_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        LARc_d1 = sext_ln309_1_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        LARc_d1 = sext_ln306_1_fu_3898_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        LARc_d1 = sext_ln304_1_fu_3662_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        LARc_d1 = select_ln273_reg_5552;
    end else begin
        LARc_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | ((icmp_ln180_fu_3008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)))) | ((icmp_ln204_reg_5387 == 1'd1) & (icmp_ln206_fu_2677_p2 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        LARc_we0 = 1'b1;
    end else begin
        LARc_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59))) begin
        LARc_we1 = 1'b1;
    end else begin
        LARc_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        L_ACF_address0 = zext_ln152_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        L_ACF_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        L_ACF_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state27))) begin
        L_ACF_address0 = L_ACF_addr_7_reg_5023;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18))) begin
        L_ACF_address0 = L_ACF_addr_5_reg_4911;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state17))) begin
        L_ACF_address0 = L_ACF_addr_3_reg_4782;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state24))) begin
        L_ACF_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state12))) begin
        L_ACF_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        L_ACF_address0 = zext_ln89_fu_1566_p1;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        L_ACF_address1 = zext_ln187_fu_2455_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        L_ACF_address1 = L_ACF_addr_9_reg_5224;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        L_ACF_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        L_ACF_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        L_ACF_address1 = L_ACF_addr_1_reg_4748;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state27))) begin
        L_ACF_address1 = L_ACF_addr_6_reg_4967;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18))) begin
        L_ACF_address1 = L_ACF_addr_4_reg_4885;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state17))) begin
        L_ACF_address1 = L_ACF_addr_2_reg_4776;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state24))) begin
        L_ACF_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_address1 = 64'd1;
    end else begin
        L_ACF_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        L_ACF_ce1 = 1'b1;
    end else begin
        L_ACF_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_d0 = add_ln147_reg_5211;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_d0 = add_ln145_1_reg_5191;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d0 = add_ln143_1_reg_5161;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d0 = add_ln141_reg_5126;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        L_ACF_d0 = add_ln133_reg_5049;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        L_ACF_d0 = add_ln131_reg_5008;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_d0 = add_ln129_reg_5034;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_d0 = add_ln127_reg_4983;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        L_ACF_d0 = 64'd0;
    end else begin
        L_ACF_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        L_ACF_d1 = shl_ln152_fu_2071_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_d1 = add_ln148_reg_5216;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_d1 = add_ln146_1_reg_5196;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_d1 = add_ln144_1_reg_5166;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d1 = add_ln142_1_reg_5131;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d1 = add_ln140_fu_1971_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        L_ACF_d1 = add_ln132_reg_5044;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        L_ACF_d1 = add_ln130_reg_5039;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_d1 = add_ln128_reg_4988;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_d1 = add_ln126_fu_1775_p2;
    end else begin
        L_ACF_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((tmp_14_fu_1558_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        L_ACF_we0 = 1'b1;
    end else begin
        L_ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        L_ACF_we1 = 1'b1;
    end else begin
        L_ACF_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        P_address0 = zext_ln225_reg_5476;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        P_address0 = zext_ln226_fu_2804_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42))) begin
        P_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        P_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        P_address0 = zext_ln195_reg_5341;
    end else begin
        P_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        P_ce0 = 1'b1;
    end else begin
        P_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        P_d0 = select_ln40_3_fu_2936_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        P_d0 = select_ln40_1_reg_5463;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        P_d0 = ACF_q0;
    end else begin
        P_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state46))) begin
        P_we0 = 1'b1;
    end else begin
        P_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln147_reg_5407 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        ap_phi_mux_p_0_i52_i_phi_fu_1041_p4 = div_0_i_i_reg_1015;
    end else begin
        ap_phi_mux_p_0_i52_i_phi_fu_1041_p4 = p_0_i52_i_reg_1037;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        bitoff_address0 = zext_ln123_4_fu_2225_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_address0 = select_ln123_fu_1237_p3;
    end else begin
        bitoff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        bitoff_address1 = zext_ln123_6_fu_2240_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_address1 = zext_ln123_1_fu_1256_p1;
    end else begin
        bitoff_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        bitoff_address2 = zext_ln123_8_fu_2255_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_address2 = zext_ln123_3_fu_1271_p1;
    end else begin
        bitoff_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state2))) begin
        bitoff_ce0 = 1'b1;
    end else begin
        bitoff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state2))) begin
        bitoff_ce1 = 1'b1;
    end else begin
        bitoff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state2))) begin
        bitoff_ce2 = 1'b1;
    end else begin
        bitoff_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        bitoff_ce3 = 1'b1;
    end else begin
        bitoff_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1093_p0 = temp_3_reg_5366;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_fu_1093_p0 = P_q0;
    end else begin
        grp_fu_1093_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        s_address0 = sp_0_rec_i_cast_reg_5060;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        s_address0 = zext_ln146_fu_1959_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        s_address0 = zext_ln144_fu_1911_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_address0 = zext_ln142_fu_1877_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address0 = s_addr_2_reg_4709;
    end else if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln75_fu_1524_p2 == 1'd1) | (1'd0 == and_ln72_reg_4687)))) begin
        s_address0 = 64'd0;
    end else if (((1'd1 == and_ln72_reg_4687) & (icmp_ln75_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        s_address0 = zext_ln76_1_fu_1536_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address0 = zext_ln60_fu_1138_p1;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        s_address1 = s_addr_19_reg_5235;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        s_address1 = p_0_rec_i_cast_fu_2078_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        s_address1 = zext_ln138_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        s_address1 = zext_ln145_fu_1948_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        s_address1 = zext_ln143_fu_1900_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_address1 = s_addr_10_reg_5065;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        s_address1 = zext_ln138_1_fu_1866_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address1 = 64'd3;
    end else begin
        s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | ((1'd1 == and_ln72_reg_4687) & (icmp_ln75_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & ((icmp_ln75_fu_1524_p2 == 1'd1) | (1'd0 == and_ln72_reg_4687))))) begin
        s_ce0 = 1'b1;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21))) begin
        s_ce1 = 1'b1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        s_we0 = 1'b1;
    end else begin
        s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        s_we1 = 1'b1;
    end else begin
        s_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln58_fu_1126_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((1'd0 == and_ln72_fu_1495_p2) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln75_fu_1524_p2 == 1'd1) | (1'd0 == and_ln72_reg_4687)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((tmp_14_fu_1558_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln135_fu_1848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state29 : begin
            if (((tmp_15_fu_2052_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln158_fu_2083_p2 == 1'd1) | (icmp_ln72_reg_4683 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln178_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln186_fu_2443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln192_fu_2480_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln194_fu_2497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & ((icmp_ln178_reg_5248 == 1'd1) | ((((icmp_ln206_fu_2677_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd1)) | ((icmp_ln215_fu_2657_p2 == 1'd1) & (icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0))) | ((icmp_ln215_fu_2657_p2 == 1'd1) & (icmp_ln147_reg_5407 == 1'd1) & (icmp_ln204_reg_5387 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b1 == ap_CS_fsm_state44) & (((icmp_ln147_reg_5407 == 1'd1) & (icmp_ln215_fu_2657_p2 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0)) | ((icmp_ln150_fu_2589_p2 == 1'd1) & (icmp_ln215_fu_2657_p2 == 1'd0) & (icmp_ln204_reg_5387 == 1'd0) & (icmp_ln178_reg_5248 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln223_fu_2788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln180_fu_3008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln253_fu_3025_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ACF_d0 = {{shl_ln187_fu_2464_p2[31:16]}};

assign LARc_addr_10_reg_5633 = 64'd6;

assign LARc_addr_11_reg_5638 = 64'd7;

assign LARc_addr_6_reg_5577 = 64'd2;

assign LARc_addr_7_reg_5582 = 64'd3;

assign LARc_addr_8_reg_5607 = 64'd4;

assign LARc_addr_9_reg_5612 = 64'd5;

assign L_ACF_addr_1_reg_4748 = 64'd1;

assign L_ACF_addr_2_reg_4776 = 64'd2;

assign L_ACF_addr_3_reg_4782 = 64'd3;

assign L_ACF_addr_4_reg_4885 = 64'd4;

assign L_ACF_addr_5_reg_4911 = 64'd5;

assign L_ACF_addr_6_reg_4967 = 64'd6;

assign L_ACF_addr_7_reg_5023 = 64'd7;

assign L_num_1_fu_2595_p2 = L_num_0_i_i_reg_1006 << 64'd1;

assign L_num_2_fu_2606_p2 = ($signed(L_num_1_fu_2595_p2) - $signed(sext_ln139_reg_5396));

assign L_num_3_fu_2611_p3 = ((icmp_ln155_fu_2601_p2[0:0] === 1'b1) ? L_num_1_fu_2595_p2 : L_num_2_fu_2606_p2);

assign a_assign_1_fu_1143_p3 = {{smax_0_i_reg_839}, {16'd0}};

assign add_ln123_1_fu_1362_p2 = ($signed(4'd15) + $signed(bitoff_q2));

assign add_ln123_2_fu_2371_p2 = ($signed(5'd23) + $signed(zext_ln123_5_fu_2367_p1));

assign add_ln123_3_fu_2381_p2 = (5'd15 + zext_ln123_7_fu_2377_p1);

assign add_ln123_4_fu_2387_p2 = (4'd7 + bitoff_q2);

assign add_ln123_5_fu_2397_p2 = ($signed(4'd15) + $signed(bitoff_q3));

assign add_ln123_fu_1352_p2 = (4'd7 + bitoff_q1);

assign add_ln126_1_fu_1757_p2 = ($signed(reg_1104) + $signed(sext_ln111_2_fu_1754_p1));

assign add_ln126_3_fu_1766_p2 = ($signed(sext_ln126_3_fu_1763_p1) + $signed(add_ln126_1_fu_1757_p2));

assign add_ln126_7_fu_1672_p2 = ($signed(sext_ln126_5_fu_1669_p1) + $signed(sext_ln126_4_fu_1666_p1));

assign add_ln126_fu_1775_p2 = ($signed(sext_ln126_6_fu_1772_p1) + $signed(add_ln126_3_fu_1766_p2));

assign add_ln127_1_fu_1678_p2 = ($signed(reg_1109) + $signed(sext_ln94_fu_1623_p1));

assign add_ln127_3_fu_1687_p2 = ($signed(sext_ln127_1_fu_1684_p1) + $signed(add_ln127_1_fu_1678_p2));

assign add_ln127_fu_1699_p2 = ($signed(sext_ln127_6_fu_1696_p1) + $signed(add_ln127_3_fu_1687_p2));

assign add_ln128_2_fu_1708_p2 = ($signed(sext_ln128_1_fu_1705_p1) + $signed(reg_1114));

assign add_ln128_5_fu_1720_p2 = ($signed(sext_ln128_3_fu_1717_p1) + $signed(sext_ln128_2_fu_1714_p1));

assign add_ln128_fu_1730_p2 = ($signed(sext_ln128_4_fu_1726_p1) + $signed(add_ln128_2_fu_1708_p2));

assign add_ln129_2_fu_1785_p2 = ($signed(sext_ln129_1_fu_1782_p1) + $signed(reg_1118));

assign add_ln129_fu_1794_p2 = ($signed(sext_ln129_2_fu_1791_p1) + $signed(add_ln129_2_fu_1785_p2));

assign add_ln130_1_fu_1800_p2 = ($signed(reg_1109) + $signed(sext_ln109_fu_1751_p1));

assign add_ln130_fu_1809_p2 = ($signed(sext_ln130_1_fu_1806_p1) + $signed(add_ln130_1_fu_1800_p2));

assign add_ln131_1_fu_1736_p2 = ($signed(L_ACF_q0) + $signed(sext_ln116_fu_1641_p1));

assign add_ln131_fu_1745_p2 = ($signed(sext_ln131_1_fu_1742_p1) + $signed(add_ln131_1_fu_1736_p2));

assign add_ln132_fu_1818_p2 = ($signed(sext_ln132_1_fu_1815_p1) + $signed(L_ACF_q1));

assign add_ln133_fu_1827_p2 = ($signed(L_ACF_q0) + $signed(sext_ln133_fu_1824_p1));

assign add_ln138_1_fu_1860_p2 = (sp_0_rec_i_reg_894 + 8'd8);

assign add_ln138_fu_1854_p2 = (sp_0_rec_i_reg_894 + 8'd1);

assign add_ln140_fu_1971_p2 = ($signed(sext_ln140_1_fu_1968_p1) + $signed(empty_57_reg_884));

assign add_ln141_fu_1919_p2 = ($signed(reg_1104) + $signed(sext_ln141_1_fu_1916_p1));

assign add_ln142_1_fu_1928_p2 = ($signed(reg_1109) + $signed(sext_ln142_1_fu_1925_p1));

assign add_ln142_fu_1871_p2 = (sp_0_rec_i_reg_894 + 8'd6);

assign add_ln143_1_fu_1981_p2 = ($signed(reg_1114) + $signed(sext_ln143_1_fu_1978_p1));

assign add_ln143_fu_1894_p2 = (sp_0_rec_i_reg_894 + 8'd5);

assign add_ln144_1_fu_1990_p2 = ($signed(reg_1118) + $signed(sext_ln144_1_fu_1987_p1));

assign add_ln144_fu_1905_p2 = (sp_0_rec_i_reg_894 + 8'd4);

assign add_ln145_1_fu_2007_p2 = ($signed(reg_1104) + $signed(sext_ln145_1_fu_2004_p1));

assign add_ln145_fu_1942_p2 = (sp_0_rec_i_reg_894 + 8'd3);

assign add_ln146_1_fu_2016_p2 = ($signed(reg_1109) + $signed(sext_ln146_1_fu_2013_p1));

assign add_ln146_fu_1953_p2 = (sp_0_rec_i_reg_894 + 8'd2);

assign add_ln147_fu_2033_p2 = ($signed(reg_1114) + $signed(sext_ln147_1_fu_2030_p1));

assign add_ln148_fu_2042_p2 = ($signed(reg_1118) + $signed(sext_ln148_1_fu_2039_p1));

assign add_ln150_fu_2583_p2 = ($signed(k_0_i_i_reg_1026) + $signed(4'd15));

assign add_ln159_fu_2089_p2 = (p_0_rec_i_reg_917 + 8'd1);

assign add_ln181_fu_3014_p2 = (p_0_rec_i1_reg_1071 + 4'd1);

assign add_ln199_2_fu_2815_p2 = ($signed(indvars_iv142_reg_961) + $signed(32'd4294967295));

assign add_ln199_fu_2527_p2 = (p_1_rec_i_reg_985 + 4'd1);

assign add_ln207_fu_2683_p2 = (32'd1 + p_2_rec_i_reg_1049);

assign add_ln253_fu_3031_p2 = (p_0_rec_i16_reg_1082 + 4'd1);

assign add_ln304_fu_3634_p2 = ($signed(sext_ln304_fu_3608_p1) + $signed(8'd32));

assign add_ln305_fu_3699_p2 = ($signed(sext_ln305_fu_3673_p1) + $signed(8'd32));

assign add_ln306_fu_3870_p2 = ($signed(sext_ln306_fu_3844_p1) + $signed(8'd16));

assign add_ln307_fu_3935_p2 = ($signed(sext_ln307_fu_3909_p1) + $signed(8'd16));

assign add_ln309_fu_4060_p2 = ($signed(sext_ln309_fu_4034_p1) + $signed(8'd8));

assign add_ln310_fu_4125_p2 = ($signed(sext_ln310_fu_4099_p1) + $signed(8'd8));

assign add_ln311_fu_4190_p2 = ($signed(sext_ln311_fu_4164_p1) + $signed(8'd4));

assign add_ln312_fu_4255_p2 = ($signed(sext_ln312_fu_4229_p1) + $signed(8'd4));

assign add_ln40_10_fu_2976_p2 = ($signed(temp_7_reg_5518) + $signed(K_load_reg_5506));

assign add_ln40_11_fu_3983_p2 = ($signed(temp_16_reg_5653) + $signed(16'd65451));

assign add_ln40_12_fu_4013_p2 = ($signed(temp_17_reg_5659) + $signed(16'd64648));

assign add_ln40_1_fu_2754_p2 = ($signed(temp_5_fu_2715_p3) + $signed(reg_1122));

assign add_ln40_2_fu_3307_p2 = ($signed(temp_9_fu_3271_p4) + $signed(16'd256));

assign add_ln40_3_fu_3389_p2 = ($signed(temp_10_fu_3353_p4) + $signed(16'd2048));

assign add_ln40_4_fu_3429_p2 = ($signed(temp_11_fu_3395_p3) + $signed(16'd256));

assign add_ln40_5_fu_3501_p2 = ($signed(temp_12_fu_3475_p4) + $signed(16'd63232));

assign add_ln40_6_fu_2917_p2 = ($signed(temp_6_reg_5512) + $signed(reg_1122));

assign add_ln40_7_fu_3757_p2 = ($signed(temp_13_reg_5617) + $signed(16'd94));

assign add_ln40_8_fu_3796_p2 = ($signed(temp_14_fu_3762_p3) + $signed(16'd256));

assign add_ln40_9_fu_3586_p2 = ($signed(temp_15_fu_3560_p4) + $signed(16'd64000));

assign add_ln40_fu_3225_p2 = ($signed(temp_8_fu_3189_p4) + $signed(16'd256));

assign add_ln50_1_fu_3265_p2 = ($signed(sext_ln50_3_fu_3261_p1) + $signed(sext_ln50_2_fu_3249_p1));

assign add_ln50_2_fu_3347_p2 = ($signed(sext_ln50_5_fu_3343_p1) + $signed(sext_ln50_4_fu_3331_p1));

assign add_ln50_3_fu_3469_p2 = ($signed(sext_ln50_7_fu_3465_p1) + $signed(sext_ln50_6_fu_3453_p1));

assign add_ln50_fu_3183_p2 = ($signed(sext_ln50_1_fu_3179_p1) + $signed(sext_ln50_fu_3167_p1));

assign add_ln76_fu_1505_p2 = ($signed(3'd7) + $signed(trunc_ln76_reg_4691));

assign and_ln263_fu_3131_p2 = (xor_ln259_fu_3125_p2 & icmp_ln263_fu_3093_p2);

assign and_ln58_1_fu_2827_p2 = (icmp_ln58_3_fu_2821_p2 & icmp_ln58_1_reg_5451);

assign and_ln58_2_fu_2857_p2 = (icmp_ln58_1_reg_5451 & grp_fu_1093_p2);

assign and_ln58_fu_2694_p2 = (icmp_ln58_1_fu_2689_p2 & grp_fu_1093_p2);

assign and_ln72_fu_1495_p2 = (icmp_ln72_fu_1483_p2 & icmp_ln72_2_fu_1489_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitoff_address3 = zext_ln123_10_fu_2270_p1;

assign div_fu_2629_p3 = {{trunc_ln155_fu_2625_p1}, {xor_ln155_fu_2619_p2}};

assign empty_65_fu_2663_p1 = p_2_rec_i_reg_1049[4:0];

assign grp_fu_1093_p2 = ((grp_fu_1093_p0 == 16'd32768) ? 1'b1 : 1'b0);

assign grp_fu_4288_p0 = zext_ln75_reg_4696;

assign grp_fu_4288_p2 = 31'd16384;

assign grp_fu_4390_p0 = sext_ln91_reg_4810;

assign grp_fu_4390_p1 = sext_ln91_reg_4810;

assign grp_fu_4397_p0 = sext_ln96_1_reg_4836;

assign grp_fu_4397_p1 = sext_ln96_1_reg_4836;

assign grp_fu_4403_p0 = sext_ln100_1_reg_4854;

assign grp_fu_4403_p1 = sext_ln93_1_reg_4818;

assign grp_fu_4410_p0 = sext_ln105_1_reg_4871;

assign grp_fu_4410_p1 = sext_ln105_1_reg_4871;

assign grp_fu_4416_p0 = sext_ln105_1_reg_4871;

assign grp_fu_4416_p1 = sext_ln93_1_reg_4818;

assign grp_fu_4430_p0 = sext_ln111_1_reg_4896;

assign grp_fu_4430_p1 = sext_ln100_1_reg_4854;

assign grp_fu_4437_p0 = sext_ln111_1_reg_4896;

assign grp_fu_4437_p1 = sext_ln96_1_reg_4836;

assign grp_fu_4442_p0 = sext_ln111_1_reg_4896;

assign grp_fu_4442_p1 = sext_ln93_1_reg_4818;

assign grp_fu_4447_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4447_p1 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4456_p0 = sext_ln100_reg_4849;

assign grp_fu_4456_p1 = sext_ln111_reg_4891;

assign grp_fu_4465_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4465_p1 = sext_ln111_1_reg_4896;

assign grp_fu_4473_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4473_p1 = sext_ln105_1_reg_4871;

assign grp_fu_4481_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4481_p1 = sext_ln100_1_reg_4854;

assign grp_fu_4489_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4489_p1 = sext_ln96_1_reg_4836;

assign grp_fu_4497_p0 = sext_ln126_1_fu_1662_p1;

assign grp_fu_4497_p1 = sext_ln93_1_reg_4818;

assign grp_fu_4555_p2 = 32'd16384;

assign grp_fu_4564_p1 = sext_ln62_2_reg_5457;

assign grp_fu_4564_p2 = 32'd16384;

assign grp_fu_4572_p0 = sext_ln62_2_reg_5457;

assign grp_fu_4572_p2 = 32'd16384;

assign i_1_fu_2491_p2 = (i_2_i_reg_939 + 4'd1);

assign i_2_fu_2503_p2 = (i_3_i_reg_950 + 4'd1);

assign i_fu_2449_p2 = (i_1_i_reg_928 + 4'd1);

assign icmp_ln118_1_fu_2107_p2 = (($signed(L_ACF_q0) < $signed(64'd18446744072635809793)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_1151_p2 = (($signed(a_assign_1_fu_1143_p3) < $signed(32'd3221225473)) ? 1'b1 : 1'b0);

assign icmp_ln123_1_fu_1231_p2 = ((tmp_3_fu_1221_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_2_fu_1286_p2 = ((tmp_4_fu_1276_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_3_fu_2203_p2 = ((tmp_17_fu_2193_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_4_fu_2219_p2 = ((tmp_18_fu_2209_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_5_fu_2309_p2 = ((tmp_19_fu_2299_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_6_fu_2337_p2 = ((tmp_20_fu_2327_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_1215_p2 = ((tmp_2_fu_1205_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1848_p2 = ((sp_0_rec_i_reg_894 == 8'd152) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_2573_p2 = ((temp_24_reg_997 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_2589_p2 = ((k_0_i_i_reg_1026 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_2601_p2 = (($signed(L_num_1_fu_2595_p2) < $signed(sext_ln139_reg_5396)) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_2083_p2 = ((p_0_rec_i_reg_917 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_2101_p2 = ((L_ACF_q0 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_3008_p2 = ((p_0_rec_i1_reg_1071 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_2443_p2 = ((i_1_i_reg_928 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2480_p2 = ((i_2_i_reg_939 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_2497_p2 = ((i_3_i_reg_950 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_2555_p0 = P_q0;

assign icmp_ln204_fu_2555_p2 = (($signed(icmp_ln204_fu_2555_p0) < $signed(temp_24_reg_997)) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_2677_p2 = ((p_2_rec_i_reg_1049 == indvars_iv142_reg_961) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_2637_p2 = (($signed(temp_3_reg_5366) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_2657_p2 = ((i_3_reg_973 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_2788_p2 = (($signed(m_0_i_reg_1060) > $signed(sub_ln223_reg_5468)) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_3025_p2 = ((p_0_rec_i16_reg_1082 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln259_fu_3073_p2 = (($signed(temp_fu_3065_p3) < $signed(16'd22118)) ? 1'b1 : 1'b0);

assign icmp_ln263_fu_3093_p2 = (($signed(temp_fu_3065_p3) < $signed(16'd31130)) ? 1'b1 : 1'b0);

assign icmp_ln304_1_fu_3628_p2 = (($signed(select_ln40_6_fu_3602_p3) < $signed(7'd96)) ? 1'b1 : 1'b0);

assign icmp_ln304_fu_3622_p2 = ((tmp_26_fu_3612_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln305_1_fu_3693_p2 = (($signed(select_ln40_7_fu_3667_p3) < $signed(7'd96)) ? 1'b1 : 1'b0);

assign icmp_ln305_fu_3687_p2 = ((tmp_28_fu_3677_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln306_1_fu_3864_p2 = (($signed(select_ln40_9_fu_3838_p3) < $signed(7'd112)) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_3858_p2 = (($signed(tmp_31_fu_3848_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln307_1_fu_3929_p2 = (($signed(select_ln40_10_fu_3903_p3) < $signed(7'd112)) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_3923_p2 = (($signed(tmp_32_fu_3913_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln309_1_fu_4054_p2 = (($signed(select_ln40_12_fu_4028_p3) < $signed(7'd120)) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_4048_p2 = (($signed(tmp_35_fu_4038_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln310_1_fu_4119_p2 = (($signed(select_ln40_13_fu_4093_p3) < $signed(7'd120)) ? 1'b1 : 1'b0);

assign icmp_ln310_fu_4113_p2 = (($signed(tmp_36_fu_4103_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln311_1_fu_4184_p2 = (($signed(select_ln40_14_fu_4158_p3) < $signed(7'd124)) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_4178_p2 = (($signed(tmp_37_fu_4168_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln312_1_fu_4249_p2 = (($signed(select_ln40_15_fu_4223_p3) < $signed(7'd124)) ? 1'b1 : 1'b0);

assign icmp_ln312_fu_4243_p2 = (($signed(tmp_38_fu_4233_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln40_10_fu_3423_p2 = ((tmp_30_fu_3413_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_11_fu_3751_p2 = ((tmp_33_fu_3741_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_12_fu_3790_p2 = ((tmp_34_fu_3780_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_13_fu_3580_p2 = (($signed(sum_10_fu_3574_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_14_fu_3977_p2 = (($signed(sum_11_fu_3971_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_15_fu_4007_p2 = (($signed(sum_12_fu_4001_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_1_fu_2748_p2 = ((tmp_22_fu_2738_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_2_fu_2895_p2 = (($signed(sum_1_fu_2889_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_3_fu_2911_p2 = ((tmp_23_fu_2901_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_4_fu_2954_p2 = (($signed(sum_2_fu_2948_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_5_fu_2970_p2 = ((tmp_24_fu_2960_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_6_fu_3219_p2 = ((tmp_25_fu_3209_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_7_fu_3301_p2 = ((tmp_27_fu_3291_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_8_fu_3495_p2 = (($signed(sum_7_fu_3489_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_9_fu_3383_p2 = ((tmp_29_fu_3373_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_2732_p2 = (($signed(sum_fu_2727_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_2689_p2 = ((select_ln213_reg_5434 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_2821_p0 = K_q0;

assign icmp_ln58_3_fu_2821_p2 = ((icmp_ln58_3_fu_2821_p0 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1126_p2 = ((k_0_i_reg_851 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1328_p2 = (($signed(smax_fu_1320_p3) > $signed(smax_0_i_reg_839)) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_1342_p2 = ((smax_0_i_reg_839 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln72_1_fu_1300_p2 = ((s_q0 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln72_2_fu_1489_p2 = (($signed(n_fu_1471_p3) < $signed(6'd5)) ? 1'b1 : 1'b0);

assign icmp_ln72_4_fu_3045_p2 = ((LARc_q0 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1483_p2 = (($signed(n_fu_1471_p3) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1524_p2 = ((k_1_i_reg_862 == 8'd160) ? 1'b1 : 1'b0);

assign k_1_fu_1530_p2 = (k_1_i_reg_862 + 8'd1);

assign k_2_fu_1571_p2 = ($signed(k_2_i_reg_873) + $signed(5'd31));

assign k_3_fu_2065_p2 = ($signed(5'd31) + $signed(k_3_i_reg_906));

assign k_fu_1132_p2 = (k_0_i_reg_851 + 8'd1);

assign lshr_ln76_fu_1514_p2 = 15'd16384 >> zext_ln76_fu_1510_p1;

assign m_fu_2798_p2 = (m_0_i_reg_1060 + 32'd1);

assign mul_ln100_fu_4314_p0 = sext_ln100_1_fu_1596_p1;

assign mul_ln100_fu_4314_p1 = sext_ln100_1_fu_1596_p1;

assign mul_ln103_fu_4320_p0 = sext_ln100_1_fu_1596_p1;

assign mul_ln103_fu_4320_p1 = sext_ln91_fu_1577_p1;

assign mul_ln107_fu_4326_p0 = sext_ln105_1_fu_1599_p1;

assign mul_ln107_fu_4326_p1 = sext_ln96_1_fu_1590_p1;

assign mul_ln109_fu_4422_p0 = sext_ln105_1_reg_4871;

assign mul_ln109_fu_4422_p1 = sext_ln91_reg_4810;

assign mul_ln111_fu_4426_p0 = sext_ln111_1_reg_4896;

assign mul_ln111_fu_4426_p1 = sext_ln111_1_reg_4896;

assign mul_ln116_fu_4332_p1 = sext_ln91_fu_1577_p1;

assign mul_ln118_fu_4338_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln118_fu_4338_p1 = sext_ln118_1_fu_1612_p1;

assign mul_ln120_fu_4344_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln120_fu_4344_p1 = sext_ln105_1_fu_1599_p1;

assign mul_ln121_fu_4350_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln121_fu_4350_p1 = sext_ln100_1_fu_1596_p1;

assign mul_ln122_fu_4356_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln122_fu_4356_p1 = sext_ln96_1_fu_1590_p1;

assign mul_ln123_fu_4362_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln123_fu_4362_p1 = sext_ln93_1_fu_1584_p1;

assign mul_ln124_fu_4368_p0 = sext_ln118_1_fu_1612_p1;

assign mul_ln124_fu_4368_p1 = sext_ln91_fu_1577_p1;

assign mul_ln133_fu_4504_p0 = sext_ln126_1_fu_1662_p1;

assign mul_ln133_fu_4504_p1 = sext_ln91_reg_4810;

assign mul_ln140_fu_4521_p0 = sext_ln140_reg_5089;

assign mul_ln140_fu_4521_p1 = sext_ln140_reg_5089;

assign mul_ln141_fu_4509_p1 = sext_ln140_fu_1882_p1;

assign mul_ln142_fu_4515_p1 = sext_ln140_fu_1882_p1;

assign mul_ln143_fu_4525_p1 = sext_ln140_reg_5089;

assign mul_ln144_fu_4530_p1 = sext_ln140_reg_5089;

assign mul_ln145_fu_4535_p1 = sext_ln140_reg_5089;

assign mul_ln146_fu_4540_p1 = sext_ln140_reg_5089;

assign mul_ln147_fu_4545_p1 = sext_ln140_reg_5089;

assign mul_ln148_fu_4550_p1 = sext_ln140_reg_5089;

assign mul_ln50_1_fu_4587_p1 = 31'd8534;

assign mul_ln50_2_fu_4594_p1 = 31'd9036;

assign mul_ln50_fu_4580_p1 = 31'd13964;

assign mul_ln93_fu_4296_p0 = sext_ln93_1_fu_1584_p1;

assign mul_ln93_fu_4296_p1 = sext_ln93_1_fu_1584_p1;

assign mul_ln94_fu_4302_p0 = sext_ln93_1_fu_1584_p1;

assign mul_ln94_fu_4302_p1 = sext_ln91_fu_1577_p1;

assign mul_ln98_fu_4308_p0 = sext_ln96_1_fu_1590_p1;

assign mul_ln98_fu_4308_p1 = sext_ln91_fu_1577_p1;

assign n_1_fu_2809_p2 = (i_3_reg_973 + 32'd1);

assign n_fu_1471_p3 = ((or_ln67_fu_1466_p2[0:0] === 1'b1) ? select_ln67_fu_1458_p3 : sub_ln70_fu_1452_p2);

assign newSel112_cast_fu_1440_p1 = $signed(newSel112_fu_1432_p3);

assign newSel112_fu_1432_p3 = ((sel_tmp24_fu_1388_p2[0:0] === 1'b1) ? zext_ln123_2_fu_1358_p1 : sext_ln123_fu_1368_p1);

assign newSel114_fu_1444_p3 = ((or_cond_fu_1426_p2[0:0] === 1'b1) ? newSel_cast_fu_1422_p1 : newSel112_cast_fu_1440_p1);

assign newSel_cast_fu_1422_p1 = newSel_fu_1416_p2;

assign newSel_fu_1416_p2 = (zext_ln123_fu_1348_p1 + newSel_v_fu_1408_p3);

assign newSel_v_fu_1408_p3 = ((sel_tmp37_fu_1403_p2[0:0] === 1'b1) ? 5'd23 : 5'd15);

assign or_cond_fu_1426_p2 = (sel_tmp37_fu_1403_p2 | sel_tmp31_fu_1398_p2);

assign or_ln118_1_fu_2355_p2 = (sel_tmp57_fu_2321_p2 | sel_tmp50_fu_2293_p2);

assign or_ln118_2_fu_2361_p2 = (or_ln118_fu_2349_p2 | or_ln118_1_fu_2355_p2);

assign or_ln118_fu_2349_p2 = (sel_tmp63_fu_2343_p2 | icmp_ln118_1_fu_2107_p2);

assign or_ln304_fu_3648_p2 = (icmp_ln304_fu_3622_p2 | icmp_ln304_1_fu_3628_p2);

assign or_ln305_fu_3713_p2 = (icmp_ln305_fu_3687_p2 | icmp_ln305_1_fu_3693_p2);

assign or_ln306_fu_3884_p2 = (icmp_ln306_fu_3858_p2 | icmp_ln306_1_fu_3864_p2);

assign or_ln307_fu_3949_p2 = (icmp_ln307_fu_3923_p2 | icmp_ln307_1_fu_3929_p2);

assign or_ln309_fu_4074_p2 = (icmp_ln309_fu_4048_p2 | icmp_ln309_1_fu_4054_p2);

assign or_ln310_fu_4139_p2 = (icmp_ln310_fu_4113_p2 | icmp_ln310_1_fu_4119_p2);

assign or_ln311_fu_4204_p2 = (icmp_ln311_fu_4178_p2 | icmp_ln311_1_fu_4184_p2);

assign or_ln312_fu_4269_p2 = (icmp_ln312_fu_4243_p2 | icmp_ln312_1_fu_4249_p2);

assign or_ln40_1_fu_2930_p2 = (icmp_ln40_3_fu_2911_p2 | icmp_ln40_2_fu_2895_p2);

assign or_ln40_2_fu_2988_p2 = (icmp_ln40_5_fu_2970_p2 | icmp_ln40_4_fu_2954_p2);

assign or_ln40_fu_2768_p2 = (icmp_ln40_fu_2732_p2 | icmp_ln40_1_fu_2748_p2);

assign or_ln67_fu_1466_p2 = (icmp_ln67_fu_1342_p2 | icmp_ln118_reg_4631);

assign p_0_rec_i16_cast_fu_3020_p1 = p_0_rec_i16_reg_1082;

assign p_0_rec_i1_cast_fu_3003_p1 = p_0_rec_i1_reg_1071;

assign p_0_rec_i_cast_fu_2078_p1 = p_0_rec_i_reg_917;

assign s_d0 = trunc_ln2_reg_4714;

assign s_d1 = s_q1 << sext_ln67_reg_4678;

assign sel_tmp24_fu_1388_p2 = (tmp_fu_1382_p2 & icmp_ln123_1_reg_4648);

assign sel_tmp31_fu_1398_p2 = (tmp75_fu_1393_p2 & icmp_ln123_reg_4642);

assign sel_tmp37_fu_1403_p2 = (xor_ln118_fu_1377_p2 & icmp_ln123_2_reg_4668);

assign sel_tmp50_fu_2293_p2 = (tmp110_fu_2287_p2 & icmp_ln123_4_fu_2219_p2);

assign sel_tmp57_fu_2321_p2 = (tmp111_fu_2315_p2 & icmp_ln123_3_fu_2203_p2);

assign sel_tmp63_fu_2343_p2 = (xor_ln118_1_fu_2281_p2 & icmp_ln123_6_fu_2337_p2);

assign select_ln116_1_fu_1173_p3 = ((tmp_1_fu_1157_p3[0:0] === 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln116_2_fu_2121_p3 = ((tmp_16_fu_2113_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln116_3_fu_2133_p3 = ((tmp_16_fu_2113_p3[0:0] === 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln116_4_fu_2145_p3 = ((tmp_16_fu_2113_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln116_5_fu_2157_p3 = ((tmp_16_fu_2113_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln116_fu_1165_p3 = ((tmp_1_fu_1157_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln118_1_fu_2414_p3 = ((sel_tmp57_reg_5277[0:0] === 1'b1) ? add_ln123_3_fu_2381_p2 : zext_ln123_9_fu_2393_p1);

assign select_ln118_2_fu_2421_p3 = ((or_ln118_reg_5282[0:0] === 1'b1) ? select_ln118_fu_2407_p3 : select_ln118_1_fu_2414_p3);

assign select_ln118_fu_2407_p3 = ((icmp_ln118_1_reg_5252[0:0] === 1'b1) ? 5'd0 : add_ln123_2_fu_2371_p2);

assign select_ln123_fu_1237_p3 = ((tmp_1_fu_1157_p3[0:0] === 1'b1) ? 64'd255 : 64'd0);

assign select_ln213_fu_2648_p3 = ((icmp_ln213_fu_2637_p2[0:0] === 1'b1) ? sub_ln214_fu_2642_p2 : ap_phi_mux_p_0_i52_i_phi_fu_1041_p4);

assign select_ln273_fu_3151_p3 = ((tmp_39_fu_3037_p3[0:0] === 1'b1) ? sub_ln273_fu_3145_p2 : temp_23_fu_3137_p3);

assign select_ln304_1_fu_3654_p3 = ((or_ln304_fu_3648_p2[0:0] === 1'b1) ? select_ln304_fu_3640_p3 : add_ln304_fu_3634_p2);

assign select_ln304_fu_3640_p3 = ((icmp_ln304_fu_3622_p2[0:0] === 1'b1) ? 8'd63 : 8'd0);

assign select_ln305_1_fu_3719_p3 = ((or_ln305_fu_3713_p2[0:0] === 1'b1) ? select_ln305_fu_3705_p3 : add_ln305_fu_3699_p2);

assign select_ln305_fu_3705_p3 = ((icmp_ln305_fu_3687_p2[0:0] === 1'b1) ? 8'd63 : 8'd0);

assign select_ln306_1_fu_3890_p3 = ((or_ln306_fu_3884_p2[0:0] === 1'b1) ? select_ln306_fu_3876_p3 : add_ln306_fu_3870_p2);

assign select_ln306_fu_3876_p3 = ((icmp_ln306_fu_3858_p2[0:0] === 1'b1) ? 8'd31 : 8'd0);

assign select_ln307_1_fu_3955_p3 = ((or_ln307_fu_3949_p2[0:0] === 1'b1) ? select_ln307_fu_3941_p3 : add_ln307_fu_3935_p2);

assign select_ln307_fu_3941_p3 = ((icmp_ln307_fu_3923_p2[0:0] === 1'b1) ? 8'd31 : 8'd0);

assign select_ln309_1_fu_4080_p3 = ((or_ln309_fu_4074_p2[0:0] === 1'b1) ? select_ln309_fu_4066_p3 : add_ln309_fu_4060_p2);

assign select_ln309_fu_4066_p3 = ((icmp_ln309_fu_4048_p2[0:0] === 1'b1) ? 8'd15 : 8'd0);

assign select_ln310_1_fu_4145_p3 = ((or_ln310_fu_4139_p2[0:0] === 1'b1) ? select_ln310_fu_4131_p3 : add_ln310_fu_4125_p2);

assign select_ln310_fu_4131_p3 = ((icmp_ln310_fu_4113_p2[0:0] === 1'b1) ? 8'd15 : 8'd0);

assign select_ln311_1_fu_4210_p3 = ((or_ln311_fu_4204_p2[0:0] === 1'b1) ? select_ln311_fu_4196_p3 : add_ln311_fu_4190_p2);

assign select_ln311_fu_4196_p3 = ((icmp_ln311_fu_4178_p2[0:0] === 1'b1) ? 8'd7 : 8'd0);

assign select_ln312_1_fu_4275_p3 = ((or_ln312_fu_4269_p2[0:0] === 1'b1) ? select_ln312_fu_4261_p3 : add_ln312_fu_4255_p2);

assign select_ln312_fu_4261_p3 = ((icmp_ln312_fu_4243_p2[0:0] === 1'b1) ? 8'd7 : 8'd0);

assign select_ln40_10_fu_3903_p3 = ((icmp_ln40_8_reg_5597[0:0] === 1'b1) ? 7'd64 : tmp_8_reg_5602);

assign select_ln40_12_fu_4028_p3 = ((icmp_ln40_12_reg_5643[0:0] === 1'b1) ? 7'd63 : tmp_9_reg_5648);

assign select_ln40_13_fu_4093_p3 = ((icmp_ln40_13_reg_5623[0:0] === 1'b1) ? 7'd64 : tmp_s_reg_5628);

assign select_ln40_14_fu_4158_p3 = ((icmp_ln40_14_reg_5665[0:0] === 1'b1) ? 7'd64 : tmp_10_reg_5670);

assign select_ln40_15_fu_4223_p3 = ((icmp_ln40_15_reg_5675[0:0] === 1'b1) ? 7'd64 : tmp_11_reg_5680);

assign select_ln40_1_fu_2774_p3 = ((or_ln40_fu_2768_p2[0:0] === 1'b1) ? select_ln40_fu_2760_p3 : add_ln40_1_fu_2754_p2);

assign select_ln40_2_fu_2922_p3 = ((icmp_ln40_2_fu_2895_p2[0:0] === 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln40_3_fu_2936_p3 = ((or_ln40_1_fu_2930_p2[0:0] === 1'b1) ? select_ln40_2_fu_2922_p3 : add_ln40_6_fu_2917_p2);

assign select_ln40_4_fu_2980_p3 = ((icmp_ln40_4_fu_2954_p2[0:0] === 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln40_5_fu_2994_p3 = ((or_ln40_2_fu_2988_p2[0:0] === 1'b1) ? select_ln40_4_fu_2980_p3 : add_ln40_10_fu_2976_p2);

assign select_ln40_6_fu_3602_p3 = ((icmp_ln40_6_reg_5557[0:0] === 1'b1) ? 7'd63 : tmp_5_reg_5562);

assign select_ln40_7_fu_3667_p3 = ((icmp_ln40_7_reg_5567[0:0] === 1'b1) ? 7'd63 : tmp_6_reg_5572);

assign select_ln40_9_fu_3838_p3 = ((icmp_ln40_10_reg_5587[0:0] === 1'b1) ? 7'd63 : tmp_7_reg_5592);

assign select_ln40_fu_2760_p3 = ((icmp_ln40_fu_2732_p2[0:0] === 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln61_fu_1334_p3 = ((icmp_ln61_fu_1328_p2[0:0] === 1'b1) ? smax_fu_1320_p3 : smax_0_i_reg_839);

assign select_ln67_fu_1458_p3 = ((icmp_ln67_fu_1342_p2[0:0] === 1'b1) ? 6'd0 : 6'd4);

assign select_ln72_1_fu_2543_p3 = ((grp_fu_1093_p2[0:0] === 1'b1) ? 15'd32767 : sub_ln72_1_fu_2537_p2);

assign select_ln72_2_fu_3057_p3 = ((icmp_ln72_4_fu_3045_p2[0:0] === 1'b1) ? 16'd32767 : sub_ln72_2_fu_3051_p2);

assign select_ln72_fu_1312_p3 = ((icmp_ln72_1_fu_1300_p2[0:0] === 1'b1) ? 16'd32767 : sub_ln72_fu_1306_p2);

assign sext_ln100_1_fu_1596_p1 = sl_3_reg_4760;

assign sext_ln100_fu_1593_p1 = sl_3_reg_4760;

assign sext_ln105_1_fu_1599_p1 = sl_4_reg_4788;

assign sext_ln109_fu_1751_p1 = mul_ln109_reg_4957;

assign sext_ln111_1_fu_1605_p1 = sl_5_reg_4794;

assign sext_ln111_2_fu_1754_p1 = mul_ln111_reg_4962;

assign sext_ln111_fu_1602_p1 = sl_5_reg_4794;

assign sext_ln116_fu_1641_p1 = mul_ln116_reg_4906;

assign sext_ln118_1_fu_1612_p0 = s_q1;

assign sext_ln118_1_fu_1612_p1 = sext_ln118_1_fu_1612_p0;

assign sext_ln123_2_fu_2403_p1 = $signed(add_ln123_5_fu_2397_p2);

assign sext_ln123_fu_1368_p1 = $signed(add_ln123_1_fu_1362_p2);

assign sext_ln126_1_fu_1662_p0 = reg_1099;

assign sext_ln126_1_fu_1662_p1 = sext_ln126_1_fu_1662_p0;

assign sext_ln126_3_fu_1763_p1 = add_ln126_2_reg_4973;

assign sext_ln126_4_fu_1666_p1 = grp_fu_4390_p3;

assign sext_ln126_5_fu_1669_p1 = grp_fu_4397_p3;

assign sext_ln126_6_fu_1772_p1 = $signed(add_ln126_7_reg_4978);

assign sext_ln127_1_fu_1684_p1 = mul_ln127_reg_4947;

assign sext_ln127_6_fu_1696_p1 = grp_fu_4456_p4;

assign sext_ln128_1_fu_1705_p1 = grp_fu_4403_p3;

assign sext_ln128_2_fu_1714_p1 = grp_fu_4430_p3;

assign sext_ln128_3_fu_1717_p1 = grp_fu_4465_p3;

assign sext_ln128_4_fu_1726_p1 = $signed(add_ln128_5_fu_1720_p2);

assign sext_ln129_1_fu_1782_p1 = add_ln129_1_reg_4993;

assign sext_ln129_2_fu_1791_p1 = add_ln129_4_reg_4998;

assign sext_ln130_1_fu_1806_p1 = add_ln130_3_reg_5003;

assign sext_ln131_1_fu_1742_p1 = grp_fu_4489_p3;

assign sext_ln132_1_fu_1815_p1 = add_ln132_1_reg_5013;

assign sext_ln133_fu_1824_p1 = mul_ln133_reg_5018;

assign sext_ln138_fu_2561_p1 = temp_24_reg_997;

assign sext_ln139_1_fu_2569_p0 = P_q0;

assign sext_ln139_1_fu_2569_p1 = sext_ln139_1_fu_2569_p0;

assign sext_ln139_fu_2565_p0 = P_q0;

assign sext_ln139_fu_2565_p1 = sext_ln139_fu_2565_p0;

assign sext_ln140_1_fu_1968_p1 = mul_ln140_reg_5121;

assign sext_ln140_fu_1882_p1 = $signed(reg_1099);

assign sext_ln141_1_fu_1916_p1 = mul_ln141_reg_5101;

assign sext_ln142_1_fu_1925_p1 = mul_ln142_reg_5106;

assign sext_ln143_1_fu_1978_p1 = mul_ln143_reg_5136;

assign sext_ln144_1_fu_1987_p1 = mul_ln144_reg_5141;

assign sext_ln145_1_fu_2004_p1 = mul_ln145_reg_5171;

assign sext_ln146_1_fu_2013_p1 = mul_ln146_reg_5176;

assign sext_ln147_1_fu_2030_p1 = mul_ln147_reg_5201;

assign sext_ln148_1_fu_2039_p1 = mul_ln148_reg_5206;

assign sext_ln151_fu_2048_p1 = k_3_i_reg_906;

assign sext_ln187_fu_2439_p1 = $signed(temp_2_fu_2432_p3);

assign sext_ln304_1_fu_3662_p1 = $signed(select_ln304_1_fu_3654_p3);

assign sext_ln304_fu_3608_p1 = select_ln40_6_fu_3602_p3;

assign sext_ln305_1_fu_3727_p1 = $signed(select_ln305_1_fu_3719_p3);

assign sext_ln305_fu_3673_p1 = select_ln40_7_fu_3667_p3;

assign sext_ln306_1_fu_3898_p1 = $signed(select_ln306_1_fu_3890_p3);

assign sext_ln306_fu_3844_p1 = select_ln40_9_fu_3838_p3;

assign sext_ln307_1_fu_3963_p1 = $signed(select_ln307_1_fu_3955_p3);

assign sext_ln307_fu_3909_p1 = select_ln40_10_fu_3903_p3;

assign sext_ln309_1_fu_4088_p1 = $signed(select_ln309_1_fu_4080_p3);

assign sext_ln309_fu_4034_p1 = select_ln40_12_fu_4028_p3;

assign sext_ln310_1_fu_4153_p1 = $signed(select_ln310_1_fu_4145_p3);

assign sext_ln310_fu_4099_p1 = select_ln40_13_fu_4093_p3;

assign sext_ln311_1_fu_4218_p1 = $signed(select_ln311_1_fu_4210_p3);

assign sext_ln311_fu_4164_p1 = select_ln40_14_fu_4158_p3;

assign sext_ln312_1_fu_4283_p1 = $signed(select_ln312_1_fu_4275_p3);

assign sext_ln312_fu_4229_p1 = select_ln40_15_fu_4223_p3;

assign sext_ln39_10_fu_3732_p1 = temp_13_reg_5617;

assign sext_ln39_11_fu_3770_p1 = temp_14_fu_3762_p3;

assign sext_ln39_12_fu_3570_p1 = temp_15_fu_3560_p4;

assign sext_ln39_13_fu_3968_p1 = temp_16_reg_5653;

assign sext_ln39_14_fu_3998_p1 = temp_17_reg_5659;

assign sext_ln39_2_fu_2882_p1 = reg_1122;

assign sext_ln39_3_fu_2886_p1 = temp_6_reg_5512;

assign sext_ln39_4_fu_2945_p1 = temp_7_reg_5518;

assign sext_ln39_5_fu_3199_p1 = temp_8_fu_3189_p4;

assign sext_ln39_6_fu_3281_p1 = temp_9_fu_3271_p4;

assign sext_ln39_7_fu_3363_p1 = temp_10_fu_3353_p4;

assign sext_ln39_8_fu_3403_p1 = temp_11_fu_3395_p3;

assign sext_ln39_9_fu_3485_p1 = temp_12_fu_3475_p4;

assign sext_ln39_fu_2723_p1 = temp_5_fu_2715_p3;

assign sext_ln50_10_fu_3550_p1 = $signed(shl_ln50_9_fu_3542_p3);

assign sext_ln50_1_fu_3179_p1 = $signed(shl_ln50_1_fu_3171_p3);

assign sext_ln50_2_fu_3249_p1 = $signed(shl_ln50_2_fu_3241_p3);

assign sext_ln50_3_fu_3261_p1 = $signed(shl_ln50_3_fu_3253_p3);

assign sext_ln50_4_fu_3331_p1 = $signed(shl_ln50_4_fu_3323_p3);

assign sext_ln50_5_fu_3343_p1 = $signed(shl_ln50_5_fu_3335_p3);

assign sext_ln50_6_fu_3453_p1 = $signed(shl_ln50_6_fu_3445_p3);

assign sext_ln50_7_fu_3465_p1 = $signed(shl_ln50_7_fu_3457_p3);

assign sext_ln50_9_fu_3538_p1 = $signed(shl_ln50_8_fu_3530_p3);

assign sext_ln50_fu_3167_p1 = $signed(shl_ln1_fu_3159_p3);

assign sext_ln62_2_fu_2703_p1 = select_ln213_reg_5434;

assign sext_ln62_3_fu_2879_p1 = K_load_reg_5506;

assign sext_ln67_fu_1479_p1 = n_fu_1471_p3;

assign sext_ln88_fu_1554_p1 = k_2_i_reg_873;

assign sext_ln91_fu_1577_p1 = $signed(reg_1099);

assign sext_ln93_1_fu_1584_p1 = sl_1_reg_4732;

assign sext_ln94_fu_1623_p1 = mul_ln94_reg_4831;

assign sext_ln96_1_fu_1590_p1 = sl_2_reg_4754;

assign shl_ln152_fu_2071_p2 = L_ACF_q0 << 64'd1;

assign shl_ln187_fu_2464_p2 = trunc_ln187_fu_2460_p1 << sext_ln187_reg_5292;

assign shl_ln1_fu_3159_p3 = {{LARc_q0}, {14'd0}};

assign shl_ln270_fu_3105_p2 = temp_fu_3065_p3 << 16'd2;

assign shl_ln50_1_fu_3171_p3 = {{LARc_q0}, {12'd0}};

assign shl_ln50_2_fu_3241_p3 = {{LARc_q1}, {14'd0}};

assign shl_ln50_3_fu_3253_p3 = {{LARc_q1}, {12'd0}};

assign shl_ln50_4_fu_3323_p3 = {{LARc_q1}, {14'd0}};

assign shl_ln50_5_fu_3335_p3 = {{LARc_q1}, {12'd0}};

assign shl_ln50_6_fu_3445_p3 = {{LARc_q0}, {14'd0}};

assign shl_ln50_7_fu_3457_p3 = {{LARc_q0}, {12'd0}};

assign shl_ln50_8_fu_3530_p3 = {{LARc_q0}, {14'd0}};

assign shl_ln50_9_fu_3542_p3 = {{LARc_q0}, {10'd0}};

assign smax_fu_1320_p3 = ((tmp_13_fu_1292_p3[0:0] === 1'b1) ? select_ln72_fu_1312_p3 : s_q0);

assign sp_0_rec_i_cast_fu_1833_p1 = sp_0_rec_i_reg_894;

assign sub_ln214_fu_2642_p2 = (16'd0 - ap_phi_mux_p_0_i52_i_phi_fu_1041_p4);

assign sub_ln223_fu_2782_p2 = (32'd8 - i_3_reg_973);

assign sub_ln273_fu_3145_p2 = (16'd0 - temp_23_fu_3137_p3);

assign sub_ln50_fu_3554_p2 = ($signed(sext_ln50_9_fu_3538_p1) - $signed(sext_ln50_10_fu_3550_p1));

assign sub_ln70_fu_1452_p2 = (6'd4 - newSel114_fu_1444_p3);

assign sub_ln72_1_fu_2537_p2 = (15'd0 - trunc_ln72_fu_2533_p1);

assign sub_ln72_2_fu_3051_p2 = (16'd0 - LARc_q0);

assign sub_ln72_fu_1306_p2 = (16'd0 - s_q0);

assign sum17_cast_fu_1843_p1 = sum17_fu_1837_p2;

assign sum17_fu_1837_p2 = (sp_0_rec_i_reg_894 + 8'd7);

assign sum42_cast_fu_2672_p1 = sum42_fu_2667_p2;

assign sum42_fu_2667_p2 = (empty_65_fu_2663_p1 + zext_ln206_1_reg_5411);

assign sum_10_fu_3574_p2 = ($signed(sext_ln39_12_fu_3570_p1) + $signed(17'd129280));

assign sum_11_fu_3971_p2 = ($signed(sext_ln39_13_fu_3968_p1) + $signed(17'd130731));

assign sum_12_fu_4001_p2 = ($signed(sext_ln39_14_fu_3998_p1) + $signed(17'd129928));

assign sum_1_fu_2889_p2 = ($signed(sext_ln39_2_fu_2882_p1) + $signed(sext_ln39_3_fu_2886_p1));

assign sum_2_fu_2948_p2 = ($signed(sext_ln62_3_fu_2879_p1) + $signed(sext_ln39_4_fu_2945_p1));

assign sum_3_fu_3203_p2 = ($signed(sext_ln39_5_fu_3199_p1) + $signed(17'd256));

assign sum_4_fu_3285_p2 = ($signed(sext_ln39_6_fu_3281_p1) + $signed(17'd256));

assign sum_5_fu_3367_p2 = ($signed(sext_ln39_7_fu_3363_p1) + $signed(17'd2048));

assign sum_6_fu_3407_p2 = ($signed(sext_ln39_8_fu_3403_p1) + $signed(17'd256));

assign sum_7_fu_3489_p2 = ($signed(sext_ln39_9_fu_3485_p1) + $signed(17'd128512));

assign sum_8_fu_3735_p2 = ($signed(sext_ln39_10_fu_3732_p1) + $signed(17'd94));

assign sum_9_fu_3774_p2 = ($signed(sext_ln39_11_fu_3770_p1) + $signed(17'd256));

assign sum_fu_2727_p2 = ($signed(sext_ln139_1_reg_5402) + $signed(sext_ln39_fu_2723_p1));

assign temp_10_fu_3353_p4 = {{add_ln50_2_fu_3347_p2[30:15]}};

assign temp_11_fu_3395_p3 = ((icmp_ln40_9_fu_3383_p2[0:0] === 1'b1) ? 16'd32767 : add_ln40_3_fu_3389_p2);

assign temp_12_fu_3475_p4 = {{add_ln50_3_fu_3469_p2[30:15]}};

assign temp_14_fu_3762_p3 = ((icmp_ln40_11_fu_3751_p2[0:0] === 1'b1) ? 16'd32767 : add_ln40_7_fu_3757_p2);

assign temp_15_fu_3560_p4 = {{sub_ln50_fu_3554_p2[30:15]}};

assign temp_19_fu_3089_p1 = $signed(trunc_ln5_fu_3079_p4);

assign temp_20_fu_3099_p2 = ($signed(16'd54477) + $signed(temp_fu_3065_p3));

assign temp_21_fu_3111_p2 = (16'd26624 + shl_ln270_fu_3105_p2);

assign temp_22_fu_3117_p3 = ((icmp_ln259_fu_3073_p2[0:0] === 1'b1) ? temp_19_fu_3089_p1 : temp_21_fu_3111_p2);

assign temp_23_fu_3137_p3 = ((and_ln263_fu_3131_p2[0:0] === 1'b1) ? temp_20_fu_3099_p2 : temp_22_fu_3117_p3);

assign temp_2_fu_2432_p3 = ((or_ln118_2_reg_5287[0:0] === 1'b1) ? zext_ln118_fu_2428_p1 : sext_ln123_2_fu_2403_p1);

assign temp_5_fu_2715_p3 = ((and_ln58_fu_2694_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln64_1_fu_2706_p4);

assign temp_6_fu_2845_p3 = ((and_ln58_1_fu_2827_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln64_2_fu_2836_p4);

assign temp_7_fu_2871_p3 = ((and_ln58_2_fu_2857_p2[0:0] === 1'b1) ? 16'd32767 : trunc_ln64_3_fu_2862_p4);

assign temp_8_fu_3189_p4 = {{add_ln50_fu_3183_p2[30:15]}};

assign temp_9_fu_3271_p4 = {{add_ln50_1_fu_3265_p2[30:15]}};

assign temp_fu_3065_p3 = ((tmp_39_fu_3037_p3[0:0] === 1'b1) ? select_ln72_2_fu_3057_p3 : LARc_q0);

assign tmp110_fu_2287_p2 = (xor_ln123_1_fu_2275_p2 & xor_ln118_1_fu_2281_p2);

assign tmp111_fu_2315_p2 = (xor_ln118_1_fu_2281_p2 & icmp_ln123_5_fu_2309_p2);

assign tmp75_fu_1393_p2 = (xor_ln118_fu_1377_p2 & tmp_1_reg_4637);

assign tmp_13_fu_1292_p3 = s_q0[32'd15];

assign tmp_14_fu_1558_p3 = k_2_i_reg_873[32'd4];

assign tmp_15_fu_2052_p3 = k_3_i_reg_906[32'd4];

assign tmp_16_fu_2113_p3 = L_ACF_q0[32'd63];

assign tmp_17_fu_2193_p4 = {{xor_ln95_2_fu_2181_p2[31:16]}};

assign tmp_18_fu_2209_p4 = {{xor_ln95_2_fu_2181_p2[31:24]}};

assign tmp_19_fu_2299_p4 = {{xor_ln95_1_fu_2175_p2[15:8]}};

assign tmp_1_fu_1157_p3 = smax_0_i_reg_839[32'd15];

assign tmp_20_fu_2327_p4 = {{xor_ln95_2_fu_2181_p2[31:8]}};

assign tmp_21_fu_2519_p1 = P_q0;

assign tmp_21_fu_2519_p3 = tmp_21_fu_2519_p1[32'd15];

assign tmp_22_fu_2738_p4 = {{sum_fu_2727_p2[16:15]}};

assign tmp_23_fu_2901_p4 = {{sum_1_fu_2889_p2[16:15]}};

assign tmp_24_fu_2960_p4 = {{sum_2_fu_2948_p2[16:15]}};

assign tmp_25_fu_3209_p4 = {{sum_3_fu_3203_p2[16:15]}};

assign tmp_26_fu_3612_p4 = {{select_ln40_6_fu_3602_p3[6:5]}};

assign tmp_27_fu_3291_p4 = {{sum_4_fu_3285_p2[16:15]}};

assign tmp_28_fu_3677_p4 = {{select_ln40_7_fu_3667_p3[6:5]}};

assign tmp_29_fu_3373_p4 = {{sum_5_fu_3367_p2[16:15]}};

assign tmp_2_fu_1205_p4 = {{xor_ln116_fu_1193_p2[31:16]}};

assign tmp_30_fu_3413_p4 = {{sum_6_fu_3407_p2[16:15]}};

assign tmp_31_fu_3848_p4 = {{select_ln40_9_fu_3838_p3[6:4]}};

assign tmp_32_fu_3913_p4 = {{select_ln40_10_fu_3903_p3[6:4]}};

assign tmp_33_fu_3741_p4 = {{sum_8_fu_3735_p2[16:15]}};

assign tmp_34_fu_3780_p4 = {{sum_9_fu_3774_p2[16:15]}};

assign tmp_35_fu_4038_p4 = {{select_ln40_12_fu_4028_p3[6:3]}};

assign tmp_36_fu_4103_p4 = {{select_ln40_13_fu_4093_p3[6:3]}};

assign tmp_37_fu_4168_p4 = {{select_ln40_14_fu_4158_p3[6:2]}};

assign tmp_38_fu_4233_p4 = {{select_ln40_15_fu_4223_p3[6:2]}};

assign tmp_39_fu_3037_p3 = LARc_q0[32'd15];

assign tmp_3_fu_1221_p4 = {{xor_ln116_fu_1193_p2[31:24]}};

assign tmp_4_fu_1276_p4 = {{xor_ln116_fu_1193_p2[31:8]}};

assign tmp_fu_1382_p2 = (xor_ln123_fu_1372_p2 & xor_ln118_fu_1377_p2);

assign trunc_ln116_1_fu_1185_p3 = {{trunc_ln116_fu_1181_p1}, {16'd0}};

assign trunc_ln116_2_fu_2129_p1 = L_ACF_q0[31:0];

assign trunc_ln116_3_fu_2141_p1 = L_ACF_q0[23:0];

assign trunc_ln116_4_fu_2153_p1 = L_ACF_q0[15:0];

assign trunc_ln116_5_fu_2165_p1 = L_ACF_q0[7:0];

assign trunc_ln116_fu_1181_p1 = smax_0_i_reg_839[7:0];

assign trunc_ln123_1_fu_1246_p4 = {{xor_ln116_1_fu_1199_p2[23:16]}};

assign trunc_ln123_2_fu_1261_p4 = {{xor_ln116_fu_1193_p2[31:24]}};

assign trunc_ln123_3_fu_2230_p4 = {{xor_ln95_1_fu_2175_p2[15:8]}};

assign trunc_ln123_4_fu_2245_p4 = {{xor_ln95_3_fu_2187_p2[23:16]}};

assign trunc_ln123_5_fu_2260_p4 = {{xor_ln95_2_fu_2181_p2[31:24]}};

assign trunc_ln155_fu_2625_p1 = div_0_i_i_reg_1015[14:0];

assign trunc_ln187_fu_2460_p1 = L_ACF_q1[31:0];

assign trunc_ln5_fu_3079_p4 = {{temp_fu_3065_p3[15:1]}};

assign trunc_ln64_1_fu_2706_p4 = {{grp_fu_4555_p3[30:15]}};

assign trunc_ln64_2_fu_2836_p4 = {{grp_fu_4564_p3[30:15]}};

assign trunc_ln64_3_fu_2862_p4 = {{grp_fu_4572_p3[30:15]}};

assign trunc_ln72_fu_2533_p0 = P_q0;

assign trunc_ln72_fu_2533_p1 = trunc_ln72_fu_2533_p0[14:0];

assign trunc_ln76_fu_1501_p1 = n_fu_1471_p3[2:0];

assign xor_ln116_1_fu_1199_p2 = (trunc_ln116_1_fu_1185_p3 ^ select_ln116_1_fu_1173_p3);

assign xor_ln116_fu_1193_p2 = (select_ln116_fu_1165_p3 ^ a_assign_1_fu_1143_p3);

assign xor_ln118_1_fu_2281_p2 = (icmp_ln118_1_fu_2107_p2 ^ 1'd1);

assign xor_ln118_fu_1377_p2 = (icmp_ln118_reg_4631 ^ 1'd1);

assign xor_ln123_1_fu_2275_p2 = (icmp_ln123_3_fu_2203_p2 ^ 1'd1);

assign xor_ln123_fu_1372_p2 = (icmp_ln123_reg_4642 ^ 1'd1);

assign xor_ln155_fu_2619_p2 = (icmp_ln155_fu_2601_p2 ^ 1'd1);

assign xor_ln259_fu_3125_p2 = (icmp_ln259_fu_3073_p2 ^ 1'd1);

assign xor_ln95_1_fu_2175_p2 = (trunc_ln116_4_fu_2153_p1 ^ select_ln116_4_fu_2145_p3);

assign xor_ln95_2_fu_2181_p2 = (trunc_ln116_2_fu_2129_p1 ^ select_ln116_2_fu_2121_p3);

assign xor_ln95_3_fu_2187_p2 = (trunc_ln116_3_fu_2141_p1 ^ select_ln116_3_fu_2133_p3);

assign xor_ln95_fu_2169_p2 = (trunc_ln116_5_fu_2165_p1 ^ select_ln116_5_fu_2157_p3);

assign zext_ln118_fu_2428_p1 = select_ln118_2_fu_2421_p3;

assign zext_ln123_10_fu_2270_p1 = trunc_ln123_5_fu_2260_p4;

assign zext_ln123_1_fu_1256_p1 = trunc_ln123_1_fu_1246_p4;

assign zext_ln123_2_fu_1358_p1 = add_ln123_fu_1352_p2;

assign zext_ln123_3_fu_1271_p1 = trunc_ln123_2_fu_1261_p4;

assign zext_ln123_4_fu_2225_p1 = xor_ln95_fu_2169_p2;

assign zext_ln123_5_fu_2367_p1 = bitoff_q0;

assign zext_ln123_6_fu_2240_p1 = trunc_ln123_3_fu_2230_p4;

assign zext_ln123_7_fu_2377_p1 = bitoff_q1;

assign zext_ln123_8_fu_2255_p1 = trunc_ln123_4_fu_2245_p4;

assign zext_ln123_9_fu_2393_p1 = add_ln123_4_fu_2387_p2;

assign zext_ln123_fu_1348_p1 = bitoff_q0;

assign zext_ln138_1_fu_1866_p1 = add_ln138_1_fu_1860_p2;

assign zext_ln138_fu_1964_p1 = add_ln138_reg_5073;

assign zext_ln142_fu_1877_p1 = add_ln142_fu_1871_p2;

assign zext_ln143_fu_1900_p1 = add_ln143_fu_1894_p2;

assign zext_ln144_fu_1911_p1 = add_ln144_fu_1905_p2;

assign zext_ln145_fu_1948_p1 = add_ln145_fu_1942_p2;

assign zext_ln146_fu_1959_p1 = add_ln146_fu_1953_p2;

assign zext_ln152_fu_2060_p1 = $unsigned(sext_ln151_fu_2048_p1);

assign zext_ln187_fu_2455_p1 = i_1_i_reg_928;

assign zext_ln193_fu_2486_p1 = i_2_i_reg_939;

assign zext_ln195_fu_2509_p1 = i_3_i_reg_950;

assign zext_ln206_1_fu_2579_p1 = p_1_rec_i_reg_985;

assign zext_ln206_fu_2514_p1 = p_1_rec_i_reg_985;

assign zext_ln225_fu_2793_p1 = m_0_i_reg_1060;

assign zext_ln226_fu_2804_p1 = m_fu_2798_p2;

assign zext_ln60_fu_1138_p1 = k_0_i_reg_851;

assign zext_ln72_fu_2551_p1 = select_ln72_1_fu_2543_p3;

assign zext_ln75_fu_1520_p1 = lshr_ln76_fu_1514_p2;

assign zext_ln76_1_fu_1536_p1 = k_1_i_reg_862;

assign zext_ln76_fu_1510_p1 = add_ln76_fu_1505_p2;

assign zext_ln89_fu_1566_p1 = $unsigned(sext_ln88_fu_1554_p1);

always @ (posedge ap_clk) begin
    zext_ln75_reg_4696[30:15] <= 16'b0000000000000000;
    sp_0_rec_i_cast_reg_5060[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln187_reg_5305[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln193_reg_5318[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln195_reg_5341[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln206_1_reg_5411[4] <= 1'b0;
    zext_ln225_reg_5476[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //Gsm_LPC_Analysis
