static T_1 F_1 ( int V_1 )\r\n{\r\nstruct V_2 * V_3 = NULL ;\r\nconst int * V_4 ;\r\nint V_5 ;\r\nint V_6 = 1 ;\r\nT_1 V_7 = 0 ;\r\nV_3 = F_2 ( L_1 ) ;\r\nif ( V_3 == NULL )\r\ngoto V_8;\r\nV_4 = F_3 ( V_3 , L_2 , NULL ) ;\r\nif ( V_4 == NULL )\r\ngoto V_9;\r\nV_5 = F_4 ( V_1 ) ;\r\nF_5 ( V_5 > V_4 [ 0 ] ) ;\r\nV_7 = V_4 [ V_5 + 1 ] ;\r\nV_6 = 0 ;\r\nV_9:\r\nF_6 ( V_3 ) ;\r\nV_8:\r\nif ( V_6 )\r\nF_7 ( V_10 L_3 , V_1 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_8 ( T_1 V_11 )\r\n{\r\nstruct V_2 * V_3 = NULL ;\r\nconst int * V_4 ;\r\nint V_5 , V_1 = 0 ;\r\nint V_6 = 1 ;\r\nV_3 = F_2 ( L_1 ) ;\r\nif ( V_3 == NULL )\r\ngoto V_8;\r\nV_4 = F_3 ( V_3 , L_2 , NULL ) ;\r\nif ( V_4 == NULL )\r\ngoto V_9;\r\nfor ( V_5 = 0 ; V_5 < V_4 [ 0 ] ; V_5 ++ ) {\r\nif ( V_4 [ V_5 + 1 ] == V_11 )\r\nbreak;\r\n}\r\nV_1 = F_9 ( V_5 ) ;\r\nV_6 = 0 ;\r\nV_9:\r\nF_6 ( V_3 ) ;\r\nV_8:\r\nif ( V_6 )\r\nF_7 ( V_10 L_4 , V_11 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic T_2 F_10 ( char * V_12 , int V_13 )\r\n{\r\nint V_6 , V_14 , V_5 , V_1 ;\r\nunsigned long V_15 [ V_16 ] ;\r\nunsigned long V_17 = 0 ;\r\nT_1 * V_18 ;\r\nchar * V_19 = V_12 ;\r\nV_18 = ( T_1 * ) F_11 ( V_20 ) ;\r\nif ( ! V_18 )\r\nreturn - V_21 ;\r\nV_17 = V_22 ;\r\nif ( V_13 )\r\nV_17 |= V_23 ;\r\nV_6 = F_12 ( V_24 , V_15 , V_17 , 0 , F_13 ( V_18 ) ,\r\n0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( V_6 != V_25 ) {\r\nF_14 ( ( unsigned long ) V_18 ) ;\r\nreturn - V_26 ;\r\n}\r\nV_14 = V_15 [ 0 ] ;\r\nfor ( V_5 = 0 ; V_5 < V_14 ; V_5 ++ ) {\r\nV_1 = F_8 ( V_18 [ 2 * V_5 + 1 ] ) ;\r\nif ( ( F_15 ( V_1 ) && ! V_13 ) ||\r\n( ! F_15 ( V_1 ) && V_13 ) )\r\nV_19 += sprintf ( V_19 , L_5 , V_1 ) ;\r\n}\r\nif ( V_19 > V_12 ) {\r\nV_19 -- ;\r\nV_19 += sprintf ( V_19 , L_6 ) ;\r\n}\r\nF_14 ( ( unsigned long ) V_18 ) ;\r\nreturn V_19 - V_12 ;\r\n}\r\nstatic T_2 F_16 ( struct V_27 * V_28 ,\r\nchar * V_12 , int V_13 )\r\n{\r\nint V_6 ;\r\nunsigned long V_15 [ V_16 ] ;\r\nunsigned long V_17 = 0 ;\r\nV_17 = V_29 ;\r\nif ( V_13 )\r\nV_17 |= V_23 ;\r\nV_6 = F_12 ( V_24 , V_15 , V_17 ,\r\nF_1 ( V_28 -> V_30 ) ,\r\n0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( V_6 != V_25 )\r\nreturn - V_26 ;\r\nreturn sprintf ( V_12 , L_7 , V_15 [ 1 ] >> 32 ) ;\r\n}\r\nstatic T_2 F_17 ( struct V_27 * V_28 ,\r\nstruct V_31 * V_32 , char * V_12 )\r\n{\r\nreturn F_10 ( V_12 , 1 ) ;\r\n}\r\nstatic T_2 F_18 ( struct V_27 * V_28 ,\r\nstruct V_31 * V_32 , char * V_12 )\r\n{\r\nreturn F_10 ( V_12 , 0 ) ;\r\n}\r\nstatic T_2 F_19 ( struct V_27 * V_28 ,\r\nstruct V_31 * V_32 , char * V_12 )\r\n{\r\nreturn F_16 ( V_28 , V_12 , 1 ) ;\r\n}\r\nstatic T_2 F_20 ( struct V_27 * V_28 ,\r\nstruct V_31 * V_32 , char * V_12 )\r\n{\r\nreturn F_16 ( V_28 , V_12 , 0 ) ;\r\n}\r\nstatic int T_3 F_21 ( void )\r\n{\r\nint V_1 , V_8 ;\r\nstruct V_27 * V_33 ;\r\nif ( ! F_22 ( V_34 ) ) {\r\nF_7 ( V_35 L_8 ) ;\r\nreturn 0 ;\r\n}\r\nV_8 = F_23 ( V_36 . V_37 ,\r\n& V_38 ) ;\r\nif ( ! V_8 )\r\nV_8 = F_23 ( V_36 . V_37 ,\r\n& V_39 ) ;\r\nif ( V_8 )\r\nreturn V_8 ;\r\nF_24 (cpu) {\r\nV_33 = F_25 ( V_1 ) ;\r\nV_8 = F_23 ( V_33 ,\r\n& V_40 ) ;\r\nif ( V_8 )\r\nbreak;\r\nV_8 = F_23 ( V_33 ,\r\n& V_41 ) ;\r\nif ( V_8 )\r\nbreak;\r\n}\r\nif ( V_8 )\r\nreturn V_8 ;\r\nV_42 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_26 ( void )\r\n{\r\nint V_1 ;\r\nstruct V_27 * V_33 ;\r\nif ( ! V_42 )\r\nreturn;\r\nF_27 ( V_36 . V_37 , & V_38 ) ;\r\nF_27 ( V_36 . V_37 , & V_39 ) ;\r\nF_24 (cpu) {\r\nV_33 = F_25 ( V_1 ) ;\r\nF_28 ( & V_33 -> V_43 ,\r\n& V_40 . V_32 ) ;\r\nF_28 ( & V_33 -> V_43 ,\r\n& V_41 . V_32 ) ;\r\n}\r\n}
