<stg><name>process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2</name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %bank_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset

]]></Node>
<StgValue><ssdm name="word_buffer_m_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %select_ln186_8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_8

]]></Node>
<StgValue><ssdm name="select_ln186_8_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %select_ln186_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_7

]]></Node>
<StgValue><ssdm name="select_ln186_7_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %select_ln186_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_6

]]></Node>
<StgValue><ssdm name="select_ln186_6_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %select_ln186_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_5

]]></Node>
<StgValue><ssdm name="select_ln186_5_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %select_ln186_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_4

]]></Node>
<StgValue><ssdm name="select_ln186_4_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %select_ln186_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_3

]]></Node>
<StgValue><ssdm name="select_ln186_3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %select_ln186_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_2

]]></Node>
<StgValue><ssdm name="select_ln186_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %select_ln186_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_1

]]></Node>
<StgValue><ssdm name="select_ln186_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %select_ln186_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186

]]></Node>
<StgValue><ssdm name="select_ln186_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:14 %zext_ln125_cast = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i4 0, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i4 0, i4 %rhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %icmp_ln1027 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:3 %add_ln1027 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln1027 = br i1 %icmp_ln1027, void %for.inc9.i, void %_Z9conv_wordPA3_A10_K6ap_intILi2EEPA3_KS_ILi1EEPS_ILi5EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %rhs_load = load i4 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc9.i:1 %bank_V_load = load i4 %bank_V

]]></Node>
<StgValue><ssdm name="bank_V_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:2 %add_ln840 = add i4 %bank_V_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:5 %icmp_ln83 = icmp_eq  i4 %rhs_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc9.i:6 %select_ln1027 = select i1 %icmp_ln83, i4 0, i4 %rhs_load

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc9.i:7 %select_ln1027_1 = select i1 %icmp_ln83, i4 %add_ln840, i4 %bank_V_load

]]></Node>
<StgValue><ssdm name="select_ln1027_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="4">
<![CDATA[
for.inc9.i:8 %zext_ln65 = zext i4 %select_ln1027_1

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc9.i:9 %add_ln65 = add i5 %zext_ln125_cast, i5 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc9.i:10 %p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln65, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc9.i:11 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln65, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="6">
<![CDATA[
for.inc9.i:12 %zext_ln65_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:13 %add_ln65_1 = add i8 %p_shl6, i8 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="4">
<![CDATA[
for.inc9.i:14 %trunc_ln1027 = trunc i4 %select_ln1027_1

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc9.i:15 %lhs_3_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1027, i3 0

]]></Node>
<StgValue><ssdm name="lhs_3_mid2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
for.inc9.i:18 %zext_ln65_2 = zext i4 %select_ln1027

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:19 %add_ln65_2 = add i8 %add_ln65_1, i8 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
for.inc9.i:20 %zext_ln65_3 = zext i8 %add_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:21 %line_buffer_m_0_addr = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:22 %line_buffer_m_1_addr = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:23 %line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:24 %line_buffer_m_0_load = load i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:31 %cc_V = add i4 %select_ln1027, i4 1

]]></Node>
<StgValue><ssdm name="cc_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
for.inc9.i:32 %zext_ln65_4 = zext i4 %cc_V

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:33 %add_ln65_3 = add i8 %add_ln65_1, i8 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
for.inc9.i:34 %zext_ln65_5 = zext i8 %add_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:35 %line_buffer_m_0_addr_1 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:36 %line_buffer_m_1_addr_1 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:37 %line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:38 %line_buffer_m_0_load_1 = load i8 %line_buffer_m_0_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:45 %add_ln1495_1 = add i4 %select_ln1027, i4 2

]]></Node>
<StgValue><ssdm name="add_ln1495_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
for.inc9.i:46 %zext_ln65_6 = zext i4 %add_ln1495_1

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:47 %add_ln65_4 = add i8 %add_ln65_1, i8 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:59 %line_buffer_m_1_load = load i8 %line_buffer_m_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:66 %line_buffer_m_1_load_1 = load i8 %line_buffer_m_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:80 %line_buffer_m_2_load = load i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:87 %line_buffer_m_2_load_1 = load i8 %line_buffer_m_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="4">
<![CDATA[
for.inc9.i:115 %zext_ln1495 = zext i4 %select_ln1027

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc9.i:116 %ret_V = add i6 %lhs_3_mid2, i6 %zext_ln1495

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i:121 %store_ln83 = store i7 %add_ln1027, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i:122 %store_ln83 = store i4 %select_ln1027_1, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i:123 %store_ln83 = store i4 %cc_V, i4 %rhs

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
_Z9conv_wordPA3_A10_K6ap_intILi2EEPA3_KS_ILi1EEPS_ILi5EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:24 %line_buffer_m_0_load = load i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:25 %trunc_ln779 = trunc i2 %line_buffer_m_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:26 %and_ln1497 = and i1 %select_ln186_read, i1 %trunc_ln779

]]></Node>
<StgValue><ssdm name="and_ln1497"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:27 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:28 %xor_ln829 = xor i1 %and_ln1497, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln829"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:29 %tmp_3 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load, i32 1, i1 %xor_ln829

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:30 %sext_ln1495 = sext i2 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1495"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:38 %line_buffer_m_0_load_1 = load i8 %line_buffer_m_0_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:39 %trunc_ln779_1 = trunc i2 %line_buffer_m_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln779_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:40 %and_ln1497_1 = and i1 %select_ln186_1_read, i1 %trunc_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln1497_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:41 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:42 %xor_ln829_1 = xor i1 %and_ln1497_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln829_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:43 %tmp_5 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load_1, i32 1, i1 %xor_ln829_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:44 %sext_ln1495_1 = sext i2 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1495_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.inc9.i:48 %zext_ln65_7 = zext i8 %add_ln65_4

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:49 %line_buffer_m_0_addr_2 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:50 %line_buffer_m_1_addr_2 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:51 %line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:52 %line_buffer_m_0_load_2 = load i8 %line_buffer_m_0_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:59 %line_buffer_m_1_load = load i8 %line_buffer_m_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:60 %trunc_ln779_3 = trunc i2 %line_buffer_m_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln779_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:61 %and_ln1497_3 = and i1 %select_ln186_3_read, i1 %trunc_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln1497_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:62 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:63 %xor_ln829_3 = xor i1 %and_ln1497_3, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln829_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:64 %tmp_9 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load, i32 1, i1 %xor_ln829_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:66 %line_buffer_m_1_load_1 = load i8 %line_buffer_m_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:73 %line_buffer_m_1_load_2 = load i8 %line_buffer_m_1_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:80 %line_buffer_m_2_load = load i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:87 %line_buffer_m_2_load_1 = load i8 %line_buffer_m_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:94 %line_buffer_m_2_load_2 = load i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc9.i:101 %add_ln840_10 = add i3 %sext_ln1495_1, i3 %sext_ln1495

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_1_VITIS_LOOP_83_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i:17 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:52 %line_buffer_m_0_load_2 = load i8 %line_buffer_m_0_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_load_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:53 %trunc_ln779_2 = trunc i2 %line_buffer_m_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln779_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:54 %and_ln1497_2 = and i1 %select_ln186_2_read, i1 %trunc_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln1497_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:55 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:56 %xor_ln829_2 = xor i1 %and_ln1497_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln829_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:57 %tmp_7 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load_2, i32 1, i1 %xor_ln829_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:58 %sext_ln65 = sext i2 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:65 %sext_ln65_1 = sext i2 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:67 %trunc_ln779_4 = trunc i2 %line_buffer_m_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln779_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:68 %and_ln1497_4 = and i1 %select_ln186_4_read, i1 %trunc_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln1497_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:69 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:70 %xor_ln829_4 = xor i1 %and_ln1497_4, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln829_4"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:71 %tmp_11 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load_1, i32 1, i1 %xor_ln829_4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:72 %sext_ln65_2 = sext i2 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:73 %line_buffer_m_1_load_2 = load i8 %line_buffer_m_1_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_load_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:74 %trunc_ln779_5 = trunc i2 %line_buffer_m_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln779_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:75 %and_ln1497_5 = and i1 %select_ln186_5_read, i1 %trunc_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln1497_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:76 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:77 %xor_ln829_5 = xor i1 %and_ln1497_5, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln829_5"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:78 %tmp_13 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load_2, i32 1, i1 %xor_ln829_5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:79 %sext_ln65_3 = sext i2 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln65_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:81 %trunc_ln779_6 = trunc i2 %line_buffer_m_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln779_6"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:82 %and_ln1497_6 = and i1 %select_ln186_6_read, i1 %trunc_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln1497_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:83 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:84 %xor_ln829_6 = xor i1 %and_ln1497_6, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln829_6"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:85 %tmp_15 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load, i32 1, i1 %xor_ln829_6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="2">
<![CDATA[
for.inc9.i:86 %sext_ln65_4 = sext i2 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln65_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:88 %trunc_ln779_7 = trunc i2 %line_buffer_m_2_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln779_7"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:89 %and_ln1497_7 = and i1 %select_ln186_7_read, i1 %trunc_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln1497_7"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:90 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:91 %xor_ln829_7 = xor i1 %and_ln1497_7, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln829_7"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:92 %tmp_18 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load_1, i32 1, i1 %xor_ln829_7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:93 %sext_ln65_5 = sext i2 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln65_5"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="8">
<![CDATA[
for.inc9.i:94 %line_buffer_m_2_load_2 = load i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_load_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2">
<![CDATA[
for.inc9.i:95 %trunc_ln779_8 = trunc i2 %line_buffer_m_2_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln779_8"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:96 %and_ln1497_8 = and i1 %select_ln186_8_read, i1 %trunc_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln1497_8"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc9.i:97 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc9.i:98 %xor_ln829_8 = xor i1 %and_ln1497_8, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln829_8"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc9.i:99 %tmp_20 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load_2, i32 1, i1 %xor_ln829_8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="2">
<![CDATA[
for.inc9.i:100 %sext_ln840 = sext i2 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="3">
<![CDATA[
for.inc9.i:102 %sext_ln840_1 = sext i3 %add_ln840_10

]]></Node>
<StgValue><ssdm name="sext_ln840_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc9.i:103 %add_ln840_11 = add i3 %sext_ln65, i3 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln840_11"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="3">
<![CDATA[
for.inc9.i:104 %sext_ln840_2 = sext i3 %add_ln840_11

]]></Node>
<StgValue><ssdm name="sext_ln840_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:105 %add_ln840_12 = add i4 %sext_ln840_2, i4 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="4">
<![CDATA[
for.inc9.i:106 %sext_ln840_3 = sext i4 %add_ln840_12

]]></Node>
<StgValue><ssdm name="sext_ln840_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc9.i:107 %add_ln840_13 = add i3 %sext_ln65_2, i3 %sext_ln65_3

]]></Node>
<StgValue><ssdm name="add_ln840_13"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="3">
<![CDATA[
for.inc9.i:108 %sext_ln840_4 = sext i3 %add_ln840_13

]]></Node>
<StgValue><ssdm name="sext_ln840_4"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc9.i:109 %add_ln840_14 = add i3 %sext_ln65_5, i3 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="3">
<![CDATA[
for.inc9.i:110 %sext_ln840_5 = sext i3 %add_ln840_14

]]></Node>
<StgValue><ssdm name="sext_ln840_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc9.i:111 %add_ln840_15 = add i4 %sext_ln840_5, i4 %sext_ln65_4

]]></Node>
<StgValue><ssdm name="add_ln840_15"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="4">
<![CDATA[
for.inc9.i:112 %sext_ln840_6 = sext i4 %add_ln840_15

]]></Node>
<StgValue><ssdm name="sext_ln840_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc9.i:113 %add_ln840_16 = add i5 %sext_ln840_6, i5 %sext_ln840_4

]]></Node>
<StgValue><ssdm name="add_ln840_16"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc9.i:114 %add_ln840_17 = add i5 %add_ln840_16, i5 %sext_ln840_3

]]></Node>
<StgValue><ssdm name="add_ln840_17"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc9.i:117 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %word_buffer_m_offset_read, i6 %ret_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
for.inc9.i:118 %zext_ln84 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:119 %conv_out_buffer_m_addr = getelementptr i5 %conv_out_buffer_m, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
for.inc9.i:120 %store_ln84 = store i5 %add_ln840_17, i7 %conv_out_buffer_m_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i:124 %br_ln83 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
