pipelinedregs
decode_pipe
mips_core
rf_stage
mips_sys
mips_dvc
dmem_ctl_reg_clr_cls
ctl_FSM
decoder
decoder/always_1/block_1/case_1/block_21
decoder/always_1/block_1/case_1/block_21/stmt_10
mips_core/inst_decoder_pipe
mips_core/inst_iRF_stage
mips_core/wire_NET1606
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
ctl_FSM/always_6/block_1/case_1/block_1
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
mips_core/wire_NET1572
decode_pipe/input_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_cls
dmem_ctl_reg_clr_cls/input_cls
pipelinedregs/input_pause
pipelinedregs/input_dmem_ctl_i
pipelinedregs/input_id2ra_ctl_clr
pipelinedregs/input_ra2ex_ctl_clr
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
mips_sys/inst_i_mips_core
mips_sys/wire_cop_mem_ctl
rf_stage/input_id_cmd
decoder/always_1/block_1/case_1/block_13
decoder/always_1/block_1/case_1/block_13/stmt_5
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
ctl_FSM/input_id_cmd
decode_pipe/input_pause
mips_core/input_pause
mips_sys/input_pause
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
decode_pipe/input_ins_i
decoder/always_1/block_1/case_1
decoder/always_1
decoder/always_1/block_1
decode_pipe/wire_BUS2064
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/input_ins_i
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
decoder/wire_inst_func
decoder/assign_2_inst_func
decoder/reg_fsm_dly
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
mips_core/wire_BUS197
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
decode_pipe/wire_dmem_ctl_o
decode_pipe/inst_pipereg
decoder/always_1/block_1/case_1/block_5
ctl_FSM/input_irq
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_14
mips_dvc/reg_irq_req_o
mips_dvc/always_6
mips_dvc/always_6/stmt_1
mips_core/input_irq_i
mips_core/input_rst
decoder/reg_dmem_ctl
decoder/always_1/block_1/case_1/block_5/stmt_5
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_21/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
rf_stage/input_irq_i
pipelinedregs/wire_dmem_ctl_ur_o
pipelinedregs/inst_U15
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
mips_core/wire_cop_mem_ctl_o
pipelinedregs/inst_U9
pipelinedregs/wire_dmem_ctl_o
mips_dvc/always_5/if_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/reg_cmd
mips_core/wire_NET1640
mips_dvc/always_5
dmem_ctl_reg_clr_cls/input_clr
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1
rf_stage/wire_ra2ex_ctl_clr_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
ctl_FSM/reg_ra2exec_ctl_clr
ctl_FSM/input_rst
mips_sys/input_rst
rf_stage/input_rst_i
decode_pipe/input_ra2ex_ctl_clr
pipelinedregs/wire_BUS5666
pipelinedregs/inst_U3
ctl_FSM/input_pause
rf_stage/input_pause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
ctl_FSM/always_4
ctl_FSM/reg_CurrState
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
pipelinedregs/inst_U3/expr_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
