{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666942580220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666942580236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 15:36:20 2022 " "Processing started: Fri Oct 28 15:36:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666942580236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942580236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_S -c VGA_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_S -c VGA_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942580236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666942581689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666942581689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/circle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circle-rtl " "Found design unit 1: circle-rtl" {  } { { "src/circle.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/circle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593111 ""} { "Info" "ISGN_ENTITY_NAME" "1 circle " "Found entity 1: circle" {  } { { "src/circle.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/circle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593111 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/rectgen.vhdl " "Can't analyze file -- file src/rectgen.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666942593127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vgacontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vgacontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaController-rtl " "Found design unit 1: vgaController-rtl" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593142 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/videogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/videogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoGen-rtl " "Found design unit 1: videoGen-rtl" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593158 ""} { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rectgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rectgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rectgen-rtl " "Found design unit 1: rectgen-rtl" {  } { { "src/rectgen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/rectgen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593174 ""} { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "src/rectgen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/rectgen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/chargenrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/chargenrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chargenrom-rtl " "Found design unit 1: chargenrom-rtl" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593189 ""} { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_S-rtl " "Found design unit 1: VGA_S-rtl" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593205 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_S " "Found entity 1: VGA_S" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_char/ip/ram_char.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_char/ip/ram_char.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_char-SYN " "Found design unit 1: ram_char-SYN" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_char " "Found entity 1: ram_char" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/motion_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/motion_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motion_c-rtl " "Found design unit 1: motion_c-rtl" {  } { { "src/motion_c.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/motion_c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593236 ""} { "Info" "ISGN_ENTITY_NAME" "1 motion_c " "Found entity 1: motion_c" {  } { { "src/motion_c.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/motion_c.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_S " "Elaborating entity \"VGA_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666942593346 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "r 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"r\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666942593346 "|VGA_S"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "g 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"g\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666942593346 "|VGA_S"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"b\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666942593346 "|VGA_S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaController1 " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaController1\"" {  } { { "src/VGA_S.vhd" "vgaController1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593361 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset vgaController.vhd(77) " "VHDL Process Statement warning at vgaController.vhd(77): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666942593361 "|VGA_S|vgaController:vgaController1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen1 " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen1\"" {  } { { "src/VGA_S.vhd" "videoGen1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixell videoGen.vhd(72) " "Verilog HDL or VHDL warning at videoGen.vhd(72): object \"pixell\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666942593377 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inrect videoGen.vhd(73) " "Verilog HDL or VHDL warning at videoGen.vhd(73): object \"inrect\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666942593377 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xcenter videoGen.vhd(80) " "VHDL Signal Declaration warning at videoGen.vhd(80): used implicit default value for signal \"xcenter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666942593377 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ycenter videoGen.vhd(81) " "VHDL Signal Declaration warning at videoGen.vhd(81): used implicit default value for signal \"ycenter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666942593377 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_sec_pulseQ videoGen.vhd(106) " "Verilog HDL or VHDL warning at videoGen.vhd(106): object \"two_sec_pulseQ\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666942593377 "|VGA_S|videoGen:videoGen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen1\|chargenrom:chargenrom1 " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\"" {  } { { "src/videoGen.vhd" "chargenrom1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yoffch chargenrom.vhd(49) " "Verilog HDL or VHDL warning at chargenrom.vhd(49): object \"yoffch\" assigned a value but never read" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666942593502 "|VGA_S|videoGen:videoGen1|chargenrom:chargenrom1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y chargenrom.vhd(52) " "Verilog HDL or VHDL warning at chargenrom.vhd(52): object \"y\" assigned a value but never read" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666942593502 "|VGA_S|videoGen:videoGen1|chargenrom:chargenrom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_char videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1 " "Elaborating entity \"ram_char\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\"" {  } { { "src/chargenrom.vhd" "ram_char1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\"" {  } { { "ram_char/IP/ram_char.vhd" "altsyncram_component" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\"" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ram_char/IP/output.mif " "Parameter \"init_file\" = \"../ram_char/IP/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942593705 ""}  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666942593705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ims3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ims3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ims3 " "Found entity 1: altsyncram_ims3" {  } { { "db/altsyncram_ims3.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/altsyncram_ims3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942593783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942593783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ims3 videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated " "Elaborating entity \"altsyncram_ims3\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle videoGen:videoGen1\|circle:circle1 " "Elaborating entity \"circle\" for hierarchy \"videoGen:videoGen1\|circle:circle1\"" {  } { { "src/videoGen.vhd" "circle1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_c videoGen:videoGen1\|motion_c:motion_c0 " "Elaborating entity \"motion_c\" for hierarchy \"videoGen:videoGen1\|motion_c:motion_c0\"" {  } { { "src/videoGen.vhd" "motion_c0" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942593908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m424 " "Found entity 1: altsyncram_m424" {  } { { "db/altsyncram_m424.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/altsyncram_m424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942597627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942597627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942598111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942598111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942598361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942598361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhi " "Found entity 1: cntr_uhi" {  } { { "db/cntr_uhi.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_uhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942598736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942598736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942598845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942598845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_05j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942599033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942599033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942599283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942599283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942599392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942599392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942599580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942599580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942599689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942599689 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942600517 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666942600642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.28.15:36:45 Progress: Loading sld6d6f338d/alt_sld_fab_wrapper_hw.tcl " "2022.10.28.15:36:45 Progress: Loading sld6d6f338d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942605189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942607627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942607783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942609719 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666942610437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6d6f338d/alt_sld_fab.v" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942610765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942610765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942610893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942610893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942610929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942610929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942611034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942611034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942611147 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942611147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942611147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942611253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942611253 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|circle:circle1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|circle:circle1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|circle:circle1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|circle:circle1\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942614753 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666942614753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942614925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0 " "Instantiated megafunction \"videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942614925 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666942614925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942615035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942615035 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "17 " "Converted 17 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 32 " "Used 32 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 32 32 " "Used 32 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 32 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1666942616878 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "17 " "Converted the following 17 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942616878 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1666942616878 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1666942616878 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1666942616878 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1666942616878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942617035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617035 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666942617035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_69h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_69h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_69h1 " "Found entity 1: mac_mult_69h1" {  } { { "db/mac_mult_69h1.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mac_mult_69h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942617128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942617128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0go.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0go.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0go " "Found entity 1: mult_0go" {  } { { "db/mult_0go.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_0go.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942617253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942617253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942617441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666942617441 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666942617441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kr82 " "Found entity 1: mac_out_kr82" {  } { { "db/mac_out_kr82.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mac_out_kr82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666942617535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942617535 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2652 " "Ignored 2652 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "136 " "Ignored 136 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1666942621191 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2516 " "Ignored 2516 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1666942621191 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1666942621191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942623015 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666942625097 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 253 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 253 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1666942627656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666942627743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666942627743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6294 " "Implemented 6294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666942628422 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666942628422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6136 " "Implemented 6136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666942628422 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666942628422 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666942628422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666942628422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666942628484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 15:37:08 2022 " "Processing ended: Fri Oct 28 15:37:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666942628484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666942628484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666942628484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666942628484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666942630279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666942630294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 15:37:09 2022 " "Processing started: Fri Oct 28 15:37:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666942630294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666942630294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_S -c VGA_S " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_S -c VGA_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666942630294 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666942630732 ""}
{ "Info" "0" "" "Project  = VGA_S" {  } {  } 0 0 "Project  = VGA_S" 0 0 "Fitter" 0 0 1666942630747 ""}
{ "Info" "0" "" "Revision = VGA_S" {  } {  } 0 0 "Revision = VGA_S" 0 0 "Fitter" 0 0 1666942630747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666942630935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666942630935 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_S EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGA_S\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666942630997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666942631044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666942631044 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated\|ram_block1a4 " "Atom \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1666942631091 "|VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1666942631091 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666942631232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666942631247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666942632171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666942632171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666942632171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666942632171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666942632171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666942632171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666942632171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666942632171 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666942632171 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666942632187 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666942632281 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666942633281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666942633281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666942633281 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1666942633281 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_S.sdc " "Synopsys Design Constraints File file not found: 'VGA_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666942633312 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaclk " "Node: vgaclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaController:vgaController1\|vcnt1\[0\] vgaclk " "Register vgaController:vgaController1\|vcnt1\[0\] is being clocked by vgaclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942633328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666942633328 "|VGA_S|vgaclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50_in " "Node: clk50_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaclk clk50_in " "Register vgaclk is being clocked by clk50_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942633328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666942633328 "|VGA_S|clk50_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942633359 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942633359 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1666942633359 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1666942633359 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666942633359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666942633359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666942633359 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1666942633359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666942633875 ""}  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666942633875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaclk  " "Automatically promoted node vgaclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666942633875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaclk~0 " "Destination node vgaclk~0" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 9497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666942633875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666942633875 ""}  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666942633875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666942633875 ""}  } { { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 9603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666942633875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666942633875 ""}  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 15096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666942633875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666942633875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 12893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666942633875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 12914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666942633875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 10232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666942633875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666942633875 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 11454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666942633875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666942634468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666942634468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666942634468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666942634484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666942634500 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666942634500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666942634687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "140 Embedded multiplier block " "Packed 140 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666942634687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "270 Embedded multiplier output " "Packed 270 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666942634687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "90 " "Created 90 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1666942634687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666942634687 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyy\[0\] " "Node \"keyy\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyy\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666942634875 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyy\[1\] " "Node \"keyy\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyy\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666942634875 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyy\[2\] " "Node \"keyy\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyy\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666942634875 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666942634875 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666942634875 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666942634890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666942635656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666942636984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666942637031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666942638406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666942638406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666942639274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666942640940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666942640940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666942641237 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1666942641237 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666942641237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666942641237 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666942641456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666942641487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666942642049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666942642049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666942642862 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666942643971 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666942644362 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 25 " "Pin reset uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666942644377 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50_in 3.3-V LVTTL 23 " "Pin clk50_in uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk50_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50_in" } } } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666942644377 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1666942644377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/output_files/VGA_S.fit.smsg " "Generated suppressed messages file C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/output_files/VGA_S.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666942644721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5553 " "Peak virtual memory: 5553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666942646268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 15:37:26 2022 " "Processing ended: Fri Oct 28 15:37:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666942646268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666942646268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666942646268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666942646268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666942647544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666942647552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 15:37:27 2022 " "Processing started: Fri Oct 28 15:37:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666942647552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666942647552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_S -c VGA_S " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_S -c VGA_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666942647552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666942648220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666942649345 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666942649360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666942649751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 15:37:29 2022 " "Processing ended: Fri Oct 28 15:37:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666942649751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666942649751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666942649751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666942649751 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666942650439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666942651423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666942651439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 15:37:30 2022 " "Processing started: Fri Oct 28 15:37:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666942651439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666942651439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_S -c VGA_S " "Command: quartus_sta VGA_S -c VGA_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666942651439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666942651845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666942652907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666942652907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942652954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942652954 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666942653392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666942653392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666942653392 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1666942653392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_S.sdc " "Synopsys Design Constraints File file not found: 'VGA_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666942653423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaclk " "Node: vgaclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaController:vgaController1\|vcnt1\[0\] vgaclk " "Register vgaController:vgaController1\|vcnt1\[0\] is being clocked by vgaclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942653423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942653423 "|VGA_S|vgaclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50_in " "Node: clk50_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaclk clk50_in " "Register vgaclk is being clocked by clk50_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942653423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942653423 "|VGA_S|clk50_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942653439 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942653439 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666942653439 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666942653439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666942653470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.574 " "Worst-case setup slack is 42.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.574               0.000 altera_reserved_tck  " "   42.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942653501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942653501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.433 " "Worst-case recovery slack is 96.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.433               0.000 altera_reserved_tck  " "   96.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942653501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.618 " "Worst-case removal slack is 1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 altera_reserved_tck  " "    1.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942653517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.400 " "Worst-case minimum pulse width slack is 49.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.400               0.000 altera_reserved_tck  " "   49.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942653517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942653517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.520 ns " "Worst Case Available Settling Time: 340.520 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942653579 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666942653579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666942653579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666942653610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666942654532 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaclk " "Node: vgaclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaController:vgaController1\|vcnt1\[0\] vgaclk " "Register vgaController:vgaController1\|vcnt1\[0\] is being clocked by vgaclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942654798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942654798 "|VGA_S|vgaclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50_in " "Node: clk50_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaclk clk50_in " "Register vgaclk is being clocked by clk50_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942654798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942654798 "|VGA_S|clk50_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942654798 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942654798 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666942654798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.151 " "Worst-case setup slack is 43.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.151               0.000 altera_reserved_tck  " "   43.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942654814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942654829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.736 " "Worst-case recovery slack is 96.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.736               0.000 altera_reserved_tck  " "   96.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942654829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.442 " "Worst-case removal slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 altera_reserved_tck  " "    1.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942654845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.246 " "Worst-case minimum pulse width slack is 49.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.246               0.000 altera_reserved_tck  " "   49.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942654845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942654845 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.216 ns " "Worst Case Available Settling Time: 341.216 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942654907 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666942654907 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666942654907 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaclk " "Node: vgaclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaController:vgaController1\|vcnt1\[0\] vgaclk " "Register vgaController:vgaController1\|vcnt1\[0\] is being clocked by vgaclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942655126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942655126 "|VGA_S|vgaclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50_in " "Node: clk50_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaclk clk50_in " "Register vgaclk is being clocked by clk50_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666942655126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666942655126 "|VGA_S|clk50_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942655126 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666942655126 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666942655126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.158 " "Worst-case setup slack is 47.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.158               0.000 altera_reserved_tck  " "   47.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942655142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942655142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.334 " "Worst-case recovery slack is 98.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.334               0.000 altera_reserved_tck  " "   98.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942655157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.670 " "Worst-case removal slack is 0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 altera_reserved_tck  " "    0.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942655157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.277 " "Worst-case minimum pulse width slack is 49.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.277               0.000 altera_reserved_tck  " "   49.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666942655157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666942655157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.282 ns " "Worst Case Available Settling Time: 346.282 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666942655235 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666942655235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666942655548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666942655548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666942655657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 15:37:35 2022 " "Processing ended: Fri Oct 28 15:37:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666942655657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666942655657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666942655657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666942655657 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666942656407 ""}
