

================================================================
== Vivado HLS Report for 'systolic_array'
================================================================
* Date:           Tue Aug 29 13:18:28 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       91|       91| 0.910 us | 0.910 us |   86|   86| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_l_PE_0_0_k1_pro_U0  |Loop_l_PE_0_0_k1_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |Loop_l_PE_0_1_k2_pro_U0  |Loop_l_PE_0_1_k2_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |Loop_l_PE_1_0_k3_pro_U0  |Loop_l_PE_1_0_k3_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |Loop_l_PE_1_1_k4_pro_U0  |Loop_l_PE_1_1_k4_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |Loop_l_data_load_k_p_U0  |Loop_l_data_load_k_p  |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
        |Loop_l_data_drain_k5_U0  |Loop_l_data_drain_k5  |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     76|    -|
|FIFO             |        0|      -|      60|    528|    -|
|Instance         |        -|     20|    1889|   3745|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      15|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1964|   4439|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Loop_l_PE_0_0_k1_pro_U0  |Loop_l_PE_0_0_k1_pro  |        0|      5|  466|  871|    0|
    |Loop_l_PE_0_1_k2_pro_U0  |Loop_l_PE_0_1_k2_pro  |        0|      5|  467|  880|    0|
    |Loop_l_PE_1_0_k3_pro_U0  |Loop_l_PE_1_0_k3_pro  |        0|      5|  466|  871|    0|
    |Loop_l_PE_1_1_k4_pro_U0  |Loop_l_PE_1_1_k4_pro  |        0|      5|  466|  871|    0|
    |Loop_l_data_drain_k5_U0  |Loop_l_data_drain_k5  |        0|      0|   12|  126|    0|
    |Loop_l_data_load_k_p_U0  |Loop_l_data_load_k_p  |        0|      0|   12|  126|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1889| 3745|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+-----+------+-----+---------+
    |A_fifo_0_0_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_1_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_0_2_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_0_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_1_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |A_fifo_1_2_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_0_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_1_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_0_2_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_0_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_1_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |B_fifo_1_2_V_U  |        0|  5|   0|    -|     2|   32|       64|
    +----------------+---------+---+----+-----+------+-----+---------+
    |Total           |        0| 60|   0|    0|    24|  384|      768|
    +----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_l_PE_0_0_k1_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_l_PE_0_1_k2_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_l_PE_1_0_k3_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_l_PE_1_1_k4_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_l_data_load_k_p_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_l_PE_0_0_k1_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_l_PE_0_1_k2_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_l_PE_1_0_k3_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_l_PE_1_1_k4_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_l_data_load_k_p_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_l_data_load_k_p_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  76|          23|          18|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Loop_l_PE_0_0_k1_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_l_PE_0_1_k2_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_l_PE_1_0_k3_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_l_PE_1_1_k4_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_l_data_load_k_p_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  90|         20|   15|         30|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Loop_l_PE_0_0_k1_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_l_PE_0_1_k2_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_l_PE_1_0_k3_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_l_PE_1_1_k4_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_l_data_load_k_p_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 15|   0|   15|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|v0_0_address0    | out |    4|  ap_memory |      v0_0      |     array    |
|v0_0_ce0         | out |    1|  ap_memory |      v0_0      |     array    |
|v0_0_d0          | out |   32|  ap_memory |      v0_0      |     array    |
|v0_0_q0          |  in |   32|  ap_memory |      v0_0      |     array    |
|v0_0_we0         | out |    1|  ap_memory |      v0_0      |     array    |
|v0_0_address1    | out |    4|  ap_memory |      v0_0      |     array    |
|v0_0_ce1         | out |    1|  ap_memory |      v0_0      |     array    |
|v0_0_d1          | out |   32|  ap_memory |      v0_0      |     array    |
|v0_0_q1          |  in |   32|  ap_memory |      v0_0      |     array    |
|v0_0_we1         | out |    1|  ap_memory |      v0_0      |     array    |
|v0_1_address0    | out |    4|  ap_memory |      v0_1      |     array    |
|v0_1_ce0         | out |    1|  ap_memory |      v0_1      |     array    |
|v0_1_d0          | out |   32|  ap_memory |      v0_1      |     array    |
|v0_1_q0          |  in |   32|  ap_memory |      v0_1      |     array    |
|v0_1_we0         | out |    1|  ap_memory |      v0_1      |     array    |
|v0_1_address1    | out |    4|  ap_memory |      v0_1      |     array    |
|v0_1_ce1         | out |    1|  ap_memory |      v0_1      |     array    |
|v0_1_d1          | out |   32|  ap_memory |      v0_1      |     array    |
|v0_1_q1          |  in |   32|  ap_memory |      v0_1      |     array    |
|v0_1_we1         | out |    1|  ap_memory |      v0_1      |     array    |
|v1_0_address0    | out |    4|  ap_memory |      v1_0      |     array    |
|v1_0_ce0         | out |    1|  ap_memory |      v1_0      |     array    |
|v1_0_d0          | out |   32|  ap_memory |      v1_0      |     array    |
|v1_0_q0          |  in |   32|  ap_memory |      v1_0      |     array    |
|v1_0_we0         | out |    1|  ap_memory |      v1_0      |     array    |
|v1_0_address1    | out |    4|  ap_memory |      v1_0      |     array    |
|v1_0_ce1         | out |    1|  ap_memory |      v1_0      |     array    |
|v1_0_d1          | out |   32|  ap_memory |      v1_0      |     array    |
|v1_0_q1          |  in |   32|  ap_memory |      v1_0      |     array    |
|v1_0_we1         | out |    1|  ap_memory |      v1_0      |     array    |
|v1_1_address0    | out |    4|  ap_memory |      v1_1      |     array    |
|v1_1_ce0         | out |    1|  ap_memory |      v1_1      |     array    |
|v1_1_d0          | out |   32|  ap_memory |      v1_1      |     array    |
|v1_1_q0          |  in |   32|  ap_memory |      v1_1      |     array    |
|v1_1_we0         | out |    1|  ap_memory |      v1_1      |     array    |
|v1_1_address1    | out |    4|  ap_memory |      v1_1      |     array    |
|v1_1_ce1         | out |    1|  ap_memory |      v1_1      |     array    |
|v1_1_d1          | out |   32|  ap_memory |      v1_1      |     array    |
|v1_1_q1          |  in |   32|  ap_memory |      v1_1      |     array    |
|v1_1_we1         | out |    1|  ap_memory |      v1_1      |     array    |
|v2_0_0_i         |  in |   32|   ap_ovld  |     v2_0_0     |    pointer   |
|v2_0_0_o         | out |   32|   ap_ovld  |     v2_0_0     |    pointer   |
|v2_0_0_o_ap_vld  | out |    1|   ap_ovld  |     v2_0_0     |    pointer   |
|v2_0_1_i         |  in |   32|   ap_ovld  |     v2_0_1     |    pointer   |
|v2_0_1_o         | out |   32|   ap_ovld  |     v2_0_1     |    pointer   |
|v2_0_1_o_ap_vld  | out |    1|   ap_ovld  |     v2_0_1     |    pointer   |
|v2_1_0_i         |  in |   32|   ap_ovld  |     v2_1_0     |    pointer   |
|v2_1_0_o         | out |   32|   ap_ovld  |     v2_1_0     |    pointer   |
|v2_1_0_o_ap_vld  | out |    1|   ap_ovld  |     v2_1_0     |    pointer   |
|v2_1_1_i         |  in |   32|   ap_ovld  |     v2_1_1     |    pointer   |
|v2_1_1_o         | out |   32|   ap_ovld  |     v2_1_1     |    pointer   |
|v2_1_1_o_ap_vld  | out |    1|   ap_ovld  |     v2_1_1     |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs | systolic_array | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | systolic_array | return value |
|ap_start         |  in |    1| ap_ctrl_hs | systolic_array | return value |
|ap_done          | out |    1| ap_ctrl_hs | systolic_array | return value |
|ap_ready         | out |    1| ap_ctrl_hs | systolic_array | return value |
|ap_idle          | out |    1| ap_ctrl_hs | systolic_array | return value |
+-----------------+-----+-----+------------+----------------+--------------+

