# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: PEM
description: PEM Registers lists the PEM registers.
attributes:
  mif_heading2: "PEM"
enums:
  - name: PEM_INTSN_E
    title: PEM Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Enumerates the different PEM-generated interrupts.
    values:
      - name: PEM(0..3)_ERROR_AERI
        value: 0xC0000 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: See PEM(0..3)_INT_SUM[AERI].

      - name: PEM(0..3)_ERROR_SE
        value: 0xC0001 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[SE].

      - name: PEM(0..3)_ERROR_PMEI
        value: 0xC0002 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: See PEM(0..3)_INT_SUM[PMEI].

      - name: PEM(0..3)_ERROR_UP_B1
        value: 0xC0004 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UP_B1].

      - name: PEM(0..3)_ERROR_UP_B2
        value: 0xC0005 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UP_B2].

      - name: PEM(0..3)_ERROR_UP_BX
        value: 0xC0006 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UP_BX].

      - name: PEM(0..3)_ERROR_UN_B1
        value: 0xC0007 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UN_B1].

      - name: PEM(0..3)_ERROR_UN_B2
        value: 0xC0008 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UN_B2].

      - name: PEM(0..3)_ERROR_UN_BX
        value: 0xC0009 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[UN_BX].

      - name: PEM(0..3)_ERROR_RDLK
        value: 0xC000B + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[RDLK].

      - name: PEM(0..3)_ERROR_CRS_ER
        value: 0xC000C + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[CRS_ER].

      - name: PEM(0..3)_ERROR_CRS_DR
        value: 0xC000D + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
        description: See PEM(0..3)_INT_SUM[CRS_DR].

      - name: PEM(0..3)_ERROR_INTA
        value: 0xC003C + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: |
          See PEM(0..3)_INT_SUM[INTA].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTB
        value: 0xC003D + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: |
          See PEM(0..3)_INT_SUM[INTB].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTC
        value: 0xC003E + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: |
          See PEM(0..3)_INT_SUM[INTC].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTD
        value: 0xC003F + a*0x1000
        attributes:
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
        description: |
          See PEM(0..3)_INT_SUM[INTD].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_SPOISON
        value: 0xC0040 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[SPOISON].

      - name: PEM(0..3)_ERROR_RTLPMAL
        value: 0xC0041 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTLPMAL].

      - name: PEM(0..3)_ERROR_RTLPLLE
        value: 0xC0042 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTLPLLE].

      - name: PEM(0..3)_ERROR_RECRCE
        value: 0xC0043 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RECRCE].

      - name: PEM(0..3)_ERROR_RPOISON
        value: 0xC0044 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RPOISON].

      - name: PEM(0..3)_ERROR_RCEMRC
        value: 0xC0045 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RCEMRC].

      - name: PEM(0..3)_ERROR_RNFEMRC
        value: 0xC0046 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RNFEMRC].

      - name: PEM(0..3)_ERROR_RFEMRC
        value: 0xC0047 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RFEMRC].

      - name: PEM(0..3)_ERROR_RPMERC
        value: 0xC0048 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RPMERC].

      - name: PEM(0..3)_ERROR_RPTAMRC
        value: 0xC0049 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RPTAMRC].

      - name: PEM(0..3)_ERROR_RUMEP
        value: 0xC004A + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RUMEP].

      - name: PEM(0..3)_ERROR_RVDM
        value: 0xC004B + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RVDM].

      - name: PEM(0..3)_ERROR_ACTO
        value: 0xC004C + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[ACTO].

      - name: PEM(0..3)_ERROR_RTE
        value: 0xC004D + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTE].

      - name: PEM(0..3)_ERROR_MRE
        value: 0xC004E + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[MRE].

      - name: PEM(0..3)_ERROR_RDWDLE
        value: 0xC004F + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RDWDLE].

      - name: PEM(0..3)_ERROR_RTWDLE
        value: 0xC0050 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTWDLE].

      - name: PEM(0..3)_ERROR_DPEOOSD
        value: 0xC0051 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[DPEOOSD].

      - name: PEM(0..3)_ERROR_FCPVWT
        value: 0xC0052 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[FCPVWT].

      - name: PEM(0..3)_ERROR_RPE
        value: 0xC0053 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RPE].

      - name: PEM(0..3)_ERROR_FCUV
        value: 0xC0054 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[FCUV].

      - name: PEM(0..3)_ERROR_RQO
        value: 0xC0055 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RQO].

      - name: PEM(0..3)_ERROR_RAUC
        value: 0xC0056 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RAUC].

      - name: PEM(0..3)_ERROR_RACUR
        value: 0xC0057 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RACUR].

      - name: PEM(0..3)_ERROR_RACCA
        value: 0xC0058 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RACCA].

      - name: PEM(0..3)_ERROR_CAAR
        value: 0xC0059 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[CAAR].

      - name: PEM(0..3)_ERROR_RARWDNS
        value: 0xC005A + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RARWDNS].

      - name: PEM(0..3)_ERROR_RAMTLP
        value: 0xC005B + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RAMTLP].

      - name: PEM(0..3)_ERROR_RACPP
        value: 0xC005C + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RACPP].

      - name: PEM(0..3)_ERROR_RAWWPP
        value: 0xC005D + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RAWWPP].

      - name: PEM(0..3)_ERROR_ECRC_E
        value: 0xC005E + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[ECRC_E].

      - name: PEM(0..3)_ERROR_LOFP
        value: 0xC005F + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[LOFP].

      - name: PEM(0..3)_ERROR_DATQ_PE
        value: 0xC0061 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[DATQ_PE].

      - name: PEM(0..3)_ERROR_P_D0_SBE
        value: 0xC0062 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_D0_SBE].

      - name: PEM(0..3)_ERROR_P_D0_DBE
        value: 0xC0063 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_D0_DBE].

      - name: PEM(0..3)_ERROR_P_D1_SBE
        value: 0xC0064 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_D1_SBE].

      - name: PEM(0..3)_ERROR_P_D1_DBE
        value: 0xC0065 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_D1_DBE].

      - name: PEM(0..3)_ERROR_P_C_SBE
        value: 0xC0066 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_C_SBE].

      - name: PEM(0..3)_ERROR_P_C_DBE
        value: 0xC0067 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[P_C_DBE].

      - name: PEM(0..3)_ERROR_N_D0_SBE
        value: 0xC0068 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_D0_SBE].

      - name: PEM(0..3)_ERROR_N_D0_DBE
        value: 0xC0069 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_D0_DBE].

      - name: PEM(0..3)_ERROR_N_D1_SBE
        value: 0xC006A + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_D1_SBE].

      - name: PEM(0..3)_ERROR_N_D1_DBE
        value: 0xC006B + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_D1_DBE].

      - name: PEM(0..3)_ERROR_N_C_SBE
        value: 0xC006C + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_C_SBE].

      - name: PEM(0..3)_ERROR_N_C_DBE
        value: 0xC006D + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[N_C_DBE].

      - name: PEM(0..3)_ERROR_C_D0_SBE
        value: 0xC006E + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_D0_SBE].

      - name: PEM(0..3)_ERROR_C_D0_DBE
        value: 0xC006F + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_D0_DBE].

      - name: PEM(0..3)_ERROR_C_D1_SBE
        value: 0xC0070 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_D1_SBE].

      - name: PEM(0..3)_ERROR_C_D1_DBE
        value: 0xC0071 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_D1_DBE].

      - name: PEM(0..3)_ERROR_C_C_SBE
        value: 0xC0072 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_C_SBE].

      - name: PEM(0..3)_ERROR_C_C_DBE
        value: 0xC0073 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[C_C_DBE].

      - name: PEM(0..3)_ERROR_RTRY_SBE
        value: 0xC0074 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTRY_SBE].

      - name: PEM(0..3)_ERROR_RTRY_DBE
        value: 0xC0075 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[RTRY_DBE].

      - name: PEM(0..3)_ERROR_QHDR_B0_SBE
        value: 0xC0076 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[QHDR_B0_SBE].

      - name: PEM(0..3)_ERROR_QHDR_B0_DBE
        value: 0xC0077 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[QHDR_B0_DBE].

      - name: PEM(0..3)_ERROR_QHDR_B1_SBE
        value: 0xC0078 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[QHDR_B1_SBE].

      - name: PEM(0..3)_ERROR_QHDR_B1_DBE
        value: 0xC0079 + a*0x1000
        attributes:
          cib_rtl_module: "pem_int1"
        description: See PEM(0..3)_DBG_INFO[QHDR_B1_DBE].


registers:
  - name: PEM(0..3)_CTL_STATUS
    title: PEM Control Status Register
    address: 0x11800C0000000 | a<<24
    bus: RSL
    description: This is a general control and status register of the PEM.
    fields:
      - name: --
        bits: 63..51
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: INV_DPAR
        bits: 50
        access: R/W
        reset: 0
        typical: 0
        description: |
          Invert the generated parity to be written into the most significant data queue buffer RAM
          block to force a parity error when it is later read.

      - name: --
        bits: 49..48
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: AUTO_SD
        bits: 47
        access: RO/H
        reset: --
        typical: --
        description: Link hardware autonomous speed disable.

      - name: DNUM
        bits: 46..42
        access: RO/H
        reset: --
        typical: --
        description: Primary bus device number.

      - name: PBUS
        bits: 41..34
        access: RO/H
        reset: --
        typical: --
        description: Primary bus number.

      - name: --
        bits: 33..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CFG_RTRY
        bits: 31..16
        access: R/W
        reset: 0x0
        typical: 0x20
        description: |
          The time * 0x10000 in coprocessor clocks to wait for a CPL to a configuration read that
          does not carry a retry status. Until such time that the timeout occurs and retry status is
          received for a configuration read, the read will be resent. A value of 0 disables retries
          and treats a CPL Retry as a CPL UR. When enabled, only one CFG RD may be issued until
          either successful completion or CPL UR.

      - name: SPARES
        bits: 15..12
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Spare flops.

      - name: PM_XTOFF
        bits: 11
        access: R/W/H
        reset: 0
        typical: 0
        description: When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_turnoff port. RC mode.

      - name: PM_XPME
        bits: 10
        access: R/W/H
        reset: 0
        typical: 0
        description: When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_pme port. EP mode.

      - name: OB_P_CMD
        bits: 9
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          When written with one, a single cycle pulse is sent to the PCIe core outband_pwrup_cmd
          port. EP mode.

      - name: --
        bits: 8
        access: R/W
        reset: 0
        typical: 0
        description: Reserved.

      - name: --
        bits: 7
        access: R/W
        reset: 0
        typical: 0
        description: Reserved.

      - name: NF_ECRC
        bits: 6
        access: R/W
        reset: 0
        typical: 0
        description: Do not forward peer-to-peer ECRC TLPs.

      - name: DLY_ONE
        bits: 5
        access: R/W/H
        reset: 0
        typical: 0
        description: When set the output client state machines will wait one cycle before starting a new TLP out.

      - name: LNK_ENB
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set, the link is enabled; when clear (0) the link is disabled. This bit only is
          active when in RC mode.

      - name: RO_CTLP
        bits: 3
        access: R/W
        reset: 0
        typical: 0
        description: When set, C-TLPs that have the RO bit set will not wait for P-TLPs that are normally sent first.

      - name: FAST_LM
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: When set, forces fast link mode.

      - name: INV_ECRC
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: When set, causes the LSB of the ECRC to be inverted.

      - name: INV_LCRC
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: When set, causes the LSB of the LCRC to be inverted.


  - name: PEM(0..3)_CTL_STATUS2
    title: PEM Diagnostic Status Register
    address: 0x11800C0000008 | a<<24
    bus: RSL
    description: This register contains additional general control and status of the PEM.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NO_FWD_PRG
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: 0x20
        description: |
          The time * 0x10000 in core clocks to wait for the TLP FIFOs to be able to unload an entry.
          If there is no forward progress, such that the timeout occurs, credits are returned to the
          SLI and an interrupt (if enabled) is asserted. Any more TLPs received are dropped on the
          floor and the credits associated with those TLPs are returned as well. Note that 0xFFFF is
          a reserved value that will put the PEM in the 'forward progress stopped' state
          immediately. This state holds until a MAC reset is received.


  - name: PEM(0..3)_DIAG_STATUS
    title: PEM Diagnostic Status Register
    address: 0x11800C0000020 | a<<24
    bus: RSL
    description: This register contains selection control for the core diagnostic bus.
    fields:
      - name: --
        bits: 63..9
        access: RO/H
        reset: --
        typical: --
        description: Reserved.

      - name: PWRDWN
        bits: 8..6
        access: RO/H
        reset: --
        typical: --
        description: Current mac_phy_powerdown state.

      - name: PM_DST
        bits: 5..3
        access: RO
        reset: 0x0
        typical: 0x0
        description: Current power management DSTATE.

      - name: PM_STAT
        bits: 2
        access: RO
        reset: 0
        typical: 0
        description: Power management status.

      - name: PM_EN
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: Power management event enable.

      - name: AUX_EN
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: Auxiliary power enable.


  - name: PEM(0..3)_CFG_WR
    title: PEM Configuration Write Register
    address: 0x11800C0000028 | a<<24
    bus: RSL
    description: This register allows write access to the configuration in the PCIe core.
    fields:
      - name: DATA
        bits: 63..32
        access: R/W
        reset: 0x0
        typical: --
        description: Data to write. A write to this register starts a write operation.

      - name: ADDR
        bits: 31..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Address to write. A write to this register starts a write operation.
          Following are the subfields of the ADDR field.
          <31> When set, asserts dbi_cs2 at PCIe core.
          <18> When set, indicates a virtual function is active (dbi_vfunc_active on core).
          <17:12> The number of the virtual function, when bit 18 is asserted (dbi_vfunc_num on
          core).
          <11:0> The offset of the PCIe core CFG register being accessed.


  - name: PEM(0..3)_CFG_RD
    title: PEM Configuration Read Register
    address: 0x11800C0000030 | a<<24
    bus: RSL
    description: This register allows read access to the configuration in the PCIe core.
    fields:
      - name: DATA
        bits: 63..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Data.

      - name: ADDR
        bits: 31..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Address to read. A write to this register starts a read operation.
          Following are the subfields of the ADDR field.
          <18> When set, indicates a virtual function is active (dbi_vfunc_active on PCIe core).
          <17:12> The number of the virtual function, when bit 18 is asserted (dbi_vfunc_num on
          core).
          <11:0> The offset of the PCIe core CFG register being accessed.


  - name: PEM(0..3)_TLP_CREDITS
    title: PEM TLP Credits Register
    address: 0x11800C0000038 | a<<24
    bus: RSL
    description: |
      This register specifies the number of credits for use in moving TLPs. When this register is
      written, the credit values are reset to the register value. A write to this register should
      take place before traffic flow starts.
    fields:
      - name: --
        bits: 63..48
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEM_CPL
        bits: 47..40
        access: R/W
        reset: 0x40
        typical: 0x40
        description: TLP 16B credits for completion TLPs in the peer. Legal values are 0x12 to 0x40.

      - name: PEM_NP
        bits: 39..32
        access: R/W
        reset: 0x8
        typical: 0x8
        description: TLP 16B credits for nonposted TLPs in the peer. Legal values are 0x4 to 0x8.

      - name: PEM_P
        bits: 31..24
        access: R/W
        reset: 0x40
        typical: 0x40
        description: TLP 16B credits for posted TLPs in the peer. Legal values are 0x12 to 0x40.

      - name: SLI_CPL
        bits: 23..16
        access: R/W
        reset: 0x80
        typical: --
        description: |
          TLP 8B credits for completion TLPs in the SLI. Legal values are 0x24 to
          0xFF. Pairs of PEMs share a single SLI interface. PEM(0) and PEM(1) share one
          SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair
          are configured, the sum of both PEMs' SLI_CPL fields must not exceed 0x100. The
          reset value for this register assumes the minimum (e.g. 4-lane)
          configuration. This ensures that for configurations where the total number of
          lanes for a pair of PEMs exceeds 8, the total allocated credits does not
          oversubscribe the SLI.

          For configurations other than two 4-lane PEMs connected to a single SLI port,
          software may safely reprogram this register (i.e. increase the value) to achieve
          optimal performance.  See the following table of example configurations of PEM
          pairs for recommended credit values.

          <pre>
             Configuration  PEM  Lanes  Typical [SLI_CPL]
             --------------------------------------------
             1 8-ln PEM     n    8             0xFF

             2 4-ln PEMs    n    4             0x80
                           n+1   4             0x80

             1 4-ln PEM     n    4             0xFF

             1 8-ln PEM,    n    8             0xAA
             1 4-ln PEM    n+1   4             0x55
          </pre>

      - name: SLI_NP
        bits: 15..8
        access: R/W
        reset: 0x10
        typical: --
        description: |
          TLP 8B credits for nonposted TLPs in the SLI. Legal values are 0x4 to
          0x20. Pairs of PEMs share a single SLI interface. PEM(0) and PEM(1) share one
          SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair
          are configured, the sum of both PEMs' SLI_NP fields must not exceed 0x20. The
          reset value for this register assumes the minimum (e.g. 4-lane)
          configuration. This ensures that for configurations where the total number of
          lanes for a pair of PEMs exceeds 8, the total allocated credits does not
          oversubscribe the SLI.

          For configurations other than two 4-lane PEMs connected to a single SLI port,
          software may safely reprogram this register (i.e. increase the value) to achieve
          optimal performance.  See the following table of example configurations of PEM
          pairs for recommended credit values.

          <pre>
             Configuration  PEM  Lanes  Typical [SLI_CPL]
             --------------------------------------------
             1 8-ln PEM     n    8             0x20

             2 4-ln PEMs    n    4             0x10
                           n+1   4             0x10

             1 4-ln PEM     n    4             0x20

             1 8-ln PEM,    n    8             0x15
             1 4-ln PEM    n+1   4             0x0B
          </pre>

      - name: SLI_P
        bits: 7..0
        access: R/W
        reset: 0x80
        typical: --
        description: |
          TLP 8B credits for Posted TLPs in the SLI. Legal values are 0x24 to 0xFF. Pairs
          of PEMs share a single SLI interface. PEM(0) and PEM(1) share one SLI interface,
          while PEM(2) and PEM(3) share the other. When both PEMs of a pair are
          configured, the sum of both PEMs' SLI_P fields must not exceed 0x100. The reset
          value for this register assumes the minimum (e.g. 4-lane) configuration. This
          ensures that for configurations where the total number of lanes for a pair of
          PEMs exceeds 8, the total allocated credits does not oversubscribe the SLI.

          For configurations other than two 4-lane PEMs connected to a single SLI port,
          software may safely reprogram this register (i.e. increase the value) to achieve
          optimal performance.  See the following table of example configurations of PEM
          pairs for recommended credit values.

          <pre>
             Configuration  PEM  Lanes  Typical [SLI_CPL]
             --------------------------------------------
             1 8-ln PEM     n    8             0xFF

             2 4-ln PEMs    n    4             0x80
                           n+1   4             0x80

             1 4-ln PEM     n    4             0xFF

             1 8-ln PEM,    n    8             0xAA
             1 4-ln PEM    n+1   4             0x55
          </pre>


  - name: PEM(0..3)_P2P_BAR(0..3)_START
    title: PEM Peer-to-Peer BAR0 Start Register
    address: 0x11800C0000040 | a<<24 | b<<4
    bus: RSL
    description: |
      This register specifies the starting address for memory requests that are to be forwarded to
      the PCIe peer port.
    fields:
      - name: ADDR
        bits: 63..12
        access: R/W
        reset: 0xfffffffffffff
        typical: --
        description: |
          The starting address of the address window created by this field and the
          PEM_P2P_BAR0_END[63:12] field. The full 64-bits of the address are created by:
          {ADDR[63:12], 12'b0}.

      - name: --
        bits: 11..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DST
        bits: 1..0
        access: R/W
        reset: 0x1
        typical: 0x1
        description: |
          The destination peer of the address window created by this field and the
          PEM_P2P_BAR0_END[63:12] field. It is illegal to configure the destination peer to match
          the source.


  - name: PEM(0..3)_P2P_BAR(0..3)_END
    title: PEM Peer-to-Peer BAR0 End Register
    address: 0x11800C0000048 | a<<24 | b<<4
    bus: RSL
    description: |
      This register specifies the ending address for memory requests that are to be forwarded to the
      PCIe peer port.
    fields:
      - name: ADDR
        bits: 63..12
        access: R/W
        reset: 0xfffffffffffff
        typical: --
        description: |
          The ending address of the address window created by this field and the
          PEM_P2P_BAR0_START[63:12] field. The full 64-bits of the address are created by:
          {ADDR[63:12], 12'b0}.

      - name: --
        bits: 11..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PEM(0..3)_P2N_BAR0_START
    title: PEM PCIe to SLI BAR0 Start Register
    address: 0x11800C0000080 | a<<24
    bus: RSL
    description: |
      This register specifies the starting address for memory requests that are to be forwarded to
      the SLI in RC mode.
    fields:
      - name: ADDR
        bits: 63..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: The starting address of the 16KB BAR0 address space.

      - name: --
        bits: 13..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PEM(0..3)_P2N_BAR1_START
    title: PEM PCIe to SLI BAR1 Start Register
    address: 0x11800C0000088 | a<<24
    bus: RSL
    description: |
      This register specifies the starting address for memory requests that are to be forwarded to
      the SLI in RC mode.
    fields:
      - name: ADDR
        bits: 63..26
        access: R/W
        reset: 0x0
        typical: 0x0
        description: The starting address of the 64MB BAR1 address space.

      - name: --
        bits: 25..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PEM(0..3)_P2N_BAR2_START
    title: PEM PCIe to SLI BAR2 Start Register
    address: 0x11800C0000090 | a<<24
    bus: RSL
    description: |
      This register specifies the starting address for memory requests that are to be forwarded to
      the SLI in RC mode.
    fields:
      - name: ADDR
        bits: 63..45
        access: R/W
        reset: 0x0
        typical: 0x0
        description: The starting address of the 2^45 BAR2 address space.

      - name: --
        bits: 44..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PEM(0..3)_CPL_LUT_VALID
    title: PEM Completion Lookup Table Valid Register
    address: 0x11800C0000098 | a<<24
    bus: RSL
    description: This register specifies the bit set for an outstanding tag read.
    fields:
      - name: TAG
        bits: 63..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: Bit vector set corresponds to an outstanding tag.


  - name: PEM(0..3)_BAR_CTL
    title: PEM BAR Control Register
    address: 0x11800C00000A8 | a<<24
    bus: RSL
    description: This register contains control for BAR accesses.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BAR1_SIZ
        bits: 6..4
        access: R/W
        reset: 0x1
        typical: 0x1
        description: |
          PCIe Port 0 Bar1 Size.
          0x0 = Reserved.
          0x1 = 64 MB.
          0x2 = 128 MB.
          0x3 = 256 MB.
          0x4 = 512 MB.
          0x5 = 1024 MB.
          0x6 = 2048 MB.
          0x7 = Reserved.

      - name: BAR2_ENB
        bits: 3
        access: R/W
        reset: 0
        typical: 1
        description: When set to 1, BAR2 is enabled and will respond; when clear, BAR2 access will cause UR responses.

      - name: BAR2_ESX
        bits: 2..1
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Value is XORed with PCIe address [43:42] to determine the endian swap mode.

      - name: BAR2_CAX
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Value is XORed with PCIe address [44] to determine the L2 cache attribute. Not cached in
          L2 if XOR result is 1.


  - name: PEM(0..3)_BAR2_MASK
    title: PEM BAR2 Mask Register
    address: 0x11800C00000B0 | a<<24
    bus: RSL
    description: |
      This register contains the mask pattern that is ANDed with the address from the PCIe core for
      BAR2 hits.
    fields:
      - name: --
        bits: 63..42
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MASK
        bits: 41..3
        access: R/W
        reset: 0x7fffffffff
        typical: 0x7fffffffff
        description: The value to be ANDed with the address sent to the CNXXXX memory.

      - name: --
        bits: 2..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: PEM(0..3)_INB_READ_CREDITS
    title: PEM In-flight Read Credits Register
    address: 0x11800C00000B8 | a<<24
    bus: RSL
    description: This register contains the number of in-flight read operations from PCIe core to SLI.
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: NUM
        bits: 6..0
        access: R/W
        reset: 0x40
        typical: 0x40
        description: |
          The number of reads that may be in flight from the PCIe core to the SLI. Minimum number is
          2; maximum number is 64.


  - name: PEM(0..3)_DBG_INFO
    title: PEM Debug Information Register
    address: 0x11800C00000D0 | a<<24
    bus: RSL
    description: This is a debug information register of the PEM.
    fields:
      - name: --
        bits: 63..58
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QHDR_B1_DBE
        bits: 57
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core header queue bank1 double bit error.

      - name: QHDR_B1_SBE
        bits: 56
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core header queue bank1 single bit error.

      - name: QHDR_B0_DBE
        bits: 55
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core header queue bank0 double bit error.

      - name: QHDR_B0_SBE
        bits: 54
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core header queue bank0 single bit error.

      - name: RTRY_DBE
        bits: 53
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core retry RAM double bit error.

      - name: RTRY_SBE
        bits: 52
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a core retry RAM single bit error.

      - name: C_C_DBE
        bits: 51
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO control double bit error.

      - name: C_C_SBE
        bits: 50
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO control single bit error.

      - name: C_D1_DBE
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO data1 double bit error.

      - name: C_D1_SBE
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO data1 single bit error.

      - name: C_D0_DBE
        bits: 47
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO data0 double bit error.

      - name: C_D0_SBE
        bits: 46
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP CPL FIFO data0 single bit error.

      - name: N_C_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO control double bit error.

      - name: N_C_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO control single bit error.

      - name: N_D1_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO data1 double bit error.

      - name: N_D1_SBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO data1 single bit error.

      - name: N_D0_DBE
        bits: 41
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO data0 double bit error.

      - name: N_D0_SBE
        bits: 40
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP NP FIFO data0 single bit error.

      - name: P_C_DBE
        bits: 39
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO control double bit error.

      - name: P_C_SBE
        bits: 38
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO control single bit error.

      - name: P_D1_DBE
        bits: 37
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO data1 double bit error.

      - name: P_D1_SBE
        bits: 36
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO data1 single bit error.

      - name: P_D0_DBE
        bits: 35
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO data0 double bit error.

      - name: P_D0_SBE
        bits: 34
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a TLP posted FIFO data0 single bit error.

      - name: DATQ_PE
        bits: 33
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Detected a data queue RAM parity error.

      - name: --
        bits: 32
        access: RAZ
        reset: 0
        typical: 0
        description: Reserved.

      - name: LOFP
        bits: 31
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Lack of forward progress at TLP FIFOs timeout occurred.

      - name: ECRC_E
        bits: 30
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received an ECRC error.

      - name: RAWWPP
        bits: 29
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a write with poisoned payload. radm_rcvd_wreq_poisoned

      - name: RACPP
        bits: 28
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a completion with poisoned payload. radm_rcvd_cpl_poisoned

      - name: RAMTLP
        bits: 27
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a malformed TLP. radm_mlf_tlp_err

      - name: RARWDNS
        bits: 26
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a request which device does not support. radm_rcvd_ur_req

      - name: CAAR
        bits: 25
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Completer aborted a request. This bit is never set because CNXXXX does not generate
          completer aborts.

      - name: RACCA
        bits: 24
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a completion with CA status. radm_rcvd_cpl_ca

      - name: RACUR
        bits: 23
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received a completion with UR status. radm_rcvd_cpl_ur

      - name: RAUC
        bits: 22
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received an unexpected completion. radm_unexp_cpl_err

      - name: RQO
        bits: 21
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Receive queue overflow. Normally happens only when flow control advertisements are
          ignored. radm_qoverflow

      - name: FCUV
        bits: 20
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Flow control update violation. (opt. checks) int_xadm_fc_prot_err

      - name: RPE
        bits: 19
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          PHY reported an 8B/10B decode error (RxStatus = 3b100) or disparity error (RxStatus =
          3b111), the signal rmlh_rcvd_err will be asserted. rmlh_rcvd_err

      - name: FCPVWT
        bits: 18
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Flow control protocol violation (watchdog timer). rtlh_fc_prot_err

      - name: DPEOOSD
        bits: 17
        access: R/W1C/H
        reset: 0
        typical: 0
        description: DLLP protocol error (out of sequence DLLP). rdlh_prot_err

      - name: RTWDLE
        bits: 16
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received TLP with datalink layer error. rdlh_bad_tlp_err

      - name: RDWDLE
        bits: 15
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received DLLP with datalink layer error. rdlh_bad_dllp_err

      - name: MRE
        bits: 14
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Maximum number of retries exceeded. xdlh_replay_num_rlover_err

      - name: RTE
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Replay timer expired. This bit is set when the REPLAY_TIMER expires in the PCIe core. The
          probability of this bit being set increases with the traffic load. xdlh_replay_timeout_err

      - name: ACTO
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: 0
        description: A completion timeout occurred. pedc_radm_cpl_timeout

      - name: RVDM
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received vendor-defined message. pedc_radm_vendor_msg

      - name: RUMEP
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received unlock message (EP mode only). pedc_radm_msg_unlock

      - name: RPTAMRC
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received PME turnoff acknowledge message (RC mode only). pedc_radm_pm_to_ack

      - name: RPMERC
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received PME message (RC mode only). pedc_radm_pm_pme

      - name: RFEMRC
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Received fatal-error message (RC mode only). This bit is set when a message with ERR_FATAL
          is set. pedc_radm_fatal_err

      - name: RNFEMRC
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received nonfatal error message (RC mode only). pedc_radm_nonfatal_err

      - name: RCEMRC
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received correctable error message (RC mode only). pedc_radm_correctable_err

      - name: RPOISON
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received poisoned TLP. pedc__radm_trgt1_poisoned & pedc__radm_trgt1_hv

      - name: RECRCE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received ECRC error. pedc_radm_trgt1_ecrc_err & pedc__radm_trgt1_eot

      - name: RTLPLLE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received TLP has link layer error. pedc_radm_trgt1_dllp_abort & pedc__radm_trgt1_eot

      - name: RTLPMAL
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Received TLP is malformed or a message. If the core receives a MSG (or Vendor Message) or
          if a received AtomicOp viloates address/length rules, this bit is set as well.
          pedc_radm_trgt1_tlp_abort & pedc__radm_trgt1_eot

      - name: SPOISON
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Poisoned TLP sent. Throws PEM_INTSN_E::PEM(0..3)_ERROR_SPOISON. peai__client0_tlp_ep &
          peai__client0_tlp_hv or peai__client1_tlp_ep & peai__client1_tlp_hv (atomic_op).


  - name: PEM(0..3)_BAR1_INDEX(0..15)
    title: PEM BAR1 Index 0-15 Register
    address: 0x11800C0000100 | a<<24 | b<<3
    bus: RSL
    description: |
      This register contains the address index and control bits for access to memory ranges of BAR1.
      The index is built from supplied address [25:22].
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ADDR_IDX
        bits: 23..4
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Address index. Address bits [41:22] sent to L2C.

      - name: CA
        bits: 3
        access: R/W
        reset: 0
        typical: 0
        description: Cached. Set to 1 when access is not to be cached in L2.

      - name: END_SWP
        bits: 2..1
        access: R/W
        reset: 0x0
        typical: --
        description: Endian-swap mode.

      - name: ADDR_V
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Address valid. Set to 1 when the selected address range is valid.


  - name: PEM(0..3)_SPI_CTL
    title: PEM SPI Control Register
    address: 0x11800C0000180 | a<<24
    bus: RSL
    fields:
      - name: --
        bits: 63..14
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: START_BUSY
        bits: 13
        access: R/W
        reset: 0
        typical: 0
        description: Start/Busy status. Starts SPI xctn when written; reads 1 when EEPROM busy, 0 when complete.

      - name: TVALID
        bits: 12
        access: R/W
        reset: 0
        typical: 0
        description: |
          Reads 1 if at least one valid entry was read from EEPROM and written to a CSR. Write to
          clear status.

      - name: CMD
        bits: 11..9
        access: R/W
        reset: 0x0
        typical: 0x0
        description: SPI commands; WREN (110), WRDI (100), READ (011), WRITE (010), RDSR (101), WRSR (001)

      - name: ADR
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: EEPROM read/write address.


  - name: PEM(0..3)_SPI_DATA
    title: PEM SPI Data Register
    address: 0x11800C0000188 | a<<24
    bus: RSL
    description: |
      This register contains the most recently read or written SPI data and is unpredictable upon
      power-up.
    fields:
      - name: PREAMBLE
        bits: 63..48
        access: R/W/H
        reset: X
        typical: X
        description: EEPROM PREAMBLE read or write data.

      - name: --
        bits: 47..45
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CS2
        bits: 44
        access: R/W/H
        reset: X
        typical: X
        description: EEPROM CS2 read or write data bit.

      - name: ADR
        bits: 43..32
        access: R/W/H
        reset: X
        typical: X
        description: EEPROM CFG ADR read or write data.

      - name: DATA
        bits: 31..0
        access: R/W/H
        reset: X
        typical: X
        description: EEPROM DATA read or write data.


  - name: PEM(0..3)_CLK_EN
    title: PEM3 Clock Enable Register
    address: 0x11800C0000400 | a<<24
    bus: RSL
    description: This register contains the clock enable for ECLK and PCE_CLK.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PCECLK_GATE
        bits: 1
        access: R/W/H
        reset: 0
        typical: 0
        description: When set, PCE_CLK is gated off. When clear, PCE_CLK is enabled.

      - name: CSCLK_GATE
        bits: 0
        access: R/W/H
        reset: 0
        typical: 0
        description: When set, ECLK is gated off. When clear, ECLK is enabled.


  - name: PEM(0..3)_STRAP
    title: PEM Pin Strapping Register
    address: 0x11800C0000408 | a<<24
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PILANESWAP
        bits: 3
        access: RO/H
        reset: --
        typical: --
        description: |
          The value of the pi_select_laneswap pin, which is captured on chip cold reset. It is not
          affected by any other reset.  When set, lane swapping is performed to/from the
          SerDes. When clear, no lane swapping is performed.

      - name: PILANES8
        bits: 2
        access: RO/H
        reset: --
        typical: --
        description: |
          The value of the pi_select_8lanes pin, which is captured on chip cold reset. It is not
          affected by any other reset.  When set, the PEM is configured for a maximum of
          8-lanes, When clear, the PEM is configured for a maximum of 4-lanes.

      - name: PIMODE
        bits: 1..0
        access: RO/H
        reset: --
        typical: --
        description: |
          The value of the pi_select_mode[1:0] pins, which are captured on chip cold reset. They are
          not affected by any other reset.
          0x0 = EP mode, Gen1 speed.
          0x1 = EP mode, Gen2 speed.
          0x2 = EP mode, Gen3 speed.
          0x3 = RC mode, defaults to Gen3 speed.


  - name: PEM(0..3)_CFG
    title: PEM Application Configuration Register
    address: 0x11800C0000410 | a<<24
    bus: RSL
    description: Configuration of the PCIe Application.
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LANESWAP
        bits: 4
        access: R/W/H
        reset: --
        typical: --
        description: |
          This field enables overwriting the value for lane swapping. The reset value is captured on
          cold reset by the pin straps (see PEM()_STRAP[PILANESWAP]). When set, lane swapping is
          performed to/from the SerDes. When clear, no lane swapping is performed.

      - name: LANES8
        bits: 3
        access: R/W/H
        reset: --
        typical: --
        description: |
          This field enables overwriting the value for the maximum number of lanes. The reset value
          is captured on cold reset by the pin straps (see PEM()_STRAP[PILANES8]). When set, the
          PEM is configured for a maximum of 8 lanes. When clear, the PEM is configured for a
          maximum of 4 lanes. This value is used to set the maximum link width field in the core's
          link capabilities register (CFG031) to indicate the maximum number of lanes
          supported. Note that less lanes than the specified maximum can be configured for use via
          the core's link control register (CFG032) negotiated link width field.

      - name: HOSTMD
        bits: 2
        access: R/W/H
        reset: --
        typical: --
        description: |
          This field enables overwriting the value for host mode. The reset value is captured on
          cold reset by the pin straps. (See PEM()_STRAP[PIMODE]. The HOSTMD reset value is the
          bit-wise AND of the PIMODE straps.  As such, PEMs 0 and 2 are configurable and PEMs 1
          and 3 default to 0x1.)  When set, the PEM is configured to be a root complex. When clear,
          the PEM is configured to be an end point.

      - name: MD
        bits: 1..0
        access: R/W/H
        reset: --
        typical: --
        description: |
          This field enables overwriting the value for speed. The reset value is captured on cold
          reset by the pin straps (see PEM()_STRAP[PIMODE]). For a root complex configuration
          that is not running at Gen3 speed, the HOSTMD bit of this register must be set when this
          field is changed.
          0x0 = Gen1 speed.
          0x1 = Gen2 speed.
          0x2 = Gen3 speed.
          0x3 = Reserved.


  - name: PEM(0..3)_QLM
    title: PEM3 QLM Configuration Register
    address: 0x11800C0000418 | a<<24
    bus: RSL
    description: This register configures the PEM3 QLM.
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEM3QLM
        bits: 0
        access: R/W/H
        reset: --
        typical: --
        description: |
          When set, PEM3 is configured to send/receive traffic to QLM4. When clear, PEM3 is
          configured to send/receive traffic to QLM3. Note that this bit can only be set for PEM3,
          for all other PEMs it has no function. Note that this bit must only be set when both the
          associated PHYs and PEM3 are in reset. These conditions can be assured by setting the
          PEM(3)_ON[PEMON] bit after setting this bit.


  - name: PEM(0..3)_ON
    title: PEM3 On Status Register
    address: 0x11800C0000420 | a<<24
    bus: RSL
    description: This register indicates that PEM is configured and ready.
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PEMOOR
        bits: 1
        access: RO/H
        reset: --
        typical: --
        description: |
          Indication to software that the PEM has been taken out of reset (i.e. BIST is done) and it
          is safe to configure core CSRs.

      - name: PEMON
        bits: 0
        access: R/W/H
        reset: --
        typical: --
        description: |
          Indication to the QLM that the PEM is out of reset, configured, and ready to send/receive
          traffic. Setting this bit takes the configured PIPE out of reset.


  - name: PEM(0..3)_INT_SUM
    title: PEM Interrupt Summary Register
    address: 0x11800C0000428 | a<<24
    bus: RSL
    description: This register contains the different interrupt summary bits of the PEM.
    fields:
      - name: INTD
        bits: 63
        access: RO/H
        reset: 0
        typical: 0
        description: The PCIe controller received an INTD. This is a level sensitive interrupt.

      - name: INTC
        bits: 62
        access: RO/H
        reset: 0
        typical: 0
        description: The PCIe controller received an INTC. This is a level sensitive interrupt.

      - name: INTB
        bits: 61
        access: RO/H
        reset: 0
        typical: 0
        description: The PCIe controller received an INTB. This is a level sensitive interrupt.

      - name: INTA
        bits: 60
        access: RO/H
        reset: 0
        typical: 0
        description: The PCIe controller received an INTA. This is a level sensitive interrupt.

      - name: --
        bits: 59..14
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CRS_DR
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Had a CRS timeout when retries were disabled.

      - name: CRS_ER
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Had a CRS timeout when retries were enabled.

      - name: RDLK
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received read lock TLP.

      - name: --
        bits: 10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: UN_BX
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received N-TLP for unknown BAR.

      - name: UN_B2
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received N-TLP for BAR2 when BAR2 is disabled.

      - name: UN_B1
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received N-TLP for BAR1 when BAR1 index valid is not set.

      - name: UP_BX
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received P-TLP for an unknown BAR.

      - name: UP_B2
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received P-TLP for BAR2 when BAR2 is disabled.

      - name: UP_B1
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Received P-TLP for BAR1 when BAR1 index valid is not set.

      - name: --
        bits: 3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PMEI
        bits: 2
        access: RO/H
        reset: 0
        typical: 0
        description: PME interrupt (cfg_pme_int). This is a level sensitive interrupt.

      - name: SE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: System error, RC mode only.  (cfg_sys_err_rc)

      - name: AERI
        bits: 0
        access: RO/H
        reset: 0
        typical: 0
        description: |
          Advanced error reporting interrupt, RC mode only (cfg_aer_rc_err_int).
          This is a level sensitive interrupt.


  - name: PEM(0..3)_BIST_STATUS
    title: PEM BIST Status Register
    address: 0x11800C0000440 | a<<24
    bus: RSL
    description: This register contains results from BIST runs of PEM's memories.
    fields:
      - name: --
        bits: 63..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RETRYC
        bits: 25
        access: RO
        reset: 0
        typical: 0
        description: Retry buffer memory C.

      - name: SOT
        bits: 24
        access: RO
        reset: 0
        typical: 0
        description: Start of transfer memory.

      - name: RQHDRB0
        bits: 23
        access: RO
        reset: 0
        typical: 0
        description: Rx queue header memory buffer 0.

      - name: RQHDRB1
        bits: 22
        access: RO
        reset: 0
        typical: 0
        description: Rx queue header memory buffer 1.

      - name: RQDATAB0
        bits: 21
        access: RO
        reset: 0
        typical: 0
        description: Rx queue data buffer 0.

      - name: RQDATAB1
        bits: 20
        access: RO
        reset: 0
        typical: 0
        description: Rx queue data buffer 1.

      - name: TLPAN_D0
        bits: 19
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_afifo_data0.

      - name: TLPAN_D1
        bits: 18
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_afifo_data1.

      - name: TLPAN_CTL
        bits: 17
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_afifo_ctl.

      - name: TLPAP_D0
        bits: 16
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_afifo_data0.

      - name: TLPAP_D1
        bits: 15
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_afifo_data1.

      - name: TLPAP_CTL
        bits: 14
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_afifo_ctl.

      - name: TLPAC_D0
        bits: 13
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_afifo_data0.

      - name: TLPAC_D1
        bits: 12
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_afifo_data1.

      - name: TLPAC_CTL
        bits: 11
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_afifo_ctl.

      - name: PEAI_P2E
        bits: 10
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the peai__pesc_fifo.

      - name: TLPN_D0
        bits: 9
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_fifo_data0.

      - name: TLPN_D1
        bits: 8
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_fifo_data1.

      - name: TLPN_CTL
        bits: 7
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_n_fifo_ctl.

      - name: TLPP_D0
        bits: 6
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_fifo_data0.

      - name: TLPP_D1
        bits: 5
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_fifo_data1.

      - name: TLPP_CTL
        bits: 4
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_p_fifo_ctl.

      - name: TLPC_D0
        bits: 3
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_fifo_data0.

      - name: TLPC_D1
        bits: 2
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_fifo_data1.

      - name: TLPC_CTL
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the tlp_c_fifo_ctl.

      - name: M2S
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: BIST Status for the m2s_fifo.


  - name: PEM(0..3)_ECC_ENA
    title: PEM ECC Enable Register
    address: 0x11800C0000448 | a<<24
    bus: RSL
    description: Contains enables for TLP FIFO ECC RAMs.
    fields:
      - name: --
        bits: 63..35
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QHDR_B1_ENA
        bits: 34
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for Core's Q HDR Bank1 RAM.

      - name: QHDR_B0_ENA
        bits: 33
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for Core's Q HDR Bank0 RAM.

      - name: RTRY_ENA
        bits: 32
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for Core's RETRY RA.

      - name: --
        bits: 31..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: C_C_ENA
        bits: 8
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP CPL control FIFO.

      - name: C_D1_ENA
        bits: 7
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP CPL data1 FIFO.

      - name: C_D0_ENA
        bits: 6
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP CPL data0 FIFO.

      - name: N_C_ENA
        bits: 5
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP NP control FIFO.

      - name: N_D1_ENA
        bits: 4
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP NP data1 FIFO.

      - name: N_D0_ENA
        bits: 3
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP NP data0 FIFO.

      - name: P_C_ENA
        bits: 2
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP posted control FIFO.

      - name: P_D1_ENA
        bits: 1
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP posted data1 FIFO.

      - name: P_D0_ENA
        bits: 0
        access: R/W
        reset: 1
        typical: 1
        description: ECC enable for TLP posted data0 FIFO.


  - name: PEM(0..3)_ECC_SYND_CTRL
    title: PEM ECC Syndrome Control Register
    address: 0x11800C0000450 | a<<24
    bus: RSL
    description: This register contains syndrome control for TLP FIFO ECC RAMs.
    fields:
      - name: --
        bits: 63..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QHDR_B1_SYN
        bits: 37..36
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for Core's Q HDR Bank1 RAM.

      - name: QHDR_B0_SYN
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for Core's Q HDR Bank0 RAM.

      - name: RTRY_SYN
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for Core's RETRY RAM.

      - name: --
        bits: 31..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: C_C_SYN
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP CPL control FIFO.

      - name: C_D1_SYN
        bits: 15..14
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP CPL data1 FIFO.

      - name: C_D0_SYN
        bits: 13..12
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP CPL data0 FIFO.

      - name: N_C_SYN
        bits: 11..10
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP NP control FIFO.

      - name: N_D1_SYN
        bits: 9..8
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP NP data1 FIFO.

      - name: N_D0_SYN
        bits: 7..6
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP NP data0 FIFO.

      - name: P_C_SYN
        bits: 5..4
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP posted control FIFO.

      - name: P_D1_SYN
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP posted data1 FIFO.

      - name: P_D0_SYN
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Syndrome flip bits for TLP posted data0 FIFO.



