

================================================================
== Vivado HLS Report for 'block_mmul_helper'
================================================================
* Date:           Sun Nov 26 21:11:28 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.852 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1602|     1602| 16.020 us | 16.020 us |  1602|  1602|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1600|     1600|        16|         16|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      0|       0|    987|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    347|    -|
|Register         |        -|      -|     858|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     858|   1334|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |block_mmul_mac_mubkb_U1   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U2   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U3   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U4   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U5   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U6   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U7   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U8   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U9   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U10  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U11  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U12  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U13  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U14  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U15  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U16  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln15_1_fu_436_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln15_2_fu_502_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln15_3_fu_568_p2      |     *    |      0|  0|  33|           7|           7|
    |mul_ln15_fu_318_p2        |     *    |      0|  0|  33|           7|           7|
    |add_ln15_1_fu_486_p2      |     +    |      0|  0|  15|           7|           2|
    |add_ln15_2_fu_552_p2      |     +    |      0|  0|  15|           7|           2|
    |add_ln15_3_fu_640_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln15_4_fu_650_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln15_5_fu_660_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln15_6_fu_665_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln15_fu_420_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln16_1_fu_366_p2      |     +    |      0|  0|  15|           7|           2|
    |add_ln16_2_fu_393_p2      |     +    |      0|  0|  15|           7|           2|
    |add_ln16_3_fu_670_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln16_4_fu_680_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln16_5_fu_690_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln16_6_fu_695_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln16_7_fu_779_p2      |     +    |      0|  0|  19|          14|           7|
    |add_ln16_fu_339_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln18_10_fu_530_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_11_fu_541_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_12_fu_574_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_13_fu_585_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_14_fu_596_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_15_fu_607_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln18_1_fu_355_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_2_fu_382_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_3_fu_409_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_4_fu_442_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_5_fu_453_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_6_fu_464_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_7_fu_475_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_8_fu_508_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_9_fu_519_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln18_fu_328_p2        |     +    |      0|  0|  19|          14|          14|
    |k_fu_624_p2               |     +    |      0|  0|  15|           7|           1|
    |icmp_ln10_fu_618_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln14_fu_630_p2       |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln15_1_fu_426_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln15_2_fu_492_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln15_3_fu_558_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln15_fu_308_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln16_1_fu_372_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln16_2_fu_399_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln16_fu_345_p2       |   icmp   |      0|  0|  11|           7|           6|
    |grp_fu_294_p3             |  select  |      0|  0|  16|           1|           1|
    |grp_fu_301_p3             |  select  |      0|  0|  16|           1|           1|
    |select_ln14_14_fu_765_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln14_15_fu_772_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln15_1_fu_730_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln15_2_fu_751_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln15_3_fu_758_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln15_fu_716_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln16_1_fu_737_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln16_2_fu_744_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln16_fu_723_p3     |  select  |      0|  0|  16|           1|          16|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 987|         501|         547|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |A_address0       |  15|          3|   14|         42|
    |A_address1       |  15|          3|   14|         42|
    |B_address0       |  15|          3|   14|         42|
    |B_address1       |  15|          3|   14|         42|
    |ap_NS_fsm        |  93|         19|    1|         19|
    |k_0_reg_263      |   9|          2|    7|         14|
    |out_r_address0   |  44|          9|   14|        126|
    |out_r_address1   |  44|          9|   14|        126|
    |out_r_d0         |  44|          9|   16|        144|
    |out_r_d1         |  44|          9|   16|        144|
    |phi_mul_reg_274  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 347|         71|  138|        769|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_load_reg_1118          |  16|   0|   16|          0|
    |add_ln15_5_reg_1060      |  14|   0|   14|          0|
    |add_ln15_6_reg_1065      |  14|   0|   14|          0|
    |add_ln16_5_reg_1080      |  14|   0|   14|          0|
    |add_ln16_6_reg_1085      |  14|   0|   14|          0|
    |add_ln17_10_reg_1224     |  16|   0|   16|          0|
    |add_ln17_11_reg_1229     |  16|   0|   16|          0|
    |add_ln17_12_reg_1234     |  16|   0|   16|          0|
    |add_ln17_13_reg_1239     |  16|   0|   16|          0|
    |add_ln17_14_reg_1254     |  16|   0|   16|          0|
    |add_ln17_15_reg_1259     |  16|   0|   16|          0|
    |add_ln17_1_reg_1147      |  16|   0|   16|          0|
    |add_ln17_2_reg_1184      |  16|   0|   16|          0|
    |add_ln17_3_reg_1189      |  16|   0|   16|          0|
    |add_ln17_4_reg_1194      |  16|   0|   16|          0|
    |add_ln17_5_reg_1199      |  16|   0|   16|          0|
    |add_ln17_6_reg_1204      |  16|   0|   16|          0|
    |add_ln17_7_reg_1209      |  16|   0|   16|          0|
    |add_ln17_8_reg_1214      |  16|   0|   16|          0|
    |add_ln17_9_reg_1219      |  16|   0|   16|          0|
    |add_ln17_reg_1142        |  16|   0|   16|          0|
    |ap_CS_fsm                |  18|   0|   18|          0|
    |icmp_ln14_reg_1042       |   1|   0|    1|          0|
    |icmp_ln15_1_reg_944      |   1|   0|    1|          0|
    |icmp_ln15_2_reg_974      |   1|   0|    1|          0|
    |icmp_ln15_3_reg_1004     |   1|   0|    1|          0|
    |icmp_ln15_reg_879        |   1|   0|    1|          0|
    |icmp_ln16_1_reg_914      |   1|   0|    1|          0|
    |icmp_ln16_2_reg_929      |   1|   0|    1|          0|
    |icmp_ln16_reg_899        |   1|   0|    1|          0|
    |k_0_reg_263              |   7|   0|    7|          0|
    |k_reg_1037               |   7|   0|    7|          0|
    |mul_ln15_1_reg_949       |  12|   0|   14|          2|
    |mul_ln15_2_reg_979       |  12|   0|   14|          2|
    |mul_ln15_3_reg_1009      |  12|   0|   14|          2|
    |mul_ln15_reg_884         |  12|   0|   14|          2|
    |out_addr_10_reg_994      |  14|   0|   14|          0|
    |out_addr_11_reg_999      |  14|   0|   14|          0|
    |out_addr_12_reg_1014     |  14|   0|   14|          0|
    |out_addr_13_reg_1019     |  14|   0|   14|          0|
    |out_addr_14_reg_1024     |  14|   0|   14|          0|
    |out_addr_15_reg_1029     |  14|   0|   14|          0|
    |out_addr_1_reg_909       |  14|   0|   14|          0|
    |out_addr_2_reg_924       |  14|   0|   14|          0|
    |out_addr_3_reg_939       |  14|   0|   14|          0|
    |out_addr_4_reg_954       |  14|   0|   14|          0|
    |out_addr_5_reg_959       |  14|   0|   14|          0|
    |out_addr_6_reg_964       |  14|   0|   14|          0|
    |out_addr_7_reg_969       |  14|   0|   14|          0|
    |out_addr_8_reg_984       |  14|   0|   14|          0|
    |out_addr_9_reg_989       |  14|   0|   14|          0|
    |out_addr_reg_894         |  14|   0|   14|          0|
    |phi_mul_reg_274          |  14|   0|   14|          0|
    |reg_286                  |  16|   0|   16|          0|
    |reg_290                  |  16|   0|   16|          0|
    |select_ln14_14_reg_1244  |  16|   0|   16|          0|
    |select_ln14_15_reg_1249  |  16|   0|   16|          0|
    |select_ln15_1_reg_1134   |  16|   0|   16|          0|
    |select_ln15_2_reg_1168   |  16|   0|   16|          0|
    |select_ln15_3_reg_1176   |  16|   0|   16|          0|
    |select_ln15_reg_1110     |  16|   0|   16|          0|
    |select_ln16_1_reg_1152   |  16|   0|   16|          0|
    |select_ln16_2_reg_1160   |  16|   0|   16|          0|
    |select_ln16_reg_1126     |  16|   0|   16|          0|
    |zext_ln18_2_reg_904      |   7|   0|   14|          7|
    |zext_ln18_4_reg_919      |   7|   0|   14|          7|
    |zext_ln18_6_reg_934      |   7|   0|   14|          7|
    |zext_ln18_reg_889        |   7|   0|   14|          7|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 858|   0|  894|         36|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_start        |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_done         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_idle         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_ready        | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|A_address0      | out |   14|  ap_memory |         A         |     array    |
|A_ce0           | out |    1|  ap_memory |         A         |     array    |
|A_q0            |  in |   16|  ap_memory |         A         |     array    |
|A_address1      | out |   14|  ap_memory |         A         |     array    |
|A_ce1           | out |    1|  ap_memory |         A         |     array    |
|A_q1            |  in |   16|  ap_memory |         A         |     array    |
|B_address0      | out |   14|  ap_memory |         B         |     array    |
|B_ce0           | out |    1|  ap_memory |         B         |     array    |
|B_q0            |  in |   16|  ap_memory |         B         |     array    |
|B_address1      | out |   14|  ap_memory |         B         |     array    |
|B_ce1           | out |    1|  ap_memory |         B         |     array    |
|B_q1            |  in |   16|  ap_memory |         B         |     array    |
|out_r_address0  | out |   14|  ap_memory |       out_r       |     array    |
|out_r_ce0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d0        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q0        |  in |   16|  ap_memory |       out_r       |     array    |
|out_r_address1  | out |   14|  ap_memory |       out_r       |     array    |
|out_r_ce1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d1        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q1        |  in |   16|  ap_memory |       out_r       |     array    |
|ii              |  in |    7|   ap_none  |         ii        |    scalar    |
|jj              |  in |    7|   ap_none  |         jj        |    scalar    |
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.85>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%jj_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %jj)" [block_mmult.cc:4]   --->   Operation 19 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ii_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %ii)" [block_mmult.cc:4]   --->   Operation 20 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln15 = icmp ult i7 %ii_read, -28" [block_mmult.cc:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %ii_read to i14" [block_mmult.cc:15]   --->   Operation 22 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (4.17ns)   --->   "%mul_ln15 = mul i14 %zext_ln15, 100" [block_mmult.cc:15]   --->   Operation 23 'mul' 'mul_ln15' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %jj_read to i14" [block_mmult.cc:18]   --->   Operation 24 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.81ns)   --->   "%add_ln18 = add i14 %mul_ln15, %zext_ln18" [block_mmult.cc:18]   --->   Operation 25 'add' 'add_ln18' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i14 %add_ln18 to i64" [block_mmult.cc:18]   --->   Operation 26 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_1" [block_mmult.cc:18]   --->   Operation 27 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %jj_read, 1" [block_mmult.cc:16]   --->   Operation 28 'add' 'add_ln16' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln16 = icmp ult i7 %add_ln16, -28" [block_mmult.cc:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %add_ln16 to i14" [block_mmult.cc:18]   --->   Operation 30 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "%add_ln18_1 = add i14 %mul_ln15, %zext_ln18_2" [block_mmult.cc:18]   --->   Operation 31 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i14 %add_ln18_1 to i64" [block_mmult.cc:18]   --->   Operation 32 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_3" [block_mmult.cc:18]   --->   Operation 33 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln16_1 = add i7 %jj_read, 2" [block_mmult.cc:16]   --->   Operation 34 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln16_1 = icmp ult i7 %add_ln16_1, -28" [block_mmult.cc:16]   --->   Operation 35 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i7 %add_ln16_1 to i14" [block_mmult.cc:18]   --->   Operation 36 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.81ns)   --->   "%add_ln18_2 = add i14 %mul_ln15, %zext_ln18_4" [block_mmult.cc:18]   --->   Operation 37 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i14 %add_ln18_2 to i64" [block_mmult.cc:18]   --->   Operation 38 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_5" [block_mmult.cc:18]   --->   Operation 39 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln16_2 = add i7 %jj_read, 3" [block_mmult.cc:16]   --->   Operation 40 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.48ns)   --->   "%icmp_ln16_2 = icmp ult i7 %add_ln16_2, -28" [block_mmult.cc:16]   --->   Operation 41 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i7 %add_ln16_2 to i14" [block_mmult.cc:18]   --->   Operation 42 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.81ns)   --->   "%add_ln18_3 = add i14 %mul_ln15, %zext_ln18_6" [block_mmult.cc:18]   --->   Operation 43 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i14 %add_ln18_3 to i64" [block_mmult.cc:18]   --->   Operation 44 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_7" [block_mmult.cc:18]   --->   Operation 45 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln15 = add i7 %ii_read, 1" [block_mmult.cc:15]   --->   Operation 46 'add' 'add_ln15' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln15_1 = icmp ult i7 %add_ln15, -28" [block_mmult.cc:15]   --->   Operation 47 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %add_ln15 to i14" [block_mmult.cc:15]   --->   Operation 48 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (4.17ns)   --->   "%mul_ln15_1 = mul i14 %zext_ln15_1, 100" [block_mmult.cc:15]   --->   Operation 49 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln18_4 = add i14 %mul_ln15_1, %zext_ln18" [block_mmult.cc:18]   --->   Operation 50 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_4 to i64" [block_mmult.cc:18]   --->   Operation 51 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_8" [block_mmult.cc:18]   --->   Operation 52 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.81ns)   --->   "%add_ln18_5 = add i14 %mul_ln15_1, %zext_ln18_2" [block_mmult.cc:18]   --->   Operation 53 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i14 %add_ln18_5 to i64" [block_mmult.cc:18]   --->   Operation 54 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_9" [block_mmult.cc:18]   --->   Operation 55 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.81ns)   --->   "%add_ln18_6 = add i14 %mul_ln15_1, %zext_ln18_4" [block_mmult.cc:18]   --->   Operation 56 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i14 %add_ln18_6 to i64" [block_mmult.cc:18]   --->   Operation 57 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_10" [block_mmult.cc:18]   --->   Operation 58 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln18_7 = add i14 %mul_ln15_1, %zext_ln18_6" [block_mmult.cc:18]   --->   Operation 59 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i14 %add_ln18_7 to i64" [block_mmult.cc:18]   --->   Operation 60 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_11" [block_mmult.cc:18]   --->   Operation 61 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln15_1 = add i7 %ii_read, 2" [block_mmult.cc:15]   --->   Operation 62 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.48ns)   --->   "%icmp_ln15_2 = icmp ult i7 %add_ln15_1, -28" [block_mmult.cc:15]   --->   Operation 63 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %add_ln15_1 to i14" [block_mmult.cc:15]   --->   Operation 64 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (4.17ns)   --->   "%mul_ln15_2 = mul i14 %zext_ln15_2, 100" [block_mmult.cc:15]   --->   Operation 65 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.81ns)   --->   "%add_ln18_8 = add i14 %mul_ln15_2, %zext_ln18" [block_mmult.cc:18]   --->   Operation 66 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i14 %add_ln18_8 to i64" [block_mmult.cc:18]   --->   Operation 67 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_12" [block_mmult.cc:18]   --->   Operation 68 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.81ns)   --->   "%add_ln18_9 = add i14 %mul_ln15_2, %zext_ln18_2" [block_mmult.cc:18]   --->   Operation 69 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i14 %add_ln18_9 to i64" [block_mmult.cc:18]   --->   Operation 70 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_13" [block_mmult.cc:18]   --->   Operation 71 'getelementptr' 'out_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.81ns)   --->   "%add_ln18_10 = add i14 %mul_ln15_2, %zext_ln18_4" [block_mmult.cc:18]   --->   Operation 72 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i14 %add_ln18_10 to i64" [block_mmult.cc:18]   --->   Operation 73 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_14" [block_mmult.cc:18]   --->   Operation 74 'getelementptr' 'out_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln18_11 = add i14 %mul_ln15_2, %zext_ln18_6" [block_mmult.cc:18]   --->   Operation 75 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i14 %add_ln18_11 to i64" [block_mmult.cc:18]   --->   Operation 76 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_15" [block_mmult.cc:18]   --->   Operation 77 'getelementptr' 'out_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.87ns)   --->   "%add_ln15_2 = add i7 %ii_read, 3" [block_mmult.cc:15]   --->   Operation 78 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln15_3 = icmp ult i7 %add_ln15_2, -28" [block_mmult.cc:15]   --->   Operation 79 'icmp' 'icmp_ln15_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i7 %add_ln15_2 to i14" [block_mmult.cc:15]   --->   Operation 80 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln15_3 = mul i14 %zext_ln15_3, 100" [block_mmult.cc:15]   --->   Operation 81 'mul' 'mul_ln15_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln18_12 = add i14 %mul_ln15_3, %zext_ln18" [block_mmult.cc:18]   --->   Operation 82 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i14 %add_ln18_12 to i64" [block_mmult.cc:18]   --->   Operation 83 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_16" [block_mmult.cc:18]   --->   Operation 84 'getelementptr' 'out_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln18_13 = add i14 %mul_ln15_3, %zext_ln18_2" [block_mmult.cc:18]   --->   Operation 85 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i14 %add_ln18_13 to i64" [block_mmult.cc:18]   --->   Operation 86 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_17" [block_mmult.cc:18]   --->   Operation 87 'getelementptr' 'out_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.81ns)   --->   "%add_ln18_14 = add i14 %mul_ln15_3, %zext_ln18_4" [block_mmult.cc:18]   --->   Operation 88 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i14 %add_ln18_14 to i64" [block_mmult.cc:18]   --->   Operation 89 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_18" [block_mmult.cc:18]   --->   Operation 90 'getelementptr' 'out_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.81ns)   --->   "%add_ln18_15 = add i14 %mul_ln15_3, %zext_ln18_6" [block_mmult.cc:18]   --->   Operation 91 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i14 %add_ln18_15 to i64" [block_mmult.cc:18]   --->   Operation 92 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln18_19" [block_mmult.cc:18]   --->   Operation 93 'getelementptr' 'out_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.76ns)   --->   "br label %1" [block_mmult.cc:10]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %0 ], [ %k, %hls_label_0 ]"   --->   Operation 95 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln16_7, %hls_label_0 ]" [block_mmult.cc:16]   --->   Operation 96 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %k_0, -28" [block_mmult.cc:10]   --->   Operation 97 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [block_mmult.cc:10]   --->   Operation 99 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %hls_label_0" [block_mmult.cc:10]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %k_0, 0" [block_mmult.cc:14]   --->   Operation 101 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i7 %k_0 to i14" [block_mmult.cc:15]   --->   Operation 102 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.81ns)   --->   "%add_ln15_3 = add i14 %mul_ln15, %zext_ln15_4" [block_mmult.cc:15]   --->   Operation 103 'add' 'add_ln15_3' <Predicate = (!icmp_ln10 & icmp_ln15)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i14 %add_ln15_3 to i64" [block_mmult.cc:15]   --->   Operation 104 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln10 & icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln15_5" [block_mmult.cc:15]   --->   Operation 105 'getelementptr' 'A_addr' <Predicate = (!icmp_ln10 & icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.81ns)   --->   "%add_ln15_4 = add i14 %mul_ln15_1, %zext_ln15_4" [block_mmult.cc:15]   --->   Operation 106 'add' 'add_ln15_4' <Predicate = (!icmp_ln10 & icmp_ln15_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i14 %add_ln15_4 to i64" [block_mmult.cc:15]   --->   Operation 107 'zext' 'zext_ln15_6' <Predicate = (!icmp_ln10 & icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln15_6" [block_mmult.cc:15]   --->   Operation 108 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln10 & icmp_ln15_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln15_5 = add i14 %mul_ln15_2, %zext_ln15_4" [block_mmult.cc:15]   --->   Operation 109 'add' 'add_ln15_5' <Predicate = (!icmp_ln10 & icmp_ln15_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln15_6 = add i14 %mul_ln15_3, %zext_ln15_4" [block_mmult.cc:15]   --->   Operation 110 'add' 'add_ln15_6' <Predicate = (!icmp_ln10 & icmp_ln15_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.81ns)   --->   "%add_ln16_3 = add i14 %phi_mul, %zext_ln18" [block_mmult.cc:16]   --->   Operation 111 'add' 'add_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln16_3 to i64" [block_mmult.cc:16]   --->   Operation 112 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln16" [block_mmult.cc:16]   --->   Operation 113 'getelementptr' 'B_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln16_4 = add i14 %phi_mul, %zext_ln18_2" [block_mmult.cc:16]   --->   Operation 114 'add' 'add_ln16_4' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i14 %add_ln16_4 to i64" [block_mmult.cc:16]   --->   Operation 115 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln16_1" [block_mmult.cc:16]   --->   Operation 116 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.81ns)   --->   "%add_ln16_5 = add i14 %phi_mul, %zext_ln18_4" [block_mmult.cc:16]   --->   Operation 117 'add' 'add_ln16_5' <Predicate = (!icmp_ln10 & icmp_ln16_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.81ns)   --->   "%add_ln16_6 = add i14 %phi_mul, %zext_ln18_6" [block_mmult.cc:16]   --->   Operation 118 'add' 'add_ln16_6' <Predicate = (!icmp_ln10 & icmp_ln16_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:14]   --->   Operation 119 'load' 'out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:15]   --->   Operation 120 'load' 'A_load' <Predicate = (!icmp_ln10 & icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:16]   --->   Operation 121 'load' 'B_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:14]   --->   Operation 122 'load' 'out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:16]   --->   Operation 123 'load' 'B_load_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:15]   --->   Operation 124 'load' 'A_load_1' <Predicate = (!icmp_ln10 & icmp_ln15_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i14 %add_ln15_5 to i64" [block_mmult.cc:15]   --->   Operation 125 'zext' 'zext_ln15_7' <Predicate = (icmp_ln15_2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln15_7" [block_mmult.cc:15]   --->   Operation 126 'getelementptr' 'A_addr_2' <Predicate = (icmp_ln15_2)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i14 %add_ln15_6 to i64" [block_mmult.cc:15]   --->   Operation 127 'zext' 'zext_ln15_8' <Predicate = (icmp_ln15_3)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln15_8" [block_mmult.cc:15]   --->   Operation 128 'getelementptr' 'A_addr_3' <Predicate = (icmp_ln15_3)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i14 %add_ln16_5 to i64" [block_mmult.cc:16]   --->   Operation 129 'zext' 'zext_ln16_2' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln16_2" [block_mmult.cc:16]   --->   Operation 130 'getelementptr' 'B_addr_2' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i14 %add_ln16_6 to i64" [block_mmult.cc:16]   --->   Operation 131 'zext' 'zext_ln16_3' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln16_3" [block_mmult.cc:16]   --->   Operation 132 'getelementptr' 'B_addr_3' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:14]   --->   Operation 133 'load' 'out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:15]   --->   Operation 134 'load' 'A_load' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 135 [1/1] (0.80ns)   --->   "%select_ln15 = select i1 %icmp_ln15, i16 %A_load, i16 0" [block_mmult.cc:15]   --->   Operation 135 'select' 'select_ln15' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:16]   --->   Operation 136 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:14]   --->   Operation 137 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:16]   --->   Operation 138 'load' 'B_load_1' <Predicate = (icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 139 [1/1] (0.80ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i16 %B_load_1, i16 0" [block_mmult.cc:16]   --->   Operation 139 'select' 'select_ln16' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:14]   --->   Operation 140 'load' 'out_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:16]   --->   Operation 141 'load' 'B_load_2' <Predicate = (icmp_ln16_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:14]   --->   Operation 142 'load' 'out_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%B_load_3 = load i16* %B_addr_3, align 2" [block_mmult.cc:16]   --->   Operation 143 'load' 'B_load_3' <Predicate = (icmp_ln16_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:15]   --->   Operation 144 'load' 'A_load_1' <Predicate = (icmp_ln15_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 145 [1/1] (0.80ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15_1, i16 %A_load_1, i16 0" [block_mmult.cc:15]   --->   Operation 145 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:15]   --->   Operation 146 'load' 'A_load_2' <Predicate = (icmp_ln15_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:15]   --->   Operation 147 'load' 'A_load_3' <Predicate = (icmp_ln15_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 148 [1/1] (0.80ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i16 0, i16 %out_load" [block_mmult.cc:14]   --->   Operation 148 'select' 'select_ln14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (3.36ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %select_ln15, %B_load" [block_mmult.cc:17]   --->   Operation 149 'mul' 'mul_ln17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %select_ln14, %mul_ln17" [block_mmult.cc:17]   --->   Operation 150 'add' 'add_ln17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.80ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14, i16 0, i16 %out_load_1" [block_mmult.cc:14]   --->   Operation 151 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i16 %select_ln15, %select_ln16" [block_mmult.cc:17]   --->   Operation 152 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_1 = add i16 %select_ln14_1, %mul_ln17_1" [block_mmult.cc:17]   --->   Operation 153 'add' 'add_ln17_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:14]   --->   Operation 154 'load' 'out_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 155 [1/2] (3.25ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:16]   --->   Operation 155 'load' 'B_load_2' <Predicate = (icmp_ln16_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 156 [1/1] (0.80ns)   --->   "%select_ln16_1 = select i1 %icmp_ln16_1, i16 %B_load_2, i16 0" [block_mmult.cc:16]   --->   Operation 156 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:14]   --->   Operation 157 'load' 'out_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 158 [1/2] (3.25ns)   --->   "%B_load_3 = load i16* %B_addr_3, align 2" [block_mmult.cc:16]   --->   Operation 158 'load' 'B_load_3' <Predicate = (icmp_ln16_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 159 [1/1] (0.80ns)   --->   "%select_ln16_2 = select i1 %icmp_ln16_2, i16 %B_load_3, i16 0" [block_mmult.cc:16]   --->   Operation 159 'select' 'select_ln16_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [2/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:14]   --->   Operation 160 'load' 'out_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 161 [2/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:14]   --->   Operation 161 'load' 'out_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 162 [1/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:15]   --->   Operation 162 'load' 'A_load_2' <Predicate = (icmp_ln15_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 163 [1/1] (0.80ns)   --->   "%select_ln15_2 = select i1 %icmp_ln15_2, i16 %A_load_2, i16 0" [block_mmult.cc:15]   --->   Operation 163 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:15]   --->   Operation 164 'load' 'A_load_3' <Predicate = (icmp_ln15_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 165 [1/1] (0.80ns)   --->   "%select_ln15_3 = select i1 %icmp_ln15_3, i16 %A_load_3, i16 0" [block_mmult.cc:15]   --->   Operation 165 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 166 [1/1] (0.80ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14, i16 0, i16 %out_load_2" [block_mmult.cc:14]   --->   Operation 166 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i16 %select_ln15, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 167 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_2 = add i16 %select_ln14_2, %mul_ln17_2" [block_mmult.cc:17]   --->   Operation 168 'add' 'add_ln17_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.80ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14, i16 0, i16 %out_load_3" [block_mmult.cc:14]   --->   Operation 169 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_3)   --->   "%mul_ln17_3 = mul i16 %select_ln15, %select_ln16_2" [block_mmult.cc:17]   --->   Operation 170 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_3 = add i16 %select_ln14_3, %mul_ln17_3" [block_mmult.cc:17]   --->   Operation 171 'add' 'add_ln17_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:14]   --->   Operation 172 'load' 'out_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 173 [1/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:14]   --->   Operation 173 'load' 'out_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:14]   --->   Operation 174 'load' 'out_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 175 [2/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:14]   --->   Operation 175 'load' 'out_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 176 [1/1] (0.80ns)   --->   "%select_ln14_4 = select i1 %icmp_ln14, i16 0, i16 %out_load_4" [block_mmult.cc:14]   --->   Operation 176 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_4)   --->   "%mul_ln17_4 = mul i16 %select_ln15_1, %B_load" [block_mmult.cc:17]   --->   Operation 177 'mul' 'mul_ln17_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_4 = add i16 %select_ln14_4, %mul_ln17_4" [block_mmult.cc:17]   --->   Operation 178 'add' 'add_ln17_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.80ns)   --->   "%select_ln14_5 = select i1 %icmp_ln14, i16 0, i16 %out_load_5" [block_mmult.cc:14]   --->   Operation 179 'select' 'select_ln14_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_5)   --->   "%mul_ln17_5 = mul i16 %select_ln15_1, %select_ln16" [block_mmult.cc:17]   --->   Operation 180 'mul' 'mul_ln17_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_5 = add i16 %select_ln14_5, %mul_ln17_5" [block_mmult.cc:17]   --->   Operation 181 'add' 'add_ln17_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:14]   --->   Operation 182 'load' 'out_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:14]   --->   Operation 183 'load' 'out_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:14]   --->   Operation 184 'load' 'out_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:14]   --->   Operation 185 'load' 'out_load_9' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 186 [1/1] (0.80ns)   --->   "%select_ln14_6 = select i1 %icmp_ln14, i16 0, i16 %out_load_6" [block_mmult.cc:14]   --->   Operation 186 'select' 'select_ln14_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_6)   --->   "%mul_ln17_6 = mul i16 %select_ln15_1, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 187 'mul' 'mul_ln17_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_6 = add i16 %select_ln14_6, %mul_ln17_6" [block_mmult.cc:17]   --->   Operation 188 'add' 'add_ln17_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/1] (0.80ns)   --->   "%select_ln14_7 = select i1 %icmp_ln14, i16 0, i16 %out_load_7" [block_mmult.cc:14]   --->   Operation 189 'select' 'select_ln14_7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_7)   --->   "%mul_ln17_7 = mul i16 %select_ln15_1, %select_ln16_2" [block_mmult.cc:17]   --->   Operation 190 'mul' 'mul_ln17_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 191 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_7 = add i16 %select_ln14_7, %mul_ln17_7" [block_mmult.cc:17]   --->   Operation 191 'add' 'add_ln17_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 192 [1/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:14]   --->   Operation 192 'load' 'out_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 193 [1/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:14]   --->   Operation 193 'load' 'out_load_9' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 194 [2/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:14]   --->   Operation 194 'load' 'out_load_10' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:14]   --->   Operation 195 'load' 'out_load_11' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 196 [1/1] (0.80ns)   --->   "%select_ln14_8 = select i1 %icmp_ln14, i16 0, i16 %out_load_8" [block_mmult.cc:14]   --->   Operation 196 'select' 'select_ln14_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_8)   --->   "%mul_ln17_8 = mul i16 %select_ln15_2, %B_load" [block_mmult.cc:17]   --->   Operation 197 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 198 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_8 = add i16 %select_ln14_8, %mul_ln17_8" [block_mmult.cc:17]   --->   Operation 198 'add' 'add_ln17_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [1/1] (0.80ns)   --->   "%select_ln14_9 = select i1 %icmp_ln14, i16 0, i16 %out_load_9" [block_mmult.cc:14]   --->   Operation 199 'select' 'select_ln14_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_9)   --->   "%mul_ln17_9 = mul i16 %select_ln15_2, %select_ln16" [block_mmult.cc:17]   --->   Operation 200 'mul' 'mul_ln17_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_9 = add i16 %select_ln14_9, %mul_ln17_9" [block_mmult.cc:17]   --->   Operation 201 'add' 'add_ln17_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:14]   --->   Operation 202 'load' 'out_load_10' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 203 [1/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:14]   --->   Operation 203 'load' 'out_load_11' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 204 [2/2] (3.25ns)   --->   "%out_load_12 = load i16* %out_addr_12, align 2" [block_mmult.cc:14]   --->   Operation 204 'load' 'out_load_12' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 205 [2/2] (3.25ns)   --->   "%out_load_13 = load i16* %out_addr_13, align 2" [block_mmult.cc:14]   --->   Operation 205 'load' 'out_load_13' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 206 [1/1] (0.80ns)   --->   "%select_ln14_10 = select i1 %icmp_ln14, i16 0, i16 %out_load_10" [block_mmult.cc:14]   --->   Operation 206 'select' 'select_ln14_10' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_10)   --->   "%mul_ln17_10 = mul i16 %select_ln15_2, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 207 'mul' 'mul_ln17_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_10 = add i16 %select_ln14_10, %mul_ln17_10" [block_mmult.cc:17]   --->   Operation 208 'add' 'add_ln17_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (0.80ns)   --->   "%select_ln14_11 = select i1 %icmp_ln14, i16 0, i16 %out_load_11" [block_mmult.cc:14]   --->   Operation 209 'select' 'select_ln14_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_11)   --->   "%mul_ln17_11 = mul i16 %select_ln15_2, %select_ln16_2" [block_mmult.cc:17]   --->   Operation 210 'mul' 'mul_ln17_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 211 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_11 = add i16 %select_ln14_11, %mul_ln17_11" [block_mmult.cc:17]   --->   Operation 211 'add' 'add_ln17_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/2] (3.25ns)   --->   "%out_load_12 = load i16* %out_addr_12, align 2" [block_mmult.cc:14]   --->   Operation 212 'load' 'out_load_12' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 213 [1/2] (3.25ns)   --->   "%out_load_13 = load i16* %out_addr_13, align 2" [block_mmult.cc:14]   --->   Operation 213 'load' 'out_load_13' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 214 [2/2] (3.25ns)   --->   "%out_load_14 = load i16* %out_addr_14, align 2" [block_mmult.cc:14]   --->   Operation 214 'load' 'out_load_14' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 215 [2/2] (3.25ns)   --->   "%out_load_15 = load i16* %out_addr_15, align 2" [block_mmult.cc:14]   --->   Operation 215 'load' 'out_load_15' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 216 [1/1] (3.25ns)   --->   "store i16 %add_ln17, i16* %out_addr, align 2" [block_mmult.cc:18]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 217 [1/1] (3.25ns)   --->   "store i16 %add_ln17_1, i16* %out_addr_1, align 2" [block_mmult.cc:18]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 218 [1/1] (0.80ns)   --->   "%select_ln14_12 = select i1 %icmp_ln14, i16 0, i16 %out_load_12" [block_mmult.cc:14]   --->   Operation 218 'select' 'select_ln14_12' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_12)   --->   "%mul_ln17_12 = mul i16 %select_ln15_3, %B_load" [block_mmult.cc:17]   --->   Operation 219 'mul' 'mul_ln17_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_12 = add i16 %select_ln14_12, %mul_ln17_12" [block_mmult.cc:17]   --->   Operation 220 'add' 'add_ln17_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (0.80ns)   --->   "%select_ln14_13 = select i1 %icmp_ln14, i16 0, i16 %out_load_13" [block_mmult.cc:14]   --->   Operation 221 'select' 'select_ln14_13' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_13)   --->   "%mul_ln17_13 = mul i16 %select_ln15_3, %select_ln16" [block_mmult.cc:17]   --->   Operation 222 'mul' 'mul_ln17_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_13 = add i16 %select_ln14_13, %mul_ln17_13" [block_mmult.cc:17]   --->   Operation 223 'add' 'add_ln17_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 224 [1/2] (3.25ns)   --->   "%out_load_14 = load i16* %out_addr_14, align 2" [block_mmult.cc:14]   --->   Operation 224 'load' 'out_load_14' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 225 [1/1] (0.80ns)   --->   "%select_ln14_14 = select i1 %icmp_ln14, i16 0, i16 %out_load_14" [block_mmult.cc:14]   --->   Operation 225 'select' 'select_ln14_14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 226 [1/2] (3.25ns)   --->   "%out_load_15 = load i16* %out_addr_15, align 2" [block_mmult.cc:14]   --->   Operation 226 'load' 'out_load_15' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 227 [1/1] (0.80ns)   --->   "%select_ln14_15 = select i1 %icmp_ln14, i16 0, i16 %out_load_15" [block_mmult.cc:14]   --->   Operation 227 'select' 'select_ln14_15' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 228 [1/1] (3.25ns)   --->   "store i16 %add_ln17_2, i16* %out_addr_2, align 2" [block_mmult.cc:18]   --->   Operation 228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 229 [1/1] (3.25ns)   --->   "store i16 %add_ln17_3, i16* %out_addr_3, align 2" [block_mmult.cc:18]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 230 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_14)   --->   "%mul_ln17_14 = mul i16 %select_ln15_3, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 230 'mul' 'mul_ln17_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 231 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_14 = add i16 %select_ln14_14, %mul_ln17_14" [block_mmult.cc:17]   --->   Operation 231 'add' 'add_ln17_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_15)   --->   "%mul_ln17_15 = mul i16 %select_ln15_3, %select_ln16_2" [block_mmult.cc:17]   --->   Operation 232 'mul' 'mul_ln17_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_15 = add i16 %select_ln14_15, %mul_ln17_15" [block_mmult.cc:17]   --->   Operation 233 'add' 'add_ln17_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 234 [1/1] (3.25ns)   --->   "store i16 %add_ln17_4, i16* %out_addr_4, align 2" [block_mmult.cc:18]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 235 [1/1] (3.25ns)   --->   "store i16 %add_ln17_5, i16* %out_addr_5, align 2" [block_mmult.cc:18]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 236 [1/1] (3.25ns)   --->   "store i16 %add_ln17_6, i16* %out_addr_6, align 2" [block_mmult.cc:18]   --->   Operation 236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 237 [1/1] (3.25ns)   --->   "store i16 %add_ln17_7, i16* %out_addr_7, align 2" [block_mmult.cc:18]   --->   Operation 237 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 238 [1/1] (3.25ns)   --->   "store i16 %add_ln17_8, i16* %out_addr_8, align 2" [block_mmult.cc:18]   --->   Operation 238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 239 [1/1] (3.25ns)   --->   "store i16 %add_ln17_9, i16* %out_addr_9, align 2" [block_mmult.cc:18]   --->   Operation 239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %add_ln17_10, i16* %out_addr_10, align 2" [block_mmult.cc:18]   --->   Operation 240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 241 [1/1] (3.25ns)   --->   "store i16 %add_ln17_11, i16* %out_addr_11, align 2" [block_mmult.cc:18]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 242 [1/1] (3.25ns)   --->   "store i16 %add_ln17_12, i16* %out_addr_12, align 2" [block_mmult.cc:18]   --->   Operation 242 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 243 [1/1] (3.25ns)   --->   "store i16 %add_ln17_13, i16* %out_addr_13, align 2" [block_mmult.cc:18]   --->   Operation 243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [block_mmult.cc:10]   --->   Operation 244 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:11]   --->   Operation 245 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.81ns)   --->   "%add_ln16_7 = add i14 %phi_mul, 100" [block_mmult.cc:16]   --->   Operation 246 'add' 'add_ln16_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (3.25ns)   --->   "store i16 %add_ln17_14, i16* %out_addr_14, align 2" [block_mmult.cc:18]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 248 [1/1] (3.25ns)   --->   "store i16 %add_ln17_15, i16* %out_addr_15, align 2" [block_mmult.cc:18]   --->   Operation 248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [block_mmult.cc:21]   --->   Operation 249 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "br label %1" [block_mmult.cc:10]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:22]   --->   Operation 251 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read             ) [ 0000000000000000000]
ii_read           (read             ) [ 0000000000000000000]
icmp_ln15         (icmp             ) [ 0011111111111111110]
zext_ln15         (zext             ) [ 0000000000000000000]
mul_ln15          (mul              ) [ 0011111111111111110]
zext_ln18         (zext             ) [ 0011111111111111110]
add_ln18          (add              ) [ 0000000000000000000]
zext_ln18_1       (zext             ) [ 0000000000000000000]
out_addr          (getelementptr    ) [ 0011111111111111110]
add_ln16          (add              ) [ 0000000000000000000]
icmp_ln16         (icmp             ) [ 0011111111111111110]
zext_ln18_2       (zext             ) [ 0011111111111111110]
add_ln18_1        (add              ) [ 0000000000000000000]
zext_ln18_3       (zext             ) [ 0000000000000000000]
out_addr_1        (getelementptr    ) [ 0011111111111111110]
add_ln16_1        (add              ) [ 0000000000000000000]
icmp_ln16_1       (icmp             ) [ 0011111111111111110]
zext_ln18_4       (zext             ) [ 0011111111111111110]
add_ln18_2        (add              ) [ 0000000000000000000]
zext_ln18_5       (zext             ) [ 0000000000000000000]
out_addr_2        (getelementptr    ) [ 0011111111111111110]
add_ln16_2        (add              ) [ 0000000000000000000]
icmp_ln16_2       (icmp             ) [ 0011111111111111110]
zext_ln18_6       (zext             ) [ 0011111111111111110]
add_ln18_3        (add              ) [ 0000000000000000000]
zext_ln18_7       (zext             ) [ 0000000000000000000]
out_addr_3        (getelementptr    ) [ 0011111111111111110]
add_ln15          (add              ) [ 0000000000000000000]
icmp_ln15_1       (icmp             ) [ 0011111111111111110]
zext_ln15_1       (zext             ) [ 0000000000000000000]
mul_ln15_1        (mul              ) [ 0011111111111111110]
add_ln18_4        (add              ) [ 0000000000000000000]
zext_ln18_8       (zext             ) [ 0000000000000000000]
out_addr_4        (getelementptr    ) [ 0011111111111111110]
add_ln18_5        (add              ) [ 0000000000000000000]
zext_ln18_9       (zext             ) [ 0000000000000000000]
out_addr_5        (getelementptr    ) [ 0011111111111111110]
add_ln18_6        (add              ) [ 0000000000000000000]
zext_ln18_10      (zext             ) [ 0000000000000000000]
out_addr_6        (getelementptr    ) [ 0011111111111111110]
add_ln18_7        (add              ) [ 0000000000000000000]
zext_ln18_11      (zext             ) [ 0000000000000000000]
out_addr_7        (getelementptr    ) [ 0011111111111111110]
add_ln15_1        (add              ) [ 0000000000000000000]
icmp_ln15_2       (icmp             ) [ 0011111111111111110]
zext_ln15_2       (zext             ) [ 0000000000000000000]
mul_ln15_2        (mul              ) [ 0011111111111111110]
add_ln18_8        (add              ) [ 0000000000000000000]
zext_ln18_12      (zext             ) [ 0000000000000000000]
out_addr_8        (getelementptr    ) [ 0011111111111111110]
add_ln18_9        (add              ) [ 0000000000000000000]
zext_ln18_13      (zext             ) [ 0000000000000000000]
out_addr_9        (getelementptr    ) [ 0011111111111111110]
add_ln18_10       (add              ) [ 0000000000000000000]
zext_ln18_14      (zext             ) [ 0000000000000000000]
out_addr_10       (getelementptr    ) [ 0011111111111111110]
add_ln18_11       (add              ) [ 0000000000000000000]
zext_ln18_15      (zext             ) [ 0000000000000000000]
out_addr_11       (getelementptr    ) [ 0011111111111111110]
add_ln15_2        (add              ) [ 0000000000000000000]
icmp_ln15_3       (icmp             ) [ 0011111111111111110]
zext_ln15_3       (zext             ) [ 0000000000000000000]
mul_ln15_3        (mul              ) [ 0011111111111111110]
add_ln18_12       (add              ) [ 0000000000000000000]
zext_ln18_16      (zext             ) [ 0000000000000000000]
out_addr_12       (getelementptr    ) [ 0011111111111111110]
add_ln18_13       (add              ) [ 0000000000000000000]
zext_ln18_17      (zext             ) [ 0000000000000000000]
out_addr_13       (getelementptr    ) [ 0011111111111111110]
add_ln18_14       (add              ) [ 0000000000000000000]
zext_ln18_18      (zext             ) [ 0000000000000000000]
out_addr_14       (getelementptr    ) [ 0011111111111111110]
add_ln18_15       (add              ) [ 0000000000000000000]
zext_ln18_19      (zext             ) [ 0000000000000000000]
out_addr_15       (getelementptr    ) [ 0011111111111111110]
br_ln10           (br               ) [ 0111111111111111110]
k_0               (phi              ) [ 0010000000000000000]
phi_mul           (phi              ) [ 0011111111111111110]
icmp_ln10         (icmp             ) [ 0011111111111111110]
empty             (speclooptripcount) [ 0000000000000000000]
k                 (add              ) [ 0111111111111111110]
br_ln10           (br               ) [ 0000000000000000000]
icmp_ln14         (icmp             ) [ 0001111111100000000]
zext_ln15_4       (zext             ) [ 0000000000000000000]
add_ln15_3        (add              ) [ 0000000000000000000]
zext_ln15_5       (zext             ) [ 0000000000000000000]
A_addr            (getelementptr    ) [ 0001000000000000000]
add_ln15_4        (add              ) [ 0000000000000000000]
zext_ln15_6       (zext             ) [ 0000000000000000000]
A_addr_1          (getelementptr    ) [ 0001000000000000000]
add_ln15_5        (add              ) [ 0001000000000000000]
add_ln15_6        (add              ) [ 0001000000000000000]
add_ln16_3        (add              ) [ 0000000000000000000]
zext_ln16         (zext             ) [ 0000000000000000000]
B_addr            (getelementptr    ) [ 0001000000000000000]
add_ln16_4        (add              ) [ 0000000000000000000]
zext_ln16_1       (zext             ) [ 0000000000000000000]
B_addr_1          (getelementptr    ) [ 0001000000000000000]
add_ln16_5        (add              ) [ 0001000000000000000]
add_ln16_6        (add              ) [ 0001000000000000000]
zext_ln15_7       (zext             ) [ 0000000000000000000]
A_addr_2          (getelementptr    ) [ 0000100000000000000]
zext_ln15_8       (zext             ) [ 0000000000000000000]
A_addr_3          (getelementptr    ) [ 0000100000000000000]
zext_ln16_2       (zext             ) [ 0000000000000000000]
B_addr_2          (getelementptr    ) [ 0000100000000000000]
zext_ln16_3       (zext             ) [ 0000000000000000000]
B_addr_3          (getelementptr    ) [ 0000100000000000000]
out_load          (load             ) [ 0000100000000000000]
A_load            (load             ) [ 0000000000000000000]
select_ln15       (select           ) [ 0000110000000000000]
B_load            (load             ) [ 0000111111100000000]
out_load_1        (load             ) [ 0000100000000000000]
B_load_1          (load             ) [ 0000000000000000000]
select_ln16       (select           ) [ 0000111111100000000]
A_load_1          (load             ) [ 0000000000000000000]
select_ln15_1     (select           ) [ 0000111100000000000]
select_ln14       (select           ) [ 0000000000000000000]
mul_ln17          (mul              ) [ 0000000000000000000]
add_ln17          (add              ) [ 0000011111100000000]
select_ln14_1     (select           ) [ 0000000000000000000]
mul_ln17_1        (mul              ) [ 0000000000000000000]
add_ln17_1        (add              ) [ 0000011111100000000]
out_load_2        (load             ) [ 0000010000000000000]
B_load_2          (load             ) [ 0000000000000000000]
select_ln16_1     (select           ) [ 0000011111110000000]
out_load_3        (load             ) [ 0000010000000000000]
B_load_3          (load             ) [ 0000000000000000000]
select_ln16_2     (select           ) [ 0000011111110000000]
A_load_2          (load             ) [ 0000000000000000000]
select_ln15_2     (select           ) [ 0000011111000000000]
A_load_3          (load             ) [ 0000000000000000000]
select_ln15_3     (select           ) [ 0000011111110000000]
select_ln14_2     (select           ) [ 0000000000000000000]
mul_ln17_2        (mul              ) [ 0000000000000000000]
add_ln17_2        (add              ) [ 0000001111110000000]
select_ln14_3     (select           ) [ 0000000000000000000]
mul_ln17_3        (mul              ) [ 0000000000000000000]
add_ln17_3        (add              ) [ 0000001111110000000]
out_load_4        (load             ) [ 0000001000000000000]
out_load_5        (load             ) [ 0000001000000000000]
select_ln14_4     (select           ) [ 0000000000000000000]
mul_ln17_4        (mul              ) [ 0000000000000000000]
add_ln17_4        (add              ) [ 0000000111111000000]
select_ln14_5     (select           ) [ 0000000000000000000]
mul_ln17_5        (mul              ) [ 0000000000000000000]
add_ln17_5        (add              ) [ 0000000111111000000]
out_load_6        (load             ) [ 0000000100000000000]
out_load_7        (load             ) [ 0000000100000000000]
select_ln14_6     (select           ) [ 0000000000000000000]
mul_ln17_6        (mul              ) [ 0000000000000000000]
add_ln17_6        (add              ) [ 0000000011111100000]
select_ln14_7     (select           ) [ 0000000000000000000]
mul_ln17_7        (mul              ) [ 0000000000000000000]
add_ln17_7        (add              ) [ 0000000011111100000]
out_load_8        (load             ) [ 0000000010000000000]
out_load_9        (load             ) [ 0000000010000000000]
select_ln14_8     (select           ) [ 0000000000000000000]
mul_ln17_8        (mul              ) [ 0000000000000000000]
add_ln17_8        (add              ) [ 0000000001111110000]
select_ln14_9     (select           ) [ 0000000000000000000]
mul_ln17_9        (mul              ) [ 0000000000000000000]
add_ln17_9        (add              ) [ 0000000001111110000]
out_load_10       (load             ) [ 0000000001000000000]
out_load_11       (load             ) [ 0000000001000000000]
select_ln14_10    (select           ) [ 0000000000000000000]
mul_ln17_10       (mul              ) [ 0000000000000000000]
add_ln17_10       (add              ) [ 0000000000111111000]
select_ln14_11    (select           ) [ 0000000000000000000]
mul_ln17_11       (mul              ) [ 0000000000000000000]
add_ln17_11       (add              ) [ 0000000000111111000]
out_load_12       (load             ) [ 0000000000100000000]
out_load_13       (load             ) [ 0000000000100000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
select_ln14_12    (select           ) [ 0000000000000000000]
mul_ln17_12       (mul              ) [ 0000000000000000000]
add_ln17_12       (add              ) [ 0000000000011111100]
select_ln14_13    (select           ) [ 0000000000000000000]
mul_ln17_13       (mul              ) [ 0000000000000000000]
add_ln17_13       (add              ) [ 0000000000011111100]
out_load_14       (load             ) [ 0000000000000000000]
select_ln14_14    (select           ) [ 0000000000010000000]
out_load_15       (load             ) [ 0000000000000000000]
select_ln14_15    (select           ) [ 0000000000010000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
mul_ln17_14       (mul              ) [ 0000000000000000000]
add_ln17_14       (add              ) [ 0000000000001111110]
mul_ln17_15       (mul              ) [ 0000000000000000000]
add_ln17_15       (add              ) [ 0000000000001111110]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
tmp               (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln11 (specpipeline     ) [ 0000000000000000000]
add_ln16_7        (add              ) [ 0111111111111111110]
store_ln18        (store            ) [ 0000000000000000000]
store_ln18        (store            ) [ 0000000000000000000]
empty_2           (specregionend    ) [ 0000000000000000000]
br_ln10           (br               ) [ 0111111111111111110]
ret_ln22          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ii">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="jj">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="jj_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="ii_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="0"/>
<pin id="56" dir="0" index="1" bw="7" slack="0"/>
<pin id="57" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="out_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="14" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="out_addr_3_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="14" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_addr_4_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="14" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="out_addr_5_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_addr_6_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="out_addr_7_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="14" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_addr_8_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="14" slack="0"/>
<pin id="120" dir="1" index="3" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_8/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="out_addr_9_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_addr_10_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_10/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_addr_11_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_11/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_addr_12_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_12/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="out_addr_13_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="14" slack="0"/>
<pin id="155" dir="1" index="3" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_13/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_addr_14_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_14/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="out_addr_15_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="14" slack="0"/>
<pin id="169" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_15/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="A_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="14" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="B_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="0"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="1"/>
<pin id="202" dir="0" index="1" bw="16" slack="6"/>
<pin id="203" dir="0" index="2" bw="0" slack="1"/>
<pin id="217" dir="0" index="4" bw="14" slack="6"/>
<pin id="218" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="0"/>
<pin id="220" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_load/2 out_load_1/2 out_load_2/3 out_load_3/3 out_load_4/4 out_load_5/4 out_load_6/5 out_load_7/5 out_load_8/6 out_load_9/6 out_load_10/7 out_load_11/7 out_load_12/8 out_load_13/8 out_load_14/9 out_load_15/9 store_ln18/10 store_ln18/10 store_ln18/11 store_ln18/11 store_ln18/12 store_ln18/12 store_ln18/13 store_ln18/13 store_ln18/14 store_ln18/14 store_ln18/15 store_ln18/15 store_ln18/16 store_ln18/16 store_ln18/17 store_ln18/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="226" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="16" slack="0"/>
<pin id="229" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 A_load_1/2 A_load_2/3 A_load_3/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
<pin id="224" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 B_load_1/2 B_load_2/3 B_load_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="A_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="A_addr_3_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="B_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="14" slack="0"/>
<pin id="249" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="B_addr_3_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="14" slack="0"/>
<pin id="256" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="k_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="k_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="phi_mul_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="1"/>
<pin id="276" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="phi_mul_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="14" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_load out_load_2 out_load_4 out_load_6 out_load_8 out_load_10 out_load_12 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_load_1 out_load_3 out_load_5 out_load_7 out_load_9 out_load_11 out_load_13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="2"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="1"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/4 select_ln14_2/5 select_ln14_4/6 select_ln14_6/7 select_ln14_8/8 select_ln14_10/9 select_ln14_12/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="2"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="1"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/4 select_ln14_3/5 select_ln14_5/6 select_ln14_7/7 select_ln14_9/8 select_ln14_11/9 select_ln14_13/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln15_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mul_ln15_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln18_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln18_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln18_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln16_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln16_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln18_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln18_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln18_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln16_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln16_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln18_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln18_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln18_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln16_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln16_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_2/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln18_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln18_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln18_7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln15_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln15_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln15_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln15_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln18_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln18_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln18_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln18_9_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln18_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_6/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln18_10_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln18_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln18_11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="14" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln15_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln15_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="0" index="1" bw="7" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_2/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln15_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln15_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_2/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln18_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_8/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln18_12_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln18_9_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_9/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln18_13_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln18_10_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_10/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln18_14_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_14/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln18_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_11/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln18_15_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_15/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln15_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln15_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_3/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln15_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mul_ln15_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_3/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln18_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="14" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_12/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln18_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_16/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln18_13_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="0"/>
<pin id="587" dir="0" index="1" bw="7" slack="0"/>
<pin id="588" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_13/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln18_17_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_17/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln18_14_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="0"/>
<pin id="599" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_14/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln18_18_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_18/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln18_15_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="0"/>
<pin id="609" dir="0" index="1" bw="7" slack="0"/>
<pin id="610" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_15/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln18_19_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="14" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_19/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln10_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="k_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln14_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln15_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln15_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="14" slack="1"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln15_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="14" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln15_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="1"/>
<pin id="652" dir="0" index="1" bw="7" slack="0"/>
<pin id="653" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln15_6_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln15_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="14" slack="1"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln15_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="14" slack="1"/>
<pin id="667" dir="0" index="1" bw="7" slack="0"/>
<pin id="668" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln16_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="0"/>
<pin id="672" dir="0" index="1" bw="7" slack="1"/>
<pin id="673" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln16_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln16_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="14" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="1"/>
<pin id="683" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_4/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln16_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="14" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln16_5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="14" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="1"/>
<pin id="693" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_5/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln16_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="1"/>
<pin id="698" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_6/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln15_7_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln15_8_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="14" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln16_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln16_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="14" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln15_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="2"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="16" slack="0"/>
<pin id="720" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln16_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="0" index="1" bw="16" slack="0"/>
<pin id="726" dir="0" index="2" bw="16" slack="0"/>
<pin id="727" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln15_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="2"/>
<pin id="732" dir="0" index="1" bw="16" slack="0"/>
<pin id="733" dir="0" index="2" bw="16" slack="0"/>
<pin id="734" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln16_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="3"/>
<pin id="739" dir="0" index="1" bw="16" slack="0"/>
<pin id="740" dir="0" index="2" bw="16" slack="0"/>
<pin id="741" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="select_ln16_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="3"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="0" index="2" bw="16" slack="0"/>
<pin id="748" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln15_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="3"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="0" index="2" bw="16" slack="0"/>
<pin id="755" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln15_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="3"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="16" slack="0"/>
<pin id="762" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln14_14_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="8"/>
<pin id="767" dir="0" index="1" bw="16" slack="0"/>
<pin id="768" dir="0" index="2" bw="16" slack="0"/>
<pin id="769" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_14/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="select_ln14_15_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="8"/>
<pin id="774" dir="0" index="1" bw="16" slack="0"/>
<pin id="775" dir="0" index="2" bw="16" slack="0"/>
<pin id="776" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_15/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln16_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="15"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_7/17 "/>
</bind>
</comp>

<comp id="785" class="1007" name="grp_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="1"/>
<pin id="787" dir="0" index="1" bw="16" slack="1"/>
<pin id="788" dir="0" index="2" bw="16" slack="0"/>
<pin id="789" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17/4 add_ln17/4 "/>
</bind>
</comp>

<comp id="791" class="1007" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="0" index="1" bw="16" slack="1"/>
<pin id="794" dir="0" index="2" bw="16" slack="0"/>
<pin id="795" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_1/4 add_ln17_1/4 "/>
</bind>
</comp>

<comp id="797" class="1007" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="2"/>
<pin id="799" dir="0" index="1" bw="16" slack="1"/>
<pin id="800" dir="0" index="2" bw="16" slack="0"/>
<pin id="801" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_2/5 add_ln17_2/5 "/>
</bind>
</comp>

<comp id="803" class="1007" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="2"/>
<pin id="805" dir="0" index="1" bw="16" slack="1"/>
<pin id="806" dir="0" index="2" bw="16" slack="0"/>
<pin id="807" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_3/5 add_ln17_3/5 "/>
</bind>
</comp>

<comp id="809" class="1007" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="3"/>
<pin id="811" dir="0" index="1" bw="16" slack="3"/>
<pin id="812" dir="0" index="2" bw="16" slack="0"/>
<pin id="813" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_4/6 add_ln17_4/6 "/>
</bind>
</comp>

<comp id="815" class="1007" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="3"/>
<pin id="817" dir="0" index="1" bw="16" slack="3"/>
<pin id="818" dir="0" index="2" bw="16" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_5/6 add_ln17_5/6 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="4"/>
<pin id="823" dir="0" index="1" bw="16" slack="3"/>
<pin id="824" dir="0" index="2" bw="16" slack="0"/>
<pin id="825" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_6/7 add_ln17_6/7 "/>
</bind>
</comp>

<comp id="827" class="1007" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="4"/>
<pin id="829" dir="0" index="1" bw="16" slack="3"/>
<pin id="830" dir="0" index="2" bw="16" slack="0"/>
<pin id="831" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_7/7 add_ln17_7/7 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="4"/>
<pin id="835" dir="0" index="1" bw="16" slack="5"/>
<pin id="836" dir="0" index="2" bw="16" slack="0"/>
<pin id="837" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_8/8 add_ln17_8/8 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="4"/>
<pin id="841" dir="0" index="1" bw="16" slack="5"/>
<pin id="842" dir="0" index="2" bw="16" slack="0"/>
<pin id="843" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_9/8 add_ln17_9/8 "/>
</bind>
</comp>

<comp id="845" class="1007" name="grp_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="5"/>
<pin id="847" dir="0" index="1" bw="16" slack="5"/>
<pin id="848" dir="0" index="2" bw="16" slack="0"/>
<pin id="849" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_10/9 add_ln17_10/9 "/>
</bind>
</comp>

<comp id="851" class="1007" name="grp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="5"/>
<pin id="853" dir="0" index="1" bw="16" slack="5"/>
<pin id="854" dir="0" index="2" bw="16" slack="0"/>
<pin id="855" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_11/9 add_ln17_11/9 "/>
</bind>
</comp>

<comp id="857" class="1007" name="grp_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="6"/>
<pin id="859" dir="0" index="1" bw="16" slack="7"/>
<pin id="860" dir="0" index="2" bw="16" slack="0"/>
<pin id="861" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_12/10 add_ln17_12/10 "/>
</bind>
</comp>

<comp id="863" class="1007" name="grp_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="6"/>
<pin id="865" dir="0" index="1" bw="16" slack="7"/>
<pin id="866" dir="0" index="2" bw="16" slack="0"/>
<pin id="867" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_13/10 add_ln17_13/10 "/>
</bind>
</comp>

<comp id="869" class="1007" name="grp_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="0" index="1" bw="16" slack="7"/>
<pin id="872" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="873" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_14/11 add_ln17_14/11 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="0" index="1" bw="16" slack="7"/>
<pin id="877" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="878" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_15/11 add_ln17_15/11 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln15_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="884" class="1005" name="mul_ln15_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="889" class="1005" name="zext_ln18_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="1"/>
<pin id="891" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="894" class="1005" name="out_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="1"/>
<pin id="896" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln16_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="904" class="1005" name="zext_ln18_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="1"/>
<pin id="906" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="out_addr_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="14" slack="1"/>
<pin id="911" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln16_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="zext_ln18_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="14" slack="1"/>
<pin id="921" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="out_addr_2_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="2"/>
<pin id="926" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln16_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln16_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="zext_ln18_6_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="14" slack="1"/>
<pin id="936" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_6 "/>
</bind>
</comp>

<comp id="939" class="1005" name="out_addr_3_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="14" slack="2"/>
<pin id="941" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="out_addr_3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="icmp_ln15_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln15_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="mul_ln15_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="14" slack="1"/>
<pin id="951" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="out_addr_4_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="14" slack="3"/>
<pin id="956" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="out_addr_4 "/>
</bind>
</comp>

<comp id="959" class="1005" name="out_addr_5_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="14" slack="3"/>
<pin id="961" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="out_addr_5 "/>
</bind>
</comp>

<comp id="964" class="1005" name="out_addr_6_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="14" slack="4"/>
<pin id="966" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="out_addr_6 "/>
</bind>
</comp>

<comp id="969" class="1005" name="out_addr_7_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="14" slack="4"/>
<pin id="971" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="out_addr_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="icmp_ln15_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln15_2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="mul_ln15_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="14" slack="1"/>
<pin id="981" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="out_addr_8_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="14" slack="5"/>
<pin id="986" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="out_addr_8 "/>
</bind>
</comp>

<comp id="989" class="1005" name="out_addr_9_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="14" slack="5"/>
<pin id="991" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="out_addr_9 "/>
</bind>
</comp>

<comp id="994" class="1005" name="out_addr_10_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="14" slack="6"/>
<pin id="996" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="out_addr_10 "/>
</bind>
</comp>

<comp id="999" class="1005" name="out_addr_11_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="14" slack="6"/>
<pin id="1001" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="out_addr_11 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="icmp_ln15_3_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln15_3 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="mul_ln15_3_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="1"/>
<pin id="1011" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_3 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="out_addr_12_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="7"/>
<pin id="1016" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="out_addr_12 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="out_addr_13_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="14" slack="7"/>
<pin id="1021" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="out_addr_13 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="out_addr_14_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="14" slack="8"/>
<pin id="1026" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="out_addr_14 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="out_addr_15_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="8"/>
<pin id="1031" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="out_addr_15 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="k_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="7" slack="0"/>
<pin id="1039" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1042" class="1005" name="icmp_ln14_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="A_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="14" slack="1"/>
<pin id="1052" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="A_addr_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="14" slack="1"/>
<pin id="1057" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln15_5_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="1"/>
<pin id="1062" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln15_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="14" slack="1"/>
<pin id="1067" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="B_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="14" slack="1"/>
<pin id="1072" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="1075" class="1005" name="B_addr_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="14" slack="1"/>
<pin id="1077" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add_ln16_5_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="14" slack="1"/>
<pin id="1082" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_5 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="add_ln16_6_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="14" slack="1"/>
<pin id="1087" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_6 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="A_addr_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="14" slack="1"/>
<pin id="1092" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="A_addr_3_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="14" slack="1"/>
<pin id="1097" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="B_addr_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="14" slack="1"/>
<pin id="1102" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="B_addr_3_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="14" slack="1"/>
<pin id="1107" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="select_ln15_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="B_load_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="1126" class="1005" name="select_ln16_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="select_ln15_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="3"/>
<pin id="1136" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="add_ln17_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="6"/>
<pin id="1144" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln17_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="6"/>
<pin id="1149" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="select_ln16_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="select_ln16_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="1"/>
<pin id="1162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_2 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln15_2_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="4"/>
<pin id="1170" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="select_ln15_2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="select_ln15_3_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="6"/>
<pin id="1178" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="add_ln17_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="6"/>
<pin id="1186" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="add_ln17_3_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="6"/>
<pin id="1191" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_3 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln17_4_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="6"/>
<pin id="1196" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_4 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="add_ln17_5_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="6"/>
<pin id="1201" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_5 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="add_ln17_6_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="6"/>
<pin id="1206" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_6 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="add_ln17_7_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="6"/>
<pin id="1211" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_7 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="add_ln17_8_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="6"/>
<pin id="1216" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_8 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="add_ln17_9_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="6"/>
<pin id="1221" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_9 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln17_10_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="6"/>
<pin id="1226" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_10 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="add_ln17_11_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="6"/>
<pin id="1231" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_11 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="add_ln17_12_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="6"/>
<pin id="1236" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_12 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln17_13_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="6"/>
<pin id="1241" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_13 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="select_ln14_14_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_14 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="select_ln14_15_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="1"/>
<pin id="1251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_15 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="add_ln17_14_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="16" slack="6"/>
<pin id="1256" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_14 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="add_ln17_15_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="6"/>
<pin id="1261" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="add_ln17_15 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="add_ln16_7_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="14" slack="1"/>
<pin id="1266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="210"><net_src comp="172" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="186" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="193" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="230"><net_src comp="179" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="245" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="261"><net_src comp="231" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="262"><net_src comp="238" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="200" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="200" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="286" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="290" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="54" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="54" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="48" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="343"><net_src comp="48" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="318" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="370"><net_src comp="48" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="12" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="366" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="318" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="397"><net_src comp="48" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="393" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="318" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="424"><net_src comp="54" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="18" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="12" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="420" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="324" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="457"><net_src comp="436" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="351" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="468"><net_src comp="436" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="378" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="479"><net_src comp="436" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="405" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="490"><net_src comp="54" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="20" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="12" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="486" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="14" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="324" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="523"><net_src comp="502" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="351" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="534"><net_src comp="502" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="378" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="545"><net_src comp="502" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="405" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="556"><net_src comp="54" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="22" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="12" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="552" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="14" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="324" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="589"><net_src comp="568" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="351" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="600"><net_src comp="568" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="378" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="611"><net_src comp="568" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="405" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="622"><net_src comp="267" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="12" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="267" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="18" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="267" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="267" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="654"><net_src comp="636" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="664"><net_src comp="636" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="636" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="278" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="684"><net_src comp="278" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="694"><net_src comp="278" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="278" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="721"><net_src comp="205" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="32" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="211" pin="7"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="32" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="205" pin="7"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="32" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="211" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="32" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="211" pin="7"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="32" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="205" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="32" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="205" pin="7"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="32" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="32" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="200" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="32" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="200" pin="7"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="274" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="14" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="294" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="301" pin="3"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="294" pin="3"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="301" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="294" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="301" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="294" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="301" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="294" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="301" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="294" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="301" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="294" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="301" pin="3"/><net_sink comp="863" pin=2"/></net>

<net id="882"><net_src comp="308" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="887"><net_src comp="318" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="892"><net_src comp="324" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="897"><net_src comp="60" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="902"><net_src comp="345" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="907"><net_src comp="351" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="912"><net_src comp="67" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="917"><net_src comp="372" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="922"><net_src comp="378" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="927"><net_src comp="74" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="932"><net_src comp="399" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="937"><net_src comp="405" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="942"><net_src comp="81" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="947"><net_src comp="426" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="952"><net_src comp="436" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="957"><net_src comp="88" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="962"><net_src comp="95" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="967"><net_src comp="102" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="972"><net_src comp="109" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="977"><net_src comp="492" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="982"><net_src comp="502" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="987"><net_src comp="116" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="992"><net_src comp="123" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="997"><net_src comp="130" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1002"><net_src comp="137" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1007"><net_src comp="558" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1012"><net_src comp="568" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1017"><net_src comp="144" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1022"><net_src comp="151" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1027"><net_src comp="158" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1032"><net_src comp="165" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1040"><net_src comp="624" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1045"><net_src comp="630" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1049"><net_src comp="1042" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1053"><net_src comp="172" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1058"><net_src comp="179" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1063"><net_src comp="660" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1068"><net_src comp="665" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1073"><net_src comp="186" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1078"><net_src comp="193" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1083"><net_src comp="690" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1088"><net_src comp="695" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1093"><net_src comp="231" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1098"><net_src comp="238" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1103"><net_src comp="245" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1108"><net_src comp="252" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1113"><net_src comp="716" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1117"><net_src comp="1110" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1121"><net_src comp="211" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1129"><net_src comp="723" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1137"><net_src comp="730" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1140"><net_src comp="1134" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1145"><net_src comp="785" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1150"><net_src comp="791" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1155"><net_src comp="737" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1159"><net_src comp="1152" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1163"><net_src comp="744" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1171"><net_src comp="751" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1179"><net_src comp="758" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1187"><net_src comp="797" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1192"><net_src comp="803" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1197"><net_src comp="809" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1202"><net_src comp="815" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1207"><net_src comp="821" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1212"><net_src comp="827" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1217"><net_src comp="833" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1222"><net_src comp="839" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1227"><net_src comp="845" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1232"><net_src comp="851" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1237"><net_src comp="857" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1242"><net_src comp="863" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1247"><net_src comp="765" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1252"><net_src comp="772" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1257"><net_src comp="869" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1262"><net_src comp="874" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1267"><net_src comp="779" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="278" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: out_r | {10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: block_mmul_helper : A | {2 3 4 }
	Port: block_mmul_helper : B | {2 3 4 }
	Port: block_mmul_helper : out_r | {2 3 4 5 6 7 8 9 10 }
	Port: block_mmul_helper : ii | {1 }
	Port: block_mmul_helper : jj | {1 }
  - Chain level:
	State 1
		mul_ln15 : 1
		add_ln18 : 2
		zext_ln18_1 : 3
		out_addr : 4
		icmp_ln16 : 1
		zext_ln18_2 : 1
		add_ln18_1 : 2
		zext_ln18_3 : 3
		out_addr_1 : 4
		icmp_ln16_1 : 1
		zext_ln18_4 : 1
		add_ln18_2 : 2
		zext_ln18_5 : 3
		out_addr_2 : 4
		icmp_ln16_2 : 1
		zext_ln18_6 : 1
		add_ln18_3 : 2
		zext_ln18_7 : 3
		out_addr_3 : 4
		icmp_ln15_1 : 1
		zext_ln15_1 : 1
		mul_ln15_1 : 2
		add_ln18_4 : 3
		zext_ln18_8 : 4
		out_addr_4 : 5
		add_ln18_5 : 3
		zext_ln18_9 : 4
		out_addr_5 : 5
		add_ln18_6 : 3
		zext_ln18_10 : 4
		out_addr_6 : 5
		add_ln18_7 : 3
		zext_ln18_11 : 4
		out_addr_7 : 5
		icmp_ln15_2 : 1
		zext_ln15_2 : 1
		mul_ln15_2 : 2
		add_ln18_8 : 3
		zext_ln18_12 : 4
		out_addr_8 : 5
		add_ln18_9 : 3
		zext_ln18_13 : 4
		out_addr_9 : 5
		add_ln18_10 : 3
		zext_ln18_14 : 4
		out_addr_10 : 5
		add_ln18_11 : 3
		zext_ln18_15 : 4
		out_addr_11 : 5
		icmp_ln15_3 : 1
		zext_ln15_3 : 1
		mul_ln15_3 : 2
		add_ln18_12 : 3
		zext_ln18_16 : 4
		out_addr_12 : 5
		add_ln18_13 : 3
		zext_ln18_17 : 4
		out_addr_13 : 5
		add_ln18_14 : 3
		zext_ln18_18 : 4
		out_addr_14 : 5
		add_ln18_15 : 3
		zext_ln18_19 : 4
		out_addr_15 : 5
	State 2
		icmp_ln10 : 1
		k : 1
		br_ln10 : 2
		icmp_ln14 : 1
		zext_ln15_4 : 1
		add_ln15_3 : 2
		zext_ln15_5 : 3
		A_addr : 4
		add_ln15_4 : 2
		zext_ln15_6 : 3
		A_addr_1 : 4
		add_ln15_5 : 2
		add_ln15_6 : 2
		add_ln16_3 : 1
		zext_ln16 : 2
		B_addr : 3
		add_ln16_4 : 1
		zext_ln16_1 : 2
		B_addr_1 : 3
		add_ln16_5 : 1
		add_ln16_6 : 1
		A_load : 5
		B_load : 4
		B_load_1 : 4
		A_load_1 : 5
	State 3
		A_addr_2 : 1
		A_addr_3 : 1
		B_addr_2 : 1
		B_addr_3 : 1
		select_ln15 : 1
		select_ln16 : 1
		B_load_2 : 2
		B_load_3 : 2
		select_ln15_1 : 1
		A_load_2 : 2
		A_load_3 : 2
	State 4
		add_ln17 : 1
		add_ln17_1 : 1
		select_ln16_1 : 1
		select_ln16_2 : 1
		select_ln15_2 : 1
		select_ln15_3 : 1
	State 5
		add_ln17_2 : 1
		add_ln17_3 : 1
	State 6
		add_ln17_4 : 1
		add_ln17_5 : 1
	State 7
		add_ln17_6 : 1
		add_ln17_7 : 1
	State 8
		add_ln17_8 : 1
		add_ln17_9 : 1
	State 9
		add_ln17_10 : 1
		add_ln17_11 : 1
	State 10
		add_ln17_12 : 1
		add_ln17_13 : 1
		select_ln14_14 : 1
		select_ln14_15 : 1
	State 11
		add_ln17_14 : 1
		add_ln17_15 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		empty_2 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln18_fu_328    |    0    |    0    |    19   |
|          |    add_ln16_fu_339    |    0    |    0    |    15   |
|          |   add_ln18_1_fu_355   |    0    |    0    |    19   |
|          |   add_ln16_1_fu_366   |    0    |    0    |    15   |
|          |   add_ln18_2_fu_382   |    0    |    0    |    19   |
|          |   add_ln16_2_fu_393   |    0    |    0    |    15   |
|          |   add_ln18_3_fu_409   |    0    |    0    |    19   |
|          |    add_ln15_fu_420    |    0    |    0    |    15   |
|          |   add_ln18_4_fu_442   |    0    |    0    |    19   |
|          |   add_ln18_5_fu_453   |    0    |    0    |    19   |
|          |   add_ln18_6_fu_464   |    0    |    0    |    19   |
|          |   add_ln18_7_fu_475   |    0    |    0    |    19   |
|          |   add_ln15_1_fu_486   |    0    |    0    |    15   |
|          |   add_ln18_8_fu_508   |    0    |    0    |    19   |
|          |   add_ln18_9_fu_519   |    0    |    0    |    19   |
|    add   |   add_ln18_10_fu_530  |    0    |    0    |    19   |
|          |   add_ln18_11_fu_541  |    0    |    0    |    19   |
|          |   add_ln15_2_fu_552   |    0    |    0    |    15   |
|          |   add_ln18_12_fu_574  |    0    |    0    |    19   |
|          |   add_ln18_13_fu_585  |    0    |    0    |    19   |
|          |   add_ln18_14_fu_596  |    0    |    0    |    19   |
|          |   add_ln18_15_fu_607  |    0    |    0    |    19   |
|          |        k_fu_624       |    0    |    0    |    15   |
|          |   add_ln15_3_fu_640   |    0    |    0    |    19   |
|          |   add_ln15_4_fu_650   |    0    |    0    |    19   |
|          |   add_ln15_5_fu_660   |    0    |    0    |    19   |
|          |   add_ln15_6_fu_665   |    0    |    0    |    19   |
|          |   add_ln16_3_fu_670   |    0    |    0    |    19   |
|          |   add_ln16_4_fu_680   |    0    |    0    |    19   |
|          |   add_ln16_5_fu_690   |    0    |    0    |    19   |
|          |   add_ln16_6_fu_695   |    0    |    0    |    19   |
|          |   add_ln16_7_fu_779   |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_294      |    0    |    0    |    16   |
|          |       grp_fu_301      |    0    |    0    |    16   |
|          |   select_ln15_fu_716  |    0    |    0    |    16   |
|          |   select_ln16_fu_723  |    0    |    0    |    16   |
|          |  select_ln15_1_fu_730 |    0    |    0    |    16   |
|  select  |  select_ln16_1_fu_737 |    0    |    0    |    16   |
|          |  select_ln16_2_fu_744 |    0    |    0    |    16   |
|          |  select_ln15_2_fu_751 |    0    |    0    |    16   |
|          |  select_ln15_3_fu_758 |    0    |    0    |    16   |
|          | select_ln14_14_fu_765 |    0    |    0    |    16   |
|          | select_ln14_15_fu_772 |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln15_fu_318    |    0    |    0    |    41   |
|    mul   |   mul_ln15_1_fu_436   |    0    |    0    |    41   |
|          |   mul_ln15_2_fu_502   |    0    |    0    |    41   |
|          |   mul_ln15_3_fu_568   |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln15_fu_308   |    0    |    0    |    11   |
|          |    icmp_ln16_fu_345   |    0    |    0    |    11   |
|          |   icmp_ln16_1_fu_372  |    0    |    0    |    11   |
|          |   icmp_ln16_2_fu_399  |    0    |    0    |    11   |
|   icmp   |   icmp_ln15_1_fu_426  |    0    |    0    |    11   |
|          |   icmp_ln15_2_fu_492  |    0    |    0    |    11   |
|          |   icmp_ln15_3_fu_558  |    0    |    0    |    11   |
|          |    icmp_ln10_fu_618   |    0    |    0    |    11   |
|          |    icmp_ln14_fu_630   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_785      |    1    |    0    |    0    |
|          |       grp_fu_791      |    1    |    0    |    0    |
|          |       grp_fu_797      |    1    |    0    |    0    |
|          |       grp_fu_803      |    1    |    0    |    0    |
|          |       grp_fu_809      |    1    |    0    |    0    |
|          |       grp_fu_815      |    1    |    0    |    0    |
|          |       grp_fu_821      |    1    |    0    |    0    |
|  muladd  |       grp_fu_827      |    1    |    0    |    0    |
|          |       grp_fu_833      |    1    |    0    |    0    |
|          |       grp_fu_839      |    1    |    0    |    0    |
|          |       grp_fu_845      |    1    |    0    |    0    |
|          |       grp_fu_851      |    1    |    0    |    0    |
|          |       grp_fu_857      |    1    |    0    |    0    |
|          |       grp_fu_863      |    1    |    0    |    0    |
|          |       grp_fu_869      |    1    |    0    |    0    |
|          |       grp_fu_874      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   jj_read_read_fu_48  |    0    |    0    |    0    |
|          |   ii_read_read_fu_54  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln15_fu_314   |    0    |    0    |    0    |
|          |    zext_ln18_fu_324   |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_334  |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_351  |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_361  |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_378  |    0    |    0    |    0    |
|          |   zext_ln18_5_fu_388  |    0    |    0    |    0    |
|          |   zext_ln18_6_fu_405  |    0    |    0    |    0    |
|          |   zext_ln18_7_fu_415  |    0    |    0    |    0    |
|          |   zext_ln15_1_fu_432  |    0    |    0    |    0    |
|          |   zext_ln18_8_fu_448  |    0    |    0    |    0    |
|          |   zext_ln18_9_fu_459  |    0    |    0    |    0    |
|          |  zext_ln18_10_fu_470  |    0    |    0    |    0    |
|          |  zext_ln18_11_fu_481  |    0    |    0    |    0    |
|          |   zext_ln15_2_fu_498  |    0    |    0    |    0    |
|          |  zext_ln18_12_fu_514  |    0    |    0    |    0    |
|   zext   |  zext_ln18_13_fu_525  |    0    |    0    |    0    |
|          |  zext_ln18_14_fu_536  |    0    |    0    |    0    |
|          |  zext_ln18_15_fu_547  |    0    |    0    |    0    |
|          |   zext_ln15_3_fu_564  |    0    |    0    |    0    |
|          |  zext_ln18_16_fu_580  |    0    |    0    |    0    |
|          |  zext_ln18_17_fu_591  |    0    |    0    |    0    |
|          |  zext_ln18_18_fu_602  |    0    |    0    |    0    |
|          |  zext_ln18_19_fu_613  |    0    |    0    |    0    |
|          |   zext_ln15_4_fu_636  |    0    |    0    |    0    |
|          |   zext_ln15_5_fu_645  |    0    |    0    |    0    |
|          |   zext_ln15_6_fu_655  |    0    |    0    |    0    |
|          |    zext_ln16_fu_675   |    0    |    0    |    0    |
|          |   zext_ln16_1_fu_685  |    0    |    0    |    0    |
|          |   zext_ln15_7_fu_700  |    0    |    0    |    0    |
|          |   zext_ln15_8_fu_704  |    0    |    0    |    0    |
|          |   zext_ln16_2_fu_708  |    0    |    0    |    0    |
|          |   zext_ln16_3_fu_712  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    16   |    0    |   1019  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   A_addr_1_reg_1055   |   14   |
|   A_addr_2_reg_1090   |   14   |
|   A_addr_3_reg_1095   |   14   |
|    A_addr_reg_1050    |   14   |
|   B_addr_1_reg_1075   |   14   |
|   B_addr_2_reg_1100   |   14   |
|   B_addr_3_reg_1105   |   14   |
|    B_addr_reg_1070    |   14   |
|    B_load_reg_1118    |   16   |
|  add_ln15_5_reg_1060  |   14   |
|  add_ln15_6_reg_1065  |   14   |
|  add_ln16_5_reg_1080  |   14   |
|  add_ln16_6_reg_1085  |   14   |
|  add_ln16_7_reg_1264  |   14   |
|  add_ln17_10_reg_1224 |   16   |
|  add_ln17_11_reg_1229 |   16   |
|  add_ln17_12_reg_1234 |   16   |
|  add_ln17_13_reg_1239 |   16   |
|  add_ln17_14_reg_1254 |   16   |
|  add_ln17_15_reg_1259 |   16   |
|  add_ln17_1_reg_1147  |   16   |
|  add_ln17_2_reg_1184  |   16   |
|  add_ln17_3_reg_1189  |   16   |
|  add_ln17_4_reg_1194  |   16   |
|  add_ln17_5_reg_1199  |   16   |
|  add_ln17_6_reg_1204  |   16   |
|  add_ln17_7_reg_1209  |   16   |
|  add_ln17_8_reg_1214  |   16   |
|  add_ln17_9_reg_1219  |   16   |
|   add_ln17_reg_1142   |   16   |
|   icmp_ln14_reg_1042  |    1   |
|  icmp_ln15_1_reg_944  |    1   |
|  icmp_ln15_2_reg_974  |    1   |
|  icmp_ln15_3_reg_1004 |    1   |
|   icmp_ln15_reg_879   |    1   |
|  icmp_ln16_1_reg_914  |    1   |
|  icmp_ln16_2_reg_929  |    1   |
|   icmp_ln16_reg_899   |    1   |
|      k_0_reg_263      |    7   |
|       k_reg_1037      |    7   |
|   mul_ln15_1_reg_949  |   14   |
|   mul_ln15_2_reg_979  |   14   |
|  mul_ln15_3_reg_1009  |   14   |
|    mul_ln15_reg_884   |   14   |
|  out_addr_10_reg_994  |   14   |
|  out_addr_11_reg_999  |   14   |
|  out_addr_12_reg_1014 |   14   |
|  out_addr_13_reg_1019 |   14   |
|  out_addr_14_reg_1024 |   14   |
|  out_addr_15_reg_1029 |   14   |
|   out_addr_1_reg_909  |   14   |
|   out_addr_2_reg_924  |   14   |
|   out_addr_3_reg_939  |   14   |
|   out_addr_4_reg_954  |   14   |
|   out_addr_5_reg_959  |   14   |
|   out_addr_6_reg_964  |   14   |
|   out_addr_7_reg_969  |   14   |
|   out_addr_8_reg_984  |   14   |
|   out_addr_9_reg_989  |   14   |
|    out_addr_reg_894   |   14   |
|    phi_mul_reg_274    |   14   |
|        reg_286        |   16   |
|        reg_290        |   16   |
|select_ln14_14_reg_1244|   16   |
|select_ln14_15_reg_1249|   16   |
| select_ln15_1_reg_1134|   16   |
| select_ln15_2_reg_1168|   16   |
| select_ln15_3_reg_1176|   16   |
|  select_ln15_reg_1110 |   16   |
| select_ln16_1_reg_1152|   16   |
| select_ln16_2_reg_1160|   16   |
|  select_ln16_reg_1126 |   16   |
|  zext_ln18_2_reg_904  |   14   |
|  zext_ln18_4_reg_919  |   14   |
|  zext_ln18_6_reg_934  |   14   |
|   zext_ln18_reg_889   |   14   |
+-----------------------+--------+
|         Total         |  1002  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_200 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_200 |  p1  |   8  |  16  |   128  ||    41   |
| grp_access_fu_200 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_200 |  p4  |   8  |  14  |   112  ||    41   |
| grp_access_fu_205 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_205 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_211 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_211 |  p2  |   4  |   0  |    0   ||    21   |
|  phi_mul_reg_274  |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_869    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_874    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   556  || 20.7546 ||   275   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  1019  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   275  |
|  Register |    -   |    -   |  1002  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   20   |  1002  |  1294  |
+-----------+--------+--------+--------+--------+
