INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ  16 x 16 Register File/ZZ  16 x 16 Register File.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ  16 x 16 Register File/ZZ  16 x 16 Register File.srcs/sim_1/new/tb_register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ  16 x 16 Register File/ZZ  16 x 16 Register File.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
