library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity coder is
	port(S0  : in std_logic;
		  S1 : in std_logic;
		  S2 : in std_logic;
		  S3 : in std_logic;
		  S4 : in std_logic;
		  sel: out std_logic_vector(2 downto 0));
end coder;

architecture COD of coder is
	signal s_s : std_logic_vector(4 downto 0);
	begin
	s_s(4) <= s4;
	s_s(3) <= s3;
	s_s(2) <= s2;
	s_s(1) <= s1;
	s_s(0) <= s0;
	
	if(s_s = "00001") then
		sel<="000";
	elsif(s_s = "00010") then
		sel<="001";
	elsif(s_s = "00100") then
		sel<="010";
	elsif(s_s = "01000") then
		sel<="011";
	elsif(s_s = "10000") then
		sel<="100";
	else
	sel <= "111";
	end if;
	
end COD;