
*** Running vivado
    with args -log my_xor6_gate.vds -m64 -mode batch -messageDb vivado.pb -notrace -source my_xor6_gate.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source my_xor6_gate.tcl -notrace
Command: synth_design -top my_xor6_gate -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 297.172 ; gain = 87.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_xor6_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor6_gate.vhd:44]
INFO: [Synth 8-3491] module 'my_xor3_gate' declared at 'H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:34' bound to instance 'UVW' of component 'my_xor3_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor6_gate.vhd:65]
INFO: [Synth 8-638] synthesizing module 'my_xor3_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:41]
INFO: [Synth 8-3491] module 'my_xor2_gate' declared at 'H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor2_gate.vhd:34' bound to instance 'AB' of component 'my_xor2_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:52]
INFO: [Synth 8-638] synthesizing module 'my_xor2_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor2_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_xor2_gate' (1#1) [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor2_gate.vhd:40]
INFO: [Synth 8-3491] module 'my_xor2_gate' declared at 'H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor2_gate.vhd:34' bound to instance 'ABC' of component 'my_xor2_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'my_xor3_gate' (2#1) [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:41]
INFO: [Synth 8-3491] module 'my_xor3_gate' declared at 'H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor3_gate.vhd:34' bound to instance 'XYZ' of component 'my_xor3_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor6_gate.vhd:71]
INFO: [Synth 8-3491] module 'my_xor2_gate' declared at 'H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor2_gate.vhd:34' bound to instance 'UVWXYZ' of component 'my_xor2_gate' [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor6_gate.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'my_xor6_gate' (3#1) [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/sources_1/new/my_xor6_gate.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 334.574 ; gain = 125.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 334.574 ; gain = 125.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/constrs_1/new/xor_gate.xdc]
invalid command name "Set_property"
Finished Parsing XDC File [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/constrs_1/new/xor_gate.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/EECS140_Lab/Lab7/Structural_VHDL_models/Structural_VHDL_models.srcs/constrs_1/new/xor_gate.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/my_xor6_gate_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/my_xor6_gate_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 553.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_xor2_gate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 553.785 ; gain = 344.605

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 553.785 ; gain = 344.605
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 553.785 ; gain = 344.605

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 582.180 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 582.180 ; gain = 373.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     1|
|2     |IBUF |     6|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 591.891 ; gain = 382.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 591.891 ; gain = 152.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 591.891 ; gain = 382.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 600.176 ; gain = 385.074
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 600.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 10:42:58 2016...
