{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733967653376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733967653376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 09:40:53 2024 " "Processing started: Thu Dec 12 09:40:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733967653376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733967653376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_mem_out -c my_mem_out " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_mem_out -c my_mem_out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733967653377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733967653708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "../../rtl/demo.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sim/tesebench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sim/tesebench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tesebench " "Found entity 1: tesebench" {  } { { "../../rtl/sim/tesebench.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sim/tesebench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mt48lc32m16a2.v(187) " "Verilog HDL information at mt48lc32m16a2.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/sim/mt48lc32m16a2.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sim/mt48lc32m16a2.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733967653747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sim/mt48lc32m16a2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sim/mt48lc32m16a2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mt48lc32m16a2 " "Found entity 1: mt48lc32m16a2" {  } { { "../../rtl/sim/mt48lc32m16a2.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sim/mt48lc32m16a2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_write " "Found entity 1: sdr_write" {  } { { "../../rtl/sdr_write.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_write.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_sdram " "Found entity 1: sdr_sdram" {  } { { "../../rtl/sdr_sdram.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ref " "Found entity 1: sdr_ref" {  } { { "../../rtl/sdr_ref.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_read " "Found entity 1: sdr_read" {  } { { "../../rtl/sdr_read.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_read.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_param.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_init " "Found entity 1: sdr_init" {  } { { "../../rtl/sdr_init.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_init.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/mem_out_exanm/rtl/sdr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/mem_out_exanm/rtl/sdr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctl " "Found entity 1: sdr_ctl" {  } { { "../../rtl/sdr_ctl.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967653769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967653769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733967653879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_sdram sdr_sdram:sdr_sdram_ins " "Elaborating entity \"sdr_sdram\" for hierarchy \"sdr_sdram:sdr_sdram_ins\"" {  } { { "../../rtl/demo.v" "sdr_sdram_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/demo.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_ctl sdr_sdram:sdr_sdram_ins\|sdr_ctl:sdr_ctl_ins " "Elaborating entity \"sdr_ctl\" for hierarchy \"sdr_sdram:sdr_sdram_ins\|sdr_ctl:sdr_ctl_ins\"" {  } { { "../../rtl/sdr_sdram.v" "sdr_ctl_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653888 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdr_ctl.v(141) " "Verilog HDL Case Statement information at sdr_ctl.v(141): all case item expressions in this case statement are onehot" {  } { { "../../rtl/sdr_ctl.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_ctl.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733967653890 "|sdr_sdram|sdr_ctl:sdr_ctl_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_init sdr_sdram:sdr_sdram_ins\|sdr_init:sdr_init_ins " "Elaborating entity \"sdr_init\" for hierarchy \"sdr_sdram:sdr_sdram_ins\|sdr_init:sdr_init_ins\"" {  } { { "../../rtl/sdr_sdram.v" "sdr_init_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653893 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdr_init.v(69) " "Verilog HDL Case Statement information at sdr_init.v(69): all case item expressions in this case statement are onehot" {  } { { "../../rtl/sdr_init.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_init.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733967653894 "|sdr_sdram|sdr_init:sdr_init_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_ref sdr_sdram:sdr_sdram_ins\|sdr_ref:sdr_ref_ins " "Elaborating entity \"sdr_ref\" for hierarchy \"sdr_sdram:sdr_sdram_ins\|sdr_ref:sdr_ref_ins\"" {  } { { "../../rtl/sdr_sdram.v" "sdr_ref_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_write sdr_sdram:sdr_sdram_ins\|sdr_write:sdr_write_ins " "Elaborating entity \"sdr_write\" for hierarchy \"sdr_sdram:sdr_sdram_ins\|sdr_write:sdr_write_ins\"" {  } { { "../../rtl/sdr_sdram.v" "sdr_write_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653900 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdr_write.v(71) " "Verilog HDL Case Statement information at sdr_write.v(71): all case item expressions in this case statement are onehot" {  } { { "../../rtl/sdr_write.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_write.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733967653901 "|sdr_sdram|sdr_write:sdr_write_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_read sdr_sdram:sdr_sdram_ins\|sdr_read:sdr_read_ins " "Elaborating entity \"sdr_read\" for hierarchy \"sdr_sdram:sdr_sdram_ins\|sdr_read:sdr_read_ins\"" {  } { { "../../rtl/sdr_sdram.v" "sdr_read_ins" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_sdram.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733967653902 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdr_read.v(61) " "Verilog HDL Case Statement information at sdr_read.v(61): all case item expressions in this case statement are onehot" {  } { { "../../rtl/sdr_read.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_read.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733967653904 "|sdr_sdram|sdr_read:sdr_read_ins"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8424 " "Found entity 1: altsyncram_8424" {  } { { "db/altsyncram_8424.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/altsyncram_8424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967655411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967655411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967655708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967655708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967655787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967655787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ii " "Found entity 1: cntr_5ii" {  } { { "db/cntr_5ii.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cntr_5ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967655902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967655902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967655960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967655960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967656097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967656097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967656227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967656227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967656305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967656305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967656388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967656388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733967656453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733967656453 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733967656644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733967659878 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/sdr_init.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/sdr_init.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733967659949 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733967659949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dqm\[0\] GND " "Pin \"dqm\[0\]\" is stuck at GND" {  } { { "../../rtl/demo.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733967660202 "|demo|dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dqm\[1\] GND " "Pin \"dqm\[1\]\" is stuck at GND" {  } { { "../../rtl/demo.v" "" { Text "C:/Users/86150/Desktop/mem_out_exanm/rtl/demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733967660202 "|demo|dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733967660202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733967660379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733967660657 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733967660780 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733967660780 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1733967661333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733967661606 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733967662816 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733967662816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733967662865 "|demo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733967662865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733967663003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/output_files/my_mem_out.map.smsg " "Generated suppressed messages file C:/Users/86150/Desktop/mem_out_exanm/prj/prj2/output_files/my_mem_out.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733967663297 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 307 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 307 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1733967663917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733967664003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733967664003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3326 " "Implemented 3326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733967664575 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733967664575 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1733967664575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3063 " "Implemented 3063 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733967664575 ""} { "Info" "ICUT_CUT_TM_RAMS" "153 " "Implemented 153 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733967664575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733967664575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733967664622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 09:41:04 2024 " "Processing ended: Thu Dec 12 09:41:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733967664622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733967664622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733967664622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733967664622 ""}
