QUP_ERROR_INPUT_OVER_RUN	,	V_78
spin_lock_init	,	F_58
DIV_ROUND_UP	,	F_31
shift	,	V_23
writel_relaxed	,	F_6
spi_qup_qup_irq	,	F_22
QUP_ERROR_INPUT_UNDER_RUN	,	V_76
"cannot set PAUSE state\n"	,	L_3
QUP_STATE_VALID	,	V_6
dev	,	V_13
len	,	V_26
DMA_MEM_TO_DEV	,	V_54
"cannot set RUN state\n"	,	L_2
state	,	V_7
"num-cs"	,	L_26
devm_spi_register_master	,	F_70
xfer	,	V_19
iclk	,	V_149
EIO	,	V_12
SPI_BPW_RANGE_MASK	,	F_55
opstate	,	V_3
spi_err	,	V_70
wait_for_completion_timeout	,	F_34
"core"	,	L_19
QUP_IO_M_INPUT_FIFO_SIZE	,	F_63
SPI_CS_HIGH	,	V_165
"fail to set frequency %d"	,	L_12
size	,	V_154
"spi-max-frequency"	,	L_21
dma_submit_error	,	F_15
SPI_ERROR_FLAGS	,	V_73
"INPUT_OVER_RUN\n"	,	L_8
of_node	,	V_156
SPI_CPOL	,	V_113
device	,	V_137
dst_maxburst	,	V_144
spi_qup_set_state	,	F_3
spi_master_get_devdata	,	F_12
dma_rx	,	V_57
max_freq	,	V_152
spi_qup_dma_terminate	,	F_16
dma_alignment	,	V_170
w_size	,	V_24
usleep_range	,	F_4
SPI_ERROR_CLK_OVER_RUN	,	V_79
MSEC_PER_SEC	,	V_129
"cannot enable iface clock\n"	,	L_24
spi_qup_io_config	,	F_27
of_property_read_u32	,	F_51
n_words	,	V_86
transfer_one	,	V_168
QUP_STATE_PAUSE	,	V_15
spi_qup_suspend	,	F_77
num_chipselect	,	V_161
cur_state	,	V_9
QUP_OP_IN_FIFO_NOT_EMPTY	,	V_28
QUP_IO_M_OUTPUT_FIFO_SIZE	,	F_62
controller	,	V_2
QUP_OPERATIONAL	,	V_27
scatterlist	,	V_48
devm_ioremap_resource	,	F_48
u8	,	T_2
QUP_ERROR_FLAGS	,	V_72
spi_qup_release_dma	,	F_39
irq	,	V_66
src_addr	,	V_141
spi_qup_do_pio	,	F_20
nents	,	V_53
pm_runtime_get_sync	,	F_83
spi_qup_prep_sg	,	F_11
spi_device	,	V_90
spi_master_suspend	,	F_78
IS_ERR_OR_NULL	,	F_37
SPI_ERROR_CLK_UNDER_RUN	,	V_80
dma_release_channel	,	F_40
QUP_IO_M_INPUT_MODE_MASK_SHIFT	,	V_111
SPI_ERROR_FLAGS_EN	,	V_179
"IN:block:%d, fifo:%d, OUT:block:%d, fifo:%d\n"	,	L_28
config	,	V_92
QUP_MX_WRITE_CNT	,	V_99
platform_device	,	V_146
tx_buf	,	V_31
"cannot enable core clock\n"	,	L_23
dma_align	,	V_131
QUP_IO_M_UNPACK_EN	,	V_109
"qcom,spi-qup-v1.1.1"	,	L_27
__iomem	,	T_6
dev_dbg	,	F_5
dir	,	V_41
reinit_completion	,	F_33
dev_err_ratelimited	,	F_25
spi_qup_is_valid_state	,	F_1
rx_sg	,	V_58
SPI_LOOP	,	V_95
spi_qup_can_dma	,	F_35
max_speed_hz	,	V_167
QUP_IO_M_MODES	,	V_105
loop	,	V_8
dst_addr	,	V_143
IRQF_TRIGGER_HIGH	,	V_182
sgl	,	V_49
dmaengine_submit	,	F_14
"failed to configure RX channel\n"	,	L_17
"failed to configure TX channel\n"	,	L_18
platform_get_irq	,	F_49
ret	,	V_63
res	,	V_151
dmaengine_prep_slave_sg	,	F_13
QUP_ERROR_OUTPUT_UNDER_RUN	,	V_77
DMA_PREP_FENCE	,	V_45
QUP_CONFIG	,	V_121
QUP_CONFIG_NO_INPUT	,	V_122
pm_runtime_set_autosuspend_delay	,	F_66
SPI_CONFIG_INPUT_FIRST	,	V_118
QUP_IO_M_OUTPUT_MODE_MASK_SHIFT	,	V_110
SPI_CONFIG_HS_MODE	,	V_120
dma_slave_config	,	V_134
dma_request_slave_channel_reason	,	F_42
"tx"	,	L_16
SPI_NUM_CHIPSELECTS	,	V_160
"unexpected irq %08x %08x %08x\n"	,	L_4
spin_unlock_irqrestore	,	F_24
ETIMEDOUT	,	V_130
dma_async_tx_descriptor	,	V_46
readl_relaxed	,	F_2
callback_param	,	V_60
iomode	,	V_93
"iface"	,	L_20
input_cnt	,	V_104
QUP_MX_OUTPUT_CNT	,	V_101
name	,	V_183
platform_get_resource	,	F_47
idx	,	V_22
"OUTPUT_OVER_RUN\n"	,	L_5
"cannot set EXECUTE state\n"	,	L_14
desc	,	V_47
can_dma	,	V_175
"INPUT_UNDER_RUN\n"	,	L_6
spi_qup_fifo_write	,	F_8
"CLK_OVER_RUN\n"	,	L_9
device_fc	,	V_140
spi_qup_pm_suspend_runtime	,	F_73
qup	,	V_36
SPI_CONFIG_LOOPBACK	,	V_116
timeout	,	V_128
dev_err	,	F_28
spi_qup_get_mode	,	F_26
spi_qup_fifo_read	,	F_7
QUP_IO_M_INPUT_MODE_MASK	,	V_106
SPI_IO_C_CLK_IDLE_HIGH	,	V_114
dma_chan	,	V_50
pm_runtime_put_noidle	,	F_84
rx_bytes	,	V_25
src_maxburst	,	V_142
spi_master_resume	,	F_81
tx_done	,	V_62
mask	,	V_126
devm_clk_get	,	F_50
start	,	V_173
clk_disable_unprepare	,	F_53
qup_err	,	V_69
"too big size for loopback %d &gt; %d\n"	,	L_11
speed_hz	,	V_97
QUP_ERROR_OUTPUT_OVER_RUN	,	V_75
base	,	V_4
ENOMEM	,	V_159
dev_get_drvdata	,	F_74
"cannot allocate master\n"	,	L_25
QUP_IO_M_INPUT_BLOCK_SIZE	,	F_61
dma_transfer_direction	,	V_40
dev_info	,	F_64
"OUTPUT_UNDER_RUN\n"	,	L_7
bus_num	,	V_162
spi_master_put	,	F_72
spi_master	,	V_38
pm_runtime_suspended	,	F_79
of_device_is_compatible	,	F_57
lock	,	V_71
SPI_CPHA	,	V_117
id	,	V_163
clk	,	V_148
cookie	,	V_52
spi_qup_pm_resume_runtime	,	F_76
"rx"	,	L_15
QUP_STATE	,	V_5
IRQ_HANDLED	,	V_74
QUP_IO_M_MODE_BAM	,	V_102
QUP_IO_M_PACK_EN	,	V_108
SPI_IO_CONTROL	,	V_112
disable_pm	,	V_184
max_dma_len	,	V_171
word	,	V_21
BITS_PER_BYTE	,	V_30
QUP_MX_READ_CNT	,	V_98
"CLK_UNDER_RUN\n"	,	L_10
QUP_STATE_MASK	,	V_14
"invalid clock frequency %d\n"	,	L_22
flags	,	V_43
resource_size_t	,	T_8
QUP_CONFIG_N	,	V_124
err_tx	,	V_138
init_completion	,	F_59
spi_qup_dma_done	,	F_9
SPI_HS_MIN_RATE	,	V_119
mode_bits	,	V_164
spi_qup_remove	,	F_82
bits_per_word	,	V_85
QUP_IO_M_MODE_FIFO	,	V_88
pm_runtime_disable	,	F_71
spi_qup_probe	,	F_46
tx_bytes	,	V_33
clk_prepare_enable	,	F_52
err	,	V_145
spi_qup_transfer_one	,	F_30
EPROBE_DEFER	,	V_174
rx_done	,	V_61
QUP_OP_OUT_SERVICE_FLAG	,	V_83
SPI_MAX_RATE	,	V_157
EINVAL	,	V_59
in_fifo_sz	,	V_87
use_dma	,	V_81
DMA_DEV_TO_MEM	,	V_64
tx_sg	,	V_56
QUP_MX_INPUT_CNT	,	V_100
QUP_ERROR_FLAGS_EN	,	V_180
auto_runtime_pm	,	V_169
complete	,	F_10
chan	,	V_51
tx_conf	,	V_136
data	,	V_32
opflags	,	V_68
size_t	,	T_7
QUP_CONFIG_SPI_MODE	,	V_125
SPI_DELAY_THRESHOLD	,	V_10
mode	,	V_84
pdev	,	V_147
num_cs	,	V_153
u32	,	T_1
spi_qup_init_dma	,	F_41
QUP_OPERATIONAL_MASK	,	V_127
QUP_IO_M_MODE_BLOCK	,	V_89
QUP_STATE_CLEAR	,	V_17
dma_cookie_t	,	T_4
dma_async_issue_pending	,	F_19
resource	,	V_150
spi_transfer	,	V_18
dma_get_cache_alignment	,	F_36
rx_buf	,	V_20
SPI_MAX_DMA_XFER	,	V_172
QUP_OP_OUT_FIFO_FULL	,	V_34
done	,	V_37
spi	,	V_91
PTR_ERR	,	F_44
QUP_CONFIG_CLOCK_AUTO_GATE	,	V_185
spin_lock_irqsave	,	F_23
qup_v1	,	V_103
QUP_IO_M_OUTPUT_MODE_MASK	,	V_107
DMA_PREP_INTERRUPT	,	V_44
QUP_SW_RESET	,	V_177
clk_set_rate	,	F_29
platform_set_drvdata	,	F_56
"invalid state for %ld,us %d\n"	,	L_1
ENXIO	,	V_158
spi_qup	,	V_1
QUP_CONFIG_NO_OUTPUT	,	V_123
spi_qup_do_dma	,	F_18
rx_conf	,	V_135
QUP_STATE_RUN	,	V_65
out_fifo_sz	,	V_176
dma_async_tx_callback	,	T_3
pm_runtime_set_active	,	F_68
msecs_to_jiffies	,	F_32
spi_qup_resume	,	F_80
IS_ALIGNED	,	F_38
dmaengine_slave_config	,	F_45
IORESOURCE_MEM	,	V_155
QUP_IO_M_OUTPUT_BLOCK_SIZE	,	F_60
direction	,	V_139
pm_runtime_enable	,	F_69
out_blk_sz	,	V_133
readl	,	F_75
irqreturn_t	,	T_5
error_dma	,	V_178
QUP_INPUT_FIFO	,	V_29
dev_warn	,	F_21
control	,	V_94
QUP_OUTPUT_FIFO	,	V_35
bits_per_word_mask	,	V_166
pm_runtime_use_autosuspend	,	F_67
master	,	V_39
dev_id	,	V_67
dmaengine_terminate_all	,	F_17
QUP_STATE_RESET	,	V_16
cclk	,	V_96
SPI_IO_C_NO_TRI_STATE	,	V_181
SPI_DELAY_RETRY	,	V_11
"cannot set RESET state\n"	,	L_13
callback	,	V_42
dma_tx	,	V_55
QUP_OP_IN_SERVICE_FLAG	,	V_82
in_blk_sz	,	V_132
SPI_CONFIG	,	V_115
IS_ERR	,	F_43
spi_alloc_master	,	F_54
devm_request_irq	,	F_65
