

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Jan 26 10:27:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_517                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2_fu_523  |recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1_fu_533  |recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1  |       12|       57|  0.120 us|  0.570 us|   12|   57|       no|
        |grp_write_ddr_1_fu_543                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.75ns)   --->   "%can_frame = alloca i32 1" [clu/can.c:148]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [clu/can.c:150]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i14 %shl_ln" [clu/can.c:150]   --->   Operation 37 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln150_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [clu/can.c:150]   --->   Operation 38 'bitconcatenate' 'shl_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i11 %shl_ln150_1" [clu/can.c:150]   --->   Operation 39 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln150_2 = add i15 %zext_ln150, i15 %zext_ln150_1" [clu/can.c:150]   --->   Operation 40 'add' 'add_ln150_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.53ns)   --->   "%add_ln150 = add i15 %add_ln150_2, i15 8448" [clu/can.c:150]   --->   Operation 41 'add' 'add_ln150' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln150, i32 2, i32 14" [clu/can.c:150]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln150_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [clu/can.c:150]   --->   Operation 43 'bitconcatenate' 'shl_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i15 %shl_ln150_2" [clu/can.c:150]   --->   Operation 44 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.89ns)   --->   "%add_ln150_1 = add i32 %zext_ln150_2, i32 %canbase_read" [clu/can.c:150]   --->   Operation 45 'add' 'add_ln150_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln150_1, i32 2, i32 31" [clu/can.c:150]   --->   Operation 46 'partselect' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i30 %trunc_ln150_1" [clu/can.c:150]   --->   Operation 48 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln150" [clu/can.c:150]   --->   Operation 49 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (1.53ns)   --->   "%add_ln173 = add i15 %add_ln150_2, i15 8452" [clu/can.c:173]   --->   Operation 53 'add' 'add_ln173' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln173, i32 2, i32 14" [clu/can.c:173]   --->   Operation 54 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_4, i2 0" [clu/can.c:173]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i15 %shl_ln1" [clu/can.c:173]   --->   Operation 56 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.89ns)   --->   "%add_ln173_1 = add i32 %zext_ln173, i32 %canbase_read" [clu/can.c:173]   --->   Operation 57 'add' 'add_ln173_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln173_1, i32 2, i32 31" [clu/can.c:173]   --->   Operation 58 'partselect' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [clu/can.c:186]   --->   Operation 59 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i32 0, i32 0" [clu/can.c:186]   --->   Operation 60 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %trunc_ln9, i7 %can_frame_addr_7" [clu/can.c:186]   --->   Operation 61 'store' 'store_ln186' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [clu/can.c:187]   --->   Operation 62 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i32 0, i32 1" [clu/can.c:187]   --->   Operation 63 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.75ns)   --->   "%store_ln187 = store i8 %trunc_ln10, i7 %can_frame_addr_8" [clu/can.c:187]   --->   Operation 64 'store' 'store_ln187' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [clu/can.c:188]   --->   Operation 65 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [clu/can.c:189]   --->   Operation 66 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [clu/can.c:190]   --->   Operation 67 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [clu/can.c:191]   --->   Operation 68 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [clu/can.c:192]   --->   Operation 69 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %timestamp_read" [clu/can.c:193]   --->   Operation 70 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 71 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i30 %trunc_ln173_1" [clu/can.c:173]   --->   Operation 72 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%can_addr_addr_1 = getelementptr i32 %can_addr, i32 %sext_ln173" [clu/can.c:173]   --->   Operation 73 'getelementptr' 'can_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 74 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i32 0, i32 2" [clu/can.c:188]   --->   Operation 75 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.75ns)   --->   "%store_ln188 = store i8 %trunc_ln11, i7 %can_frame_addr_9" [clu/can.c:188]   --->   Operation 76 'store' 'store_ln188' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i32 0, i32 3" [clu/can.c:189]   --->   Operation 77 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.75ns)   --->   "%store_ln189 = store i8 %trunc_ln12, i7 %can_frame_addr_10" [clu/can.c:189]   --->   Operation 78 'store' 'store_ln189' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 79 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 80 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i32 0, i32 4" [clu/can.c:190]   --->   Operation 81 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.75ns)   --->   "%store_ln190 = store i8 %trunc_ln13, i7 %can_frame_addr_11" [clu/can.c:190]   --->   Operation 82 'store' 'store_ln190' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i32 0, i32 5" [clu/can.c:191]   --->   Operation 83 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.75ns)   --->   "%store_ln191 = store i8 %trunc_ln14, i7 %can_frame_addr_12" [clu/can.c:191]   --->   Operation 84 'store' 'store_ln191' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 85 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 86 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i32 0, i32 6" [clu/can.c:192]   --->   Operation 87 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.75ns)   --->   "%store_ln192 = store i8 %trunc_ln15, i7 %can_frame_addr_13" [clu/can.c:192]   --->   Operation 88 'store' 'store_ln192' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i32 0, i32 7" [clu/can.c:193]   --->   Operation 89 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.75ns)   --->   "%store_ln193 = store i8 %trunc_ln193, i7 %can_frame_addr_14" [clu/can.c:193]   --->   Operation 90 'store' 'store_ln193' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 91 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 92 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 93 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %EN_read" [clu/can.c:180]   --->   Operation 94 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.02ns)   --->   "%id_can = add i5 %zext_ln180, i5 8" [clu/can.c:180]   --->   Operation 95 'add' 'id_can' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i5 %id_can" [clu/can.c:180]   --->   Operation 96 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i32 0, i32 8" [clu/can.c:194]   --->   Operation 97 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.75ns)   --->   "%store_ln194 = store i8 2, i7 %can_frame_addr_15" [clu/can.c:194]   --->   Operation 98 'store' 'store_ln194' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i32 0, i32 9" [clu/can.c:195]   --->   Operation 99 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.75ns)   --->   "%store_ln195 = store i8 %zext_ln180_1, i7 %can_frame_addr_16" [clu/can.c:195]   --->   Operation 100 'store' 'store_ln195' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:150]   --->   Operation 101 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 102 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i32 0, i32 10" [clu/can.c:196]   --->   Operation 103 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.75ns)   --->   "%store_ln196 = store i8 0, i7 %can_frame_addr_17" [clu/can.c:196]   --->   Operation 104 'store' 'store_ln196' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i32 0, i32 18" [clu/can.c:199]   --->   Operation 105 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.75ns)   --->   "%store_ln199 = store i8 0, i7 %can_frame_addr_19" [clu/can.c:199]   --->   Operation 106 'store' 'store_ln199' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [clu/can.c:150]   --->   Operation 107 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i32 %orFrameID" [clu/can.c:146]   --->   Operation 108 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [clu/can.c:153]   --->   Operation 109 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [clu/can.c:158]   --->   Operation 110 'partselect' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [clu/can.c:161]   --->   Operation 111 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [clu/can.c:161]   --->   Operation 112 'partselect' 'trunc_ln161_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 113 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i1 %tmp_2" [clu/can.c:153]   --->   Operation 114 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 16" [clu/can.c:153]   --->   Operation 115 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.75ns)   --->   "%store_ln153 = store i8 %zext_ln153, i7 %can_frame_addr" [clu/can.c:153]   --->   Operation 116 'store' 'store_ln153' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i11 %trunc_ln158_1" [clu/can.c:158]   --->   Operation 117 'zext' 'zext_ln158' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 17" [clu/can.c:158]   --->   Operation 118 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln158_1, i18 %trunc_ln161_2" [clu/can.c:161]   --->   Operation 119 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.81ns)   --->   "%select_ln158 = select i1 %tmp_2, i1 %trunc_ln146, i1 %tmp_6" [clu/can.c:158]   --->   Operation 120 'select' 'select_ln158' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.73ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln158" [clu/can.c:154]   --->   Operation 121 'select' 'FrameID_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i1 %select_ln158" [clu/can.c:158]   --->   Operation 122 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.75ns)   --->   "%store_ln158 = store i8 %zext_ln158_1, i7 %can_frame_addr_1" [clu/can.c:158]   --->   Operation 123 'store' 'store_ln158' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [clu/can.c:165]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [clu/can.c:166]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [clu/can.c:167]   --->   Operation 126 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i29 %FrameID_1" [clu/can.c:168]   --->   Operation 127 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [clu/can.c:173]   --->   Operation 128 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %tmp_3" [clu/can.c:165]   --->   Operation 129 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 12" [clu/can.c:165]   --->   Operation 130 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.75ns)   --->   "%store_ln165 = store i8 %zext_ln165, i7 %can_frame_addr_3" [clu/can.c:165]   --->   Operation 131 'store' 'store_ln165' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 13" [clu/can.c:166]   --->   Operation 132 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.75ns)   --->   "%store_ln166 = store i8 %trunc_ln, i7 %can_frame_addr_4" [clu/can.c:166]   --->   Operation 133 'store' 'store_ln166' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 134 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_1" [clu/can.c:173]   --->   Operation 134 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [clu/can.c:27]   --->   Operation 135 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 14" [clu/can.c:167]   --->   Operation 136 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln167 = store i8 %trunc_ln8, i7 %can_frame_addr_5" [clu/can.c:167]   --->   Operation 137 'store' 'store_ln167' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 15" [clu/can.c:168]   --->   Operation 138 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln168 = store i8 %trunc_ln168, i7 %can_frame_addr_6" [clu/can.c:168]   --->   Operation 139 'store' 'store_ln168' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [clu/can.c:179]   --->   Operation 140 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_5, i28 0" [clu/can.c:179]   --->   Operation 141 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%xor_ln27 = xor i1 %tmp_7, i1 1" [clu/can.c:27]   --->   Operation 142 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.96ns)   --->   "%icmp_ln27 = icmp_ugt  i32 %frameDLC, i32 2415919103" [clu/can.c:27]   --->   Operation 143 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%and_ln27 = and i1 %icmp_ln27, i1 %xor_ln27" [clu/can.c:27]   --->   Operation 144 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27, i32 2147483648, i32 %Dlc_assign" [clu/can.c:27]   --->   Operation 145 'select' 'select_ln27' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (1.96ns)   --->   "%icmp_ln31 = icmp_eq  i32 %select_ln27, i32 268435456" [clu/can.c:31]   --->   Operation 146 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%zext_ln31 = zext i1 %icmp_ln31" [clu/can.c:31]   --->   Operation 147 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.96ns)   --->   "%icmp_ln31_1 = icmp_eq  i32 %select_ln27, i32 536870912" [clu/can.c:31]   --->   Operation 148 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln31_2 = icmp_eq  i32 %select_ln27, i32 805306368" [clu/can.c:31]   --->   Operation 149 'icmp' 'icmp_ln31_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%select_ln31 = select i1 %icmp_ln31_2, i2 3, i2 2" [clu/can.c:31]   --->   Operation 150 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%or_ln31 = or i1 %icmp_ln31_2, i1 %icmp_ln31_1" [clu/can.c:31]   --->   Operation 151 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln31_1 = select i1 %or_ln31, i2 %select_ln31, i2 %zext_ln31" [clu/can.c:31]   --->   Operation 152 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%zext_ln31_1 = zext i2 %select_ln31_1" [clu/can.c:31]   --->   Operation 153 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.96ns)   --->   "%icmp_ln31_3 = icmp_eq  i32 %select_ln27, i32 1073741824" [clu/can.c:31]   --->   Operation 154 'icmp' 'icmp_ln31_3' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.96ns)   --->   "%icmp_ln31_4 = icmp_eq  i32 %select_ln27, i32 1342177280" [clu/can.c:31]   --->   Operation 155 'icmp' 'icmp_ln31_4' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%select_ln31_2 = select i1 %icmp_ln31_4, i3 5, i3 4" [clu/can.c:31]   --->   Operation 156 'select' 'select_ln31_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%or_ln31_1 = or i1 %icmp_ln31_4, i1 %icmp_ln31_3" [clu/can.c:31]   --->   Operation 157 'or' 'or_ln31_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln31_3 = select i1 %or_ln31_1, i3 %select_ln31_2, i3 %zext_ln31_1" [clu/can.c:31]   --->   Operation 158 'select' 'select_ln31_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.96ns)   --->   "%icmp_ln31_5 = icmp_eq  i32 %select_ln27, i32 1610612736" [clu/can.c:31]   --->   Operation 159 'icmp' 'icmp_ln31_5' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.96ns)   --->   "%icmp_ln31_6 = icmp_eq  i32 %select_ln27, i32 1879048192" [clu/can.c:31]   --->   Operation 160 'icmp' 'icmp_ln31_6' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%select_ln31_4 = select i1 %icmp_ln31_6, i3 7, i3 6" [clu/can.c:31]   --->   Operation 161 'select' 'select_ln31_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%or_ln31_2 = or i1 %icmp_ln31_6, i1 %icmp_ln31_5" [clu/can.c:31]   --->   Operation 162 'or' 'or_ln31_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln31_5 = select i1 %or_ln31_2, i3 %select_ln31_4, i3 %select_ln31_3" [clu/can.c:31]   --->   Operation 163 'select' 'select_ln31_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln31_7 = icmp_eq  i32 %select_ln27, i32 2147483648" [clu/can.c:31]   --->   Operation 164 'icmp' 'icmp_ln31_7' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.96ns)   --->   "%icmp_ln31_8 = icmp_eq  i32 %select_ln27, i32 2415919104" [clu/can.c:31]   --->   Operation 165 'icmp' 'icmp_ln31_8' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.96ns)   --->   "%icmp_ln31_9 = icmp_eq  i32 %select_ln27, i32 2684354560" [clu/can.c:31]   --->   Operation 166 'icmp' 'icmp_ln31_9' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.96ns)   --->   "%icmp_ln31_10 = icmp_eq  i32 %select_ln27, i32 2952790016" [clu/can.c:31]   --->   Operation 167 'icmp' 'icmp_ln31_10' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.96ns)   --->   "%icmp_ln31_11 = icmp_eq  i32 %select_ln27, i32 3221225472" [clu/can.c:31]   --->   Operation 168 'icmp' 'icmp_ln31_11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (1.96ns)   --->   "%icmp_ln31_12 = icmp_eq  i32 %select_ln27, i32 3489660928" [clu/can.c:31]   --->   Operation 169 'icmp' 'icmp_ln31_12' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.96ns)   --->   "%icmp_ln31_13 = icmp_eq  i32 %select_ln27, i32 3758096384" [clu/can.c:31]   --->   Operation 170 'icmp' 'icmp_ln31_13' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.96ns)   --->   "%icmp_ln31_14 = icmp_eq  i32 %select_ln27, i32 4026531840" [clu/can.c:31]   --->   Operation 171 'icmp' 'icmp_ln31_14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.66>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 172 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_7)   --->   "%zext_ln31_2 = zext i3 %select_ln31_5" [clu/can.c:31]   --->   Operation 175 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_7)   --->   "%select_ln31_6 = select i1 %icmp_ln31_8, i4 12, i4 8" [clu/can.c:31]   --->   Operation 176 'select' 'select_ln31_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_7)   --->   "%or_ln31_3 = or i1 %icmp_ln31_8, i1 %icmp_ln31_7" [clu/can.c:31]   --->   Operation 177 'or' 'or_ln31_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln31_7 = select i1 %or_ln31_3, i4 %select_ln31_6, i4 %zext_ln31_2" [clu/can.c:31]   --->   Operation 178 'select' 'select_ln31_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_9)   --->   "%zext_ln31_3 = zext i4 %select_ln31_7" [clu/can.c:31]   --->   Operation 179 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_9)   --->   "%select_ln31_8 = select i1 %icmp_ln31_10, i5 20, i5 16" [clu/can.c:31]   --->   Operation 180 'select' 'select_ln31_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_9)   --->   "%or_ln31_4 = or i1 %icmp_ln31_10, i1 %icmp_ln31_9" [clu/can.c:31]   --->   Operation 181 'or' 'or_ln31_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln31_9 = select i1 %or_ln31_4, i5 %select_ln31_8, i5 %zext_ln31_3" [clu/can.c:31]   --->   Operation 182 'select' 'select_ln31_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_11)   --->   "%zext_ln31_4 = zext i5 %select_ln31_9" [clu/can.c:31]   --->   Operation 183 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_11)   --->   "%select_ln31_10 = select i1 %icmp_ln31_12, i6 32, i6 24" [clu/can.c:31]   --->   Operation 184 'select' 'select_ln31_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_11)   --->   "%or_ln31_5 = or i1 %icmp_ln31_12, i1 %icmp_ln31_11" [clu/can.c:31]   --->   Operation 185 'or' 'or_ln31_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln31_11 = select i1 %or_ln31_5, i6 %select_ln31_10, i6 %zext_ln31_4" [clu/can.c:31]   --->   Operation 186 'select' 'select_ln31_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln31_5 = zext i6 %select_ln31_11" [clu/can.c:31]   --->   Operation 187 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln31_14, i7 64, i7 48" [clu/can.c:31]   --->   Operation 188 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_74 = or i1 %icmp_ln31_14, i1 %icmp_ln31_13" [clu/can.c:31]   --->   Operation 189 'or' 'empty_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.80ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_74, i7 %empty, i7 %zext_ln31_5" [clu/can.c:197]   --->   Operation 190 'select' 'NofBytes' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i7 %NofBytes" [clu/can.c:26]   --->   Operation 191 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i7 %NofBytes" [clu/can.c:197]   --->   Operation 192 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (1.31ns)   --->   "%add_ln197 = add i7 %NofBytes, i7 8" [clu/can.c:197]   --->   Operation 193 'add' 'add_ln197' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i7 %add_ln197" [clu/can.c:197]   --->   Operation 194 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i32 0, i32 11" [clu/can.c:197]   --->   Operation 195 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (1.75ns)   --->   "%store_ln197 = store i8 %zext_ln197_1, i7 %can_frame_addr_18" [clu/can.c:197]   --->   Operation 196 'store' 'store_ln197' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i32 0, i32 19" [clu/can.c:201]   --->   Operation 197 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (1.75ns)   --->   "%store_ln201 = store i8 %zext_ln197, i7 %can_frame_addr_20" [clu/can.c:201]   --->   Operation 198 'store' 'store_ln201' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 199 [1/1] (1.53ns)   --->   "%add115 = add i15 %add_ln150_2, i15 8456" [clu/can.c:150]   --->   Operation 199 'add' 'add115' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (1.06ns)   --->   "%icmp_ln206 = icmp_eq  i7 %NofBytes, i7 0" [clu/can.c:206]   --->   Operation 200 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_206_1" [clu/can.c:203]   --->   Operation 201 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body.lr.ph, void %for.end" [clu/can.c:206]   --->   Operation 202 'br' 'br_ln206' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (1.28ns)   --->   "%add_ln206 = add i6 %trunc_ln26_1, i6 63" [clu/can.c:206]   --->   Operation 203 'add' 'add_ln206' <Predicate = (tmp_7 & !icmp_ln206)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln206, i32 2, i32 5" [clu/can.c:206]   --->   Operation 204 'partselect' 'trunc_ln16' <Predicate = (tmp_7 & !icmp_ln206)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.26>
ST_14 : Operation 205 [2/2] (3.26ns)   --->   "%call_ln197 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [clu/can.c:197]   --->   Operation 205 'call' 'call_ln197' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.89>
ST_15 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln197 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [clu/can.c:197]   --->   Operation 206 'call' 'call_ln197' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end192"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln206 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1, i5 %add_ln206_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame" [clu/can.c:206]   --->   Operation 208 'call' 'call_ln206' <Predicate = (tmp_7 & !icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 209 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln206)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln218 = br void %if.end192" [clu/can.c:218]   --->   Operation 210 'br' 'br_ln218' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [clu/can.c:233]   --->   Operation 211 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.89ns)   --->   "%add_ln233 = add i32 %internal_can_counter_load, i32 1" [clu/can.c:233]   --->   Operation 212 'add' 'add_ln233' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln233 = store i32 %add_ln233, i32 %internal_can_counter" [clu/can.c:233]   --->   Operation 213 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln233" [clu/can.c:234]   --->   Operation 214 'write' 'write_ln234' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.89ns)   --->   "%add_ln236 = add i32 %canbase_read, i32 232" [clu/can.c:236]   --->   Operation 215 'add' 'add_ln236' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln236, i32 2, i32 31" [clu/can.c:236]   --->   Operation 216 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.58>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %trunc_ln16" [clu/can.c:206]   --->   Operation 217 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.99ns)   --->   "%add_ln206_1 = add i5 %zext_ln206, i5 1" [clu/can.c:206]   --->   Operation 218 'add' 'add_ln206_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [2/2] (3.58ns)   --->   "%call_ln206 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1, i5 %add_ln206_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame" [clu/can.c:206]   --->   Operation 219 'call' 'call_ln206' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 220 [2/2] (7.30ns)   --->   "%call_ln235 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [clu/can.c:235]   --->   Operation 220 'call' 'call_ln235' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i30 %trunc_ln17" [clu/can.c:236]   --->   Operation 221 'sext' 'sext_ln236' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%can_addr_addr_2 = getelementptr i32 %can_addr, i32 %sext_ln236" [clu/can.c:236]   --->   Operation 222 'getelementptr' 'can_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [7/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 223 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln235 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [clu/can.c:235]   --->   Operation 224 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 225 [6/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 225 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 226 [5/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 226 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 227 [4/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 227 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 228 [3/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 228 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 229 [2/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 229 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 230 [1/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:236]   --->   Operation 230 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 231 [1/1] (7.30ns)   --->   "%can_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_2" [clu/can.c:236]   --->   Operation 231 'read' 'can_addr_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 232 [1/1] (7.30ns)   --->   "%can_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [clu/can.c:238]   --->   Operation 232 'writereq' 'can_addr_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln237 = or i32 %can_addr_addr_2_read, i32 128" [clu/can.c:237]   --->   Operation 233 'or' 'or_ln237' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (7.30ns)   --->   "%write_ln238 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %can_addr_addr_2, i32 %or_ln237, i4 15" [clu/can.c:238]   --->   Operation 234 'write' 'write_ln238' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 235 [5/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [clu/can.c:238]   --->   Operation 235 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 236 [4/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [clu/can.c:238]   --->   Operation 236 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 237 [3/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [clu/can.c:238]   --->   Operation 237 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 238 [2/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [clu/can.c:238]   --->   Operation 238 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 239 [1/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [clu/can.c:238]   --->   Operation 239 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readIndex_read            (read          ) [ 00000000000000000000000000000000]
canbase_read              (read          ) [ 00111111111111111000000000000000]
can_frame                 (alloca        ) [ 00111111111111111110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150                (zext          ) [ 00000000000000000000000000000000]
shl_ln150_1               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150_1              (zext          ) [ 00000000000000000000000000000000]
add_ln150_2               (add           ) [ 00111111111111000000000000000000]
add_ln150                 (add           ) [ 00000000000000000000000000000000]
tmp                       (partselect    ) [ 00000000000000000000000000000000]
shl_ln150_2               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150_2              (zext          ) [ 00000000000000000000000000000000]
add_ln150_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln150_1             (partselect    ) [ 00100000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000000]
sext_ln150                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr             (getelementptr ) [ 00011111110000000000000000000000]
timestamp_read            (read          ) [ 00000000000000000000000000000000]
add_ln173                 (add           ) [ 00000000000000000000000000000000]
tmp_4                     (partselect    ) [ 00000000000000000000000000000000]
shl_ln1                   (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln173                (zext          ) [ 00000000000000000000000000000000]
add_ln173_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln173_1             (partselect    ) [ 00001000000000000000000000000000]
trunc_ln9                 (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_7          (getelementptr ) [ 00000000000000000000000000000000]
store_ln186               (store         ) [ 00000000000000000000000000000000]
trunc_ln10                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_8          (getelementptr ) [ 00000000000000000000000000000000]
store_ln187               (store         ) [ 00000000000000000000000000000000]
trunc_ln11                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln12                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln13                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln14                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln15                (partselect    ) [ 00001110000000000000000000000000]
trunc_ln193               (trunc         ) [ 00001110000000000000000000000000]
sext_ln173                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_1           (getelementptr ) [ 00000111111100000000000000000000]
can_frame_addr_9          (getelementptr ) [ 00000000000000000000000000000000]
store_ln188               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_10         (getelementptr ) [ 00000000000000000000000000000000]
store_ln189               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_11         (getelementptr ) [ 00000000000000000000000000000000]
store_ln190               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_12         (getelementptr ) [ 00000000000000000000000000000000]
store_ln191               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_13         (getelementptr ) [ 00000000000000000000000000000000]
store_ln192               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_14         (getelementptr ) [ 00000000000000000000000000000000]
store_ln193               (store         ) [ 00000000000000000000000000000000]
EN_read                   (read          ) [ 00000000000000000000000000000000]
zext_ln180                (zext          ) [ 00000000000000000000000000000000]
id_can                    (add           ) [ 00000000000000000000000000000000]
zext_ln180_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_15         (getelementptr ) [ 00000000000000000000000000000000]
store_ln194               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_16         (getelementptr ) [ 00000000000000000000000000000000]
store_ln195               (store         ) [ 00000000000000000000000000000000]
orFrameID_req             (readreq       ) [ 00000000000000000000000000000000]
can_frame_addr_17         (getelementptr ) [ 00000000000000000000000000000000]
store_ln196               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_19         (getelementptr ) [ 00000000000000000000000000000000]
store_ln199               (store         ) [ 00000000000000000000000000000000]
orFrameID                 (read          ) [ 00000000000000000000000000000000]
trunc_ln146               (trunc         ) [ 00000000001000000000000000000000]
tmp_2                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln158_1             (partselect    ) [ 00000000001000000000000000000000]
tmp_6                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln161_2             (partselect    ) [ 00000000001000000000000000000000]
zext_ln153                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr            (getelementptr ) [ 00000000000000000000000000000000]
store_ln153               (store         ) [ 00000000000000000000000000000000]
zext_ln158                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_1          (getelementptr ) [ 00000000000000000000000000000000]
FrameID                   (bitconcatenate) [ 00000000000000000000000000000000]
select_ln158              (select        ) [ 00000000000000000000000000000000]
FrameID_1                 (select        ) [ 00000000000000000000000000000000]
zext_ln158_1              (zext          ) [ 00000000000000000000000000000000]
store_ln158               (store         ) [ 00000000000000000000000000000000]
tmp_3                     (partselect    ) [ 00000000000100000000000000000000]
trunc_ln                  (partselect    ) [ 00000000000100000000000000000000]
trunc_ln8                 (partselect    ) [ 00000000000110000000000000000000]
trunc_ln168               (trunc         ) [ 00000000000110000000000000000000]
frameDLC_req              (readreq       ) [ 00000000000000000000000000000000]
zext_ln165                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_3          (getelementptr ) [ 00000000000000000000000000000000]
store_ln165               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_4          (getelementptr ) [ 00000000000000000000000000000000]
store_ln166               (store         ) [ 00000000000000000000000000000000]
frameDLC                  (read          ) [ 00000000000010000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000011111000000000000000]
can_frame_addr_5          (getelementptr ) [ 00000000000000000000000000000000]
store_ln167               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_6          (getelementptr ) [ 00000000000000000000000000000000]
store_ln168               (store         ) [ 00000000000000000000000000000000]
tmp_5                     (partselect    ) [ 00000000000000000000000000000000]
Dlc_assign                (bitconcatenate) [ 00000000000000000000000000000000]
xor_ln27                  (xor           ) [ 00000000000000000000000000000000]
icmp_ln27                 (icmp          ) [ 00000000000000000000000000000000]
and_ln27                  (and           ) [ 00000000000000000000000000000000]
select_ln27               (select        ) [ 00000000000000000000000000000000]
icmp_ln31                 (icmp          ) [ 00000000000000000000000000000000]
zext_ln31                 (zext          ) [ 00000000000000000000000000000000]
icmp_ln31_1               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln31_2               (icmp          ) [ 00000000000000000000000000000000]
select_ln31               (select        ) [ 00000000000000000000000000000000]
or_ln31                   (or            ) [ 00000000000000000000000000000000]
select_ln31_1             (select        ) [ 00000000000000000000000000000000]
zext_ln31_1               (zext          ) [ 00000000000000000000000000000000]
icmp_ln31_3               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln31_4               (icmp          ) [ 00000000000000000000000000000000]
select_ln31_2             (select        ) [ 00000000000000000000000000000000]
or_ln31_1                 (or            ) [ 00000000000000000000000000000000]
select_ln31_3             (select        ) [ 00000000000000000000000000000000]
icmp_ln31_5               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln31_6               (icmp          ) [ 00000000000000000000000000000000]
select_ln31_4             (select        ) [ 00000000000000000000000000000000]
or_ln31_2                 (or            ) [ 00000000000000000000000000000000]
select_ln31_5             (select        ) [ 00000000000001000000000000000000]
icmp_ln31_7               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_8               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_9               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_10              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_11              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_12              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_13              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln31_14              (icmp          ) [ 00000000000001000000000000000000]
ddr_read                  (read          ) [ 00000000000000111110000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
zext_ln31_2               (zext          ) [ 00000000000000000000000000000000]
select_ln31_6             (select        ) [ 00000000000000000000000000000000]
or_ln31_3                 (or            ) [ 00000000000000000000000000000000]
select_ln31_7             (select        ) [ 00000000000000000000000000000000]
zext_ln31_3               (zext          ) [ 00000000000000000000000000000000]
select_ln31_8             (select        ) [ 00000000000000000000000000000000]
or_ln31_4                 (or            ) [ 00000000000000000000000000000000]
select_ln31_9             (select        ) [ 00000000000000000000000000000000]
zext_ln31_4               (zext          ) [ 00000000000000000000000000000000]
select_ln31_10            (select        ) [ 00000000000000000000000000000000]
or_ln31_5                 (or            ) [ 00000000000000000000000000000000]
select_ln31_11            (select        ) [ 00000000000000000000000000000000]
zext_ln31_5               (zext          ) [ 00000000000000000000000000000000]
empty                     (select        ) [ 00000000000000000000000000000000]
empty_74                  (or            ) [ 00000000000000000000000000000000]
NofBytes                  (select        ) [ 00000000000000111000000000000000]
trunc_ln26_1              (trunc         ) [ 00000000000000000000000000000000]
zext_ln197                (zext          ) [ 00000000000000000000000000000000]
add_ln197                 (add           ) [ 00000000000000000000000000000000]
zext_ln197_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_18         (getelementptr ) [ 00000000000000000000000000000000]
store_ln197               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_20         (getelementptr ) [ 00000000000000000000000000000000]
store_ln201               (store         ) [ 00000000000000000000000000000000]
add115                    (add           ) [ 00000000000000111000000000000000]
icmp_ln206                (icmp          ) [ 00000000000001111000000000000000]
br_ln203                  (br            ) [ 00000000000000000000000000000000]
br_ln206                  (br            ) [ 00000000000000000000000000000000]
add_ln206                 (add           ) [ 00000000000000000000000000000000]
trunc_ln16                (partselect    ) [ 00000000000000001000000000000000]
call_ln197                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
call_ln206                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
br_ln218                  (br            ) [ 00000000000000000000000000000000]
internal_can_counter_load (load          ) [ 00000000000000000000000000000000]
add_ln233                 (add           ) [ 00000000000000000000000000000000]
store_ln233               (store         ) [ 00000000000000000000000000000000]
write_ln234               (write         ) [ 00000000000000000000000000000000]
add_ln236                 (add           ) [ 00000000000000000000000000000000]
trunc_ln17                (partselect    ) [ 00000000000000000100000000000000]
zext_ln206                (zext          ) [ 00000000000000000000000000000000]
add_ln206_1               (add           ) [ 00000000000000010000000000000000]
sext_ln236                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_2           (getelementptr ) [ 00000000000000000011111111111111]
call_ln235                (call          ) [ 00000000000000000000000000000000]
can_addr_load_req         (readreq       ) [ 00000000000000000000000000000000]
can_addr_addr_2_read      (read          ) [ 00000000000000000000000001100000]
can_addr_addr_4_req       (writereq      ) [ 00000000000000000000000000000000]
or_ln237                  (or            ) [ 00000000000000000000000000000000]
write_ln238               (write         ) [ 00000000000000000000000000000000]
can_addr_addr_4_resp      (writeresp     ) [ 00000000000000000000000000000000]
ret_ln0                   (ret           ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timestamp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="received_can">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="internal_can_counter">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_206_1"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="258" class="1004" name="can_frame_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="can_frame/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="readIndex_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readIndex_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="canbase_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_readreq_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="orFrameID_req/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="timestamp_read_read_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_readreq_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frameDLC_req/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="EN_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="orFrameID_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="7"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orFrameID/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="frameDLC_read_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="7"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameDLC/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ddr_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/13 "/>
</bind>
</comp>

<comp id="316" class="1004" name="write_ln234_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln234/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_writeresp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="can_addr_load_req/17 can_addr_addr_4_req/25 can_addr_addr_4_resp/27 "/>
</bind>
</comp>

<comp id="330" class="1004" name="can_addr_addr_2_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="7"/>
<pin id="333" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_addr_addr_2_read/24 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln238_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="9"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln238/26 "/>
</bind>
</comp>

<comp id="345" class="1004" name="can_frame_addr_7_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="0"/>
<pin id="357" dir="0" index="4" bw="7" slack="0"/>
<pin id="358" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="360" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/3 store_ln187/3 store_ln188/4 store_ln189/4 store_ln190/5 store_ln191/5 store_ln192/6 store_ln193/6 store_ln194/7 store_ln195/7 store_ln196/8 store_ln199/8 store_ln153/10 store_ln158/10 store_ln165/11 store_ln166/11 store_ln167/12 store_ln168/12 store_ln197/13 store_ln201/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="can_frame_addr_8_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_8/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="can_frame_addr_9_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_9/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="can_frame_addr_10_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_10/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="can_frame_addr_11_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_11/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="can_frame_addr_12_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_12/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="can_frame_addr_13_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_13/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="can_frame_addr_14_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_14/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="can_frame_addr_15_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_15/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="can_frame_addr_16_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_16/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="can_frame_addr_17_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_17/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="can_frame_addr_19_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_19/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="can_frame_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="can_frame_addr_1_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="can_frame_addr_3_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="can_frame_addr_4_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="can_frame_addr_5_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="can_frame_addr_6_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="can_frame_addr_18_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_18/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="can_frame_addr_20_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_20/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_recvFrame_logic_1_Pipeline_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="1"/>
<pin id="526" dir="0" index="2" bw="15" slack="1"/>
<pin id="527" dir="0" index="3" bw="32" slack="13"/>
<pin id="528" dir="0" index="4" bw="32" slack="0"/>
<pin id="529" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="530" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln197/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="0" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="13"/>
<pin id="537" dir="0" index="3" bw="15" slack="1"/>
<pin id="538" dir="0" index="4" bw="32" slack="0"/>
<pin id="539" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="540" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln206/16 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_write_ddr_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="0" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="3"/>
<pin id="547" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="548" dir="0" index="4" bw="16" slack="0"/>
<pin id="549" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln235/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln150_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="0"/>
<pin id="563" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="shl_ln150_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln150_1/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln150_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="0"/>
<pin id="575" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln150_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="0"/>
<pin id="580" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_2/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln150_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="15" slack="0"/>
<pin id="585" dir="0" index="1" bw="15" slack="0"/>
<pin id="586" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="13" slack="0"/>
<pin id="591" dir="0" index="1" bw="15" slack="0"/>
<pin id="592" dir="0" index="2" bw="3" slack="0"/>
<pin id="593" dir="0" index="3" bw="5" slack="0"/>
<pin id="594" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="shl_ln150_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="0"/>
<pin id="601" dir="0" index="1" bw="13" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln150_2/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln150_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln150_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln150_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="30" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="3" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln150_1/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln150_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="30" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="can_addr_addr_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="30" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln173_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="2"/>
<pin id="639" dir="0" index="1" bw="15" slack="0"/>
<pin id="640" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="0"/>
<pin id="644" dir="0" index="1" bw="15" slack="0"/>
<pin id="645" dir="0" index="2" bw="3" slack="0"/>
<pin id="646" dir="0" index="3" bw="5" slack="0"/>
<pin id="647" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="15" slack="0"/>
<pin id="654" dir="0" index="1" bw="13" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln173_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln173_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="15" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="2"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln173_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="30" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="3" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln173_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln9_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln10_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="0" index="3" bw="7" slack="0"/>
<pin id="695" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln11_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="64" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="0" index="3" bw="7" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="0" index="2" bw="7" slack="0"/>
<pin id="715" dir="0" index="3" bw="7" slack="0"/>
<pin id="716" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln13_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="64" slack="0"/>
<pin id="724" dir="0" index="2" bw="6" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln14_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="64" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln15_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="64" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="0" index="3" bw="5" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln193_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln193/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln173_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="30" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="can_addr_addr_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="30" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_1/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln180_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="0"/>
<pin id="767" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="id_can_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_can/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln180_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln146_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/9 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="6" slack="0"/>
<pin id="788" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln158_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="6" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln158_1/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="0" index="2" bw="6" slack="0"/>
<pin id="806" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln161_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="18" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="0" index="3" bw="6" slack="0"/>
<pin id="815" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln161_2/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln153_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln158_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="1"/>
<pin id="826" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="FrameID_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="0"/>
<pin id="829" dir="0" index="1" bw="11" slack="1"/>
<pin id="830" dir="0" index="2" bw="18" slack="1"/>
<pin id="831" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FrameID/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln158_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="1"/>
<pin id="836" dir="0" index="2" bw="1" slack="1"/>
<pin id="837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="FrameID_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="29" slack="0"/>
<pin id="841" dir="0" index="2" bw="11" slack="0"/>
<pin id="842" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FrameID_1/10 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln158_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_1/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="0" index="1" bw="29" slack="0"/>
<pin id="853" dir="0" index="2" bw="6" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="trunc_ln_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="29" slack="0"/>
<pin id="863" dir="0" index="2" bw="6" slack="0"/>
<pin id="864" dir="0" index="3" bw="6" slack="0"/>
<pin id="865" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln8_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="29" slack="0"/>
<pin id="873" dir="0" index="2" bw="5" slack="0"/>
<pin id="874" dir="0" index="3" bw="5" slack="0"/>
<pin id="875" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln168_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="29" slack="0"/>
<pin id="882" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln165_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="1"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_7_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="6" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="1"/>
<pin id="899" dir="0" index="2" bw="6" slack="0"/>
<pin id="900" dir="0" index="3" bw="6" slack="0"/>
<pin id="901" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="905" class="1004" name="Dlc_assign_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="4" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Dlc_assign/12 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln27_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln27_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="and_ln27_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="select_ln27_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="0" index="2" bw="32" slack="0"/>
<pin id="933" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln31_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="30" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/12 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln31_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln31_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="0" index="1" bw="31" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln31_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="31" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="select_ln31_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="2" slack="0"/>
<pin id="963" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/12 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_ln31_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="select_ln31_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="2" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln31_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="2" slack="0"/>
<pin id="983" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln31_3_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln31_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="select_ln31_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="3" slack="0"/>
<pin id="1000" dir="0" index="2" bw="3" slack="0"/>
<pin id="1001" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="or_ln31_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="select_ln31_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="3" slack="0"/>
<pin id="1014" dir="0" index="2" bw="2" slack="0"/>
<pin id="1015" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/12 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="icmp_ln31_5_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="icmp_ln31_6_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_6/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln31_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="0" index="2" bw="2" slack="0"/>
<pin id="1035" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/12 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="or_ln31_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_2/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="select_ln31_5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="2" slack="0"/>
<pin id="1048" dir="0" index="2" bw="3" slack="0"/>
<pin id="1049" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_5/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="icmp_ln31_7_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_7/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="icmp_ln31_8_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_8/12 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="icmp_ln31_9_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_9/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="icmp_ln31_10_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_10/12 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="icmp_ln31_11_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="31" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_11/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln31_12_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="31" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_12/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="icmp_ln31_13_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="0" index="1" bw="30" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_13/12 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="icmp_ln31_14_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="29" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_14/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln31_2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="1"/>
<pin id="1103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/13 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="select_ln31_6_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="0" index="1" bw="3" slack="0"/>
<pin id="1107" dir="0" index="2" bw="4" slack="0"/>
<pin id="1108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_6/13 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="or_ln31_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="0" index="1" bw="1" slack="1"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_3/13 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln31_7_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="0" index="2" bw="3" slack="0"/>
<pin id="1119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_7/13 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln31_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="4" slack="0"/>
<pin id="1125" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/13 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln31_8_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="0" index="1" bw="5" slack="0"/>
<pin id="1130" dir="0" index="2" bw="5" slack="0"/>
<pin id="1131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_8/13 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="or_ln31_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="0" index="1" bw="1" slack="1"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_4/13 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="select_ln31_9_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="5" slack="0"/>
<pin id="1141" dir="0" index="2" bw="4" slack="0"/>
<pin id="1142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_9/13 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln31_4_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="0"/>
<pin id="1148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/13 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln31_10_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="0" index="1" bw="6" slack="0"/>
<pin id="1153" dir="0" index="2" bw="6" slack="0"/>
<pin id="1154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_10/13 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="or_ln31_5_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="0" index="1" bw="1" slack="1"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_5/13 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="select_ln31_11_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="6" slack="0"/>
<pin id="1164" dir="0" index="2" bw="5" slack="0"/>
<pin id="1165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_11/13 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="zext_ln31_5_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/13 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="empty_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="7" slack="0"/>
<pin id="1176" dir="0" index="2" bw="7" slack="0"/>
<pin id="1177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="empty_74_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="0" index="1" bw="1" slack="1"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_74/13 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="NofBytes_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="7" slack="0"/>
<pin id="1187" dir="0" index="2" bw="6" slack="0"/>
<pin id="1188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NofBytes/13 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="trunc_ln26_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="7" slack="0"/>
<pin id="1194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/13 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="zext_ln197_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="7" slack="0"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/13 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln197_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="0"/>
<pin id="1203" dir="0" index="1" bw="5" slack="0"/>
<pin id="1204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/13 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="zext_ln197_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/13 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="add115_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="15" slack="12"/>
<pin id="1214" dir="0" index="1" bw="15" slack="0"/>
<pin id="1215" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/13 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="icmp_ln206_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/13 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="add_ln206_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="6" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="trunc_ln16_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="4" slack="0"/>
<pin id="1231" dir="0" index="1" bw="6" slack="0"/>
<pin id="1232" dir="0" index="2" bw="3" slack="0"/>
<pin id="1233" dir="0" index="3" bw="4" slack="0"/>
<pin id="1234" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/13 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="internal_can_counter_load_load_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_can_counter_load/15 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="add_ln233_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/15 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="store_ln233_store_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="0" index="1" bw="32" slack="0"/>
<pin id="1253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/15 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln236_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="14"/>
<pin id="1258" dir="0" index="1" bw="9" slack="0"/>
<pin id="1259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/15 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="trunc_ln17_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="30" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="0"/>
<pin id="1264" dir="0" index="2" bw="3" slack="0"/>
<pin id="1265" dir="0" index="3" bw="6" slack="0"/>
<pin id="1266" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/15 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln206_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="1"/>
<pin id="1273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/16 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="add_ln206_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="4" slack="0"/>
<pin id="1276" dir="0" index="1" bw="1" slack="0"/>
<pin id="1277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206_1/16 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln236_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="30" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln236/17 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="can_addr_addr_2_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="0"/>
<pin id="1286" dir="0" index="1" bw="30" slack="0"/>
<pin id="1287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_2/17 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="or_ln237_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="2"/>
<pin id="1293" dir="0" index="1" bw="9" slack="0"/>
<pin id="1294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln237/26 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="canbase_read_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="2"/>
<pin id="1299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="1305" class="1005" name="add_ln150_2_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="15" slack="2"/>
<pin id="1307" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln150_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="trunc_ln150_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="30" slack="1"/>
<pin id="1313" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="can_addr_addr_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="trunc_ln173_1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="30" slack="1"/>
<pin id="1324" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="trunc_ln11_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="1"/>
<pin id="1329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="trunc_ln12_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="trunc_ln13_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="2"/>
<pin id="1339" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="trunc_ln14_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="2"/>
<pin id="1344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="trunc_ln15_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="3"/>
<pin id="1349" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="trunc_ln193_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="3"/>
<pin id="1354" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln193 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="can_addr_addr_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="trunc_ln146_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln146 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_2_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="trunc_ln158_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="11" slack="1"/>
<pin id="1377" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_6_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="trunc_ln161_2_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="18" slack="1"/>
<pin id="1388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln161_2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="5" slack="1"/>
<pin id="1393" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="trunc_ln_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1401" class="1005" name="trunc_ln8_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="2"/>
<pin id="1403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="trunc_ln168_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="2"/>
<pin id="1408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln168 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="frameDLC_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frameDLC "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_7_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="1"/>
<pin id="1419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="select_ln31_5_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="3" slack="1"/>
<pin id="1424" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_5 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="icmp_ln31_7_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="1"/>
<pin id="1429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_7 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="icmp_ln31_8_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_8 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="icmp_ln31_9_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="1"/>
<pin id="1440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_9 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="icmp_ln31_10_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="1"/>
<pin id="1445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_10 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="icmp_ln31_11_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="1"/>
<pin id="1451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_11 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="icmp_ln31_12_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_12 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="icmp_ln31_13_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_13 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="icmp_ln31_14_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="1"/>
<pin id="1467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_14 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="ddr_read_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="3"/>
<pin id="1473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1476" class="1005" name="NofBytes_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="7" slack="1"/>
<pin id="1478" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="NofBytes "/>
</bind>
</comp>

<comp id="1481" class="1005" name="add115_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="15" slack="1"/>
<pin id="1483" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add115 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln206_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="2"/>
<pin id="1489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="trunc_ln16_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="4" slack="1"/>
<pin id="1493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="trunc_ln17_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="30" slack="1"/>
<pin id="1498" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="add_ln206_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="5" slack="1"/>
<pin id="1503" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln206_1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="can_addr_addr_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_2 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="can_addr_addr_2_read_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="2"/>
<pin id="1515" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="can_addr_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="112" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="112" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="240" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="112" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="248" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="342"><net_src comp="252" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="254" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="344"><net_src comp="256" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="361"><net_src comp="345" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="90" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="92" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="96" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="102" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="104" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="440"><net_src comp="64" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="106" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="443"><net_src comp="435" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="449"><net_src comp="64" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="110" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="108" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="80" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="126" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="468"><net_src comp="461" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="138" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="490"><net_src comp="64" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="492"><net_src comp="485" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="500"><net_src comp="493" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="226" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="508"><net_src comp="501" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="116" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="516"><net_src comp="509" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="258" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="531"><net_src comp="236" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="0" pin="0"/><net_sink comp="523" pin=4"/></net>

<net id="541"><net_src comp="238" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="0" pin="0"/><net_sink comp="533" pin=4"/></net>

<net id="550"><net_src comp="246" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="4" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="18" pin="0"/><net_sink comp="543" pin=4"/></net>

<net id="558"><net_src comp="28" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="262" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="262" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="34" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="561" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="36" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="38" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="40" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="42" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="589" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="46" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="268" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="48" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="40" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="634"><net_src comp="0" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="641"><net_src comp="56" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="38" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="40" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="657"><net_src comp="44" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="642" pin="4"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="48" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="40" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="50" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="281" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="60" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="62" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="689"><net_src comp="679" pin="4"/><net_sink comp="352" pin=4"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="281" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="66" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="68" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="700"><net_src comp="690" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="707"><net_src comp="58" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="281" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="70" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="281" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="727"><net_src comp="58" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="281" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="78" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="50" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="281" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="80" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="82" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="747"><net_src comp="58" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="281" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="84" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="86" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="281" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="762"><net_src comp="0" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="764"><net_src comp="758" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="768"><net_src comp="294" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="100" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="783"><net_src comp="300" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="114" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="300" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="116" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="798"><net_src comp="118" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="300" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="120" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="50" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="807"><net_src comp="114" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="300" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="122" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="816"><net_src comp="124" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="300" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="24" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="110" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="832"><net_src comp="128" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="843"><net_src comp="827" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="844"><net_src comp="824" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="848"><net_src comp="833" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="856"><net_src comp="130" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="838" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="78" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="132" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="866"><net_src comp="134" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="838" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="80" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="82" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="876"><net_src comp="134" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="838" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="84" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="86" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="838" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="884" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="305" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="140" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="902"><net_src comp="142" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="132" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="50" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="910"><net_src comp="144" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="896" pin="4"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="146" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="148" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="150" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="913" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="934"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="152" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="905" pin="3"/><net_sink comp="929" pin=2"/></net>

<net id="941"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="154" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="929" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="156" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="929" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="158" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="160" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="162" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="971"><net_src comp="953" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="947" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="967" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="959" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="943" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="929" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="164" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="929" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="166" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="168" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="170" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="991" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="985" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="997" pin="3"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="981" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="929" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="172" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="929" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="174" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="176" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="178" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="1025" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1019" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1031" pin="3"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="1011" pin="3"/><net_sink comp="1045" pin=2"/></net>

<net id="1057"><net_src comp="929" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="152" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="929" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="180" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="929" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="182" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="929" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="184" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="929" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="186" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="929" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="188" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="929" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="190" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="929" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="192" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1109"><net_src comp="208" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1110"><net_src comp="210" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1120"><net_src comp="1111" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1104" pin="3"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="1101" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="1115" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1132"><net_src comp="212" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1133"><net_src comp="214" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1143"><net_src comp="1134" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1127" pin="3"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="1123" pin="1"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="216" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1156"><net_src comp="218" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1166"><net_src comp="1157" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="1150" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="1146" pin="1"/><net_sink comp="1161" pin=2"/></net>

<net id="1172"><net_src comp="1161" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1178"><net_src comp="220" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1179"><net_src comp="222" pin="0"/><net_sink comp="1173" pin=2"/></net>

<net id="1189"><net_src comp="1180" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1173" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="1169" pin="1"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="1184" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1205"><net_src comp="1184" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="224" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1216"><net_src comp="228" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1221"><net_src comp="1184" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="230" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="1192" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="232" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1235"><net_src comp="234" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="1223" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1237"><net_src comp="40" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1238"><net_src comp="92" pin="0"/><net_sink comp="1229" pin=3"/></net>

<net id="1242"><net_src comp="16" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="1239" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="24" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1249"><net_src comp="1243" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="1254"><net_src comp="1243" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="16" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="242" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1267"><net_src comp="48" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="1256" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1269"><net_src comp="40" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1270"><net_src comp="50" pin="0"/><net_sink comp="1261" pin=3"/></net>

<net id="1278"><net_src comp="1271" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="244" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1280"><net_src comp="1274" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="1288"><net_src comp="0" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1290"><net_src comp="1284" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="1295"><net_src comp="250" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1296"><net_src comp="1291" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="1300"><net_src comp="268" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="523" pin=3"/></net>

<net id="1303"><net_src comp="1297" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1304"><net_src comp="1297" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1308"><net_src comp="577" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1314"><net_src comp="617" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1319"><net_src comp="630" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1325"><net_src comp="669" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1330"><net_src comp="701" pin="4"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1335"><net_src comp="711" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1340"><net_src comp="721" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1345"><net_src comp="731" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1350"><net_src comp="741" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1355"><net_src comp="751" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1360"><net_src comp="758" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1366"><net_src comp="780" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1371"><net_src comp="784" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1374"><net_src comp="1368" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1378"><net_src comp="792" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1384"><net_src comp="802" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="1389"><net_src comp="810" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="1394"><net_src comp="850" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1399"><net_src comp="860" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1404"><net_src comp="870" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1409"><net_src comp="880" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1414"><net_src comp="305" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1420"><net_src comp="888" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1425"><net_src comp="1045" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1430"><net_src comp="1053" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1435"><net_src comp="1059" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1441"><net_src comp="1065" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1446"><net_src comp="1071" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1452"><net_src comp="1077" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1457"><net_src comp="1083" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1463"><net_src comp="1089" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1468"><net_src comp="1095" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1474"><net_src comp="310" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1479"><net_src comp="1184" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1484"><net_src comp="1212" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="533" pin=3"/></net>

<net id="1490"><net_src comp="1217" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="1229" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1499"><net_src comp="1261" pin="4"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1504"><net_src comp="1274" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1509"><net_src comp="1284" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1516"><net_src comp="330" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1291" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {25 26 27 28 29 30 31 }
	Port: ps_ddr | {17 18 }
	Port: received_can | {15 }
	Port: internal_can_counter | {15 }
	Port: dropped_can_counter | {17 18 }
 - Input state : 
	Port: recvFrame_logic.1 : can_addr | {2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 }
	Port: recvFrame_logic.1 : canbase | {1 }
	Port: recvFrame_logic.1 : ps_ddr | {17 18 }
	Port: recvFrame_logic.1 : ddr | {13 }
	Port: recvFrame_logic.1 : readIndex | {1 }
	Port: recvFrame_logic.1 : EN | {7 }
	Port: recvFrame_logic.1 : timestamp | {3 }
	Port: recvFrame_logic.1 : internal_can_counter | {15 }
	Port: recvFrame_logic.1 : dropped_can_counter | {17 18 }
  - Chain level:
	State 1
		call_ln0 : 1
		zext_ln150 : 1
		zext_ln150_1 : 1
		add_ln150_2 : 2
		add_ln150 : 3
		tmp : 4
		shl_ln150_2 : 5
		zext_ln150_2 : 6
		add_ln150_1 : 7
		trunc_ln150_1 : 8
	State 2
		can_addr_addr : 1
		orFrameID_req : 2
	State 3
		tmp_4 : 1
		shl_ln1 : 2
		zext_ln173 : 3
		add_ln173_1 : 4
		trunc_ln173_1 : 5
		store_ln186 : 1
		store_ln187 : 1
	State 4
		can_addr_addr_1 : 1
		frameDLC_req : 2
		store_ln188 : 1
		store_ln189 : 1
	State 5
		store_ln190 : 1
		store_ln191 : 1
	State 6
		store_ln192 : 1
		store_ln193 : 1
	State 7
		id_can : 1
		zext_ln180_1 : 2
		store_ln194 : 1
		store_ln195 : 3
	State 8
		store_ln196 : 1
		store_ln199 : 1
	State 9
	State 10
		store_ln153 : 1
		FrameID_1 : 1
		zext_ln158_1 : 1
		store_ln158 : 2
		tmp_3 : 2
		trunc_ln : 2
		trunc_ln8 : 2
		trunc_ln168 : 2
	State 11
		store_ln165 : 1
		store_ln166 : 1
	State 12
		store_ln167 : 1
		store_ln168 : 1
		Dlc_assign : 1
		and_ln27 : 1
		select_ln27 : 1
		icmp_ln31 : 2
		zext_ln31 : 3
		icmp_ln31_1 : 2
		icmp_ln31_2 : 2
		select_ln31 : 3
		or_ln31 : 3
		select_ln31_1 : 3
		zext_ln31_1 : 4
		icmp_ln31_3 : 2
		icmp_ln31_4 : 2
		select_ln31_2 : 3
		or_ln31_1 : 3
		select_ln31_3 : 5
		icmp_ln31_5 : 2
		icmp_ln31_6 : 2
		select_ln31_4 : 3
		or_ln31_2 : 3
		select_ln31_5 : 6
		icmp_ln31_7 : 2
		icmp_ln31_8 : 2
		icmp_ln31_9 : 2
		icmp_ln31_10 : 2
		icmp_ln31_11 : 2
		icmp_ln31_12 : 2
		icmp_ln31_13 : 2
		icmp_ln31_14 : 2
	State 13
		zext_ln31_3 : 1
		select_ln31_9 : 2
		zext_ln31_4 : 3
		select_ln31_11 : 4
		zext_ln31_5 : 5
		NofBytes : 6
		trunc_ln26_1 : 7
		zext_ln197 : 7
		add_ln197 : 7
		zext_ln197_1 : 8
		store_ln197 : 9
		store_ln201 : 8
		icmp_ln206 : 7
		br_ln206 : 8
		add_ln206 : 8
		trunc_ln16 : 9
	State 14
	State 15
		add_ln233 : 1
		store_ln233 : 2
		write_ln234 : 2
		trunc_ln17 : 1
	State 16
		add_ln206_1 : 1
		call_ln206 : 2
	State 17
		can_addr_addr_2 : 1
		can_addr_load_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_recvFrame_logic_1_Pipeline_1_fu_517        |    0    |    0    |    0    |    7    |    10   |    0    |
|   call   | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2_fu_523 |    0    |    0    |   6.49  |   262   |   337   |    0    |
|          | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1_fu_533 |    0    |    0    |   6.49  |   114   |   153   |    0    |
|          |                 grp_write_ddr_1_fu_543                 |    0    |    1    | 22.6345 |   915   |   711   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   add_ln150_2_fu_577                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                    add_ln150_fu_583                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln150_1_fu_611                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln173_fu_637                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln173_1_fu_664                   |    0    |    0    |    0    |    0    |    32   |    0    |
|    add   |                      id_can_fu_769                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    add_ln197_fu_1201                   |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                     add115_fu_1212                     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                    add_ln206_fu_1223                   |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                    add_ln233_fu_1243                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln236_fu_1256                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   add_ln206_1_fu_1274                  |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    icmp_ln27_fu_918                    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                    icmp_ln31_fu_937                    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_1_fu_947                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_2_fu_953                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_3_fu_985                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_4_fu_991                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_5_fu_1019                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_6_fu_1025                  |    0    |    0    |    0    |    0    |    12   |    0    |
|   icmp   |                   icmp_ln31_7_fu_1053                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_8_fu_1059                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln31_9_fu_1065                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln31_10_fu_1071                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln31_11_fu_1077                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln31_12_fu_1083                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln31_13_fu_1089                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln31_14_fu_1095                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln206_fu_1217                   |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   select_ln158_fu_833                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    FrameID_1_fu_838                    |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                   select_ln27_fu_929                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   select_ln31_fu_959                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln31_1_fu_973                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln31_2_fu_997                  |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln31_3_fu_1011                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln31_4_fu_1031                 |    0    |    0    |    0    |    0    |    2    |    0    |
|  select  |                  select_ln31_5_fu_1045                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln31_6_fu_1104                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln31_7_fu_1115                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln31_8_fu_1127                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                  select_ln31_9_fu_1138                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                 select_ln31_10_fu_1150                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                 select_ln31_11_fu_1161                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                      empty_fu_1173                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    NofBytes_fu_1184                    |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     or_ln31_fu_967                     |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln31_1_fu_1005                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln31_2_fu_1039                   |    0    |    0    |    0    |    0    |    1    |    0    |
|    or    |                    or_ln31_3_fu_1111                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln31_4_fu_1134                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln31_5_fu_1157                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    empty_74_fu_1180                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln237_fu_1291                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                     xor_ln27_fu_913                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |                     and_ln27_fu_923                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               readIndex_read_read_fu_262               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                canbase_read_read_fu_268                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               timestamp_read_read_fu_281               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   EN_read_read_fu_294                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  orFrameID_read_fu_300                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  frameDLC_read_fu_305                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  ddr_read_read_fu_310                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            can_addr_addr_2_read_read_fu_330            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_274                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_287                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                write_ln234_write_fu_316                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln238_write_fu_336                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_323                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      shl_ln_fu_553                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln150_1_fu_565                   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                   shl_ln150_2_fu_599                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     shl_ln1_fu_652                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     FrameID_fu_827                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    Dlc_assign_fu_905                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    zext_ln150_fu_561                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln150_1_fu_573                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln150_2_fu_607                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln173_fu_660                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln180_fu_765                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln180_1_fu_775                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln153_fu_820                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln158_fu_824                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln158_1_fu_845                  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln165_fu_884                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln31_fu_943                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln31_1_fu_981                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln31_2_fu_1101                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln31_3_fu_1123                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln31_4_fu_1146                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln31_5_fu_1169                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln197_fu_1196                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  zext_ln197_1_fu_1207                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln206_fu_1271                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_589                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln150_1_fu_617                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_642                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln173_1_fu_669                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln9_fu_679                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln10_fu_690                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln11_fu_701                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln12_fu_711                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln13_fu_721                   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln14_fu_731                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln15_fu_741                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln158_1_fu_792                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln161_2_fu_810                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_3_fu_850                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_860                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln8_fu_870                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_fu_896                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln16_fu_1229                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln17_fu_1261                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    sext_ln150_fu_627                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln173_fu_755                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln236_fu_1281                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln193_fu_751                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln146_fu_780                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln168_fu_880                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln26_1_fu_1192                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      tmp_2_fu_784                      |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_6_fu_802                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_7_fu_888                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    0    |    1    | 35.6145 |   1298  |   1750  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|can_frame|    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      NofBytes_reg_1476      |    7   |
|       add115_reg_1481       |   15   |
|     add_ln150_2_reg_1305    |   15   |
|     add_ln206_1_reg_1501    |    5   |
|   can_addr_addr_1_reg_1357  |   32   |
|can_addr_addr_2_read_reg_1513|   32   |
|   can_addr_addr_2_reg_1506  |   32   |
|    can_addr_addr_reg_1316   |   32   |
|    canbase_read_reg_1297    |   32   |
|      ddr_read_reg_1471      |   32   |
|      frameDLC_reg_1411      |   32   |
|     icmp_ln206_reg_1487     |    1   |
|    icmp_ln31_10_reg_1443    |    1   |
|    icmp_ln31_11_reg_1449    |    1   |
|    icmp_ln31_12_reg_1454    |    1   |
|    icmp_ln31_13_reg_1460    |    1   |
|    icmp_ln31_14_reg_1465    |    1   |
|     icmp_ln31_7_reg_1427    |    1   |
|     icmp_ln31_8_reg_1432    |    1   |
|     icmp_ln31_9_reg_1438    |    1   |
|    select_ln31_5_reg_1422   |    3   |
|        tmp_2_reg_1368       |    1   |
|        tmp_3_reg_1391       |    5   |
|        tmp_6_reg_1381       |    1   |
|        tmp_7_reg_1417       |    1   |
|     trunc_ln11_reg_1327     |    8   |
|     trunc_ln12_reg_1332     |    8   |
|     trunc_ln13_reg_1337     |    8   |
|     trunc_ln146_reg_1363    |    1   |
|     trunc_ln14_reg_1342     |    8   |
|    trunc_ln150_1_reg_1311   |   30   |
|    trunc_ln158_1_reg_1375   |   11   |
|     trunc_ln15_reg_1347     |    8   |
|    trunc_ln161_2_reg_1386   |   18   |
|     trunc_ln168_reg_1406    |    8   |
|     trunc_ln16_reg_1491     |    4   |
|    trunc_ln173_1_reg_1322   |   30   |
|     trunc_ln17_reg_1496     |   30   |
|     trunc_ln193_reg_1352    |    8   |
|      trunc_ln8_reg_1401     |    8   |
|      trunc_ln_reg_1396      |    8   |
+-----------------------------+--------+
|            Total            |   482  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_readreq_fu_274                   |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_readreq_fu_287                   |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_323                  |  p0  |   3  |   1  |    3   |
|                  grp_writeresp_fu_323                  |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_352                   |  p0  |  10  |   7  |   70   ||    41   |
|                    grp_access_fu_352                   |  p1  |  10  |   8  |   80   ||    41   |
|                    grp_access_fu_352                   |  p2  |  10  |   0  |    0   ||    41   |
|                    grp_access_fu_352                   |  p4  |  10  |   7  |   70   ||    37   |
| grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_206_1_fu_533 |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   425  || 12.5754 ||   196   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   35   |  1298  |  1750  |    0   |
|   Memory  |    0   |    -   |    -   |   16   |   12   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   196  |    -   |
|  Register |    -   |    -   |    -   |   482  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   48   |  1796  |  1958  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
