{"vcs1":{"timestamp_begin":1680386721.977493572, "rt":0.69, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680386722.701427937, "rt":1.02, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680386723.744834949, "rt":0.69, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680386721.684475456}
{"VCS_COMP_START_TIME": 1680386721.684475456}
{"VCS_COMP_END_TIME": 1680386725.255939045}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338556}}
{"stitch_vcselab": {"peak_mem": 239068}}
