xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Universidad/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Universidad/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Universidad/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
prog_sqr_wav.v,verilog,xil_defaultlib,../../../../ProgrammableSquareWaveGenerator/ProgrammableSquareWaveGenerator.srcs/sources_1/new/prog_sqr_wav.v,
design_1_vio_0_0.v,verilog,xil_defaultlib,../../../ProgSqrWav_VIO_ILA.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v,
design_1_prog_sqr_wav_0_0.v,verilog,xil_defaultlib,../../../ProgSqrWav_VIO_ILA.gen/sources_1/bd/design_1/ip/design_1_prog_sqr_wav_0_0/sim/design_1_prog_sqr_wav_0_0.v,
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../ProgSqrWav_VIO_ILA.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../ProgSqrWav_VIO_ILA.gen/sources_1/bd/design_1/sim/design_1.v,
design_1_wrapper.v,verilog,xil_defaultlib,../../../ProgSqrWav_VIO_ILA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
