// Seed: 1026048302
module module_0;
  logic [1 : -1 'b0] id_1 = id_1;
  assign module_1.id_3 = 0;
  always @(posedge id_1) begin : LABEL_0
    id_1 = 1;
    $signed(86);
    ;
  end
  logic id_2;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4
);
  wire [1 : -1 'd0] id_6;
  assign id_2 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
