
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fpga_bit_select_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fpga_bit_select_impl_1.udb 
// Netlist created on Thu Dec 12 17:03:39 2024
// Netlist written on Thu Dec 12 17:03:47 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module perceptron_v2 ( image_address, clk_12MHz, prediction );
  input  [7:0] image_address;
  input  clk_12MHz;
  output [6:0] prediction;
  wire   \perceptron.count_31__N_118[22] , \perceptron.count_31__N_118[21] , 
         \perceptron.n4227 , \perceptron.count[22] , \perceptron.n3122 , 
         \perceptron.count[21] , count_0__N_181, rst, clk, \perceptron.n3124 , 
         \perceptron.count_31__N_118[20] , \perceptron.count_31__N_118[19] , 
         \perceptron.n4224 , \perceptron.count[20] , \perceptron.n3120 , 
         \perceptron.count[19] , \perceptron.count_31__N_118[18] , 
         \perceptron.count_31__N_118[17] , \perceptron.n4221 , 
         \perceptron.count[18] , \perceptron.n3118 , \perceptron.count[17] , 
         \perceptron.count_31__N_118[16] , \perceptron.count_31__N_118[15] , 
         \perceptron.n4218 , \perceptron.count[16] , \perceptron.n3116 , 
         \perceptron.count[15] , \perceptron.count_31__N_118[14] , 
         \perceptron.count_31__N_118[13] , \perceptron.n4215 , 
         \perceptron.count[14] , \perceptron.n3114 , \perceptron.count[13] , 
         \perceptron.count_31__N_118[12] , \perceptron.count_31__N_118[11] , 
         \perceptron.n4212 , \perceptron.count[12] , \perceptron.n3112 , 
         \perceptron.count[11] , \perceptron.count_31__N_118[10] , 
         \perceptron.count_31__N_118[9] , \perceptron.n4209 , 
         \perceptron.count[10] , \perceptron.n3110 , \perceptron.count[9] , 
         \perceptron.temp_output_15__N_86[10] , 
         \perceptron.temp_output_15__N_86[9] , \perceptron.n4257 , 
         \perceptron.n22[10] , \perceptron.temp_output[10] , 
         \perceptron.n3085 , \perceptron.n22[9] , \perceptron.temp_output[9] , 
         \perceptron.n3087 , \perceptron.count_31__N_118[8] , 
         \perceptron.count_31__N_118[7] , \perceptron.n4206 , 
         \perceptron.count[8] , \perceptron.n3108 , \perceptron.count[7] , 
         \perceptron.count_31__N_118[6] , \perceptron.count_31__N_118[5] , 
         \perceptron.n4203 , \perceptron.count[6] , \perceptron.n3106 , 
         \perceptron.count[5] , \perceptron.count_31__N_118[4] , 
         \perceptron.count_31__N_118[3] , \perceptron.n4200 , 
         \perceptron.count[4] , \perceptron.n3104 , \perceptron.count[3] , 
         \perceptron.temp_output_15__N_86[2] , 
         \perceptron.temp_output_15__N_86[1] , \perceptron.n4245 , 
         \perceptron.n22[2] , \perceptron.temp_output[2] , \perceptron.n3077 , 
         \perceptron.n22[1] , \perceptron.temp_output[1] , \perceptron.n3079 , 
         \perceptron.count_31__N_118[2] , \perceptron.count_31__N_118[1] , 
         \perceptron.n4197 , \perceptron.count[2] , \perceptron.n3102 , 
         \perceptron.count[1] , \perceptron.temp_output_15__N_86[15] , 
         \perceptron.n4266 , \perceptron.n3091 , \perceptron.n22[15] , 
         \perceptron.temp_output[15] , \perceptron.count_31__N_118[0] , 
         \perceptron.n4179 , VCC_net, \perceptron.count[0] , 
         \perceptron.temp_output_15__N_86[8] , 
         \perceptron.temp_output_15__N_86[7] , \perceptron.n4254 , 
         \perceptron.n22[8] , \perceptron.temp_output[8] , \perceptron.n3083 , 
         \perceptron.n22[7] , \perceptron.temp_output[7] , 
         \perceptron.temp_output_15__N_86[14] , 
         \perceptron.temp_output_15__N_86[13] , \perceptron.n4263 , 
         \perceptron.n22[14] , \perceptron.temp_output[14] , 
         \perceptron.n3089 , \perceptron.n22[13] , 
         \perceptron.temp_output[13] , \perceptron.temp_output_15__N_86[6] , 
         \perceptron.temp_output_15__N_86[5] , \perceptron.n4251 , 
         \perceptron.n22[6] , \perceptron.temp_output[6] , \perceptron.n3081 , 
         \perceptron.n22[5] , \perceptron.temp_output[5] , 
         \perceptron.temp_output_15__N_86[0] , \perceptron.n4182 , 
         \perceptron.n22[0] , \perceptron.temp_output[0] , 
         \perceptron.temp_output_15__N_86[4] , 
         \perceptron.temp_output_15__N_86[3] , \perceptron.n4248 , 
         \perceptron.n22[4] , \perceptron.temp_output[4] , \perceptron.n22[3] , 
         \perceptron.temp_output[3] , \perceptron.count_31__N_118[31] , 
         \perceptron.n4242 , \perceptron.n3132 , \perceptron.count[31] , 
         \perceptron.count_31__N_118[30] , \perceptron.count_31__N_118[29] , 
         \perceptron.n4239 , \perceptron.count[30] , \perceptron.n3130 , 
         \perceptron.count[29] , \perceptron.count_31__N_118[28] , 
         \perceptron.count_31__N_118[27] , \perceptron.n4236 , 
         \perceptron.count[28] , \perceptron.n3128 , \perceptron.count[27] , 
         \perceptron.count_31__N_118[26] , \perceptron.count_31__N_118[25] , 
         \perceptron.n4233 , \perceptron.count[26] , \perceptron.n3126 , 
         \perceptron.count[25] , \perceptron.count_31__N_118[24] , 
         \perceptron.count_31__N_118[23] , \perceptron.n4230 , 
         \perceptron.count[24] , \perceptron.count[23] , 
         \perceptron.temp_output_15__N_86[12] , 
         \perceptron.temp_output_15__N_86[11] , \perceptron.n4260 , 
         \perceptron.n22[12] , \perceptron.temp_output[12] , 
         \perceptron.n22[11] , \perceptron.temp_output[11] , 
         \clkcount_6__N_17[6] , \clkcount_6__N_17[5] , n4194, \clkcount[6] , 
         n3098, \clkcount[5] , clkcount_0__N_30, clk_12MHz_c, 
         \clkcount_6__N_17[4] , \clkcount_6__N_17[3] , n4191, \clkcount[4] , 
         n3096, \clkcount[3] , \clkcount_6__N_17[2] , \clkcount_6__N_17[1] , 
         n4188, \clkcount[2] , n3094, \clkcount[1] , \clkcount_6__N_17[0] , 
         n4185, \clkcount[0] , \perceptron.temp_output[1].sig_001.FeedThruLUT , 
         \perceptron.temp_output[0].sig_000.FeedThruLUT , 
         perceptron_output_0__N_16, \perceptron_output[0] , 
         \perceptron_output[1] , 
         \perceptron.temp_output[3].sig_003.FeedThruLUT , 
         \perceptron.temp_output[2].sig_002.FeedThruLUT , 
         \perceptron_output[2] , \perceptron_output[3] , 
         \perceptron.temp_output[5].sig_005.FeedThruLUT , 
         \perceptron.temp_output[4].sig_004.FeedThruLUT , 
         \perceptron_output[4] , \perceptron_output[5] , 
         \perceptron.temp_output[7].sig_007.FeedThruLUT , 
         \perceptron.temp_output[6].sig_006.FeedThruLUT , 
         \perceptron_output[6] , \perceptron_output[7] , 
         \perceptron.temp_output[9].sig_009.FeedThruLUT , 
         \perceptron.temp_output[8].sig_008.FeedThruLUT , 
         \perceptron_output[8] , \perceptron_output[9] , 
         \perceptron.temp_output[11].sig_011.FeedThruLUT , 
         \perceptron.temp_output[10].sig_010.FeedThruLUT , 
         \perceptron_output[10] , \perceptron_output[11] , 
         \perceptron.temp_output[13].sig_013.FeedThruLUT , 
         \perceptron.temp_output[12].sig_012.FeedThruLUT , 
         \perceptron_output[12] , \perceptron_output[13] , 
         \perceptron.temp_output[15].sig_015.FeedThruLUT , 
         \perceptron.temp_output[14].sig_014.FeedThruLUT , 
         \perceptron_output[14] , \perceptron_output[15] , 
         \image_address_c_2.sig_022.FeedThruLUT , 
         \image_address_c_1.sig_016.FeedThruLUT , image_address_c_2, 
         image_address_c_1, \prev_image_address[1] , \prev_image_address[2] , 
         \image_address_c_3.sig_021.FeedThruLUT , 
         \image_address_c_4.sig_017.FeedThruLUT , image_address_c_3, 
         image_address_c_4, \prev_image_address[4] , \prev_image_address[3] , 
         \image_address_c_6.sig_019.FeedThruLUT , 
         \image_address_c_5.sig_018.FeedThruLUT , image_address_c_6, 
         image_address_c_5, \prev_image_address[5] , \prev_image_address[6] , 
         \image_address_c_7.sig_020.FeedThruLUT , image_address_c_7, 
         \prev_image_address[7] , clk_N_187, \memory.rom_bytes_14__3__N_82[0] , 
         \memory.rom_bytes_2__2__N_35[0] , n920, image_address_c_0, 
         \memory.rom_bytes[2][0] , \memory.rom_bytes[14][0] , 
         \memory.rom_bytes_5__5__N_39[2] , \memory.rom_bytes_5__5__N_39[0] , 
         \memory.n2309 , \memory.rom_bytes_10__5__N_64 , \memory.n10 , 
         \memory.rom_bytes[5][1] , \memory.rom_bytes[5][3] , 
         \memory.rom_bytes_7__1__N_52[1] , \memory.rom_bytes_7__1__N_52[0] , 
         \memory.rom_bytes[7][0] , \memory.rom_bytes[7][1] , 
         \memory.rom_bytes_7__3__N_51 , \memory.rom_bytes_10__3__N_67[0] , 
         \memory.n1684 , \memory.n2110 , \memory.rom_bytes[10][0] , 
         \memory.rom_bytes[7][3] , 
         \memory.rom_bytes[1][4].sig_041.FeedThruLUT , 
         \memory.rom_bytes[1][2].sig_023.FeedThruLUT , 
         \memory.rom_bytes[1][4] , \memory.rom_bytes[1][2] , 
         \image_data[1][2] , \image_data[1][4] , 
         \memory.rom_bytes[2][1].sig_042.FeedThruLUT , 
         \memory.rom_bytes[2][0].sig_024.FeedThruLUT , 
         \memory.rom_bytes[2][1] , \image_data[2][0] , \image_data[2][1] , 
         \memory.rom_bytes[5][3].sig_046.FeedThruLUT , 
         \memory.rom_bytes[5][1].sig_025.FeedThruLUT , \image_data[5][1] , 
         \image_data[5][3] , \memory.rom_bytes[6][1].sig_050.FeedThruLUT , 
         \memory.rom_bytes[6][0].sig_026.FeedThruLUT , 
         \memory.rom_bytes[6][1] , \memory.rom_bytes[6][0] , 
         \image_data[6][0] , \image_data[6][1] , 
         \memory.rom_bytes[7][1].sig_056.FeedThruLUT , 
         \memory.rom_bytes[7][0].sig_027.FeedThruLUT , \image_data[7][0] , 
         \image_data[7][1] , \memory.rom_bytes[9][1].sig_061.FeedThruLUT , 
         \memory.rom_bytes[9][0].sig_028.FeedThruLUT , 
         \memory.rom_bytes[9][1] , \memory.rom_bytes[9][0] , 
         \image_data[9][0] , \image_data[9][1] , 
         \memory.rom_bytes[10][1].sig_066.FeedThruLUT , 
         \memory.rom_bytes[10][0].sig_029.FeedThruLUT , 
         \memory.rom_bytes[10][1] , \image_data[10][0] , \image_data[10][1] , 
         \memory.rom_bytes[11][0].sig_030.FeedThruLUT , 
         \memory.rom_bytes[11][0] , \image_data[11][0] , 
         \memory.rom_bytes[12][2].sig_071.FeedThruLUT , 
         \memory.rom_bytes[12][0].sig_031.FeedThruLUT , 
         \memory.rom_bytes[12][2] , \memory.rom_bytes[12][0] , 
         \image_data[12][0] , \image_data[12][2] , 
         \memory.rom_bytes[13][1].sig_072.FeedThruLUT , 
         \memory.rom_bytes[13][0].sig_032.FeedThruLUT , 
         \memory.rom_bytes[13][1] , \memory.rom_bytes[13][0] , 
         \image_data[13][0] , \image_data[13][1] , 
         \memory.rom_bytes[14][2].sig_076.FeedThruLUT , 
         \memory.rom_bytes[14][0].sig_033.FeedThruLUT , 
         \memory.rom_bytes[14][2] , \image_data[14][0] , \image_data[14][2] , 
         \memory.rom_bytes_5__5__N_39[4] , \memory.rom_bytes_2__2__N_35[2] , 
         \memory.n12 , \memory.rom_bytes[2][2] , \memory.rom_bytes[5][5] , 
         \memory.rom_bytes_9__5__N_55[1] , \memory.rom_bytes_2__3__N_33[3] , 
         \memory.rom_bytes_14__2__N_84 , \memory.rom_bytes[2][3] , 
         \image_address_c_6.sig_036.FeedThruLUT , prediction_c_4_N_182, 
         \memory.rom_bytes[5][6] , \image_address_c_0.sig_038.FeedThruLUT , 
         \rom_bytes[8][1] , \image_address_c_6.sig_039.FeedThruLUT , 
         \memory.rom_bytes_8__5__N_54 , \memory.rom_bytes[8][5] , 
         \memory.rom_bytes_10__2__N_68[2] , \memory.rom_bytes_10__2__N_68[1] , 
         \memory.n839[3] , \memory.rom_bytes[10][2] , 
         \memory.rom_bytes_6__4__N_46[5] , \memory.rom_bytes_10__3__N_67[3] , 
         \memory.rom_bytes[10][3] , \memory.rom_bytes[10][4] , 
         \memory.rom_bytes_10__5__N_64$n0 , rom_bytes_10__5__N_65, 
         \memory.rom_bytes[10][5] , \image_address_c_7.sig_040.FeedThruLUT , 
         \memory.rom_bytes_10__6__N_63 , \memory.rom_bytes[10][6] , 
         \memory.rom_bytes_13__5__N_76[5] , \memory.rom_bytes_13__5__N_76[4] , 
         n904, \memory.rom_bytes[13][4] , \memory.rom_bytes[13][5] , 
         \memory.rom_bytes_1__2__N_32[0] , \memory.rom_bytes_14__3__N_82[3] , 
         \memory.n1813 , \memory.rom_bytes[14][3] , 
         \memory.rom_bytes[2][3].sig_044.FeedThruLUT , 
         \memory.rom_bytes[2][2].sig_043.FeedThruLUT , \image_data[2][2] , 
         \image_data[2][3] , \memory.rom_bytes[5][5].sig_048.FeedThruLUT , 
         \memory.rom_bytes[5][4].sig_047.FeedThruLUT , 
         \memory.rom_bytes[5][4] , \image_data[5][4] , \image_data[5][5] , 
         \memory.rom_bytes[5][6].sig_049.FeedThruLUT , \image_data[5][6] , 
         \memory.rom_bytes[6][3].sig_052.FeedThruLUT , 
         \memory.rom_bytes[6][2].sig_051.FeedThruLUT , 
         \memory.rom_bytes[6][3] , \memory.rom_bytes[6][2] , 
         \image_data[6][2] , \image_data[6][3] , 
         \memory.rom_bytes[10][4].sig_054.FeedThruLUT , 
         \memory.rom_bytes[6][4].sig_053.FeedThruLUT , 
         \memory.rom_bytes[6][4] , \image_data[6][4] , \image_data[6][5] , 
         \memory.rom_bytes[6][6].sig_055.FeedThruLUT , 
         \memory.rom_bytes[6][6] , \image_data[6][6] , 
         \memory.rom_bytes[7][4].sig_058.FeedThruLUT , 
         \memory.rom_bytes[7][3].sig_057.FeedThruLUT , 
         \memory.rom_bytes[7][4] , \image_data[7][3] , \image_data[7][4] , 
         \memory.rom_bytes[8][5].sig_060.FeedThruLUT , 
         \rom_bytes[8][1].sig_059.FeedThruLUT , \image_data[8][1] , 
         \image_data[8][5] , \memory.rom_bytes[9][3].sig_063.FeedThruLUT , 
         \memory.rom_bytes[9][2].sig_062.FeedThruLUT , 
         \memory.rom_bytes[9][3] , \memory.rom_bytes[9][2] , 
         \image_data[9][2] , \image_data[9][3] , 
         \memory.rom_bytes[9][5].sig_065.FeedThruLUT , 
         \memory.rom_bytes[9][4].sig_064.FeedThruLUT , 
         \memory.rom_bytes[9][5] , \memory.rom_bytes[9][4] , 
         \image_data[9][4] , \image_data[9][5] , 
         \memory.rom_bytes[10][3].sig_068.FeedThruLUT , 
         \memory.rom_bytes[10][2].sig_067.FeedThruLUT , \image_data[10][2] , 
         \image_data[10][3] , \memory.rom_bytes[10][6].sig_070.FeedThruLUT , 
         \memory.rom_bytes[10][5].sig_069.FeedThruLUT , \image_data[10][5] , 
         \image_data[10][6] , \memory.rom_bytes[13][4].sig_074.FeedThruLUT , 
         \memory.rom_bytes[13][3].sig_073.FeedThruLUT , 
         \memory.rom_bytes[13][3] , \image_data[13][3] , \image_data[13][4] , 
         \memory.rom_bytes[13][5].sig_075.FeedThruLUT , \image_data[13][5] , 
         \memory.rom_bytes[14][3].sig_077.FeedThruLUT , \image_data[14][3] , 
         \image_address_c_1.sig_078.FeedThruLUT , 
         \memory.rom_bytes_6__4__N_46[1] , \memory.rom_bytes_6__4__N_46[4] , 
         \memory.rom_bytes_6__4__N_46[3] , n882, rom_bytes_13__1__N_80, 
         rom_bytes_12__0__N_75, \memory.rom_bytes_12__2__N_74 , 
         \perceptron.n3934 , \perceptron.n13_adj_189 , \perceptron.n3949 , 
         \perceptron.n3651 , \perceptron.n6_adj_190 , \perceptron.n3952 , 
         \perceptron.n3907 , \perceptron.n3910 , \perceptron.n5 , 
         \perceptron.n3589 , \perceptron.n13 , \perceptron.n10 , 
         \perceptron.n3943 , \perceptron.n6_adj_192 , \perceptron.n3618 , 
         \perceptron.n3946 , \perceptron.n9 , \perceptron.n3591 , 
         \perceptron.n11 , \perceptron.n3613 , \perceptron.n3649 , 
         \perceptron.n3928 , \perceptron.n3937 , \perceptron.n3619 , 
         \perceptron.n6_adj_193 , \perceptron.n3940 , \perceptron.n5_adj_194 , 
         \perceptron.n3931 , \perceptron.n5_adj_195 , \perceptron.n3925 , 
         \perceptron.n8 , \perceptron.n3610 , \perceptron.n3901 , 
         \perceptron.n3609 , \perceptron.n3612 , \perceptron.n3904 , 
         \memory.rom_bytes[2][4].sig_045.FeedThruLUT , 
         \memory.rom_bytes[2][4] , \image_data[2][4] , \perceptron.n3637 , 
         \perceptron.n6_adj_191 , \perceptron.n4[6] , \perceptron.n3919 , 
         \perceptron.n5_adj_196 , \perceptron.n11_adj_197 , \perceptron.n3601 , 
         \perceptron.n5_adj_198 , \perceptron.n1726 , \perceptron.n3592 , 
         \perceptron.n3913 , \perceptron.n3588 , \perceptron.n3916 , 
         \perceptron.n3602 , \perceptron.n4[0] , \perceptron.n42 , 
         \perceptron.n48 , \perceptron.n46 , \perceptron.n44 , 
         \perceptron.n43 , \perceptron.n45 , \perceptron.n52 , 
         \perceptron.n47 , n3, prediction_c_4, prediction_c_1_N_184, 
         prediction_c_1_N_183, prediction_c_1, \activator.n24 , n8, n7, 
         \image_address_c_5.sig_034.FeedThruLUT , 
         \memory.rom_bytes_1__4__N_31 , n6_adj_200, n6, rst_N_186, 
         rom_bytes_2__1__N_36, n803, \activator.n20 , \activator.n26 , 
         \perceptron.n3596 , \perceptron.n21[6] , \perceptron.n21[4] , 
         \perceptron.n21[3] , \perceptron.n3599 , \perceptron.n21[2] , 
         \perceptron.n21[5] , \perceptron.n21[7] , 
         \memory.rom_bytes_14__2__N_83[2] , \memory.rom_bytes_13__5__N_76[0] , 
         \memory.n908[0] , rom_bytes_11__0__N_73, 
         \memory.rom_bytes_5__4__N_40 , \memory.rom_bytes_13__3__N_78 , 
         \memory.rom_bytes_13__3__N_79 , \memory.rom_bytes_9__0__N_62 , 
         rst_N_185, n6_adj_199, n5, \memory.rom_bytes_6__0__N_49 , 
         \image_address_c_4.sig_037.FeedThruLUT , 
         \image_address_c_1.sig_035.FeedThruLUT , 
         \memory.rom_bytes_9__3__N_58 , \memory.rom_bytes_6__6__N_44[5] , 
         \memory.rom_bytes_9__4__N_57[2] , \memory.rom_bytes_9__5__N_55[5] , 
         \memory.rom_bytes_9__4__N_57[4] ;

  perceptron_SLICE_0 \perceptron.SLICE_0 ( 
    .DI1(\perceptron.count_31__N_118[22] ), 
    .DI0(\perceptron.count_31__N_118[21] ), .D1(\perceptron.n4227 ), 
    .B1(\perceptron.count[22] ), .D0(\perceptron.n3122 ), 
    .B0(\perceptron.count[21] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3122 ), .CIN1(\perceptron.n4227 ), 
    .Q0(\perceptron.count[21] ), .Q1(\perceptron.count[22] ), 
    .F0(\perceptron.count_31__N_118[21] ), 
    .F1(\perceptron.count_31__N_118[22] ), .COUT1(\perceptron.n3124 ), 
    .COUT0(\perceptron.n4227 ));
  perceptron_SLICE_1 \perceptron.SLICE_1 ( 
    .DI1(\perceptron.count_31__N_118[20] ), 
    .DI0(\perceptron.count_31__N_118[19] ), .D1(\perceptron.n4224 ), 
    .B1(\perceptron.count[20] ), .D0(\perceptron.n3120 ), 
    .B0(\perceptron.count[19] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3120 ), .CIN1(\perceptron.n4224 ), 
    .Q0(\perceptron.count[19] ), .Q1(\perceptron.count[20] ), 
    .F0(\perceptron.count_31__N_118[19] ), 
    .F1(\perceptron.count_31__N_118[20] ), .COUT1(\perceptron.n3122 ), 
    .COUT0(\perceptron.n4224 ));
  perceptron_SLICE_2 \perceptron.SLICE_2 ( 
    .DI1(\perceptron.count_31__N_118[18] ), 
    .DI0(\perceptron.count_31__N_118[17] ), .D1(\perceptron.n4221 ), 
    .B1(\perceptron.count[18] ), .D0(\perceptron.n3118 ), 
    .B0(\perceptron.count[17] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3118 ), .CIN1(\perceptron.n4221 ), 
    .Q0(\perceptron.count[17] ), .Q1(\perceptron.count[18] ), 
    .F0(\perceptron.count_31__N_118[17] ), 
    .F1(\perceptron.count_31__N_118[18] ), .COUT1(\perceptron.n3120 ), 
    .COUT0(\perceptron.n4221 ));
  perceptron_SLICE_3 \perceptron.SLICE_3 ( 
    .DI1(\perceptron.count_31__N_118[16] ), 
    .DI0(\perceptron.count_31__N_118[15] ), .D1(\perceptron.n4218 ), 
    .B1(\perceptron.count[16] ), .D0(\perceptron.n3116 ), 
    .B0(\perceptron.count[15] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3116 ), .CIN1(\perceptron.n4218 ), 
    .Q0(\perceptron.count[15] ), .Q1(\perceptron.count[16] ), 
    .F0(\perceptron.count_31__N_118[15] ), 
    .F1(\perceptron.count_31__N_118[16] ), .COUT1(\perceptron.n3118 ), 
    .COUT0(\perceptron.n4218 ));
  perceptron_SLICE_4 \perceptron.SLICE_4 ( 
    .DI1(\perceptron.count_31__N_118[14] ), 
    .DI0(\perceptron.count_31__N_118[13] ), .D1(\perceptron.n4215 ), 
    .B1(\perceptron.count[14] ), .D0(\perceptron.n3114 ), 
    .B0(\perceptron.count[13] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3114 ), .CIN1(\perceptron.n4215 ), 
    .Q0(\perceptron.count[13] ), .Q1(\perceptron.count[14] ), 
    .F0(\perceptron.count_31__N_118[13] ), 
    .F1(\perceptron.count_31__N_118[14] ), .COUT1(\perceptron.n3116 ), 
    .COUT0(\perceptron.n4215 ));
  perceptron_SLICE_5 \perceptron.SLICE_5 ( 
    .DI1(\perceptron.count_31__N_118[12] ), 
    .DI0(\perceptron.count_31__N_118[11] ), .D1(\perceptron.n4212 ), 
    .B1(\perceptron.count[12] ), .D0(\perceptron.n3112 ), 
    .B0(\perceptron.count[11] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3112 ), .CIN1(\perceptron.n4212 ), 
    .Q0(\perceptron.count[11] ), .Q1(\perceptron.count[12] ), 
    .F0(\perceptron.count_31__N_118[11] ), 
    .F1(\perceptron.count_31__N_118[12] ), .COUT1(\perceptron.n3114 ), 
    .COUT0(\perceptron.n4212 ));
  perceptron_SLICE_6 \perceptron.SLICE_6 ( 
    .DI1(\perceptron.count_31__N_118[10] ), 
    .DI0(\perceptron.count_31__N_118[9] ), .D1(\perceptron.n4209 ), 
    .B1(\perceptron.count[10] ), .D0(\perceptron.n3110 ), 
    .B0(\perceptron.count[9] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3110 ), .CIN1(\perceptron.n4209 ), 
    .Q0(\perceptron.count[9] ), .Q1(\perceptron.count[10] ), 
    .F0(\perceptron.count_31__N_118[9] ), 
    .F1(\perceptron.count_31__N_118[10] ), .COUT1(\perceptron.n3112 ), 
    .COUT0(\perceptron.n4209 ));
  perceptron_SLICE_7 \perceptron.SLICE_7 ( 
    .DI1(\perceptron.temp_output_15__N_86[10] ), 
    .DI0(\perceptron.temp_output_15__N_86[9] ), .D1(\perceptron.n4257 ), 
    .C1(\perceptron.n22[10] ), .B1(\perceptron.temp_output[10] ), 
    .D0(\perceptron.n3085 ), .C0(\perceptron.n22[9] ), 
    .B0(\perceptron.temp_output[9] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3085 ), .CIN1(\perceptron.n4257 ), 
    .Q0(\perceptron.temp_output[9] ), .Q1(\perceptron.temp_output[10] ), 
    .F0(\perceptron.temp_output_15__N_86[9] ), 
    .F1(\perceptron.temp_output_15__N_86[10] ), .COUT1(\perceptron.n3087 ), 
    .COUT0(\perceptron.n4257 ));
  perceptron_SLICE_8 \perceptron.SLICE_8 ( 
    .DI1(\perceptron.count_31__N_118[8] ), 
    .DI0(\perceptron.count_31__N_118[7] ), .D1(\perceptron.n4206 ), 
    .B1(\perceptron.count[8] ), .D0(\perceptron.n3108 ), 
    .B0(\perceptron.count[7] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3108 ), .CIN1(\perceptron.n4206 ), 
    .Q0(\perceptron.count[7] ), .Q1(\perceptron.count[8] ), 
    .F0(\perceptron.count_31__N_118[7] ), .F1(\perceptron.count_31__N_118[8] ), 
    .COUT1(\perceptron.n3110 ), .COUT0(\perceptron.n4206 ));
  perceptron_SLICE_9 \perceptron.SLICE_9 ( 
    .DI1(\perceptron.count_31__N_118[6] ), 
    .DI0(\perceptron.count_31__N_118[5] ), .D1(\perceptron.n4203 ), 
    .B1(\perceptron.count[6] ), .D0(\perceptron.n3106 ), 
    .B0(\perceptron.count[5] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3106 ), .CIN1(\perceptron.n4203 ), 
    .Q0(\perceptron.count[5] ), .Q1(\perceptron.count[6] ), 
    .F0(\perceptron.count_31__N_118[5] ), .F1(\perceptron.count_31__N_118[6] ), 
    .COUT1(\perceptron.n3108 ), .COUT0(\perceptron.n4203 ));
  perceptron_SLICE_10 \perceptron.SLICE_10 ( 
    .DI1(\perceptron.count_31__N_118[4] ), 
    .DI0(\perceptron.count_31__N_118[3] ), .D1(\perceptron.n4200 ), 
    .B1(\perceptron.count[4] ), .D0(\perceptron.n3104 ), 
    .B0(\perceptron.count[3] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3104 ), .CIN1(\perceptron.n4200 ), 
    .Q0(\perceptron.count[3] ), .Q1(\perceptron.count[4] ), 
    .F0(\perceptron.count_31__N_118[3] ), .F1(\perceptron.count_31__N_118[4] ), 
    .COUT1(\perceptron.n3106 ), .COUT0(\perceptron.n4200 ));
  perceptron_SLICE_11 \perceptron.SLICE_11 ( 
    .DI1(\perceptron.temp_output_15__N_86[2] ), 
    .DI0(\perceptron.temp_output_15__N_86[1] ), .D1(\perceptron.n4245 ), 
    .C1(\perceptron.n22[2] ), .B1(\perceptron.temp_output[2] ), 
    .D0(\perceptron.n3077 ), .C0(\perceptron.n22[1] ), 
    .B0(\perceptron.temp_output[1] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3077 ), .CIN1(\perceptron.n4245 ), 
    .Q0(\perceptron.temp_output[1] ), .Q1(\perceptron.temp_output[2] ), 
    .F0(\perceptron.temp_output_15__N_86[1] ), 
    .F1(\perceptron.temp_output_15__N_86[2] ), .COUT1(\perceptron.n3079 ), 
    .COUT0(\perceptron.n4245 ));
  perceptron_SLICE_12 \perceptron.SLICE_12 ( 
    .DI1(\perceptron.count_31__N_118[2] ), 
    .DI0(\perceptron.count_31__N_118[1] ), .D1(\perceptron.n4197 ), 
    .B1(\perceptron.count[2] ), .D0(\perceptron.n3102 ), 
    .B0(\perceptron.count[1] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3102 ), .CIN1(\perceptron.n4197 ), 
    .Q0(\perceptron.count[1] ), .Q1(\perceptron.count[2] ), 
    .F0(\perceptron.count_31__N_118[1] ), .F1(\perceptron.count_31__N_118[2] ), 
    .COUT1(\perceptron.n3104 ), .COUT0(\perceptron.n4197 ));
  perceptron_SLICE_13 \perceptron.SLICE_13 ( 
    .DI0(\perceptron.temp_output_15__N_86[15] ), .D1(\perceptron.n4266 ), 
    .D0(\perceptron.n3091 ), .C0(\perceptron.n22[15] ), 
    .B0(\perceptron.temp_output[15] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3091 ), .CIN1(\perceptron.n4266 ), 
    .Q0(\perceptron.temp_output[15] ), 
    .F0(\perceptron.temp_output_15__N_86[15] ), .COUT0(\perceptron.n4266 ));
  perceptron_SLICE_14 \perceptron.SLICE_14 ( 
    .DI1(\perceptron.count_31__N_118[0] ), .D1(\perceptron.n4179 ), 
    .C1(VCC_net), .B1(\perceptron.count[0] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN1(\perceptron.n4179 ), .Q1(\perceptron.count[0] ), 
    .F1(\perceptron.count_31__N_118[0] ), .COUT1(\perceptron.n3102 ), 
    .COUT0(\perceptron.n4179 ));
  perceptron_SLICE_15 \perceptron.SLICE_15 ( 
    .DI1(\perceptron.temp_output_15__N_86[8] ), 
    .DI0(\perceptron.temp_output_15__N_86[7] ), .D1(\perceptron.n4254 ), 
    .C1(\perceptron.n22[8] ), .B1(\perceptron.temp_output[8] ), 
    .D0(\perceptron.n3083 ), .C0(\perceptron.n22[7] ), 
    .B0(\perceptron.temp_output[7] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3083 ), .CIN1(\perceptron.n4254 ), 
    .Q0(\perceptron.temp_output[7] ), .Q1(\perceptron.temp_output[8] ), 
    .F0(\perceptron.temp_output_15__N_86[7] ), 
    .F1(\perceptron.temp_output_15__N_86[8] ), .COUT1(\perceptron.n3085 ), 
    .COUT0(\perceptron.n4254 ));
  perceptron_SLICE_16 \perceptron.SLICE_16 ( 
    .DI1(\perceptron.temp_output_15__N_86[14] ), 
    .DI0(\perceptron.temp_output_15__N_86[13] ), .D1(\perceptron.n4263 ), 
    .C1(\perceptron.n22[14] ), .B1(\perceptron.temp_output[14] ), 
    .D0(\perceptron.n3089 ), .C0(\perceptron.n22[13] ), 
    .B0(\perceptron.temp_output[13] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3089 ), .CIN1(\perceptron.n4263 ), 
    .Q0(\perceptron.temp_output[13] ), .Q1(\perceptron.temp_output[14] ), 
    .F0(\perceptron.temp_output_15__N_86[13] ), 
    .F1(\perceptron.temp_output_15__N_86[14] ), .COUT1(\perceptron.n3091 ), 
    .COUT0(\perceptron.n4263 ));
  perceptron_SLICE_17 \perceptron.SLICE_17 ( 
    .DI1(\perceptron.temp_output_15__N_86[6] ), 
    .DI0(\perceptron.temp_output_15__N_86[5] ), .D1(\perceptron.n4251 ), 
    .C1(\perceptron.n22[6] ), .B1(\perceptron.temp_output[6] ), 
    .D0(\perceptron.n3081 ), .C0(\perceptron.n22[5] ), 
    .B0(\perceptron.temp_output[5] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3081 ), .CIN1(\perceptron.n4251 ), 
    .Q0(\perceptron.temp_output[5] ), .Q1(\perceptron.temp_output[6] ), 
    .F0(\perceptron.temp_output_15__N_86[5] ), 
    .F1(\perceptron.temp_output_15__N_86[6] ), .COUT1(\perceptron.n3083 ), 
    .COUT0(\perceptron.n4251 ));
  perceptron_SLICE_18 \perceptron.SLICE_18 ( 
    .DI1(\perceptron.temp_output_15__N_86[0] ), .D1(\perceptron.n4182 ), 
    .C1(\perceptron.n22[0] ), .B1(\perceptron.temp_output[0] ), 
    .CE(count_0__N_181), .LSR(rst), .CLK(clk), .CIN1(\perceptron.n4182 ), 
    .Q1(\perceptron.temp_output[0] ), 
    .F1(\perceptron.temp_output_15__N_86[0] ), .COUT1(\perceptron.n3077 ), 
    .COUT0(\perceptron.n4182 ));
  perceptron_SLICE_19 \perceptron.SLICE_19 ( 
    .DI1(\perceptron.temp_output_15__N_86[4] ), 
    .DI0(\perceptron.temp_output_15__N_86[3] ), .D1(\perceptron.n4248 ), 
    .C1(\perceptron.n22[4] ), .B1(\perceptron.temp_output[4] ), 
    .D0(\perceptron.n3079 ), .C0(\perceptron.n22[3] ), 
    .B0(\perceptron.temp_output[3] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3079 ), .CIN1(\perceptron.n4248 ), 
    .Q0(\perceptron.temp_output[3] ), .Q1(\perceptron.temp_output[4] ), 
    .F0(\perceptron.temp_output_15__N_86[3] ), 
    .F1(\perceptron.temp_output_15__N_86[4] ), .COUT1(\perceptron.n3081 ), 
    .COUT0(\perceptron.n4248 ));
  perceptron_SLICE_20 \perceptron.SLICE_20 ( 
    .DI0(\perceptron.count_31__N_118[31] ), .D1(\perceptron.n4242 ), 
    .D0(\perceptron.n3132 ), .B0(\perceptron.count[31] ), .CE(count_0__N_181), 
    .LSR(rst), .CLK(clk), .CIN0(\perceptron.n3132 ), .CIN1(\perceptron.n4242 ), 
    .Q0(\perceptron.count[31] ), .F0(\perceptron.count_31__N_118[31] ), 
    .COUT0(\perceptron.n4242 ));
  perceptron_SLICE_21 \perceptron.SLICE_21 ( 
    .DI1(\perceptron.count_31__N_118[30] ), 
    .DI0(\perceptron.count_31__N_118[29] ), .D1(\perceptron.n4239 ), 
    .B1(\perceptron.count[30] ), .D0(\perceptron.n3130 ), 
    .B0(\perceptron.count[29] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3130 ), .CIN1(\perceptron.n4239 ), 
    .Q0(\perceptron.count[29] ), .Q1(\perceptron.count[30] ), 
    .F0(\perceptron.count_31__N_118[29] ), 
    .F1(\perceptron.count_31__N_118[30] ), .COUT1(\perceptron.n3132 ), 
    .COUT0(\perceptron.n4239 ));
  perceptron_SLICE_22 \perceptron.SLICE_22 ( 
    .DI1(\perceptron.count_31__N_118[28] ), 
    .DI0(\perceptron.count_31__N_118[27] ), .D1(\perceptron.n4236 ), 
    .B1(\perceptron.count[28] ), .D0(\perceptron.n3128 ), 
    .B0(\perceptron.count[27] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3128 ), .CIN1(\perceptron.n4236 ), 
    .Q0(\perceptron.count[27] ), .Q1(\perceptron.count[28] ), 
    .F0(\perceptron.count_31__N_118[27] ), 
    .F1(\perceptron.count_31__N_118[28] ), .COUT1(\perceptron.n3130 ), 
    .COUT0(\perceptron.n4236 ));
  perceptron_SLICE_23 \perceptron.SLICE_23 ( 
    .DI1(\perceptron.count_31__N_118[26] ), 
    .DI0(\perceptron.count_31__N_118[25] ), .D1(\perceptron.n4233 ), 
    .B1(\perceptron.count[26] ), .D0(\perceptron.n3126 ), 
    .B0(\perceptron.count[25] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3126 ), .CIN1(\perceptron.n4233 ), 
    .Q0(\perceptron.count[25] ), .Q1(\perceptron.count[26] ), 
    .F0(\perceptron.count_31__N_118[25] ), 
    .F1(\perceptron.count_31__N_118[26] ), .COUT1(\perceptron.n3128 ), 
    .COUT0(\perceptron.n4233 ));
  perceptron_SLICE_24 \perceptron.SLICE_24 ( 
    .DI1(\perceptron.count_31__N_118[24] ), 
    .DI0(\perceptron.count_31__N_118[23] ), .D1(\perceptron.n4230 ), 
    .B1(\perceptron.count[24] ), .D0(\perceptron.n3124 ), 
    .B0(\perceptron.count[23] ), .CE(count_0__N_181), .LSR(rst), .CLK(clk), 
    .CIN0(\perceptron.n3124 ), .CIN1(\perceptron.n4230 ), 
    .Q0(\perceptron.count[23] ), .Q1(\perceptron.count[24] ), 
    .F0(\perceptron.count_31__N_118[23] ), 
    .F1(\perceptron.count_31__N_118[24] ), .COUT1(\perceptron.n3126 ), 
    .COUT0(\perceptron.n4230 ));
  perceptron_SLICE_25 \perceptron.SLICE_25 ( 
    .DI1(\perceptron.temp_output_15__N_86[12] ), 
    .DI0(\perceptron.temp_output_15__N_86[11] ), .D1(\perceptron.n4260 ), 
    .C1(\perceptron.n22[12] ), .B1(\perceptron.temp_output[12] ), 
    .D0(\perceptron.n3087 ), .C0(\perceptron.n22[11] ), 
    .B0(\perceptron.temp_output[11] ), .CE(count_0__N_181), .LSR(rst), 
    .CLK(clk), .CIN0(\perceptron.n3087 ), .CIN1(\perceptron.n4260 ), 
    .Q0(\perceptron.temp_output[11] ), .Q1(\perceptron.temp_output[12] ), 
    .F0(\perceptron.temp_output_15__N_86[11] ), 
    .F1(\perceptron.temp_output_15__N_86[12] ), .COUT1(\perceptron.n3089 ), 
    .COUT0(\perceptron.n4260 ));
  SLICE_26 SLICE_26( .DI1(\clkcount_6__N_17[6] ), .DI0(\clkcount_6__N_17[5] ), 
    .D1(n4194), .C1(\clkcount[6] ), .D0(n3098), .C0(\clkcount[5] ), 
    .LSR(clkcount_0__N_30), .CLK(clk_12MHz_c), .CIN0(n3098), .CIN1(n4194), 
    .Q0(\clkcount[5] ), .Q1(\clkcount[6] ), .F0(\clkcount_6__N_17[5] ), 
    .F1(\clkcount_6__N_17[6] ), .COUT0(n4194));
  SLICE_27 SLICE_27( .DI1(\clkcount_6__N_17[4] ), .DI0(\clkcount_6__N_17[3] ), 
    .D1(n4191), .C1(\clkcount[4] ), .D0(n3096), .C0(\clkcount[3] ), 
    .LSR(clkcount_0__N_30), .CLK(clk_12MHz_c), .CIN0(n3096), .CIN1(n4191), 
    .Q0(\clkcount[3] ), .Q1(\clkcount[4] ), .F0(\clkcount_6__N_17[3] ), 
    .F1(\clkcount_6__N_17[4] ), .COUT1(n3098), .COUT0(n4191));
  SLICE_28 SLICE_28( .DI1(\clkcount_6__N_17[2] ), .DI0(\clkcount_6__N_17[1] ), 
    .D1(n4188), .C1(\clkcount[2] ), .D0(n3094), .C0(\clkcount[1] ), 
    .LSR(clkcount_0__N_30), .CLK(clk_12MHz_c), .CIN0(n3094), .CIN1(n4188), 
    .Q0(\clkcount[1] ), .Q1(\clkcount[2] ), .F0(\clkcount_6__N_17[1] ), 
    .F1(\clkcount_6__N_17[2] ), .COUT1(n3096), .COUT0(n4188));
  SLICE_29 SLICE_29( .DI1(\clkcount_6__N_17[0] ), .D1(n4185), 
    .C1(\clkcount[0] ), .B1(VCC_net), .LSR(clkcount_0__N_30), 
    .CLK(clk_12MHz_c), .CIN1(n4185), .Q1(\clkcount[0] ), 
    .F1(\clkcount_6__N_17[0] ), .COUT1(n3094), .COUT0(n4185));
  perceptron_SLICE_30 \perceptron.SLICE_30 ( 
    .DI1(\perceptron.temp_output[1].sig_001.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[0].sig_000.FeedThruLUT ), 
    .A1(\perceptron.temp_output[1] ), .A0(\perceptron.temp_output[0] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[0] ), .Q1(\perceptron_output[1] ), 
    .F0(\perceptron.temp_output[0].sig_000.FeedThruLUT ), 
    .F1(\perceptron.temp_output[1].sig_001.FeedThruLUT ));
  perceptron_SLICE_32 \perceptron.SLICE_32 ( 
    .DI1(\perceptron.temp_output[3].sig_003.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[2].sig_002.FeedThruLUT ), 
    .A1(\perceptron.temp_output[3] ), .D0(\perceptron.temp_output[2] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[2] ), .Q1(\perceptron_output[3] ), 
    .F0(\perceptron.temp_output[2].sig_002.FeedThruLUT ), 
    .F1(\perceptron.temp_output[3].sig_003.FeedThruLUT ));
  perceptron_SLICE_34 \perceptron.SLICE_34 ( 
    .DI1(\perceptron.temp_output[5].sig_005.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[4].sig_004.FeedThruLUT ), 
    .C1(\perceptron.temp_output[5] ), .A0(\perceptron.temp_output[4] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[4] ), .Q1(\perceptron_output[5] ), 
    .F0(\perceptron.temp_output[4].sig_004.FeedThruLUT ), 
    .F1(\perceptron.temp_output[5].sig_005.FeedThruLUT ));
  perceptron_SLICE_36 \perceptron.SLICE_36 ( 
    .DI1(\perceptron.temp_output[7].sig_007.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[6].sig_006.FeedThruLUT ), 
    .A1(\perceptron.temp_output[7] ), .B0(\perceptron.temp_output[6] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[6] ), .Q1(\perceptron_output[7] ), 
    .F0(\perceptron.temp_output[6].sig_006.FeedThruLUT ), 
    .F1(\perceptron.temp_output[7].sig_007.FeedThruLUT ));
  perceptron_SLICE_38 \perceptron.SLICE_38 ( 
    .DI1(\perceptron.temp_output[9].sig_009.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[8].sig_008.FeedThruLUT ), 
    .A1(\perceptron.temp_output[9] ), .A0(\perceptron.temp_output[8] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[8] ), .Q1(\perceptron_output[9] ), 
    .F0(\perceptron.temp_output[8].sig_008.FeedThruLUT ), 
    .F1(\perceptron.temp_output[9].sig_009.FeedThruLUT ));
  perceptron_SLICE_40 \perceptron.SLICE_40 ( 
    .DI1(\perceptron.temp_output[11].sig_011.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[10].sig_010.FeedThruLUT ), 
    .A1(\perceptron.temp_output[11] ), .A0(\perceptron.temp_output[10] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[10] ), .Q1(\perceptron_output[11] ), 
    .F0(\perceptron.temp_output[10].sig_010.FeedThruLUT ), 
    .F1(\perceptron.temp_output[11].sig_011.FeedThruLUT ));
  perceptron_SLICE_42 \perceptron.SLICE_42 ( 
    .DI1(\perceptron.temp_output[13].sig_013.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[12].sig_012.FeedThruLUT ), 
    .C1(\perceptron.temp_output[13] ), .C0(\perceptron.temp_output[12] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[12] ), .Q1(\perceptron_output[13] ), 
    .F0(\perceptron.temp_output[12].sig_012.FeedThruLUT ), 
    .F1(\perceptron.temp_output[13].sig_013.FeedThruLUT ));
  perceptron_SLICE_44 \perceptron.SLICE_44 ( 
    .DI1(\perceptron.temp_output[15].sig_015.FeedThruLUT ), 
    .DI0(\perceptron.temp_output[14].sig_014.FeedThruLUT ), 
    .D1(\perceptron.temp_output[15] ), .B0(\perceptron.temp_output[14] ), 
    .CE(perceptron_output_0__N_16), .LSR(rst), .CLK(clk), 
    .Q0(\perceptron_output[14] ), .Q1(\perceptron_output[15] ), 
    .F0(\perceptron.temp_output[14].sig_014.FeedThruLUT ), 
    .F1(\perceptron.temp_output[15].sig_015.FeedThruLUT ));
  image_address_c_1_SLICE_46 \image_address_c_1.SLICE_46 ( 
    .DI1(\image_address_c_2.sig_022.FeedThruLUT ), 
    .DI0(\image_address_c_1.sig_016.FeedThruLUT ), .A1(image_address_c_2), 
    .A0(image_address_c_1), .CLK(clk), .Q0(\prev_image_address[1] ), 
    .Q1(\prev_image_address[2] ), .F0(\image_address_c_1.sig_016.FeedThruLUT ), 
    .F1(\image_address_c_2.sig_022.FeedThruLUT ));
  image_address_c_4_SLICE_47 \image_address_c_4.SLICE_47 ( 
    .DI1(\image_address_c_3.sig_021.FeedThruLUT ), 
    .DI0(\image_address_c_4.sig_017.FeedThruLUT ), .B1(image_address_c_3), 
    .D0(image_address_c_4), .CLK(clk), .Q0(\prev_image_address[4] ), 
    .Q1(\prev_image_address[3] ), .F0(\image_address_c_4.sig_017.FeedThruLUT ), 
    .F1(\image_address_c_3.sig_021.FeedThruLUT ));
  image_address_c_5_SLICE_48 \image_address_c_5.SLICE_48 ( 
    .DI1(\image_address_c_6.sig_019.FeedThruLUT ), 
    .DI0(\image_address_c_5.sig_018.FeedThruLUT ), .B1(image_address_c_6), 
    .A0(image_address_c_5), .CLK(clk), .Q0(\prev_image_address[5] ), 
    .Q1(\prev_image_address[6] ), .F0(\image_address_c_5.sig_018.FeedThruLUT ), 
    .F1(\image_address_c_6.sig_019.FeedThruLUT ));
  image_address_c_7_SLICE_50 \image_address_c_7.SLICE_50 ( 
    .DI0(\image_address_c_7.sig_020.FeedThruLUT ), .A0(image_address_c_7), 
    .CLK(clk), .Q0(\prev_image_address[7] ), 
    .F0(\image_address_c_7.sig_020.FeedThruLUT ));
  SLICE_54 SLICE_54( .DI0(clk_N_187), .B0(clk), .A0(clkcount_0__N_30), 
    .CLK(clk_12MHz_c), .Q0(clk), .F0(clk_N_187));
  memory_SLICE_55 \memory.SLICE_55 ( .DI1(\memory.rom_bytes_14__3__N_82[0] ), 
    .DI0(\memory.rom_bytes_2__2__N_35[0] ), .D1(image_address_c_3), .C1(n920), 
    .B1(image_address_c_1), .A1(image_address_c_2), .D0(image_address_c_4), 
    .C0(image_address_c_1), .B0(image_address_c_2), .A0(image_address_c_3), 
    .LSR(image_address_c_0), .CLK(clk), .Q0(\memory.rom_bytes[2][0] ), 
    .Q1(\memory.rom_bytes[14][0] ), .F0(\memory.rom_bytes_2__2__N_35[0] ), 
    .F1(\memory.rom_bytes_14__3__N_82[0] ));
  memory_SLICE_56 \memory.SLICE_56 ( .DI1(\memory.rom_bytes_5__5__N_39[2] ), 
    .DI0(\memory.rom_bytes_5__5__N_39[0] ), .C1(image_address_c_7), 
    .B1(image_address_c_6), .A1(\memory.n2309 ), .D0(image_address_c_1), 
    .C0(\memory.rom_bytes_10__5__N_64 ), .B0(image_address_c_7), 
    .A0(\memory.n10 ), .LSR(image_address_c_0), .CLK(clk), 
    .Q0(\memory.rom_bytes[5][1] ), .Q1(\memory.rom_bytes[5][3] ), 
    .F0(\memory.rom_bytes_5__5__N_39[0] ), 
    .F1(\memory.rom_bytes_5__5__N_39[2] ));
  memory_SLICE_57 \memory.SLICE_57 ( .DI1(\memory.rom_bytes_7__1__N_52[1] ), 
    .DI0(\memory.rom_bytes_7__1__N_52[0] ), .D1(image_address_c_1), 
    .C1(image_address_c_4), .B1(image_address_c_2), .A1(image_address_c_3), 
    .D0(image_address_c_6), .A0(\memory.n2309 ), .LSR(image_address_c_0), 
    .CLK(clk), .Q0(\memory.rom_bytes[7][0] ), .Q1(\memory.rom_bytes[7][1] ), 
    .F0(\memory.rom_bytes_7__1__N_52[0] ), 
    .F1(\memory.rom_bytes_7__1__N_52[1] ));
  memory_SLICE_58 \memory.SLICE_58 ( .DI1(\memory.rom_bytes_7__3__N_51 ), 
    .DI0(\memory.rom_bytes_10__3__N_67[0] ), .D1(\memory.n10 ), 
    .C1(image_address_c_1), .B1(\memory.rom_bytes_10__5__N_64 ), 
    .A1(image_address_c_7), .D0(image_address_c_7), .C0(image_address_c_6), 
    .B0(\memory.n1684 ), .A0(\memory.n2110 ), .LSR(image_address_c_0), 
    .CLK(clk), .Q0(\memory.rom_bytes[10][0] ), .Q1(\memory.rom_bytes[7][3] ), 
    .F0(\memory.rom_bytes_10__3__N_67[0] ), .F1(\memory.rom_bytes_7__3__N_51 ));
  memory_SLICE_61 \memory.SLICE_61 ( 
    .DI1(\memory.rom_bytes[1][4].sig_041.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[1][2].sig_023.FeedThruLUT ), 
    .D1(\memory.rom_bytes[1][4] ), .D0(\memory.rom_bytes[1][2] ), .CLK(clk), 
    .Q0(\image_data[1][2] ), .Q1(\image_data[1][4] ), 
    .F0(\memory.rom_bytes[1][2].sig_023.FeedThruLUT ), 
    .F1(\memory.rom_bytes[1][4].sig_041.FeedThruLUT ));
  memory_SLICE_62 \memory.SLICE_62 ( 
    .DI1(\memory.rom_bytes[2][1].sig_042.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[2][0].sig_024.FeedThruLUT ), 
    .A1(\memory.rom_bytes[2][1] ), .A0(\memory.rom_bytes[2][0] ), .CLK(clk), 
    .Q0(\image_data[2][0] ), .Q1(\image_data[2][1] ), 
    .F0(\memory.rom_bytes[2][0].sig_024.FeedThruLUT ), 
    .F1(\memory.rom_bytes[2][1].sig_042.FeedThruLUT ));
  memory_SLICE_63 \memory.SLICE_63 ( 
    .DI1(\memory.rom_bytes[5][3].sig_046.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[5][1].sig_025.FeedThruLUT ), 
    .B1(\memory.rom_bytes[5][3] ), .D0(\memory.rom_bytes[5][1] ), .CLK(clk), 
    .Q0(\image_data[5][1] ), .Q1(\image_data[5][3] ), 
    .F0(\memory.rom_bytes[5][1].sig_025.FeedThruLUT ), 
    .F1(\memory.rom_bytes[5][3].sig_046.FeedThruLUT ));
  memory_SLICE_64 \memory.SLICE_64 ( 
    .DI1(\memory.rom_bytes[6][1].sig_050.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[6][0].sig_026.FeedThruLUT ), 
    .A1(\memory.rom_bytes[6][1] ), .A0(\memory.rom_bytes[6][0] ), .CLK(clk), 
    .Q0(\image_data[6][0] ), .Q1(\image_data[6][1] ), 
    .F0(\memory.rom_bytes[6][0].sig_026.FeedThruLUT ), 
    .F1(\memory.rom_bytes[6][1].sig_050.FeedThruLUT ));
  memory_SLICE_65 \memory.SLICE_65 ( 
    .DI1(\memory.rom_bytes[7][1].sig_056.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[7][0].sig_027.FeedThruLUT ), 
    .B1(\memory.rom_bytes[7][1] ), .A0(\memory.rom_bytes[7][0] ), .CLK(clk), 
    .Q0(\image_data[7][0] ), .Q1(\image_data[7][1] ), 
    .F0(\memory.rom_bytes[7][0].sig_027.FeedThruLUT ), 
    .F1(\memory.rom_bytes[7][1].sig_056.FeedThruLUT ));
  memory_SLICE_66 \memory.SLICE_66 ( 
    .DI1(\memory.rom_bytes[9][1].sig_061.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[9][0].sig_028.FeedThruLUT ), 
    .C1(\memory.rom_bytes[9][1] ), .B0(\memory.rom_bytes[9][0] ), .CLK(clk), 
    .Q0(\image_data[9][0] ), .Q1(\image_data[9][1] ), 
    .F0(\memory.rom_bytes[9][0].sig_028.FeedThruLUT ), 
    .F1(\memory.rom_bytes[9][1].sig_061.FeedThruLUT ));
  memory_SLICE_67 \memory.SLICE_67 ( 
    .DI1(\memory.rom_bytes[10][1].sig_066.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[10][0].sig_029.FeedThruLUT ), 
    .A1(\memory.rom_bytes[10][1] ), .B0(\memory.rom_bytes[10][0] ), .CLK(clk), 
    .Q0(\image_data[10][0] ), .Q1(\image_data[10][1] ), 
    .F0(\memory.rom_bytes[10][0].sig_029.FeedThruLUT ), 
    .F1(\memory.rom_bytes[10][1].sig_066.FeedThruLUT ));
  memory_SLICE_68 \memory.SLICE_68 ( 
    .DI0(\memory.rom_bytes[11][0].sig_030.FeedThruLUT ), 
    .C0(\memory.rom_bytes[11][0] ), .CLK(clk), .Q0(\image_data[11][0] ), 
    .F0(\memory.rom_bytes[11][0].sig_030.FeedThruLUT ));
  memory_SLICE_69 \memory.SLICE_69 ( 
    .DI1(\memory.rom_bytes[12][2].sig_071.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[12][0].sig_031.FeedThruLUT ), 
    .C1(\memory.rom_bytes[12][2] ), .C0(\memory.rom_bytes[12][0] ), .CLK(clk), 
    .Q0(\image_data[12][0] ), .Q1(\image_data[12][2] ), 
    .F0(\memory.rom_bytes[12][0].sig_031.FeedThruLUT ), 
    .F1(\memory.rom_bytes[12][2].sig_071.FeedThruLUT ));
  memory_SLICE_70 \memory.SLICE_70 ( 
    .DI1(\memory.rom_bytes[13][1].sig_072.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[13][0].sig_032.FeedThruLUT ), 
    .C1(\memory.rom_bytes[13][1] ), .D0(\memory.rom_bytes[13][0] ), .CLK(clk), 
    .Q0(\image_data[13][0] ), .Q1(\image_data[13][1] ), 
    .F0(\memory.rom_bytes[13][0].sig_032.FeedThruLUT ), 
    .F1(\memory.rom_bytes[13][1].sig_072.FeedThruLUT ));
  memory_SLICE_71 \memory.SLICE_71 ( 
    .DI1(\memory.rom_bytes[14][2].sig_076.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[14][0].sig_033.FeedThruLUT ), 
    .C1(\memory.rom_bytes[14][2] ), .D0(\memory.rom_bytes[14][0] ), .CLK(clk), 
    .Q0(\image_data[14][0] ), .Q1(\image_data[14][2] ), 
    .F0(\memory.rom_bytes[14][0].sig_033.FeedThruLUT ), 
    .F1(\memory.rom_bytes[14][2].sig_076.FeedThruLUT ));
  memory_SLICE_73 \memory.SLICE_73 ( .DI1(\memory.rom_bytes_5__5__N_39[4] ), 
    .DI0(\memory.rom_bytes_2__2__N_35[2] ), .D1(image_address_c_1), 
    .C1(image_address_c_3), .B1(image_address_c_2), .A1(\memory.n12 ), 
    .C0(image_address_c_1), .B0(image_address_c_3), .A0(image_address_c_2), 
    .LSR(image_address_c_0), .CLK(clk), .Q0(\memory.rom_bytes[2][2] ), 
    .Q1(\memory.rom_bytes[5][5] ), .F0(\memory.rom_bytes_2__2__N_35[2] ), 
    .F1(\memory.rom_bytes_5__5__N_39[4] ));
  memory_SLICE_74 \memory.SLICE_74 ( .DI1(\memory.rom_bytes_9__5__N_55[1] ), 
    .DI0(\memory.rom_bytes_2__3__N_33[3] ), .D1(image_address_c_3), 
    .C1(image_address_c_2), .A1(image_address_c_4), .D0(image_address_c_5), 
    .C0(image_address_c_4), .B0(image_address_c_2), .A0(image_address_c_3), 
    .LSR(\memory.rom_bytes_14__2__N_84 ), .CLK(clk), 
    .Q0(\memory.rom_bytes[2][3] ), .Q1(\memory.rom_bytes[9][1] ), 
    .F0(\memory.rom_bytes_2__3__N_33[3] ), 
    .F1(\memory.rom_bytes_9__5__N_55[1] ));
  SLICE_79 SLICE_79( .DI0(\image_address_c_6.sig_036.FeedThruLUT ), 
    .C0(image_address_c_6), .LSR(prediction_c_4_N_182), .CLK(clk), 
    .Q0(\memory.rom_bytes[5][6] ), 
    .F0(\image_address_c_6.sig_036.FeedThruLUT ));
  SLICE_83 SLICE_83( .DI0(\image_address_c_0.sig_038.FeedThruLUT ), 
    .D0(image_address_c_0), .CLK(clk), .Q0(\rom_bytes[8][1] ), 
    .F0(\image_address_c_0.sig_038.FeedThruLUT ));
  SLICE_84 SLICE_84( .DI0(\image_address_c_6.sig_039.FeedThruLUT ), 
    .A0(image_address_c_6), .LSR(\memory.rom_bytes_8__5__N_54 ), .CLK(clk), 
    .Q0(\memory.rom_bytes[8][5] ), 
    .F0(\image_address_c_6.sig_039.FeedThruLUT ));
  memory_SLICE_89 \memory.SLICE_89 ( .DI1(\memory.rom_bytes_10__2__N_68[2] ), 
    .DI0(\memory.rom_bytes_10__2__N_68[1] ), .D1(image_address_c_5), 
    .C1(image_address_c_6), .B1(image_address_c_4), .A1(\memory.n10 ), 
    .D0(image_address_c_4), .C0(\memory.n839[3] ), .B0(image_address_c_3), 
    .A0(image_address_c_2), .LSR(\memory.rom_bytes_14__2__N_84 ), .CLK(clk), 
    .Q0(\memory.rom_bytes[10][1] ), .Q1(\memory.rom_bytes[10][2] ), 
    .F0(\memory.rom_bytes_10__2__N_68[1] ), 
    .F1(\memory.rom_bytes_10__2__N_68[2] ));
  memory_SLICE_91 \memory.SLICE_91 ( .DI1(\memory.rom_bytes_6__4__N_46[5] ), 
    .DI0(\memory.rom_bytes_10__3__N_67[3] ), .D1(image_address_c_1), 
    .C1(image_address_c_5), .B1(\memory.n10 ), .A1(image_address_c_4), 
    .D0(image_address_c_4), .C0(image_address_c_1), .B0(\memory.n839[3] ), 
    .A0(\memory.n10 ), .LSR(image_address_c_0), .CLK(clk), 
    .Q0(\memory.rom_bytes[10][3] ), .Q1(\memory.rom_bytes[10][4] ), 
    .F0(\memory.rom_bytes_10__3__N_67[3] ), 
    .F1(\memory.rom_bytes_6__4__N_46[5] ));
  memory_SLICE_93 \memory.SLICE_93 ( .DI0(\memory.rom_bytes_10__5__N_64$n0 ), 
    .C0(image_address_c_5), .B0(image_address_c_4), .A0(image_address_c_6), 
    .LSR(rom_bytes_10__5__N_65), .CLK(clk), .Q0(\memory.rom_bytes[10][5] ), 
    .F0(\memory.rom_bytes_10__5__N_64$n0 ));
  SLICE_94 SLICE_94( .DI0(\image_address_c_7.sig_040.FeedThruLUT ), 
    .A0(image_address_c_7), .LSR(\memory.rom_bytes_10__6__N_63 ), .CLK(clk), 
    .Q0(\memory.rom_bytes[10][6] ), 
    .F0(\image_address_c_7.sig_040.FeedThruLUT ));
  memory_SLICE_96 \memory.SLICE_96 ( .DI1(\memory.rom_bytes_13__5__N_76[5] ), 
    .DI0(\memory.rom_bytes_13__5__N_76[4] ), .D1(n904), .C1(image_address_c_3), 
    .B1(image_address_c_2), .A1(image_address_c_1), .D0(\memory.n12 ), 
    .C0(image_address_c_6), .B0(\memory.n1684 ), .A0(image_address_c_3), 
    .LSR(image_address_c_0), .CLK(clk), .Q0(\memory.rom_bytes[13][4] ), 
    .Q1(\memory.rom_bytes[13][5] ), .F0(\memory.rom_bytes_13__5__N_76[4] ), 
    .F1(\memory.rom_bytes_13__5__N_76[5] ));
  memory_SLICE_99 \memory.SLICE_99 ( .DI1(\memory.rom_bytes_1__2__N_32[0] ), 
    .DI0(\memory.rom_bytes_14__3__N_82[3] ), .C1(image_address_c_2), 
    .A1(image_address_c_1), .D0(\memory.n1813 ), .C0(image_address_c_5), 
    .B0(image_address_c_2), .A0(image_address_c_1), .LSR(image_address_c_0), 
    .CLK(clk), .Q0(\memory.rom_bytes[14][3] ), .Q1(\memory.rom_bytes[1][2] ), 
    .F0(\memory.rom_bytes_14__3__N_82[3] ), 
    .F1(\memory.rom_bytes_1__2__N_32[0] ));
  memory_SLICE_102 \memory.SLICE_102 ( 
    .DI1(\memory.rom_bytes[2][3].sig_044.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[2][2].sig_043.FeedThruLUT ), 
    .C1(\memory.rom_bytes[2][3] ), .A0(\memory.rom_bytes[2][2] ), .CLK(clk), 
    .Q0(\image_data[2][2] ), .Q1(\image_data[2][3] ), 
    .F0(\memory.rom_bytes[2][2].sig_043.FeedThruLUT ), 
    .F1(\memory.rom_bytes[2][3].sig_044.FeedThruLUT ));
  memory_SLICE_106 \memory.SLICE_106 ( 
    .DI1(\memory.rom_bytes[5][5].sig_048.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[5][4].sig_047.FeedThruLUT ), 
    .B1(\memory.rom_bytes[5][5] ), .D0(\memory.rom_bytes[5][4] ), .CLK(clk), 
    .Q0(\image_data[5][4] ), .Q1(\image_data[5][5] ), 
    .F0(\memory.rom_bytes[5][4].sig_047.FeedThruLUT ), 
    .F1(\memory.rom_bytes[5][5].sig_048.FeedThruLUT ));
  memory_SLICE_108 \memory.SLICE_108 ( 
    .DI0(\memory.rom_bytes[5][6].sig_049.FeedThruLUT ), 
    .C0(\memory.rom_bytes[5][6] ), .CLK(clk), .Q0(\image_data[5][6] ), 
    .F0(\memory.rom_bytes[5][6].sig_049.FeedThruLUT ));
  memory_SLICE_110 \memory.SLICE_110 ( 
    .DI1(\memory.rom_bytes[6][3].sig_052.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[6][2].sig_051.FeedThruLUT ), 
    .A1(\memory.rom_bytes[6][3] ), .D0(\memory.rom_bytes[6][2] ), .CLK(clk), 
    .Q0(\image_data[6][2] ), .Q1(\image_data[6][3] ), 
    .F0(\memory.rom_bytes[6][2].sig_051.FeedThruLUT ), 
    .F1(\memory.rom_bytes[6][3].sig_052.FeedThruLUT ));
  memory_SLICE_112 \memory.SLICE_112 ( 
    .DI1(\memory.rom_bytes[10][4].sig_054.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[6][4].sig_053.FeedThruLUT ), 
    .B1(\memory.rom_bytes[10][4] ), .D0(\memory.rom_bytes[6][4] ), .CLK(clk), 
    .Q0(\image_data[6][4] ), .Q1(\image_data[6][5] ), 
    .F0(\memory.rom_bytes[6][4].sig_053.FeedThruLUT ), 
    .F1(\memory.rom_bytes[10][4].sig_054.FeedThruLUT ));
  memory_SLICE_114 \memory.SLICE_114 ( 
    .DI0(\memory.rom_bytes[6][6].sig_055.FeedThruLUT ), 
    .C0(\memory.rom_bytes[6][6] ), .CLK(clk), .Q0(\image_data[6][6] ), 
    .F0(\memory.rom_bytes[6][6].sig_055.FeedThruLUT ));
  memory_SLICE_116 \memory.SLICE_116 ( 
    .DI1(\memory.rom_bytes[7][4].sig_058.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[7][3].sig_057.FeedThruLUT ), 
    .B1(\memory.rom_bytes[7][4] ), .C0(\memory.rom_bytes[7][3] ), .CLK(clk), 
    .Q0(\image_data[7][3] ), .Q1(\image_data[7][4] ), 
    .F0(\memory.rom_bytes[7][3].sig_057.FeedThruLUT ), 
    .F1(\memory.rom_bytes[7][4].sig_058.FeedThruLUT ));
  SLICE_118 SLICE_118( .DI1(\memory.rom_bytes[8][5].sig_060.FeedThruLUT ), 
    .DI0(\rom_bytes[8][1].sig_059.FeedThruLUT ), .C1(\memory.rom_bytes[8][5] ), 
    .A0(\rom_bytes[8][1] ), .CLK(clk), .Q0(\image_data[8][1] ), 
    .Q1(\image_data[8][5] ), .F0(\rom_bytes[8][1].sig_059.FeedThruLUT ), 
    .F1(\memory.rom_bytes[8][5].sig_060.FeedThruLUT ));
  memory_SLICE_121 \memory.SLICE_121 ( 
    .DI1(\memory.rom_bytes[9][3].sig_063.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[9][2].sig_062.FeedThruLUT ), 
    .D1(\memory.rom_bytes[9][3] ), .A0(\memory.rom_bytes[9][2] ), .CLK(clk), 
    .Q0(\image_data[9][2] ), .Q1(\image_data[9][3] ), 
    .F0(\memory.rom_bytes[9][2].sig_062.FeedThruLUT ), 
    .F1(\memory.rom_bytes[9][3].sig_063.FeedThruLUT ));
  memory_SLICE_123 \memory.SLICE_123 ( 
    .DI1(\memory.rom_bytes[9][5].sig_065.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[9][4].sig_064.FeedThruLUT ), 
    .D1(\memory.rom_bytes[9][5] ), .C0(\memory.rom_bytes[9][4] ), .CLK(clk), 
    .Q0(\image_data[9][4] ), .Q1(\image_data[9][5] ), 
    .F0(\memory.rom_bytes[9][4].sig_064.FeedThruLUT ), 
    .F1(\memory.rom_bytes[9][5].sig_065.FeedThruLUT ));
  memory_SLICE_126 \memory.SLICE_126 ( 
    .DI1(\memory.rom_bytes[10][3].sig_068.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[10][2].sig_067.FeedThruLUT ), 
    .A1(\memory.rom_bytes[10][3] ), .B0(\memory.rom_bytes[10][2] ), .CLK(clk), 
    .Q0(\image_data[10][2] ), .Q1(\image_data[10][3] ), 
    .F0(\memory.rom_bytes[10][2].sig_067.FeedThruLUT ), 
    .F1(\memory.rom_bytes[10][3].sig_068.FeedThruLUT ));
  memory_SLICE_128 \memory.SLICE_128 ( 
    .DI1(\memory.rom_bytes[10][6].sig_070.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[10][5].sig_069.FeedThruLUT ), 
    .B1(\memory.rom_bytes[10][6] ), .D0(\memory.rom_bytes[10][5] ), .CLK(clk), 
    .Q0(\image_data[10][5] ), .Q1(\image_data[10][6] ), 
    .F0(\memory.rom_bytes[10][5].sig_069.FeedThruLUT ), 
    .F1(\memory.rom_bytes[10][6].sig_070.FeedThruLUT ));
  memory_SLICE_132 \memory.SLICE_132 ( 
    .DI1(\memory.rom_bytes[13][4].sig_074.FeedThruLUT ), 
    .DI0(\memory.rom_bytes[13][3].sig_073.FeedThruLUT ), 
    .D1(\memory.rom_bytes[13][4] ), .D0(\memory.rom_bytes[13][3] ), .CLK(clk), 
    .Q0(\image_data[13][3] ), .Q1(\image_data[13][4] ), 
    .F0(\memory.rom_bytes[13][3].sig_073.FeedThruLUT ), 
    .F1(\memory.rom_bytes[13][4].sig_074.FeedThruLUT ));
  memory_SLICE_134 \memory.SLICE_134 ( 
    .DI0(\memory.rom_bytes[13][5].sig_075.FeedThruLUT ), 
    .B0(\memory.rom_bytes[13][5] ), .CLK(clk), .Q0(\image_data[13][5] ), 
    .F0(\memory.rom_bytes[13][5].sig_075.FeedThruLUT ));
  memory_SLICE_136 \memory.SLICE_136 ( 
    .DI0(\memory.rom_bytes[14][3].sig_077.FeedThruLUT ), 
    .D0(\memory.rom_bytes[14][3] ), .CLK(clk), .Q0(\image_data[14][3] ), 
    .F0(\memory.rom_bytes[14][3].sig_077.FeedThruLUT ));
  memory_SLICE_137 \memory.SLICE_137 ( 
    .DI1(\image_address_c_1.sig_078.FeedThruLUT ), 
    .DI0(\memory.rom_bytes_6__4__N_46[1] ), .C1(image_address_c_1), 
    .D0(\memory.n839[3] ), .C0(image_address_c_1), .B0(\memory.n1813 ), 
    .A0(image_address_c_2), .LSR(image_address_c_0), .CLK(clk), 
    .Q0(\memory.rom_bytes[6][1] ), .Q1(\memory.rom_bytes[6][2] ), 
    .F0(\memory.rom_bytes_6__4__N_46[1] ), 
    .F1(\image_address_c_1.sig_078.FeedThruLUT ));
  memory_SLICE_139 \memory.SLICE_139 ( .DI1(\memory.rom_bytes_6__4__N_46[4] ), 
    .DI0(\memory.rom_bytes_6__4__N_46[3] ), .D1(\memory.n12 ), 
    .C1(image_address_c_1), .B1(image_address_c_3), .A1(image_address_c_2), 
    .D0(n882), .C0(image_address_c_3), .B0(image_address_c_1), 
    .A0(image_address_c_2), .LSR(image_address_c_0), .CLK(clk), 
    .Q0(\memory.rom_bytes[6][3] ), .Q1(\memory.rom_bytes[6][4] ), 
    .F0(\memory.rom_bytes_6__4__N_46[3] ), 
    .F1(\memory.rom_bytes_6__4__N_46[4] ));
  SLICE_142 SLICE_142( .DI0(rom_bytes_13__1__N_80), .D0(rom_bytes_10__5__N_65), 
    .C0(n920), .CLK(clk), .Q0(\memory.rom_bytes[13][1] ), 
    .F0(rom_bytes_13__1__N_80));
  memory_SLICE_145 \memory.SLICE_145 ( .DI1(rom_bytes_12__0__N_75), 
    .DI0(\memory.rom_bytes_12__2__N_74 ), .D1(rom_bytes_10__5__N_65), 
    .B1(n882), .D0(\memory.n12 ), .C0(rom_bytes_10__5__N_65), 
    .B0(image_address_c_7), .A0(image_address_c_6), .CLK(clk), 
    .Q0(\memory.rom_bytes[12][2] ), .Q1(\memory.rom_bytes[12][0] ), 
    .F0(\memory.rom_bytes_12__2__N_74 ), .F1(rom_bytes_12__0__N_75));
  perceptron_SLICE_151 \perceptron.SLICE_151 ( .D1(\perceptron.n3934 ), 
    .C1(\perceptron.count[2] ), .B1(\perceptron.count[3] ), 
    .A1(\perceptron.n13_adj_189 ), .D0(\image_data[11][0] ), 
    .C0(\perceptron.count[0] ), .B0(\perceptron.count[1] ), 
    .A0(\image_data[13][1] ), .F0(\perceptron.n13_adj_189 ), 
    .F1(\perceptron.n3949 ));
  perceptron_SLICE_152 \perceptron.SLICE_152 ( .D1(\perceptron.n3949 ), 
    .C1(\perceptron.n3651 ), .B1(\perceptron.n6_adj_190 ), 
    .A1(\perceptron.count[3] ), .C0(\image_data[2][1] ), 
    .B0(\perceptron.count[1] ), .A0(\perceptron.count[0] ), 
    .F0(\perceptron.n3651 ), .F1(\perceptron.n3952 ));
  perceptron_SLICE_153 \perceptron.SLICE_153 ( .D1(\perceptron.count[1] ), 
    .C1(\image_data[7][3] ), .B1(\image_data[9][0] ), .A1(\perceptron.n3907 ), 
    .D0(\perceptron.count[1] ), .C0(\perceptron.count[0] ), 
    .B0(\image_data[11][0] ), .A0(\image_data[10][0] ), 
    .F0(\perceptron.n3907 ), .F1(\perceptron.n3910 ));
  perceptron_SLICE_155 \perceptron.SLICE_155 ( .D1(\image_data[5][4] ), 
    .C1(\perceptron.n5 ), .B1(\perceptron.count[1] ), 
    .A1(\perceptron.count[0] ), .D0(\image_data[7][4] ), 
    .C0(\perceptron.count[0] ), .B0(\image_data[6][4] ), .F0(\perceptron.n5 ), 
    .F1(\perceptron.n3589 ));
  perceptron_SLICE_157 \perceptron.SLICE_157 ( .D1(\perceptron.n13 ), 
    .C1(\perceptron.count[3] ), .B1(\perceptron.n10 ), 
    .A1(\perceptron.count[2] ), .D0(\image_data[14][3] ), 
    .C0(\perceptron.count[0] ), .B0(\image_data[13][3] ), 
    .A0(\perceptron.count[1] ), .F0(\perceptron.n13 ), .F1(\perceptron.n3943 ));
  perceptron_SLICE_158 \perceptron.SLICE_158 ( .D1(\perceptron.n6_adj_192 ), 
    .C1(\perceptron.n3618 ), .B1(\perceptron.n3943 ), 
    .A1(\perceptron.count[3] ), .D0(\perceptron.count[1] ), 
    .B0(\perceptron.count[0] ), .A0(\image_data[2][3] ), 
    .F0(\perceptron.n3618 ), .F1(\perceptron.n3946 ));
  perceptron_SLICE_159 \perceptron.SLICE_159 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.n9 ), .B1(\image_data[9][4] ), .A1(\perceptron.count[0] ), 
    .D0(\image_data[6][5] ), .B0(\perceptron.count[0] ), 
    .A0(\image_data[9][3] ), .F0(\perceptron.n9 ), .F1(\perceptron.n3591 ));
  perceptron_SLICE_161 \perceptron.SLICE_161 ( .D1(\perceptron.count[1] ), 
    .C1(\image_data[14][2] ), .B1(\perceptron.count[0] ), 
    .A1(\perceptron.n11 ), .D0(\image_data[6][0] ), .C0(\image_data[12][2] ), 
    .A0(\perceptron.count[0] ), .F0(\perceptron.n11 ), .F1(\perceptron.n3613 ));
  perceptron_SLICE_163 \perceptron.SLICE_163 ( .D1(\perceptron.count[3] ), 
    .C1(\perceptron.n3649 ), .B1(\perceptron.n3928 ), 
    .A1(\perceptron.count[2] ), .D0(\perceptron.count[0] ), 
    .B0(\perceptron.count[1] ), .A0(\image_data[13][5] ), 
    .F0(\perceptron.n3649 ), .F1(\perceptron.n3937 ));
  perceptron_SLICE_164 \perceptron.SLICE_164 ( .D1(\perceptron.n3937 ), 
    .C1(\perceptron.n3619 ), .B1(\perceptron.n6_adj_193 ), 
    .A1(\perceptron.count[3] ), .D0(\perceptron.count[0] ), 
    .C0(\image_data[11][0] ), .A0(\perceptron.count[1] ), 
    .F0(\perceptron.n3619 ), .F1(\perceptron.n3940 ));
  perceptron_SLICE_165 \perceptron.SLICE_165 ( .D1(\perceptron.count[0] ), 
    .C1(\perceptron.n5_adj_194 ), .B1(\perceptron.count[1] ), 
    .A1(\image_data[5][5] ), .D0(\image_data[6][5] ), .C0(\image_data[8][5] ), 
    .B0(\perceptron.count[0] ), .F0(\perceptron.n5_adj_194 ), 
    .F1(\perceptron.n6_adj_193 ));
  perceptron_SLICE_167 \perceptron.SLICE_167 ( .D1(\perceptron.count[1] ), 
    .C1(\image_data[8][1] ), .B1(\image_data[9][1] ), .A1(\perceptron.n3931 ), 
    .D0(\image_data[7][3] ), .C0(\image_data[10][1] ), 
    .B0(\perceptron.count[1] ), .A0(\perceptron.count[0] ), 
    .F0(\perceptron.n3931 ), .F1(\perceptron.n3934 ));
  perceptron_SLICE_169 \perceptron.SLICE_169 ( .D1(\perceptron.count[0] ), 
    .C1(\perceptron.n5_adj_195 ), .B1(\perceptron.count[1] ), 
    .A1(\image_data[5][3] ), .D0(\perceptron.count[0] ), 
    .C0(\image_data[7][3] ), .A0(\image_data[6][3] ), 
    .F0(\perceptron.n5_adj_195 ), .F1(\perceptron.n6_adj_192 ));
  perceptron_SLICE_171 \perceptron.SLICE_171 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.n3925 ), .B1(\image_data[8][5] ), .A1(\image_data[9][5] ), 
    .D0(\perceptron.count[1] ), .C0(\image_data[8][1] ), 
    .B0(\perceptron.count[0] ), .A0(\image_data[10][5] ), 
    .F0(\perceptron.n3925 ), .F1(\perceptron.n3928 ));
  perceptron_SLICE_173 \perceptron.SLICE_173 ( .D1(\perceptron.count[0] ), 
    .C1(\image_data[10][3] ), .B1(\perceptron.count[1] ), .A1(\perceptron.n8 ), 
    .D0(\perceptron.count[0] ), .C0(\image_data[12][0] ), 
    .A0(\image_data[9][3] ), .F0(\perceptron.n8 ), .F1(\perceptron.n10 ));
  perceptron_SLICE_175 \perceptron.SLICE_175 ( .D1(\perceptron.n3610 ), 
    .C1(\perceptron.n3901 ), .B1(\perceptron.count[3] ), 
    .A1(\perceptron.n3609 ), .D0(\perceptron.count[3] ), 
    .C0(\perceptron.n3613 ), .B0(\perceptron.count[2] ), 
    .A0(\perceptron.n3612 ), .F0(\perceptron.n3901 ), .F1(\perceptron.n3904 ));
  perceptron_SLICE_177 \perceptron.SLICE_177 ( 
    .DI1(\memory.rom_bytes[2][4].sig_045.FeedThruLUT ), 
    .B1(\memory.rom_bytes[2][4] ), .D0(\image_data[10][6] ), 
    .C0(\perceptron.count[1] ), .B0(\perceptron.count[2] ), 
    .A0(\perceptron.count[0] ), .CLK(clk), .Q1(\image_data[2][4] ), 
    .F0(\perceptron.n3637 ), .F1(\memory.rom_bytes[2][4].sig_045.FeedThruLUT ));
  perceptron_SLICE_178 \perceptron.SLICE_178 ( .D1(\perceptron.count[2] ), 
    .C1(\perceptron.n6_adj_191 ), .B1(\perceptron.n3637 ), 
    .A1(\perceptron.count[3] ), .D0(\image_data[6][6] ), 
    .C0(\image_data[5][6] ), .B0(\perceptron.count[0] ), 
    .A0(\perceptron.count[1] ), .F0(\perceptron.n6_adj_191 ), 
    .F1(\perceptron.n4[6] ));
  perceptron_SLICE_179 \perceptron.SLICE_179 ( .D1(\perceptron.count[1] ), 
    .C1(\image_data[7][1] ), .B1(\perceptron.n3919 ), .A1(\image_data[9][2] ), 
    .D0(\perceptron.count[0] ), .C0(\perceptron.count[1] ), 
    .B0(\image_data[10][2] ), .A0(\image_data[8][5] ), .F0(\perceptron.n3919 ), 
    .F1(\perceptron.n3612 ));
  perceptron_SLICE_181 \perceptron.SLICE_181 ( .D1(\perceptron.count[1] ), 
    .C1(\image_data[5][1] ), .B1(\perceptron.count[0] ), 
    .A1(\perceptron.n5_adj_196 ), .D0(\image_data[7][1] ), 
    .B0(\image_data[6][1] ), .A0(\perceptron.count[0] ), 
    .F0(\perceptron.n5_adj_196 ), .F1(\perceptron.n6_adj_190 ));
  perceptron_SLICE_183 \perceptron.SLICE_183 ( .D1(\perceptron.count[0] ), 
    .C1(\perceptron.n11_adj_197 ), .B1(\perceptron.count[1] ), 
    .A1(\image_data[14][0] ), .D0(\image_data[13][0] ), 
    .C0(\perceptron.count[0] ), .A0(\image_data[12][0] ), 
    .F0(\perceptron.n11_adj_197 ), .F1(\perceptron.n3601 ));
  perceptron_SLICE_185 \perceptron.SLICE_185 ( .D1(\perceptron.n5_adj_198 ), 
    .C1(\perceptron.count[2] ), .B1(\perceptron.count[0] ), 
    .A1(\image_data[2][0] ), .D0(\image_data[6][0] ), 
    .C0(\perceptron.count[0] ), .A0(\image_data[7][0] ), 
    .F0(\perceptron.n5_adj_198 ), .F1(\perceptron.n1726 ));
  perceptron_SLICE_187 \perceptron.SLICE_187 ( .D1(\perceptron.count[3] ), 
    .C1(\perceptron.n3592 ), .B1(\perceptron.n3591 ), 
    .A1(\perceptron.count[2] ), .D0(\image_data[5][5] ), 
    .C0(\perceptron.count[1] ), .B0(\perceptron.count[0] ), 
    .A0(\image_data[13][4] ), .F0(\perceptron.n3592 ), .F1(\perceptron.n3913 ));
  perceptron_SLICE_188 \perceptron.SLICE_188 ( .D1(\perceptron.n3913 ), 
    .C1(\perceptron.count[3] ), .B1(\perceptron.n3589 ), 
    .A1(\perceptron.n3588 ), .D0(\perceptron.count[0] ), 
    .C0(\image_data[2][4] ), .B0(\perceptron.count[1] ), 
    .A0(\image_data[1][4] ), .F0(\perceptron.n3588 ), .F1(\perceptron.n3916 ));
  perceptron_SLICE_189 \perceptron.SLICE_189 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.n3602 ), .B1(\perceptron.n1726 ), 
    .A1(\perceptron.count[3] ), .D0(\perceptron.count[2] ), 
    .C0(\perceptron.n3601 ), .A0(\perceptron.n3910 ), .F0(\perceptron.n3602 ), 
    .F1(\perceptron.n4[0] ));
  perceptron_SLICE_191 \perceptron.SLICE_191 ( .D1(\perceptron.count[27] ), 
    .C1(\perceptron.n42 ), .B1(\perceptron.count[4] ), 
    .A1(\perceptron.count[29] ), .D0(\perceptron.count[26] ), 
    .C0(\perceptron.count[30] ), .B0(\perceptron.count[24] ), 
    .A0(\perceptron.count[21] ), .F0(\perceptron.n42 ), .F1(\perceptron.n48 ));
  perceptron_SLICE_193 \perceptron.SLICE_193 ( .D0(\perceptron.count[8] ), 
    .C0(\perceptron.count[12] ), .B0(\perceptron.count[14] ), 
    .A0(\perceptron.count[13] ), .F0(\perceptron.n46 ));
  perceptron_SLICE_194 \perceptron.SLICE_194 ( .D1(\perceptron.n44 ), 
    .C1(\perceptron.n43 ), .B1(\perceptron.n45 ), .A1(\perceptron.n46 ), 
    .D0(\perceptron.count[25] ), .C0(\perceptron.count[17] ), 
    .B0(\perceptron.count[11] ), .A0(\perceptron.count[15] ), 
    .F0(\perceptron.n43 ), .F1(\perceptron.n52 ));
  perceptron_SLICE_195 \perceptron.SLICE_195 ( .D0(\perceptron.count[7] ), 
    .C0(\perceptron.count[16] ), .B0(\perceptron.count[6] ), 
    .A0(\perceptron.count[19] ), .F0(\perceptron.n47 ));
  perceptron_SLICE_196 \perceptron.SLICE_196 ( .C1(n3), .A1(rst), 
    .D0(\perceptron.count[31] ), .C0(\perceptron.n47 ), .B0(\perceptron.n48 ), 
    .A0(\perceptron.n52 ), .F0(n3), .F1(count_0__N_181));
  SLICE_197 SLICE_197( .D0(image_address_c_6), .C0(prediction_c_4_N_182), 
    .A0(image_address_c_7), .F0(prediction_c_4));
  SLICE_198 SLICE_198( .C1(rom_bytes_10__5__N_65), .B1(image_address_c_4), 
    .A1(image_address_c_5), .D0(image_address_c_3), .C0(image_address_c_2), 
    .B0(image_address_c_0), .A0(image_address_c_1), .F0(rom_bytes_10__5__N_65), 
    .F1(prediction_c_4_N_182));
  SLICE_199 SLICE_199( .D0(\perceptron_output[15] ), .C0(prediction_c_1_N_184), 
    .B0(prediction_c_1_N_183), .A0(prediction_c_4), .F0(prediction_c_1));
  activator_SLICE_200 \activator.SLICE_200 ( .D1(\perceptron_output[9] ), 
    .C1(\activator.n24 ), .B1(\perceptron_output[2] ), 
    .A1(\perceptron_output[1] ), .D0(\perceptron_output[7] ), 
    .C0(\perceptron_output[5] ), .B0(\perceptron_output[0] ), 
    .A0(\perceptron_output[13] ), .F0(\activator.n24 ), 
    .F1(prediction_c_1_N_183));
  SLICE_201 SLICE_201( .B0(\clkcount[3] ), .A0(\clkcount[0] ), .F0(n8));
  SLICE_202 SLICE_202( .D1(\clkcount[1] ), .C1(n7), .B1(\clkcount[4] ), 
    .A1(n8), .D0(\clkcount[5] ), .C0(\clkcount[2] ), .B0(\clkcount[6] ), 
    .F0(n7), .F1(clkcount_0__N_30));
  SLICE_203 SLICE_203( .DI1(\image_address_c_5.sig_034.FeedThruLUT ), 
    .C1(image_address_c_5), .C0(\prev_image_address[5] ), 
    .B0(image_address_c_5), .LSR(\memory.rom_bytes_1__4__N_31 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[1][4] ), .F0(n6_adj_200), 
    .F1(\image_address_c_5.sig_034.FeedThruLUT ));
  SLICE_204 SLICE_204( .D1(image_address_c_6), .C1(n6), .B1(n6_adj_200), 
    .A1(\prev_image_address[6] ), .D0(image_address_c_7), 
    .C0(\prev_image_address[3] ), .B0(\prev_image_address[7] ), 
    .A0(image_address_c_3), .F0(n6), .F1(rst_N_186));
  memory_SLICE_205 \memory.SLICE_205 ( .D0(image_address_c_0), 
    .C0(\memory.n2309 ), .F0(\memory.rom_bytes_8__5__N_54 ));
  memory_SLICE_206 \memory.SLICE_206 ( .D1(\memory.n12 ), 
    .C1(image_address_c_1), .B1(image_address_c_2), .A1(image_address_c_3), 
    .C0(image_address_c_5), .A0(image_address_c_4), .F0(\memory.n12 ), 
    .F1(\memory.n2309 ));
  memory_SLICE_207 \memory.SLICE_207 ( .DI1(rom_bytes_2__1__N_36), 
    .C1(image_address_c_4), .B1(n803), .A1(rom_bytes_10__5__N_65), 
    .D0(image_address_c_4), .B0(rom_bytes_10__5__N_65), .CLK(clk), 
    .Q1(\memory.rom_bytes[2][1] ), .F0(\memory.rom_bytes_1__4__N_31 ), 
    .F1(rom_bytes_2__1__N_36));
  activator_SLICE_209 \activator.SLICE_209 ( .D0(\perceptron_output[12] ), 
    .B0(\perceptron_output[14] ), .F0(\activator.n20 ));
  activator_SLICE_210 \activator.SLICE_210 ( .D1(\activator.n20 ), 
    .C1(\activator.n26 ), .B1(\perceptron_output[8] ), 
    .A1(\perceptron_output[11] ), .D0(\perceptron_output[6] ), 
    .C0(\perceptron_output[4] ), .B0(\perceptron_output[10] ), 
    .A0(\perceptron_output[3] ), .F0(\activator.n26 ), 
    .F1(prediction_c_1_N_184));
  perceptron_SLICE_211 \perceptron.SLICE_211 ( .D1(\perceptron.count[3] ), 
    .C1(\perceptron.count[0] ), .B1(\perceptron.count[2] ), 
    .A1(\perceptron.count[1] ), .D0(\perceptron.count[0] ), 
    .C0(\perceptron.count[3] ), .B0(\perceptron.count[1] ), 
    .A0(\perceptron.count[2] ), .F0(\perceptron.n3596 ), 
    .F1(\perceptron.n21[6] ));
  perceptron_SLICE_213 \perceptron.SLICE_213 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.count[2] ), .B1(\perceptron.count[0] ), 
    .A1(\perceptron.count[3] ), .D0(\perceptron.count[2] ), 
    .C0(\perceptron.count[1] ), .B0(\perceptron.count[3] ), 
    .A0(\perceptron.count[0] ), .F0(\perceptron.n21[4] ), 
    .F1(\perceptron.n21[3] ));
  perceptron_SLICE_215 \perceptron.SLICE_215 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.count[3] ), .B1(\perceptron.count[0] ), 
    .A1(\perceptron.count[2] ), .D0(\perceptron.count[2] ), 
    .C0(\perceptron.count[0] ), .B0(\perceptron.count[3] ), 
    .A0(\perceptron.count[1] ), .F0(\perceptron.n3599 ), 
    .F1(\perceptron.n21[2] ));
  perceptron_SLICE_217 \perceptron.SLICE_217 ( .D1(\perceptron.count[0] ), 
    .C1(\perceptron.count[2] ), .B1(\perceptron.count[1] ), 
    .A1(\perceptron.count[3] ), .D0(\perceptron.count[3] ), 
    .C0(\perceptron.count[1] ), .B0(\perceptron.count[2] ), 
    .A0(\perceptron.count[0] ), .F0(\perceptron.n21[5] ), 
    .F1(\perceptron.n21[7] ));
  memory_SLICE_219 \memory.SLICE_219 ( .DI1(\memory.rom_bytes_14__2__N_83[2] ), 
    .C1(n882), .B1(image_address_c_2), .A1(image_address_c_3), 
    .D0(image_address_c_6), .C0(image_address_c_5), .B0(image_address_c_4), 
    .A0(image_address_c_7), .LSR(\memory.rom_bytes_14__2__N_84 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[14][2] ), .F0(n882), 
    .F1(\memory.rom_bytes_14__2__N_83[2] ));
  memory_SLICE_220 \memory.SLICE_220 ( .DI1(\memory.rom_bytes_13__5__N_76[0] ), 
    .D1(image_address_c_2), .C1(\memory.n908[0] ), .B1(image_address_c_1), 
    .A1(image_address_c_3), .D0(image_address_c_6), .C0(image_address_c_5), 
    .B0(image_address_c_4), .A0(image_address_c_7), .LSR(image_address_c_0), 
    .CLK(clk), .Q1(\memory.rom_bytes[13][0] ), .F0(\memory.n908[0] ), 
    .F1(\memory.rom_bytes_13__5__N_76[0] ));
  memory_SLICE_221 \memory.SLICE_221 ( .DI1(rom_bytes_11__0__N_73), 
    .D1(rom_bytes_10__5__N_65), .C1(n904), .D0(image_address_c_5), 
    .C0(image_address_c_4), .B0(image_address_c_7), .A0(image_address_c_6), 
    .CLK(clk), .Q1(\memory.rom_bytes[11][0] ), .F0(n904), 
    .F1(rom_bytes_11__0__N_73));
  memory_SLICE_222 \memory.SLICE_222 ( .DI1(\memory.rom_bytes_5__4__N_40 ), 
    .D1(image_address_c_2), .C1(n920), .A1(image_address_c_3), 
    .D0(image_address_c_4), .C0(image_address_c_7), .B0(image_address_c_6), 
    .A0(image_address_c_5), .LSR(\memory.rom_bytes_14__2__N_84 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[5][4] ), .F0(n920), 
    .F1(\memory.rom_bytes_5__4__N_40 ));
  perceptron_SLICE_225 \perceptron.SLICE_225 ( .D1(\perceptron.count[1] ), 
    .C1(\perceptron.count[0] ), .B1(\image_data[1][2] ), 
    .A1(\image_data[2][2] ), .D0(\image_data[2][2] ), 
    .C0(\perceptron.count[1] ), .B0(\image_data[6][2] ), 
    .A0(\perceptron.count[0] ), .F0(\perceptron.n3610 ), 
    .F1(\perceptron.n3609 ));
  memory_SLICE_227 \memory.SLICE_227 ( .DI1(\memory.rom_bytes_13__3__N_78 ), 
    .D1(image_address_c_3), .C1(\memory.rom_bytes_10__5__N_64 ), 
    .B1(image_address_c_7), .D0(image_address_c_6), .C0(image_address_c_4), 
    .B0(image_address_c_5), .LSR(\memory.rom_bytes_13__3__N_79 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[13][3] ), .F0(\memory.rom_bytes_10__5__N_64 ), 
    .F1(\memory.rom_bytes_13__3__N_78 ));
  memory_SLICE_228 \memory.SLICE_228 ( .DI1(\memory.rom_bytes_9__0__N_62 ), 
    .D1(image_address_c_6), .C1(image_address_c_5), .B1(image_address_c_4), 
    .A1(rom_bytes_10__5__N_65), .D0(rom_bytes_10__5__N_65), 
    .C0(image_address_c_4), .B0(image_address_c_5), .A0(image_address_c_6), 
    .CLK(clk), .Q1(\memory.rom_bytes[9][0] ), 
    .F0(\memory.rom_bytes_10__6__N_63 ), .F1(\memory.rom_bytes_9__0__N_62 ));
  perceptron_SLICE_230 \perceptron.SLICE_230 ( .D1(\perceptron.count[20] ), 
    .C1(\perceptron.count[5] ), .B1(\perceptron.count[28] ), 
    .A1(\perceptron.count[18] ), .D0(\perceptron.count[22] ), 
    .C0(\perceptron.count[10] ), .B0(\perceptron.count[9] ), 
    .A0(\perceptron.count[23] ), .F0(\perceptron.n45 ), .F1(\perceptron.n44 ));
  SLICE_232 SLICE_232( .DI1(rst_N_185), .D1(n6_adj_199), 
    .C1(image_address_c_0), .B1(n5), .A1(\rom_bytes[8][1] ), .B0(n3), .A0(rst), 
    .LSR(rst_N_186), .CLK(clk), .Q1(rst), .F0(perceptron_output_0__N_16), 
    .F1(rst_N_185));
  memory_SLICE_233 \memory.SLICE_233 ( .DI1(\memory.rom_bytes_6__0__N_49 ), 
    .D1(\memory.rom_bytes_14__2__N_84 ), .C1(\memory.n10 ), 
    .B1(image_address_c_4), .A1(\memory.n839[3] ), .C0(image_address_c_3), 
    .B0(image_address_c_2), .CLK(clk), .Q1(\memory.rom_bytes[6][0] ), 
    .F0(\memory.n10 ), .F1(\memory.rom_bytes_6__0__N_49 ));
  memory_SLICE_234 \memory.SLICE_234 ( .D1(image_address_c_1), 
    .B1(image_address_c_0), .A1(image_address_c_2), .C0(image_address_c_1), 
    .A0(image_address_c_0), .F0(\memory.rom_bytes_14__2__N_84 ), 
    .F1(\memory.rom_bytes_13__3__N_79 ));
  SLICE_235 SLICE_235( .F0(VCC_net));
  SLICE_244 SLICE_244( .DI1(\image_address_c_4.sig_037.FeedThruLUT ), 
    .D1(image_address_c_4), .B0(\prev_image_address[4] ), 
    .A0(image_address_c_4), .LSR(rom_bytes_10__5__N_65), .CLK(clk), 
    .Q1(\memory.rom_bytes[7][4] ), .F0(n5), 
    .F1(\image_address_c_4.sig_037.FeedThruLUT ));
  SLICE_245 SLICE_245( .DI1(\image_address_c_1.sig_035.FeedThruLUT ), 
    .D1(image_address_c_1), .D0(image_address_c_1), 
    .C0(\prev_image_address[2] ), .B0(\prev_image_address[1] ), 
    .A0(image_address_c_2), .LSR(image_address_c_0), .CLK(clk), 
    .Q1(\memory.rom_bytes[2][4] ), .F0(n6_adj_199), 
    .F1(\image_address_c_1.sig_035.FeedThruLUT ));
  memory_SLICE_248 \memory.SLICE_248 ( .DI1(\memory.rom_bytes_9__3__N_58 ), 
    .D1(image_address_c_4), .C1(image_address_c_5), .B1(image_address_c_6), 
    .A1(rom_bytes_10__5__N_65), .D0(image_address_c_5), .A0(image_address_c_6), 
    .CLK(clk), .Q1(\memory.rom_bytes[9][3] ), .F0(\memory.n839[3] ), 
    .F1(\memory.rom_bytes_9__3__N_58 ));
  memory_SLICE_249 \memory.SLICE_249 ( .DI1(\memory.rom_bytes_6__6__N_44[5] ), 
    .D1(image_address_c_7), .C1(image_address_c_5), .B1(\memory.n1813 ), 
    .A1(image_address_c_6), .C0(image_address_c_3), .A0(image_address_c_4), 
    .LSR(\memory.rom_bytes_13__3__N_79 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[6][6] ), .F0(\memory.n1813 ), 
    .F1(\memory.rom_bytes_6__6__N_44[5] ));
  memory_SLICE_250 \memory.SLICE_250 ( .DI1(\memory.rom_bytes_9__4__N_57[2] ), 
    .D1(image_address_c_3), .C1(n803), .B1(image_address_c_4), 
    .A1(\memory.n1684 ), .C0(image_address_c_7), .B0(image_address_c_6), 
    .A0(image_address_c_5), .LSR(image_address_c_0), .CLK(clk), 
    .Q1(\memory.rom_bytes[9][2] ), .F0(n803), 
    .F1(\memory.rom_bytes_9__4__N_57[2] ));
  memory_SLICE_251 \memory.SLICE_251 ( .DI1(\memory.rom_bytes_9__5__N_55[5] ), 
    .D1(image_address_c_7), .C1(\memory.n2110 ), .B1(image_address_c_2), 
    .A1(image_address_c_6), .C0(image_address_c_4), .B0(image_address_c_3), 
    .A0(image_address_c_5), .LSR(\memory.rom_bytes_14__2__N_84 ), .CLK(clk), 
    .Q1(\memory.rom_bytes[9][5] ), .F0(\memory.n2110 ), 
    .F1(\memory.rom_bytes_9__5__N_55[5] ));
  memory_SLICE_252 \memory.SLICE_252 ( .DI1(\memory.rom_bytes_9__4__N_57[4] ), 
    .D1(\memory.rom_bytes_10__5__N_64 ), .C1(\memory.n1684 ), 
    .B1(image_address_c_7), .A1(image_address_c_3), .D0(image_address_c_2), 
    .B0(image_address_c_1), .LSR(image_address_c_0), .CLK(clk), 
    .Q1(\memory.rom_bytes[9][4] ), .F0(\memory.n1684 ), 
    .F1(\memory.rom_bytes_9__4__N_57[4] ));
  perceptron_mult_7 \perceptron.mult_7 ( .A6(\perceptron.n4[6] ), 
    .A5(\perceptron.n3940 ), .A4(\perceptron.n3916 ), .A3(\perceptron.n3946 ), 
    .A2(\perceptron.n3904 ), .A1(\perceptron.n3952 ), .A0(\perceptron.n4[0] ), 
    .B15(\perceptron.n21[7] ), .B14(\perceptron.n21[7] ), 
    .B13(\perceptron.n21[7] ), .B12(\perceptron.n21[7] ), 
    .B11(\perceptron.n21[7] ), .B10(\perceptron.n21[7] ), 
    .B9(\perceptron.n21[7] ), .B8(\perceptron.n21[7] ), 
    .B7(\perceptron.n21[7] ), .B6(\perceptron.n21[6] ), 
    .B5(\perceptron.n21[5] ), .B4(\perceptron.n21[4] ), 
    .B3(\perceptron.n21[3] ), .B2(\perceptron.n21[2] ), 
    .B1(\perceptron.n3599 ), .B0(\perceptron.n3596 ), 
    .O15(\perceptron.n22[15] ), .O14(\perceptron.n22[14] ), 
    .O13(\perceptron.n22[13] ), .O12(\perceptron.n22[12] ), 
    .O11(\perceptron.n22[11] ), .O10(\perceptron.n22[10] ), 
    .O9(\perceptron.n22[9] ), .O8(\perceptron.n22[8] ), 
    .O7(\perceptron.n22[7] ), .O6(\perceptron.n22[6] ), 
    .O5(\perceptron.n22[5] ), .O4(\perceptron.n22[4] ), 
    .O3(\perceptron.n22[3] ), .O2(\perceptron.n22[2] ), 
    .O1(\perceptron.n22[1] ), .O0(\perceptron.n22[0] ));
  image_address_0_ \image_address[0]_I ( .PADDI(image_address_c_0), 
    .imageaddress0(image_address[0]));
  image_address_1_ \image_address[1]_I ( .PADDI(image_address_c_1), 
    .imageaddress1(image_address[1]));
  image_address_2_ \image_address[2]_I ( .PADDI(image_address_c_2), 
    .imageaddress2(image_address[2]));
  image_address_3_ \image_address[3]_I ( .PADDI(image_address_c_3), 
    .imageaddress3(image_address[3]));
  image_address_4_ \image_address[4]_I ( .PADDI(image_address_c_4), 
    .imageaddress4(image_address[4]));
  image_address_5_ \image_address[5]_I ( .PADDI(image_address_c_5), 
    .imageaddress5(image_address[5]));
  image_address_6_ \image_address[6]_I ( .PADDI(image_address_c_6), 
    .imageaddress6(image_address[6]));
  image_address_7_ \image_address[7]_I ( .PADDI(image_address_c_7), 
    .imageaddress7(image_address[7]));
  clk_12MHz clk_12MHz_I( .PADDI(clk_12MHz_c), .clk_12MHz(clk_12MHz));
  prediction_0_ \prediction[0]_I ( .PADDO(VCC_net), 
    .prediction0(prediction[0]));
  prediction_1_ \prediction[1]_I ( .PADDO(prediction_c_1), 
    .prediction1(prediction[1]));
  prediction_2_ \prediction[2]_I ( .PADDO(prediction_c_1), 
    .prediction2(prediction[2]));
  prediction_3_ \prediction[3]_I ( .PADDO(prediction_c_1), 
    .prediction3(prediction[3]));
  prediction_4_ \prediction[4]_I ( .PADDO(prediction_c_4), 
    .prediction4(prediction[4]));
  prediction_5_ \prediction[5]_I ( .PADDO(prediction_c_4), 
    .prediction5(prediction[5]));
  prediction_6_ \prediction[6]_I ( .PADDO(prediction_c_1), 
    .prediction6(prediction[6]));
endmodule

module perceptron_SLICE_0 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_259 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_256 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module perceptron_SLICE_1 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_265 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_262 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_2 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_271 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_268 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_3 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_277 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_274 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_4 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_283 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_280 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_5 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_289 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_286 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_6 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_295 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_292 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_200 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_197 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_8 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_301 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_298 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_9 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_307 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_304 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_313 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_310 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_224 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_221 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_319 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_316 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_13 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_182 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_14 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \perceptron/count_31__I_322 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module perceptron_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_206 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_203 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_188 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_185 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_212 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_209 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_18 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \perceptron/temp_output_15__I_227 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_19 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/temp_output_15__I_218 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_215 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_20 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_33 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_31 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_235 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_232 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_241 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_238 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_247 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_244 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_12_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \perceptron/count_31__I_253 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/count_31__I_250 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_25 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \perceptron/add_10_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \perceptron/temp_output_15__I_194 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \perceptron/temp_output_15__I_191 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 clkcount_716_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 clkcount_6__I_81( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 clkcount_6__I_0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 clkcount_716_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 clkcount_6__I_83( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 clkcount_6__I_82( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 clkcount_716_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 clkcount_6__I_85( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 clkcount_6__I_84( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 clkcount_716_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 clkcount_6__I_86( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_30 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \perceptron.SLICE_30_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \perceptron.SLICE_30_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_32 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \perceptron.SLICE_32_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \perceptron.SLICE_32_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_34 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \perceptron.SLICE_34_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \perceptron.SLICE_34_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_36 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \perceptron.SLICE_36_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \perceptron.SLICE_36_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_38 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \perceptron.SLICE_38_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \perceptron.SLICE_38_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_40 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \perceptron.SLICE_40_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \perceptron.SLICE_40_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_11__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_10__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module perceptron_SLICE_42 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \perceptron.SLICE_42_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \perceptron.SLICE_42_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_13__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_12__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_44 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \perceptron.SLICE_44_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \perceptron.SLICE_44_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \perceptron/temp_output_15__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \perceptron/temp_output_14__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module image_address_c_1_SLICE_46 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \image_address_c_1.SLICE_46_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \image_address_c_1.SLICE_46_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 image_address_c_2_I_0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 image_address_c_1_I_0_2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module image_address_c_4_SLICE_47 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \image_address_c_4.SLICE_47_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \image_address_c_4.SLICE_47_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 image_address_c_3_I_0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 image_address_c_4_I_0_2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module image_address_c_5_SLICE_48 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \image_address_c_5.SLICE_48_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \image_address_c_5.SLICE_48_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 image_address_c_6_I_0_2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 image_address_c_5_I_0_2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module image_address_c_7_SLICE_50 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 \image_address_c_7.SLICE_50_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 image_address_c_7_I_0_2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_54 ( input DI0, B0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40009 i1_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 clk_I_0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_55 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \memory/i1733_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \memory/i1667_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \memory/rom_bytes_14__3__I_180 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_2__2__I_104 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_56 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \memory/i1765_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \memory/i1731_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \memory/rom_bytes_5__5__I_111 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_5__5__I_113 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x5454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_57 ( input DI1, DI0, D1, C1, B1, A1, D0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \memory/i1709_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \memory/i1650_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \memory/rom_bytes_7__1__I_129 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_7__1__I_131 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \memory/i2_3_lut_4_lut_adj_328 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \memory/i1732_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \memory/rom_bytes_7__3__I_127 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_10__3__I_158 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_61 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \memory.SLICE_61_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_61_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_1__4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_1__2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_62 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \memory.SLICE_62_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \memory.SLICE_62_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_2__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_2__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_63 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_63_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_63_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_5__3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_5__1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_64 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \memory.SLICE_64_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \memory.SLICE_64_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_6__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_6__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_65 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_65_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \memory.SLICE_65_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_7__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_7__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_66 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \memory.SLICE_66_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \memory.SLICE_66_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_9__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_9__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_67 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \memory.SLICE_67_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \memory.SLICE_67_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_10__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_10__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_68 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40006 \memory.SLICE_68_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_11__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_69 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \memory.SLICE_69_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \memory.SLICE_69_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_12__2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_12__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_70 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \memory.SLICE_70_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_70_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_13__1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_13__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_71 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \memory.SLICE_71_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_71_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_14__2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_14__0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_73 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \memory/i1766_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \memory/i1764_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \memory/rom_bytes_5__5__I_107 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_2__2__I_100 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_74 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \memory/i1718_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \memory/i1716_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \memory/rom_bytes_9__5__I_143 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_2__3__I_98 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x2322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input DI0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 SLICE_79_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/image_address_c_6_I_0_3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_83 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 SLICE_83_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/image_address_c_0_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_84 ( input DI0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40002 SLICE_84_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/image_address_c_6_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module memory_SLICE_89 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \memory/i1760_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \memory/i1720_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_10__2__I_154 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_10__2__I_156 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \memory/i1725_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \memory/i1726_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_6__4__I_150 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_10__3__I_152 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_93 ( input DI0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40026 \memory.SLICE_93_K0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_10__5__I_148 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input DI0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40002 SLICE_94_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/image_address_c_7_I_0_3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module memory_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40027 \memory.i1727_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \memory/i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_13__5__I_166 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_13__5__I_168 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_99 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40029 \memory/i1666_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \memory/i1728_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \memory/rom_bytes_1__2__I_95 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \memory/rom_bytes_14__3__I_176 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x4454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_102 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \memory.SLICE_102_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \memory.SLICE_102_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_2__3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_2__2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_106 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_106_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_5__5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_5__4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_108 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40006 \memory.SLICE_108_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_5__6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_110 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \memory.SLICE_110_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_110_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_6__3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_6__2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_112 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_112_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_112_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_10__4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_6__4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_114 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40006 \memory.SLICE_114_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_6__6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_116 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_116_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \memory.SLICE_116_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_7__4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_7__3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_118 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_118_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_118_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_8__5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_8__1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_121 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \memory.SLICE_121_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \memory.SLICE_121_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_9__3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_9__2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_123 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \memory.SLICE_123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \memory.SLICE_123_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_9__5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_9__4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_126 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \memory.SLICE_126_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \memory.SLICE_126_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/rom_bytes_10__3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_10__2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_128 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \memory.SLICE_128_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_128_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_10__6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_10__5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_132 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \memory.SLICE_132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \memory.SLICE_132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_13__4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_13__3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_134 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40005 \memory.SLICE_134_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_13__5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_136 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 \memory.SLICE_136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_14__3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module memory_SLICE_137 ( input DI1, DI0, C1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \memory.SLICE_137_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \memory/i1723_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/image_address_c_1_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_6__4__I_122 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_139 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40032 \memory.i1767_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \memory/i1724_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_6__4__I_117 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_6__4__I_119 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input DI0, D0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40034 i1541_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_13__1__I_172 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_145 ( input DI1, DI0, D1, B1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 i1531_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \memory/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_12__0__I_164 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \memory/rom_bytes_12__2__I_162 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x000E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40037 \perceptron/count[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \perceptron/mux_5_Mux_1_i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x2C20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_152 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \perceptron/n3949_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \perceptron/i2690_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \perceptron/n3907_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \perceptron/count[0]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \perceptron/i2621_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \perceptron/mux_5_Mux_4_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \perceptron/count[2]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \perceptron/mux_5_Mux_3_i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x4A40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_158 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \perceptron/n3943_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \perceptron/i2689_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_159 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \perceptron/i2623_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \perceptron/mux_5_Mux_4_i9_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_161 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \perceptron/i2645_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \perceptron/mux_5_Mux_2_i11_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_163 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \perceptron/count[2]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \perceptron/i2704_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_164 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \perceptron/n3937_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \perceptron/i2715_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \perceptron/mux_5_Mux_5_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \perceptron/mux_5_Mux_5_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \perceptron/n3931_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \perceptron/count[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_169 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \perceptron/mux_5_Mux_3_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \perceptron/mux_5_Mux_3_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40060 \perceptron/n3925_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \perceptron/count[0]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_173 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \perceptron/mux_5_Mux_3_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \perceptron/mux_5_Mux_3_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \perceptron/n3901_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \perceptron/count[2]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_177 ( input DI1, B1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40008 \perceptron.SLICE_177_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \perceptron/i2710_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_2__4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40066 \perceptron/mux_5_Mux_6_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \perceptron/mux_5_Mux_6_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \perceptron/n3919_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \perceptron/count[0]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_181 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \perceptron/mux_5_Mux_1_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \perceptron/mux_5_Mux_1_i5_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_183 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \perceptron/i2633_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \perceptron/mux_5_Mux_0_i11_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_185 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \perceptron/i936_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \perceptron/mux_5_Mux_0_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \perceptron/count[2]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \perceptron/i2624_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x3808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \perceptron/n3913_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \perceptron/i2620_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_189 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \perceptron/mux_5_Mux_0_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \perceptron/i2634_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \perceptron/i21_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \perceptron/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_193 ( input D0, C0, B0, A0, output F0 );

  lut40082 \perceptron/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40083 \perceptron/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \perceptron/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_195 ( input D0, C0, B0, A0, output F0 );

  lut40085 \perceptron/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_196 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i718_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \perceptron/i745_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_197 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40088 image_address_c_7_I_0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 i2_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \memory/i367_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input D0, C0, B0, A0, output F0 );

  lut40091 prediction_c_1_I_0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module activator_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40092 \activator/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \activator/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_201 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40094 i2_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 i5_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 i1_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_203 ( input DI1, C1, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40004 SLICE_203_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 equal_12_i6_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \memory/image_address_c_5_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 i3_4_lut_adj_331( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 i2_4_lut_adj_330( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_205 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40100 \memory/i1_2_lut_adj_326 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_206 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \memory/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \memory/i1636_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_207 ( input DI1, C1, B1, A1, D0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40103 i1539_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \memory/i1_2_lut_adj_327 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_2__1__I_102 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module activator_SLICE_209 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40104 \activator/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module activator_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \activator/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \activator/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \perceptron/i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \perceptron/i2628_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x6D1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \perceptron/i804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \perceptron/i787_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA2DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x3077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40111 \perceptron/i805_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \perceptron/i2631_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x0E9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x6649") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40113 \perceptron/i766_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \perceptron/i786_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x7A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x5709") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_219 ( input DI1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40115 \memory/i1721_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \memory/i1641_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_14__2__I_178 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xDCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_220 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40117 \memory/i1668_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \memory/i1662_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_13__5__I_174 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_221 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40119 i1533_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \memory/i1659_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_11__0__I_160 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_222 ( input DI1, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40121 \memory/i2_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \memory/i1652_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \memory/rom_bytes_5__4__I_109 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \perceptron/i2641_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \perceptron/i2642_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x4A40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_227 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40125 \memory/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \memory/i856_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_13__3__I_170 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_228 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40127 \memory/i1532_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \memory.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \memory/rom_bytes_9__0__I_145 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40129 \perceptron/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \perceptron/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input DI1, D1, C1, B1, A1, B0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40131 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 i720_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 rst_I_0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_233 ( input DI1, D1, C1, B1, A1, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40133 \memory/i1535_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \memory/i880_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_6__0__I_124 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_234 ( input D1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \memory/i2_2_lut_3_lut_adj_329 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \memory/i904_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( output F0 );
  wire   GNDI;

  lut40136 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input DI1, D1, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40007 SLICE_244_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 equal_12_i5_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \memory/image_address_c_4_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input DI1, D1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40007 SLICE_245_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \memory/image_address_c_1_I_0_3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module memory_SLICE_248 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40138 \memory/i1540_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \memory/i1648_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_9__3__I_139 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x5504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_249 ( input DI1, D1, C1, B1, A1, C0, A0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40140 \memory/i1748_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \memory/i1710_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_6__6__I_115 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_250 ( input DI1, D1, C1, B1, A1, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40142 \memory/i1768_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \memory/i1655_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \memory/rom_bytes_9__4__I_141 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xBABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_251 ( input DI1, D1, C1, B1, A1, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40144 \memory/i1719_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \memory/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \memory/rom_bytes_9__5__I_135 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x3130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module memory_SLICE_252 ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \memory/i1769_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \memory/i1093_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \memory/rom_bytes_9__4__I_137 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module perceptron_mult_7 ( input A6, A5, A4, A3, A2, A1, A0, B15, B14, B13, 
    B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, B0, output O15, O14, 
    O13, O12, O11, O10, O9, O8, O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \perceptron/mult_7 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), .A13(GNDI), .A12(GNDI), 
    .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), .A7(GNDI), .A6(A6), .A5(A5), 
    .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A4 => O13) = (0:0:0,0:0:0);
    (A4 => O12) = (0:0:0,0:0:0);
    (A4 => O11) = (0:0:0,0:0:0);
    (A4 => O10) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A3 => O13) = (0:0:0,0:0:0);
    (A3 => O12) = (0:0:0,0:0:0);
    (A3 => O11) = (0:0:0,0:0:0);
    (A3 => O10) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A2 => O13) = (0:0:0,0:0:0);
    (A2 => O12) = (0:0:0,0:0:0);
    (A2 => O11) = (0:0:0,0:0:0);
    (A2 => O10) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A1 => O13) = (0:0:0,0:0:0);
    (A1 => O12) = (0:0:0,0:0:0);
    (A1 => O11) = (0:0:0,0:0:0);
    (A1 => O10) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (A0 => O13) = (0:0:0,0:0:0);
    (A0 => O12) = (0:0:0,0:0:0);
    (A0 => O11) = (0:0:0,0:0:0);
    (A0 => O10) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B7 => O15) = (0:0:0,0:0:0);
    (B7 => O14) = (0:0:0,0:0:0);
    (B7 => O13) = (0:0:0,0:0:0);
    (B7 => O12) = (0:0:0,0:0:0);
    (B7 => O11) = (0:0:0,0:0:0);
    (B7 => O10) = (0:0:0,0:0:0);
    (B7 => O9) = (0:0:0,0:0:0);
    (B7 => O8) = (0:0:0,0:0:0);
    (B7 => O7) = (0:0:0,0:0:0);
    (B6 => O15) = (0:0:0,0:0:0);
    (B6 => O14) = (0:0:0,0:0:0);
    (B6 => O13) = (0:0:0,0:0:0);
    (B6 => O12) = (0:0:0,0:0:0);
    (B6 => O11) = (0:0:0,0:0:0);
    (B6 => O10) = (0:0:0,0:0:0);
    (B6 => O9) = (0:0:0,0:0:0);
    (B6 => O8) = (0:0:0,0:0:0);
    (B6 => O7) = (0:0:0,0:0:0);
    (B6 => O6) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B5 => O13) = (0:0:0,0:0:0);
    (B5 => O12) = (0:0:0,0:0:0);
    (B5 => O11) = (0:0:0,0:0:0);
    (B5 => O10) = (0:0:0,0:0:0);
    (B5 => O9) = (0:0:0,0:0:0);
    (B5 => O8) = (0:0:0,0:0:0);
    (B5 => O7) = (0:0:0,0:0:0);
    (B5 => O6) = (0:0:0,0:0:0);
    (B5 => O5) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B2 => O13) = (0:0:0,0:0:0);
    (B2 => O12) = (0:0:0,0:0:0);
    (B2 => O11) = (0:0:0,0:0:0);
    (B2 => O10) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B1 => O13) = (0:0:0,0:0:0);
    (B1 => O12) = (0:0:0,0:0:0);
    (B1 => O11) = (0:0:0,0:0:0);
    (B1 => O10) = (0:0:0,0:0:0);
    (B1 => O9) = (0:0:0,0:0:0);
    (B1 => O8) = (0:0:0,0:0:0);
    (B1 => O7) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module image_address_0_ ( output PADDI, input imageaddress0 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module image_address_1_ ( output PADDI, input imageaddress1 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_2_ ( output PADDI, input imageaddress2 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_3_ ( output PADDI, input imageaddress3 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_4_ ( output PADDI, input imageaddress4 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_5_ ( output PADDI, input imageaddress5 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[5].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_6_ ( output PADDI, input imageaddress6 );
  wire   GNDI;

  BB_B_B \memory/image_address_pad[6].bb_inst ( .T_N(GNDI), .I(GNDI), 
    .O(PADDI), .B(imageaddress6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress6 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module image_address_7_ ( output PADDI, input imageaddress7 );
  wire   GNDI;

  BB_B_B \image_address_pad[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(imageaddress7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (imageaddress7 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_12MHz ( output PADDI, input clk_12MHz );
  wire   GNDI;

  BB_B_B \clk_12MHz_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(clk_12MHz));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_12MHz => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_0_ ( input PADDO, output prediction0 );
  wire   VCCI;

  BB_B_B \prediction_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction0) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_1_ ( input PADDO, output prediction1 );
  wire   VCCI;

  BB_B_B \prediction_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction1) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_2_ ( input PADDO, output prediction2 );
  wire   VCCI;

  BB_B_B \prediction_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction2) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_3_ ( input PADDO, output prediction3 );
  wire   VCCI;

  BB_B_B \prediction_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction3) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_4_ ( input PADDO, output prediction4 );
  wire   VCCI;

  BB_B_B \prediction_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction4) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_5_ ( input PADDO, output prediction5 );
  wire   VCCI;

  BB_B_B \prediction_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction5) = (0:0:0,0:0:0);
  endspecify

endmodule

module prediction_6_ ( input PADDO, output prediction6 );
  wire   VCCI;

  BB_B_B \prediction_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(prediction6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => prediction6) = (0:0:0,0:0:0);
  endspecify

endmodule
