<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdptx_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdptx_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the identifiers and low-level driver functions (or macros) that can be used to access the device. High-level driver functions are defined in <a class="el" href="xdptx_8h.html">xdptx.h</a>.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a als  05/17/14 Initial release.
 </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xil_types.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>DPTX core registers: Link configuration field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5b1fe80c1adb3f1744a83f19854fb7b4">XDPTX_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f0852cab2ae824fe3dfd71c8d093f143">XDPTX_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2505aad381cb4ca9d1c970523229934b">XDPTX_ENHANCED_FRAME_EN</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#80266896bc3c68c7109deba44db4fcac">XDPTX_TRAINING_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5359209ff45ece205f47013ac8f8b481">XDPTX_LINK_QUAL_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#245e3300cb64b18ae8b5a2c05a2726a5">XDPTX_SCRAMBLING_DISABLE</a>&nbsp;&nbsp;&nbsp;0x0014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dadb6bd439c17cd13d8fa0fc9ac5187d">XDPTX_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x0018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d67b688fb3c16c3aa74b8c6f5a6b4967">XDPTX_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x001C</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Core enables.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#59794e061554b270d02fad1a8aaa37a3">XDPTX_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#191c735a2ebed97d890953adcdec2d39">XDPTX_ENABLE_MAIN_STREAM</a>&nbsp;&nbsp;&nbsp;0x0084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#73580ca967b5973c7e1fbce580863441">XDPTX_ENABLE_SEC_STREAM</a>&nbsp;&nbsp;&nbsp;0x0088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5217c3a80875b6dcda385d57c2116551">XDPTX_FORCE_SCRAMBLER_RESET</a>&nbsp;&nbsp;&nbsp;0x00C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3d5b09f9d08691a1e9de0d7b5677a5fc">XDPTX_TX_MST_CONFIG</a>&nbsp;&nbsp;&nbsp;0x00D0</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Core ID.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e92176c8f7b15bf84f9aa8e25100e15c">XDPTX_VERSION</a>&nbsp;&nbsp;&nbsp;0x00F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#fe16c5bc7cdf55f7851c23e27e0fad65">XDPTX_CORE_ID</a>&nbsp;&nbsp;&nbsp;0x00FC</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: AUX channel interface.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ca3cbd1da75b9c1ad84c29caa94aa1c6">XDPTX_AUX_CMD</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#17b9eb2badecaf2e252834db0e9fb454">XDPTX_AUX_WRITE_FIFO</a>&nbsp;&nbsp;&nbsp;0x0104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f52ee8f253e0d90f456e57b99956d39b">XDPTX_AUX_ADDRESS</a>&nbsp;&nbsp;&nbsp;0x0108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bf2869e5451d401fcaefafc818884742">XDPTX_AUX_CLK_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x010C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#22adbb477c55f0ca7fc3740f53d69fed">XDPTX_TX_USER_FIFO_OVERFLOW</a>&nbsp;&nbsp;&nbsp;0x0110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0f779ac12934252a5548f520e776b1e8">XDPTX_INTERRUPT_SIG_STATE</a>&nbsp;&nbsp;&nbsp;0x0130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c3a7fc3419105d0db69c67ba2b48a1d5">XDPTX_AUX_REPLY_DATA</a>&nbsp;&nbsp;&nbsp;0x0134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8680af673f3229e41eca23d54f4dbbed">XDPTX_AUX_REPLY_CODE</a>&nbsp;&nbsp;&nbsp;0x0138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8e8272c15321880111c6a5c253a21d5a">XDPTX_AUX_REPLY_COUNT</a>&nbsp;&nbsp;&nbsp;0x013C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2864b992eaaffb92419a1d5c4287553a">XDPTX_INTERRUPT_STATUS</a>&nbsp;&nbsp;&nbsp;0x0140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#27c315c49cfa0c9659403e5378cf3acb">XDPTX_INTERRUPT_MASK</a>&nbsp;&nbsp;&nbsp;0x0144</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#96d63a4878d267090ed96df9276d25b1">XDPTX_REPLY_DATA_COUNT</a>&nbsp;&nbsp;&nbsp;0x0148</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#862f248407790107b10e27b095ccde28">XDPTX_REPLY_STATUS</a>&nbsp;&nbsp;&nbsp;0x014C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#17f41514d28ecba0cd98d2e3605c725c">XDPTX_HPD_DURATION</a>&nbsp;&nbsp;&nbsp;0x0150</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Main stream attributes for SST / MST STREAM1.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#26719c8b85fcca4dfb4d0b05b4ff830f">XDPTX_STREAM1_MSA_START</a>&nbsp;&nbsp;&nbsp;0x0180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#71148ad51c2dcde442f3661ac23b1c8a">XDPTX_MAIN_STREAM_HTOTAL</a>&nbsp;&nbsp;&nbsp;0x0180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#72ccb4478dc0844d4564fd883595894f">XDPTX_MAIN_STREAM_VTOTAL</a>&nbsp;&nbsp;&nbsp;0x0184</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5021184f173d31eaf40914c08aa67c70">XDPTX_MAIN_STREAM_POLARITY</a>&nbsp;&nbsp;&nbsp;0x0188</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c68242b93975b27a4dd5f5424edca7c4">XDPTX_MAIN_STREAM_HSWIDTH</a>&nbsp;&nbsp;&nbsp;0x018C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#80c45e2a27ace9e4b0750311c0ef84a9">XDPTX_MAIN_STREAM_VSWIDTH</a>&nbsp;&nbsp;&nbsp;0x0190</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f7dbf65764896c37d62a1be149cae2f8">XDPTX_MAIN_STREAM_HRES</a>&nbsp;&nbsp;&nbsp;0x0194</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c4442cbc0e52f8ba741a7becd59b7264">XDPTX_MAIN_STREAM_VRES</a>&nbsp;&nbsp;&nbsp;0x0198</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6878375b4d3054a6438d6c120f7aee92">XDPTX_MAIN_STREAM_HSTART</a>&nbsp;&nbsp;&nbsp;0x019C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#59f96811362a03af568f526087d813c2">XDPTX_MAIN_STREAM_VSTART</a>&nbsp;&nbsp;&nbsp;0x01A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ec12e1b6482a3af5aefc43344ed3bb3d">XDPTX_MAIN_STREAM_MISC0</a>&nbsp;&nbsp;&nbsp;0x01A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dae3820b7afc1aa4e0f71b6daad496a9">XDPTX_MAIN_STREAM_MISC1</a>&nbsp;&nbsp;&nbsp;0x01A8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a9bdd81b87727fd34d2a7980d3bb8024">XDPTX_M_VID</a>&nbsp;&nbsp;&nbsp;0x01AC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#630b1bfbcebf8469d72b29b80e5cf9ef">XDPTX_TU_SIZE</a>&nbsp;&nbsp;&nbsp;0x01B0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#246df330b0d3f6ea5d05fd95089e9f99">XDPTX_N_VID</a>&nbsp;&nbsp;&nbsp;0x01B4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2eccd9b84a12fae6acf5fa0fb7e8963d">XDPTX_USER_PIXEL_WIDTH</a>&nbsp;&nbsp;&nbsp;0x01B8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#59420080445456a7bae12e8cdebbec5d">XDPTX_USER_DATA_COUNT_PER_LANE</a>&nbsp;&nbsp;&nbsp;0x01BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#feb884273648457f2af0709b75df4928">XDPTX_MAIN_STREAM_INTERLACED</a>&nbsp;&nbsp;&nbsp;0x01C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c0d71f16f11b0debe9e20c47442208bf">XDPTX_MIN_BYTES_PER_TU</a>&nbsp;&nbsp;&nbsp;0x01C4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#95e419cf6d2c09a29e29584e26120376">XDPTX_FRAC_BYTES_PER_TU</a>&nbsp;&nbsp;&nbsp;0x01C8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5a2bc7766152ab752d2a3821c439740f">XDPTX_INIT_WAIT</a>&nbsp;&nbsp;&nbsp;0x01CC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#192b3ac947426e2781f599d9aed2be57">XDPTX_STREAM0</a>&nbsp;&nbsp;&nbsp;0x01D0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3d5adff92f22f4916380275fcb78aca2">XDPTX_STREAM1</a>&nbsp;&nbsp;&nbsp;0x01D4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#abbb86cc9a2f8bb9dae29262b6d60b2b">XDPTX_STREAM2</a>&nbsp;&nbsp;&nbsp;0x01D8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c9c2cc3ea5a63b843a362b6df260b8e5">XDPTX_STREAM3</a>&nbsp;&nbsp;&nbsp;0x01DC</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: PHY configuration status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#487854c0977ce9c4e9c4e58039986124">XDPTX_PHY_CONFIG</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4079f5af02adffbfb20e539e2d07e24e">XDPTX_PHY_VOLTAGE_DIFF_LANE_0</a>&nbsp;&nbsp;&nbsp;0x0220</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ba11c9397ca6e296d47c91d7771be137">XDPTX_PHY_VOLTAGE_DIFF_LANE_1</a>&nbsp;&nbsp;&nbsp;0x0224</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9e8027b88c290569ab0e0f747b5ba36b">XDPTX_PHY_VOLTAGE_DIFF_LANE_2</a>&nbsp;&nbsp;&nbsp;0x0228</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#518c1a46ae6ade901965e78a54882fea">XDPTX_PHY_VOLTAGE_DIFF_LANE_3</a>&nbsp;&nbsp;&nbsp;0x022C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7b86ba2c2f902fde88dd84f52b09118c">XDPTX_PHY_TRANSMIT_PRBS7</a>&nbsp;&nbsp;&nbsp;0x0230</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#be90ee3d19c62383bbfc51ac5dabc96f">XDPTX_PHY_CLOCK_SELECT</a>&nbsp;&nbsp;&nbsp;0x0234</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#096993419705dd1135ac7e4b21274e53">XDPTX_TX_PHY_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x0238</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#19e1749f366474f7da5f87cb3ff9c9e3">XDPTX_PHY_PRECURSOR_LANE_0</a>&nbsp;&nbsp;&nbsp;0x023C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#30a02b0fd830a3197850481e5e86e675">XDPTX_PHY_PRECURSOR_LANE_1</a>&nbsp;&nbsp;&nbsp;0x0240</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#216134c361c24e629c019f185e721e66">XDPTX_PHY_PRECURSOR_LANE_2</a>&nbsp;&nbsp;&nbsp;0x0244</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a66bb78a8cf218c5ad880e42a0c6c10b">XDPTX_PHY_PRECURSOR_LANE_3</a>&nbsp;&nbsp;&nbsp;0x0248</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f3060020b46a5ad369644d526f170b84">XDPTX_PHY_POSTCURSOR_LANE_0</a>&nbsp;&nbsp;&nbsp;0x024C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0f36af19a92afc612f2d0f2452291d08">XDPTX_PHY_POSTCURSOR_LANE_1</a>&nbsp;&nbsp;&nbsp;0x0250</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#62cc76b68fd47462665537c30eaf39fe">XDPTX_PHY_POSTCURSOR_LANE_2</a>&nbsp;&nbsp;&nbsp;0x0254</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#70d04a6bce7d560384db2588c1dfb381">XDPTX_PHY_POSTCURSOR_LANE_3</a>&nbsp;&nbsp;&nbsp;0x0258</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#493791382f79a9be3f47d4e7b5340e80">XDPTX_PHY_STATUS</a>&nbsp;&nbsp;&nbsp;0x0280</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#08e43a348bf05477f71646320ab41ddd">XDPTX_GT_DRP_COMMAND</a>&nbsp;&nbsp;&nbsp;0x02A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a6cde0bad8b7159e38fa7355fada8de2">XDPTX_GT_DRP_READ_DATA</a>&nbsp;&nbsp;&nbsp;0x02A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a20e3869a077ed56257240989c3afcc3">XDPTX_GT_DRP_CHANNEL_STATUS</a>&nbsp;&nbsp;&nbsp;0x02A8</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: DisplayPort audio.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a28e1ea3ef3152ca819c7893fcd9fa4b">XDPTX_TX_AUDIO_CONTROL</a>&nbsp;&nbsp;&nbsp;0x0300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5a3a6ac16e1faba90f96d7d850424fe4">XDPTX_TX_AUDIO_CHANNELS</a>&nbsp;&nbsp;&nbsp;0x0304</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#64589b203a159f299715dd3e4ae1df56">XDPTX_TX_AUDIO_INFO_DATA</a>&nbsp;&nbsp;&nbsp;0x0308</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7ccf54c25f75ee26602d38a279ecbf3a">XDPTX_TX_AUDIO_MAUD</a>&nbsp;&nbsp;&nbsp;0x0328</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eb93a2349291f47bd5bbeb24607c64c3">XDPTX_TX_AUDIO_NAUD</a>&nbsp;&nbsp;&nbsp;0x032C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#212b5791abb835f33378baa4ec18b421">XDPTX_TX_AUDIO_EXT_DATA</a>&nbsp;&nbsp;&nbsp;0x0330</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Main stream attributes for MST STREAM2, 3, and 4.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1df5e69ad67f3cd189cec07e903f7a37">XDPTX_STREAM2_MSA_START</a>&nbsp;&nbsp;&nbsp;0x0500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c89aaeebe739017bb62da5f7fa83fb7f">XDPTX_STREAM2_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3051631e2a05018aa80a84c7e5fefbc6">XDPTX_STREAM3_MSA_START</a>&nbsp;&nbsp;&nbsp;0x0550</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#08cfbe233278a84564ce994a71bc278a">XDPTX_STREAM3_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f33541dae460d595f6cc804399632ac3">XDPTX_STREAM4_MSA_START</a>&nbsp;&nbsp;&nbsp;0x05A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#afb94c79ee042aaf261c3028dfe230e2">XDPTX_STREAM4_MSA_START_OFFSET</a></td></tr>

<tr><td colspan="2"><br><h2>DPTX core masks, shifts, and register values.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#454eb694a138971aaa149fef42d861ab">XDPTX_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#566bc035e7e996a54088c06e6ba780c8">XDPTX_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#65a9feaa560d6328003d8223407ec2ae">XDPTX_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a6d2c8656516aadde41a33c7a07ab3ce">XDPTX_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#78fa62db9e9f0427f0e24bf25084c769">XDPTX_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7829ec725bde0063cc85ee104f58728b">XDPTX_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#47a32150d890b4990105454f66661a7d">XDPTX_TRAINING_PATTERN_SET_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0028aec42575496731849818fd2dabfc">XDPTX_TRAINING_PATTERN_SET_TP1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#838017c480af7c66ba05ff52eb4943c3">XDPTX_TRAINING_PATTERN_SET_TP2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4e53269bd85479366d39f17fd1df053a">XDPTX_TRAINING_PATTERN_SET_TP3</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8fb818d85a1d645a6d423b04e81998f5">XDPTX_LINK_QUAL_PATTERN_SET_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b40635c4316ab7748efb0ba0fe32e571">XDPTX_LINK_QUAL_PATTERN_SET_D102_TEST</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a0719eccb59a1855439deefb105a67ed">XDPTX_LINK_QUAL_PATTERN_SET_SER_MES</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e2e63c51f29bff2ce1254d5ca84ec9d8">XDPTX_LINK_QUAL_PATTERN_SET_PRBS7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#037c22e295d3f8b26fcddff580293cc6">XDPTX_SOFT_RESET_VIDEO_STREAM1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#974d191e058d55981244a170102bfb2a">XDPTX_SOFT_RESET_VIDEO_STREAM2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#98c15ede26e0e404a68298f665693276">XDPTX_SOFT_RESET_VIDEO_STREAM3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7a9059fd1dedbcdd95831b97c8b8e4df">XDPTX_SOFT_RESET_VIDEO_STREAM4_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a42b3c0d8bb96f522f7d3c1e16c1ba5d">XDPTX_SOFT_RESET_AUX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b3f82673e49bafb86e6200e25737e799">XDPTX_SOFT_RESET_VIDEO_STREAM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e3dfe9adbe046867b3dd662933c6cfe5">XDPTX_TX_MST_CONFIG_MST_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a6ee400aabb4c568145283eecd1b0a2c">XDPTX_TX_MST_CONFIG_VCP_UPDATED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#93b403c56404d4ed676f2deb14dcbfad">XDPTX_VERSION_INTER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4f961fb9b541d128e7d7ddd4cf937d8c">XDPTX_VERSION_CORE_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0043eefcacbbd52840d16b54ad877360">XDPTX_VERSION_CORE_PATCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#43b70a12b91cf4eb65095955225505b1">XDPTX_VERSION_CORE_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a57773a7ec75d2abe17e232a459bf73b">XDPTX_VERSION_CORE_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#91636a250112453f44827b1c267035a4">XDPTX_VERSION_CORE_VER_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#12530407a38f1797c571cec54956ca4d">XDPTX_VERSION_CORE_VER_MNR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5e8a58c4333013d122753116e2b632ec">XDPTX_VERSION_CORE_VER_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a8692843543715a53090dc8015d1854b">XDPTX_VERSION_CORE_VER_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#768c41baf0f19de032e8951f606a0dcf">XDPTX_CORE_ID_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a3286f7a30712bf5556860deb2165c9e">XDPTX_CORE_ID_TYPE_TX</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#fc831ef5eb6d5ac9eec6537478ade75d">XDPTX_CORE_ID_TYPE_RX</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4849053e05562d60e19e26bb5d2fb843">XDPTX_CORE_ID_DP_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#268fa71b51b61450b7422ddce2b2e6df">XDPTX_CORE_ID_DP_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#599eff5e2d775c9eef905351446d23d5">XDPTX_CORE_ID_DP_MNR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#79e16c199c23e4bde7d3abbcfd6c3fbf">XDPTX_CORE_ID_DP_MNR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2c7093b7bf7dea2056c9225d82af1ee5">XDPTX_CORE_ID_DP_MJR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b043766862fa12d137764416ee8ce9f1">XDPTX_CORE_ID_DP_MJR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b3699ad8b3dffb732877d1b003777470">XDPTX_AUX_CMD_NBYTES_TRANSFER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e38656cb5fe9c89ec42fc4d0a8b74174">XDPTX_AUX_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7ac3c631d9e567afb2466c5a50f103da">XDPTX_AUX_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2b914586da1b26b29fa11aec81b6b2e3">XDPTX_AUX_CMD_I2C_WRITE</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dfd4bbff847bf0c3a083fe6c05ecb626">XDPTX_AUX_CMD_I2C_READ</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#25250484dd7954a6eb39889c74119de0">XDPTX_AUX_CMD_I2C_WRITE_STATUS</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#807a8c6ccd715728a3caf292fb5df034">XDPTX_AUX_CMD_I2C_WRITE_MOT</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#92c34660206277eaf2dcefd505ac4537">XDPTX_AUX_CMD_I2C_READ_MOT</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5466247825ee799cc7faf452f63d29f3">XDPTX_AUX_CMD_I2C_WRITE_STATUS_MOT</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4b2805752a412e73833779c41cb4f17b">XDPTX_AUX_CMD_WRITE</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1836926b53df692b59876306435c7d03">XDPTX_AUX_CMD_READ</a>&nbsp;&nbsp;&nbsp;0x9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#420d72406cb1b8421237aac5655528e1">XDPTX_AUX_CMD_ADDR_ONLY_TRANSFER_EN</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8819e8da1e6aa14d99c7d73d29e863bc">XDPTX_AUX_CLK_DIVIDER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b889c393389b474415c281874cd1ae28">XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#669e3215c0f00e476f26e18bd94369af">XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#97bafe03ef5703095f172353e91b1b9c">XDPTX_INTERRUPT_SIG_STATE_HPD_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4798b0b7e9252a02809e2e41a3a21f3f">XDPTX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bc637346b936c9495ff5df3e472473e8">XDPTX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9e0d33482951f4d8e7aeaaeefb195470">XDPTX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6eca179bae00fac66c5f8a30adf7de32">XDPTX_AUX_REPLY_CODE_ACK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#daa9483abbaa31663bf8899d9f01c2c1">XDPTX_AUX_REPLY_CODE_I2C_ACK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dbd3cf045752bbc663eaf2f3accc8817">XDPTX_AUX_REPLY_CODE_NACK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9693f57d4148d21319e1eecd3a18b1e1">XDPTX_AUX_REPLY_CODE_DEFER</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9cc1c08d4d0747a7dfc076ada0549305">XDPTX_AUX_REPLY_CODE_I2C_NACK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d57160df752279c8ab85ac993198e8d9">XDPTX_AUX_REPLY_CODE_I2C_DEFER</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#283c90a2f0c3f04323effb5a07471bd8">XDPTX_INTERRUPT_STATUS_HPD_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#61e1f96b8cf7d48ed558849370894d2c">XDPTX_INTERRUPT_STATUS_HPD_EVENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#82f787c0109ef901db1b7d6145d566fb">XDPTX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f30bec15befd3e0c2fbbeebbfbb8f9a1">XDPTX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#88b6d5d033b66d8691fb8c4366b0a86e">XDPTX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dc4b6a9b2f4535d439bf0aefc809a778">XDPTX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#342fbd216da88f57d452b7612f75e309">XDPTX_INTERRUPT_MASK_HPD_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9712eee88e7dcaf4fe5662c3fa189880">XDPTX_INTERRUPT_MASK_HPD_EVENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c7ce69287202628c1a776ac652c1fb6a">XDPTX_INTERRUPT_MASK_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#cfab396c7df81acf9057f20707367be2">XDPTX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eb049a92f1acc648fc5b3a7262f3e277">XDPTX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7a43357c2c39e14a30c127775906b93e">XDPTX_INTERRUPT_MASK_EXT_PKT_TXD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#763daa97667f07ffbd3c94eef9e0f5aa">XDPTX_REPLY_STATUS_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1ca3f1ab7e3d36698fd1eb723e3974b6">XDPTX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3a890eeacb3f8acfd9202413cb04ca8b">XDPTX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6a56b5d431c98ea5b2ba0370dcded113">XDPTX_REPLY_STATUS_REPLY_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ee67e335775bd954e6509576977e45be">XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#be3af3d8dab5f5fe9127a6d0681fce30">XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2eaf9f11789d40c04fb868b0d8c80319">XDPTX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b175eaedce85c047e38e6ff17d9d45fe">XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1a50b240b33c499a4271db5ee4d4bb62">XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a4ee76b5454cd8392610ed7a06ce2193">XDPTX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3306278e2b87c95f0ae63974d7a56d84">XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6e5f82be31861955b92a8a42658dfb42">XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#27eaab54c48ebdab5ac6ebcc16f01688">XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d77273cb1e75948af2d93700f4e1d419">XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5d500712b5c436e0305fbeb1c964c091">XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eb6dd490bad27ce5ad098e46ad4111d3">XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#661865c7d99aa8f711358bff3d833637">XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9f138b31437fa297ba83d4f01f21f73c">XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1177e0fd748b9418cb31ddc1b7169e41">XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6c60d2c05b864c6a49ea6876e31db142">XDPTX_MAIN_STREAMX_MISC0_BDC_MASK</a>&nbsp;&nbsp;&nbsp;0x000000E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e7e4bc849d33b98ff35a9f4e2f6ea62b">XDPTX_MAIN_STREAMX_MISC0_BDC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c322016d61974cded2625f12504f25d4">XDPTX_MAIN_STREAMX_MISC0_BDC_6BPC</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#16d9f745b379b79af18d0608cfc6204d">XDPTX_MAIN_STREAMX_MISC0_BDC_8BPC</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6bf0a0504485046a2ae7c54ddf1e62f5">XDPTX_MAIN_STREAMX_MISC0_BDC_10BPC</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#568270ba477cedad365367854657cbd1">XDPTX_MAIN_STREAMX_MISC0_BDC_12BPC</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#075092c01c0487ed69f18c035e2b65e7">XDPTX_MAIN_STREAMX_MISC0_BDC_16BPC</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f802c8609a40622525ca35cdfb28c4f3">XDPTX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d977ec41edb1df1927260b06a67b4722">XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e1cde89ba2f6c3fdcef7fc5e8aa9c1d9">XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4d6874faa811cb8d358248cd4ae0f011">XDPTX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#66bf9327b2f5c4d4d6b26025e59b4d36">XDPTX_PHY_CONFIG_PHY_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#845b6767c137fa2f95b7015d806cff8c">XDPTX_PHY_CONFIG_GTTX_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e0a33037770384173f8c3bc28186c566">XDPTX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7c229eef22f7effcbed81403a683e9b2">XDPTX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ce37aefbbab4d22b4799d8dd39297a9e">XDPTX_PHY_CONFIG_TX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x0010400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b887bdc93d976cd87cc6c0f057fb8558">XDPTX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK</a>&nbsp;&nbsp;&nbsp;0x0011000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#15fd7d4ca93314bb32381adc0a2b3885">XDPTX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x001E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1ee16a2b678d6cc1546a8bf902bb7c89">XDPTX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0010003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6ac3cdf80aaf65cf24bfe278100da978">XDPTX_PHY_CLOCK_SELECT_162GBPS</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8cac44ea4f4829449e1264b25750c7ac">XDPTX_PHY_CLOCK_SELECT_270GBPS</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9485063d8eff980d1a49baf0f07e45cf">XDPTX_PHY_CLOCK_SELECT_540GBPS</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f359f44b5d2763ed0536e9a89d2771e0">XDPTX_VS_LEVEL_0</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bd02990d70c63a0b7598fcb6ce1b867e">XDPTX_VS_LEVEL_1</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e0a4c903dcc0de3fd56378ea721534a2">XDPTX_VS_LEVEL_2</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5d28772a94530d91c12e8aa054380280">XDPTX_VS_LEVEL_3</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7852023a12302535fd5aef02adf966a2">XDPTX_VS_LEVEL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#19051dad4d1c1c265327291bfe33ad94">XDPTX_PE_LEVEL_0</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4f3feed57f50675f0965ac1c1146d616">XDPTX_PE_LEVEL_1</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ba543f6ecab546207f84032b4c338bb6">XDPTX_PE_LEVEL_2</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#aac90ae320ce119fa0ea0a49d0eccbc6">XDPTX_PE_LEVEL_3</a>&nbsp;&nbsp;&nbsp;0x1B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a4ce045c9d26a9b77376c6806d639830">XDPTX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#17fcce23d900de4708b5bf9120b785a4">XDPTX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c3e7d53ee9205ba8a1c522398a47e160">XDPTX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2300cd50a0b23cb2f52ee91e1be2c9e8">XDPTX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a25c98082d5eee6d6e311d68467b64a0">XDPTX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#00d5b32392d1c89ed0c4daf09f9161ab">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#886dba9465eac92595f45a13bedc5b3d">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7a585a1375bd0679925e4de48c3bf1a0">XDPTX_PHY_STATUS_TX_ERROR_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e6bfe8d2903cd48c7af1d3e0c9ce4d40">XDPTX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a3d8c074bbf11cf62abcf387fdc66b45">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#96b4be332f8a4c4b588f733f50977b1a">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ee437175211f97081b831d0ad3c89d44">XDPTX_PHY_STATUS_TX_ERROR_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e14ada4aa4ae075a05e45fa19df859be">XDPTX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bf9d5735d3057d83ebc0fbb88a5fb0b8">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3c2331a45bc9e1826e3ba530fd0457a8">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#51fa6263682e7fc7480dd9906827ece6">XDPTX_PHY_STATUS_TX_ERROR_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#767df1a30d971c2c0c2995678fc6082a">XDPTX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e2fc6f4cf25bd93b2dce7982c5fd74bc">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#af9fe61b50e185574b688a501c44a3ab">XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5c43185dc4229494b406dc0bcaacbd93">XDPTX_PHY_STATUS_TX_ERROR_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2cc33338ea15b08e0ce0525a07ebca04">XDPTX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9efe7932d92c6d29ebad9f04638a93bd">XDPTX_PHY_STATUS_ALL_LANES_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#71984c5e6a07054b91b40b96cee3a75f">XDPTX_GT_DRP_COMMAND_DRP_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#33a926f9648fed96fbae39b04ba6ff0f">XDPTX_GT_DRP_COMMAND_DRP_RW_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a3bef14c6a38acb99fb84d734237d79d">XDPTX_GT_DRP_COMMAND_DRP_W_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e65f3ee3bc014d237e1d62ef84fc4a6b">XDPTX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Receiver capability field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#acef01592a8159bcb998536fa4fed6f8">XDPTX_DPCD_REV</a>&nbsp;&nbsp;&nbsp;0x00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#977a521ecd80cf1f719414fc085adea2">XDPTX_DPCD_MAX_LINK_RATE</a>&nbsp;&nbsp;&nbsp;0x00001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#528e1dbc839f39564d49da0e866bcb26">XDPTX_DPCD_MAX_LANE_COUNT</a>&nbsp;&nbsp;&nbsp;0x00002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2e7bd94e17ac26eef4bb41d141c356db">XDPTX_DPCD_MAX_DOWNSPREAD</a>&nbsp;&nbsp;&nbsp;0x00003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9817db5da36f9e00e9c22dad41b61bc1">XDPTX_DPCD_NORP_PWR_V_CAP</a>&nbsp;&nbsp;&nbsp;0x00004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2e009d70165f3c7ace75d92b0e4b6155">XDPTX_DPCD_DOWNSP_PRESENT</a>&nbsp;&nbsp;&nbsp;0x00005</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#05e68f462c6886cd1f07b7a3219535eb">XDPTX_DPCD_ML_CH_CODING_CAP</a>&nbsp;&nbsp;&nbsp;0x00006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c335cdf13c6473adb73f0595e455af15">XDPTX_DPCD_DOWNSP_COUNT_MSA_OUI</a>&nbsp;&nbsp;&nbsp;0x00007</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0704b26d62338ee2c4378c0d4a2106af">XDPTX_DPCD_RX_PORT0_CAP_0</a>&nbsp;&nbsp;&nbsp;0x00008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8b8084c955bb3c31452d2542f86d4fdf">XDPTX_DPCD_RX_PORT0_CAP_1</a>&nbsp;&nbsp;&nbsp;0x00009</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#47b0d256e9a8cb57bea94d9ee073bdfc">XDPTX_DPCD_RX_PORT1_CAP_0</a>&nbsp;&nbsp;&nbsp;0x0000A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#657684e569f4df13d6932343a9baa79a">XDPTX_DPCD_RX_PORT1_CAP_1</a>&nbsp;&nbsp;&nbsp;0x0000B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#af8bca43ae9a697817a27b0579eba5a3">XDPTX_DPCD_I2C_SPEED_CTL_CAP</a>&nbsp;&nbsp;&nbsp;0x0000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9ad98fe7fd82e42cb9f77916fae6398e">XDPTX_DPCD_EDP_CFG_CAP</a>&nbsp;&nbsp;&nbsp;0x0000D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#86036214dad1bc275dfab803b72a944c">XDPTX_DPCD_TRAIN_AUX_RD_INTERVAL</a>&nbsp;&nbsp;&nbsp;0x0000E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a405c5bce815f00ce14de9b99a8f6141">XDPTX_DPCD_ADAPTER_CAP</a>&nbsp;&nbsp;&nbsp;0x0000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a9573ee3d590ccd915a18ba3e9462b5b">XDPTX_DPCD_FAUX_CAP</a>&nbsp;&nbsp;&nbsp;0x00020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e909cb8428518d0f05dd0d652694e622">XDPTX_DPCD_MSTM_CAP</a>&nbsp;&nbsp;&nbsp;0x00021</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8d8c11b56429699b43a0cae646b10837">XDPTX_DPCD_NUM_AUDIO_EPS</a>&nbsp;&nbsp;&nbsp;0x00022</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c89514bf0c164ae580ace2f617203e34">XDPTX_DPCD_AV_GRANULARITY</a>&nbsp;&nbsp;&nbsp;0x00023</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#18fb4986782eba6b5c53d047ea3e0eeb">XDPTX_DPCD_AUD_DEC_LAT_7_0</a>&nbsp;&nbsp;&nbsp;0x00024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7b95156372623a6a78bc4b1f784892ab">XDPTX_DPCD_AUD_DEC_LAT_15_8</a>&nbsp;&nbsp;&nbsp;0x00025</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5bddee3ddc295094ac415d48b1f814d0">XDPTX_DPCD_AUD_PP_LAT_7_0</a>&nbsp;&nbsp;&nbsp;0x00026</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6ebfbf9a4cb7a1963e64cac07945f841">XDPTX_DPCD_AUD_PP_LAT_15_8</a>&nbsp;&nbsp;&nbsp;0x00027</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a0d51ce6179add47f9643634cf18f74d">XDPTX_DPCD_VID_INTER_LAT</a>&nbsp;&nbsp;&nbsp;0x00028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2c5d9b3aa99183a27abecb5bddad845b">XDPTX_DPCD_VID_PROG_LAT</a>&nbsp;&nbsp;&nbsp;0x00029</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#79766b681216890db793acdeee8a2400">XDPTX_DPCD_REP_LAT</a>&nbsp;&nbsp;&nbsp;0x0002A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5de798482097d03c9a674370b50f0599">XDPTX_DPCD_AUD_DEL_INS_7_0</a>&nbsp;&nbsp;&nbsp;0x0002B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#328948c0559143454615d018b2b789a6">XDPTX_DPCD_AUD_DEL_INS_15_8</a>&nbsp;&nbsp;&nbsp;0x0002C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#326592333bc07337970023723d71de0c">XDPTX_DPCD_AUD_DEL_INS_23_16</a>&nbsp;&nbsp;&nbsp;0x0002D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6d1d7f6841eacf5941925883c147d01c">XDPTX_DPCD_GUID</a>&nbsp;&nbsp;&nbsp;0x00030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7be3c08deee61e011b391e158ee6a591">XDPTX_DPCD_RX_GTC_VALUE_7_0</a>&nbsp;&nbsp;&nbsp;0x00054</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0fe1877765067b645629f26747f4ec77">XDPTX_DPCD_RX_GTC_VALUE_15_8</a>&nbsp;&nbsp;&nbsp;0x00055</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c829d655a8864545449a0a21cb2c9d9b">XDPTX_DPCD_RX_GTC_VALUE_23_16</a>&nbsp;&nbsp;&nbsp;0x00056</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5092ebd5d733e372ad38b1440cc3531e">XDPTX_DPCD_RX_GTC_VALUE_31_24</a>&nbsp;&nbsp;&nbsp;0x00057</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#aefa6dbf825045b2882e95014d4817e4">XDPTX_DPCD_RX_GTC_MSTR_REQ</a>&nbsp;&nbsp;&nbsp;0x00058</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9cdccfc3419cd6150fd27b101bbbbce6">XDPTX_DPCD_RX_GTC_FREQ_LOCK_DONE</a>&nbsp;&nbsp;&nbsp;0x00059</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#baf3b42ede6263860aa7a03751fe38c6">XDPTX_DPCD_DOWNSP_0_CAP</a>&nbsp;&nbsp;&nbsp;0x00080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8149d933a1284f7ab23dc42454f93fdc">XDPTX_DPCD_DOWNSP_1_CAP</a>&nbsp;&nbsp;&nbsp;0x00081</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7380e1ef62e063d4356bb41f7828c643">XDPTX_DPCD_DOWNSP_2_CAP</a>&nbsp;&nbsp;&nbsp;0x00082</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#045dc0bbd59dea1984022b945c8bad43">XDPTX_DPCD_DOWNSP_3_CAP</a>&nbsp;&nbsp;&nbsp;0x00083</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#453e3fa6f156cb1736cfd7f3ad6b66cc">XDPTX_DPCD_DOWNSP_0_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#77d1bcc876a785f02fcfc9c2db5bf24f">XDPTX_DPCD_DOWNSP_1_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#421f17e9ca6ff24cb4ec640ff9a98fb4">XDPTX_DPCD_DOWNSP_2_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0dd24208bb723a253c98f147782afb8a">XDPTX_DPCD_DOWNSP_3_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x0008C</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link configuration field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e856f6952d8fe8001da824ad3963dd34">XDPTX_DPCD_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x00100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d06a4c958cfb6f1eb28e510d73edb3ad">XDPTX_DPCD_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x00101</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8c64109c7c15e1e56c8a0192b9737919">XDPTX_DPCD_TP_SET</a>&nbsp;&nbsp;&nbsp;0x00102</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d83bb9500150391fd5e76cdc1ebf3595">XDPTX_DPCD_TRAINING_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x00103</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#99f62cfc7cc936bb3a34da83a21193db">XDPTX_DPCD_TRAINING_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x00104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d247b4fe6b9ca4b753c3eb723f637972">XDPTX_DPCD_TRAINING_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x00105</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#49b4e4ff56c80b3f55455d6a7e0bad55">XDPTX_DPCD_TRAINING_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x00106</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7da5ae77ed8c70bbbb51c4d0dfe00b71">XDPTX_DPCD_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x00107</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#063a2010e8df7c3dbed4596fdbab02b7">XDPTX_DPCD_ML_CH_CODING_SET</a>&nbsp;&nbsp;&nbsp;0x00108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2069badc876dea1fcd69c6fa51939a82">XDPTX_DPCD_I2C_SPEED_CTL_SET</a>&nbsp;&nbsp;&nbsp;0x00109</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9df6e8bb55b7fe32ca41fedf398f8857">XDPTX_DPCD_EDP_CFG_SET</a>&nbsp;&nbsp;&nbsp;0x0010A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3b0a9149bf2864735f0dc12c4706a5e9">XDPTX_DPCD_LINK_QUAL_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0010B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1408c93ca67ef04b4ecab4483d63a6c4">XDPTX_DPCD_LINK_QUAL_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0010C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#41455f4f4881ae7813703e6f509ee7fc">XDPTX_DPCD_LINK_QUAL_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0010D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#62a27c2f859b4b5e987fbf11e972a899">XDPTX_DPCD_LINK_QUAL_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0010E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ebe5134df4366046c794137e91d44f5d">XDPTX_DPCD_TRAINING_LANE0_1_SET2</a>&nbsp;&nbsp;&nbsp;0x0010F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#591d7e650185f2cab15fda883cd7a101">XDPTX_DPCD_TRAINING_LANE2_3_SET2</a>&nbsp;&nbsp;&nbsp;0x00110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4a6e5655f9ef851a377c73c40694413e">XDPTX_DPCD_MSTM_CTRL</a>&nbsp;&nbsp;&nbsp;0x00111</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7f37d2bfe2ee2b5b164cbb8e55b4f326">XDPTX_DPCD_AUDIO_DELAY_7_0</a>&nbsp;&nbsp;&nbsp;0x00112</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#81d84790a9dfc03cf851943cb35abf36">XDPTX_DPCD_AUDIO_DELAY_15_8</a>&nbsp;&nbsp;&nbsp;0x00113</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#24c5429d036a764dfde883a4d8511e86">XDPTX_DPCD_AUDIO_DELAY_23_6</a>&nbsp;&nbsp;&nbsp;0x00114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c860526e9dfb0a09d3e41b1223fd14cc">XDPTX_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED</a>&nbsp;&nbsp;&nbsp;0x00118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a26b46c5b8e227b03dbfc410d7a7d754">XDPTX_DPCD_FAUX_MODE_CTRL</a>&nbsp;&nbsp;&nbsp;0x00120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b3fc639fc38768145a34b08551a3f83e">XDPTX_DPCD_FAUX_FORWARD_CH_DRIVE_SET</a>&nbsp;&nbsp;&nbsp;0x00121</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#597b6c8c741b41a00b9a2c5329a6b26b">XDPTX_DPCD_BACK_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x00122</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c9d2ea8ed2eb9605392a5c2feb3c78c7">XDPTX_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x00123</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6857bdd0d8b020a71499de787b163731">XDPTX_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME</a>&nbsp;&nbsp;&nbsp;0x00125</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a46276c6e480f89972f5c692db57493e">XDPTX_DPCD_TX_GTC_VALUE_7_0</a>&nbsp;&nbsp;&nbsp;0x00154</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7bfa67bbff3b532bf0fa6f7e3b13739a">XDPTX_DPCD_TX_GTC_VALUE_15_8</a>&nbsp;&nbsp;&nbsp;0x00155</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3c48e9efe8dfec153e52fae0bf5374e6">XDPTX_DPCD_TX_GTC_VALUE_23_16</a>&nbsp;&nbsp;&nbsp;0x00156</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4bd86121c5bb1dc2a545a52382373eb6">XDPTX_DPCD_TX_GTC_VALUE_31_24</a>&nbsp;&nbsp;&nbsp;0x00157</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8d18c5868ea79a73b642ad2225036db5">XDPTX_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN</a>&nbsp;&nbsp;&nbsp;0x00158</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ad2efe29b682042bf3fad2f66fa4977d">XDPTX_DPCD_TX_GTC_FREQ_LOCK_DONE</a>&nbsp;&nbsp;&nbsp;0x00159</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5b07ff12a9f00fb9c89730b6daebe872">XDPTX_DPCD_ADAPTER_CTRL</a>&nbsp;&nbsp;&nbsp;0x001A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ffc0108ca0c88e5a195cd994b2174f0d">XDPTX_DPCD_BRANCH_DEVICE_CTRL</a>&nbsp;&nbsp;&nbsp;0x001A1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0d262c5595c39ce409b30bee179ef0ad">XDPTX_DPCD_PAYLOAD_ALLOCATE_SET</a>&nbsp;&nbsp;&nbsp;0x001C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b028872c019462ef1703ede5da07a773">XDPTX_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT</a>&nbsp;&nbsp;&nbsp;0x001C1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6a19e72c4dc35372fa3fbb2c80bdb3c6">XDPTX_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT</a>&nbsp;&nbsp;&nbsp;0x001C2</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link/sink status field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a35e4041d35b7aa1c323938452a88aa7">XDPTX_DPCD_SINK_COUNT</a>&nbsp;&nbsp;&nbsp;0x00200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#92dc471673535ab5cc906d64483496b6">XDPTX_DPCD_DEVICE_SERVICE_IRQ</a>&nbsp;&nbsp;&nbsp;0x00201</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#44a78b3f6040b7369274d2656cb5675d">XDPTX_DPCD_STATUS_LANE_0_1</a>&nbsp;&nbsp;&nbsp;0x00202</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c864bb5d58830e62ab4c5e21667f673a">XDPTX_DPCD_STATUS_LANE_2_3</a>&nbsp;&nbsp;&nbsp;0x00203</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b424bf7c043169daa59d35849e3149f2">XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED</a>&nbsp;&nbsp;&nbsp;0x00204</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f31d020f2807de943f3e4f600f2dcf37">XDPTX_DPCD_SINK_STATUS</a>&nbsp;&nbsp;&nbsp;0x00205</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#45a0c8fa5b35a0fe324c4d7ca26799ae">XDPTX_DPCD_ADJ_REQ_LANE_0_1</a>&nbsp;&nbsp;&nbsp;0x00206</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b3fa36f67d5c91b2571064ecdcdc4e5a">XDPTX_DPCD_ADJ_REQ_LANE_2_3</a>&nbsp;&nbsp;&nbsp;0x00207</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e0066bb9257d1150715211db6413aca1">XDPTX_DPCD_TRAINING_SCORE_LANE_0</a>&nbsp;&nbsp;&nbsp;0x00208</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d3b43039f1b550c220aa5ff10ea0de8d">XDPTX_DPCD_TRAINING_SCORE_LANE_1</a>&nbsp;&nbsp;&nbsp;0x00209</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#42adbdbbfb4a450245864cdfa929e422">XDPTX_DPCD_TRAINING_SCORE_LANE_2</a>&nbsp;&nbsp;&nbsp;0x0020A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c1b96cf9943d978fe0a98d81e0570565">XDPTX_DPCD_TRAINING_SCORE_LANE_3</a>&nbsp;&nbsp;&nbsp;0x0020B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f6564b785709e3f1f17a903b30f60dd3">XDPTX_DPCD_ADJ_REQ_PC2</a>&nbsp;&nbsp;&nbsp;0x0020C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9eb194c22fc3d52f318d46e52ee00460">XDPTX_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x0020D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#78496a60cd6c4e271b8b68978c24aa9b">XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_0</a>&nbsp;&nbsp;&nbsp;0x00210</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6e98c25261e179e1e59ec1eef8a16a3a">XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_1</a>&nbsp;&nbsp;&nbsp;0x00212</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b4b32f307edc1221a0d0794b00cfc6c8">XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_2</a>&nbsp;&nbsp;&nbsp;0x00214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#79834efdd2a673293eeb050a6d8fe505">XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_3</a>&nbsp;&nbsp;&nbsp;0x00216</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Automated testing sub-field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dc037c1430c4d224d874ef4f95ae04a4">XDPTX_DPCD_FAUX_FORWARD_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x00280</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#924ab52521c780291756081fd3b390e9">XDPTX_DPCD_FAUX_BACK_CH_DRIVE_SET</a>&nbsp;&nbsp;&nbsp;0x00281</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ef34f1b5fcf904070d4916e24d2ebd45">XDPTX_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL</a>&nbsp;&nbsp;&nbsp;0x00282</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d3d3385ad3dd00f8122c16f4c353d80b">XDPTX_DPCD_PAYLOAD_TABLE_UPDATE_STATUS</a>&nbsp;&nbsp;&nbsp;0x002C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9e2df12a272197cbf2126914490c9e90">XDPTX_DPCD_VC_PAYLOAD_ID_SLOT</a>(SlotNum)&nbsp;&nbsp;&nbsp;(XDPTX_DPCD_PAYLOAD_TABLE_UPDATE_STATUS + SlotNum)</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Sink control field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a2e7bad7e5c54b91d63f9e5d16a66cf6">XDPTX_DPCD_SET_POWER_DP_PWR_VOLTAGE</a>&nbsp;&nbsp;&nbsp;0x00600</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Sideband message buffers.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1db6fe3c60da36209bae6d0ab862ebd9">XDPTX_DPCD_DOWN_REQ</a>&nbsp;&nbsp;&nbsp;0x01000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d93c86a33b03a662cfa6ca8b59fa6a46">XDPTX_DPCD_UP_REP</a>&nbsp;&nbsp;&nbsp;0x01200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#03863c1109c7a2fdef0ca1aa49b4292a">XDPTX_DPCD_DOWN_REP</a>&nbsp;&nbsp;&nbsp;0x01400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#223fc5abea1bf07e8d3af9388bffb1f0">XDPTX_DPCD_UP_REQ</a>&nbsp;&nbsp;&nbsp;0x01600</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Event status indicator field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7fd35fa6b999fef35d6b72fddaea4c64">XDPTX_DPCD_SINK_COUNT_ESI</a>&nbsp;&nbsp;&nbsp;0x02002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e2c659debbd5aab2c92a0b1d8e6b2f2a">XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0</a>&nbsp;&nbsp;&nbsp;0x02003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d33b37c9425ae4b5678a4b60f0dc7329">XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1</a>&nbsp;&nbsp;&nbsp;0x02004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#af68c49fcf0c9f65b61cb1e400fa2f3d">XDPTX_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0</a>&nbsp;&nbsp;&nbsp;0x02005</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7ee39b5f66c886717c154eb93304d776">XDPTX_DPCD_SINK_LANE0_1_STATUS</a>&nbsp;&nbsp;&nbsp;0x0200C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d8d7cf8ee0bcd2d42cf9de3cdff6a405">XDPTX_DPCD_SINK_LANE2_3_STATUS</a>&nbsp;&nbsp;&nbsp;0x0200D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#72dca0b9360ab826b81f47a0964ed49d">XDPTX_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI</a>&nbsp;&nbsp;&nbsp;0x0200E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#89e1ba28ea046a2530d4898feac98734">XDPTX_DPCD_SINK_STATUS_ESI</a>&nbsp;&nbsp;&nbsp;0x0200F</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Field addresses and sizes.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#47cd2db97fa73c4652974e70cd8ad008">XDPTX_DPCD_RECEIVER_CAP_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDPTX_DPCD_REV</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7e77dae2a5f4dada4422538ecf3c5409">XDPTX_DPCD_RECEIVER_CAP_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#64bd9e3505c337e4a48149beb69263b6">XDPTX_DPCD_LINK_CFG_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDPTX_DPCD_LINK_BW_SET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7934b9edf3dd077ea073c67894d34072">XDPTX_DPCD_LINK_CFG_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c31df1701d041d9716222d487c328138">XDPTX_DPCD_LINK_SINK_STATUS_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDPTX_DPCD_SINK_COUNT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a108ca76dc8ed2265f3e551442ff2a91">XDPTX_DPCD_LINK_SINK_STATUS_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Receiver capability field masks,</h2></td></tr>
<tr><td colspan="2">shifts, and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b42d994df2df7870012f361ab83b56cc">XDPTX_DPCD_REV_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4ce25b75899b3ca4f1f308568681e84d">XDPTX_DPCD_REV_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1f02e1118d6362656ea1b5b0acaef12b">XDPTX_DPCD_REV_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#324fcb521d35e5d8fb7e109706222a63">XDPTX_DPCD_MAX_LINK_RATE_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5b7f445baf28bdb9cb2078e152857c83">XDPTX_DPCD_MAX_LINK_RATE_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#204ef7d58cf7c68836644cb31c2e941e">XDPTX_DPCD_MAX_LINK_RATE_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f19e5b8660def10472803f2973ee1f85">XDPTX_DPCD_MAX_LANE_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#00242b73084228e76b672be4db43bc8b">XDPTX_DPCD_MAX_LANE_COUNT_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#92ee3f10ca994510d999844d78ec36a4">XDPTX_DPCD_MAX_LANE_COUNT_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#40375f6bc0f3bda59b84b3afeaf6c44e">XDPTX_DPCD_MAX_LANE_COUNT_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#31c05ed535bc0638f70d9f3c5bbc8e58">XDPTX_DPCD_TPS3_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8d8ffe8f8dd4f203939e3f74504c474a">XDPTX_DPCD_ENHANCED_FRAME_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#018b7b3fa36bd1fa9ce1f6acb502077f">XDPTX_DPCD_MAX_DOWNSPREAD_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#53a4f250f71f9ebd339b3c0d56827617">XDPTX_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#87609577a4a41cdf8b382b8b9bda2717">XDPTX_DPCD_DOWNSP_PRESENT_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#cd59da3bb738c222f030c6ecd52cc7df">XDPTX_DPCD_DOWNSP_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1b72e51c302c1ecc6e0476a24435adc5">XDPTX_DPCD_DOWNSP_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2eb27ff430c48a39059cc165cce1abae">XDPTX_DPCD_DOWNSP_TYPE_DP</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#fc1de07beca06ca60834838743020504">XDPTX_DPCD_DOWNSP_TYPE_AVGA_ADVII</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#80fc3b3e919637421c03801ca98c18dd">XDPTX_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0dd78bb5b93bd206dbea7745275b68c6">XDPTX_DPCD_DOWNSP_TYPE_OTHERS</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b06eedef38eb91e69a1cc0564d16c5c0">XDPTX_DPCD_DOWNSP_FORMAT_CONV_MASK</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f35b503650ce18e11e11303ee57eb3dd">XDPTX_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7c6f7faeaf3ca9431cabff98a694c355">XDPTX_DPCD_ML_CH_CODING_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#21df5d7707084de57e7af59bb7c7f6d9">XDPTX_DPCD_DOWNSP_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8695dcde5a19cf8e9f7db646abad53bf">XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0cd4aba3ab32c436a1cd13e296b15098">XDPTX_DPCD_OUI_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2d1d68dedd9c22c25e1eb01f8af7b344">XDPTX_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f49ea3a9f4be404e3fbd9e87d3a95f03">XDPTX_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#aa0785fd7b4868c222b17615b13548d6">XDPTX_DPCD_I2C_SPEED_CTL_NONE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bed9be51c55afd7e6060b1bbb6609aac">XDPTX_DPCD_I2C_SPEED_CTL_1KBIPS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#67b9d313f7e80ed91eb01a158ea698af">XDPTX_DPCD_I2C_SPEED_CTL_5KBIPS</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e3c3001179954d7f52f9692b2ac895b8">XDPTX_DPCD_I2C_SPEED_CTL_10KBIPS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3a186a451c50e6bbe64d182e669f9c2d">XDPTX_DPCD_I2C_SPEED_CTL_100KBIPS</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c392e694385c48053c8bd32103407c23">XDPTX_DPCD_I2C_SPEED_CTL_400KBIPS</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bd2353affd415012617d00dd9d2c9514">XDPTX_DPCD_I2C_SPEED_CTL_1MBIPS</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e6c8167d8a31c325ecab15d40e6ae3be">XDPTX_DPCD_TRAIN_AUX_RD_INT_100_400US</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9efb0db3cc14bc6ef1ac9c26cb08bfd2">XDPTX_DPCD_TRAIN_AUX_RD_INT_4MS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eb7cb47bff2a5ba36c47875c9128537c">XDPTX_DPCD_TRAIN_AUX_RD_INT_8MS</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8ec40708bbf669d2ecc4eb9763d77bb6">XDPTX_DPCD_TRAIN_AUX_RD_INT_12MS</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2c25750d1bb818f0871401d67dc73854">XDPTX_DPCD_TRAIN_AUX_RD_INT_16MS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7718c69a71f8f699d9268d86a8d98f73">XDPTX_DPCD_FAUX_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#388a37abed01cb429abbfd6d4abad639">XDPTX_DPCD_MST_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#64b3fb06c77226546a0ee33eb9dbabb9">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1ad7656d9e5e7126a2bbdd15e8f8f155">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DP</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4e159b384ac08643281b87334ef42896">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_AVGA</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e9b597920867cbb36dab04ba40da64da">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DVI</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2f88c2c81e73ae5ac05c4d882fdf83aa">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_HDMI</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8123578a374ee03d244aa218cf45f302">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_OTHERS</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3ed173eeae45e1997c34af7d32778e4d">XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DPPP</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2da3cd37eb03a96c19968840937867bb">XDPTX_DPCD_DOWNSP_X_CAP_HPD_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#388fad17738664cf52ff7cf8b65707be">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6831cb3e95bea9a6967bd3e29c8a9786">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#149aa96c42df442f62e6cbe775e68bf3">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9fd7cdd8ebcb740c613f47d68fe4c67f">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#be2778ede120e0f8edd32849d7dac22d">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b8fa691f563c73a296b07664f1cef9a2">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2b05e7773dee60e356539a90b72ec32f">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#de36a03c5a74b7a78c5a5d61d72af9b2">XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2311ef684e6fd8d9aa903e8fa13b8f0a">XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#133e3e5142a78538866d436c3fde8638">XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_8</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9d7eb89d7d192bd1ed8c7c9e44591135">XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_10</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#61986c3046e56bf2e2be829dc60e42bf">XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_12</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#599855ff4be305e755024bf4c6eb9d85">XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_16</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5092a6a91692146ede3811794419a110">XDPTX_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7bc9cff912ca6875a0f429b95e45ba06">XDPTX_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#08a53a5297d6ff824eea9370f8c7d0a4">XDPTX_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link configuration field masks,</h2></td></tr>
<tr><td colspan="2">shifts, and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5ea95155e7522451d947460ee388d877">XDPTX_DPCD_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2e698da923157f24f1d6f3413e4071c1">XDPTX_DPCD_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bef07162fcfcd4de6b7dba2499533e29">XDPTX_DPCD_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#11bc9444b2c2845b57e32ded3f7fb1b6">XDPTX_DPCD_LANE_COUNT_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7beb00cfb7729c9f9e68cb4a72a65f23">XDPTX_DPCD_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e90a1418112d643fab3b9e9d6702afa9">XDPTX_DPCD_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0d74295f634467a622328be71d60117a">XDPTX_DPCD_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8543e820086cf039510c3ec1d927e5f1">XDPTX_DPCD_ENHANCED_FRAME_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5acaef0346fc5f046e9c53ad16385b6c">XDPTX_DPCD_TP_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5a297c6f9109c1db3b23c894add65815">XDPTX_DPCD_TP_SEL_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#37cbff9141576f76d8026d23079ae43a">XDPTX_DPCD_TP_SEL_TP1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e1e5ced2a562f307ad2a2ae4e085bb7b">XDPTX_DPCD_TP_SEL_TP2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c8a574c96b1460c34dc867ed03d6dff0">XDPTX_DPCD_TP_SEL_TP3</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3d7160a03c9b0402997a49145c7fb71d">XDPTX_DPCD_TP_SET_LQP_MASK</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eab06359ddd0fb6e825248664a6110e8">XDPTX_DPCD_TP_SET_LQP_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#71ad56d0a21a64cd72ed131e12c70d68">XDPTX_DPCD_TP_SET_LQP_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5537f108e76ae0f9c53275ab0c33f205">XDPTX_DPCD_TP_SET_LQP_D102_TEST</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c0cd84192e71b95a437a88b039bc2080">XDPTX_DPCD_TP_SET_LQP_SER_MES</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#82fa18490d23f04514eeff37ef07803c">XDPTX_DPCD_TP_SET_LQP_PRBS7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0249f76997ccd5c41c39f233bd52f9f7">XDPTX_DPCD_TP_SET_REC_CLK_OUT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3617e422f20f1ca501a168b083c1c480">XDPTX_DPCD_TP_SET_SCRAMB_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#50e0de3341d840ea736150f008f4a1ba">XDPTX_DPCD_TP_SET_SE_COUNT_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e2bdb165acff121f358be425198db2f7">XDPTX_DPCD_TP_SET_SE_COUNT_SEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6bfb6fedf05984d4a88b82dbe2603841">XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d198274b477cff64d9fe2de16dfc0bd1">XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a1456601d2d6628059c48429b2e60e5b">XDPTX_DPCD_TP_SET_SE_COUNT_SEL_ISE</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3b5de1a0618b74d2414fa8a7e9895c25">XDPTX_DPCD_TRAINING_LANEX_SET_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bae5e9a5567fbbbe6858e9fa01e1bec9">XDPTX_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9fd8b7fa41f902398d5f9b8542055860">XDPTX_DPCD_TRAINING_LANEX_SET_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#97236a94da05d8984471d0d6379f1e29">XDPTX_DPCD_TRAINING_LANEX_SET_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ae7830f4c21af718c8d7724d429ef80b">XDPTX_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#de1d20b08fe0fc4af64986bc49301cbf">XDPTX_DPCD_SPREAD_AMP_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#16d0f948bdc555dc0a1fd24cb1ef515c">XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2057b7a10abeb852ae174d2ae0dbe390">XDPTX_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#264b2e12007114c85d43e39c27d22f2d">XDPTX_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#757520ee5f184d34106176fd34a6accd">XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7d30d2e41b0c78e1b27d2e1336cee093">XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0d39bc7e03153b6e2d3ea51b67d72fd4">XDPTX_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#98910b08eb6827f3f9ef649d68b7dc24">XDPTX_DPCD_MST_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#04186d1a736dc926b996eed2312973c0">XDPTX_DPCD_UP_REQ_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#30ac91acef88912ca048122e5bb7be32">XDPTX_DPCD_UP_IS_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link/sink status field masks, shifts,</h2></td></tr>
<tr><td colspan="2">and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c99b12072b3e8f50826231f0158bda2b">XDPTX_DPCD_STATUS_LANE_0_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#90b21b6f6703a5995fc0027365d97abd">XDPTX_DPCD_STATUS_LANE_0_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5db43500f90e4045a76a8e9aff11294c">XDPTX_DPCD_STATUS_LANE_0_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4c4b4f094288de330c57fbdcc4310461">XDPTX_DPCD_STATUS_LANE_1_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#177d33b3df8ef4aeda4aa741056a3cd2">XDPTX_DPCD_STATUS_LANE_1_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#89c0da0decc196ab781618183b079ca8">XDPTX_DPCD_STATUS_LANE_1_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#82ffbf14a4208071a5339991a93ca729">XDPTX_DPCD_STATUS_LANE_2_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#59d6bc641aedbdba3486d1a9f17aa75a">XDPTX_DPCD_STATUS_LANE_2_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#0996294b83341dbe5a29506f1179816e">XDPTX_DPCD_STATUS_LANE_2_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#cc04dd841ccaea37c60a2aa5bf5bb002">XDPTX_DPCD_STATUS_LANE_3_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#6c966db20421af79c39b2de20980012b">XDPTX_DPCD_STATUS_LANE_3_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#cc3a9c4fea4846f36577266286c3289e">XDPTX_DPCD_STATUS_LANE_3_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1a8a6435897f41ab2de6066662aec347">XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#78fddc454145298d1c01bb1bd17c6599">XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#e3830531975303bc969a89a8c3de1771">XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#431827a1d01b858754d019d819c4d2d7">XDPTX_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#fa38bec3ffe9de68e90b1a441b0f5744">XDPTX_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1e5ba5b0296e9a9ff47420cd2ae2a488">XDPTX_DPCD_ADJ_REQ_LANE_0_2_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9964621f0671ea08543ae241ff469ae6">XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b9b92d9f9317a00dfcb91e7291fe313e">XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#35df2901a8952f0fe2e5f2c56ffe4569">XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#37b6b75d96f17c1ece5ea6509ecd2f39">XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#aac8fbe07575f2286bf6653c7c38e67d">XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f403bb993873200b5a56bdba9c6a017b">XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#03fcd08c1b876cccf47efcfc5ea5c9c4">XDPTX_DPCD_ADJ_REQ_PC2_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1cc343c46978a3950d1b61084ddddf1a">XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8b7d4c5fd773829c4d7ecb721f61c747">XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#97c6bf6222f1242bb8f74a0947c0a2c8">XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7d8ba05527d56c28655fe2c2a4801c38">XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#23aed4b7a8043222d9ac627d52fb2b60">XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#c80c1175189db78cff50f2d60e268c03">XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Field addresses and sizes.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#a62e441e9c88b6df47c902193cd7eab8">XDPTX_EDID_ADDR</a>&nbsp;&nbsp;&nbsp;0x50</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5266772d5ecd60d4b7b75acd04945c86">XDPTX_EDID_SIZE</a>&nbsp;&nbsp;&nbsp;128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ad70678b1d75f64006098becdca052f4">XDPTX_EDID_DTD_DD</a>(Num)&nbsp;&nbsp;&nbsp;(0x36 + (18 * Num))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d016bc1e69bb0b60b50c0b09acc196c3">XDPTX_EDID_PTM</a>&nbsp;&nbsp;&nbsp;XDPTX_EDID_DTD_DD(0)</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Register offsets for the</h2></td></tr>
<tr><td colspan="2">Detailed Timing Descriptor (DTD). <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#be25be53b042ca13c6eac9b2fc3e32bb">XDPTX_EDID_DTD_PIXEL_CLK_KHZ_LSB</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#946f870e9b3b0fbf33191d83e24c319f">XDPTX_EDID_DTD_PIXEL_CLK_KHZ_MSB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#75f84e3e3991192e67c8111be0028ce3">XDPTX_EDID_DTD_HRES_LSB</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#827bb3a05526b30a34874ce476991c05">XDPTX_EDID_DTD_HBLANK_LSB</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#580310472fe8f85a43daadf91e27fadd">XDPTX_EDID_DTD_HRES_HBLANK_U4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#31bbe13b73309dcd5cfb9e09fbe4bec4">XDPTX_EDID_DTD_VRES_LSB</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#13d51a31cd9578af05d42d590cd3c7b8">XDPTX_EDID_DTD_VBLANK_LSB</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4fedf49f1623d98e9bbccd7f4304b8e7">XDPTX_EDID_DTD_VRES_VBLANK_U4</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#79cd00b5eac43c10bb453302b78acb25">XDPTX_EDID_DTD_HFPORCH_LSB</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#603d2a8a1e3a468f41e13738086613b0">XDPTX_EDID_DTD_HSPW_LSB</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#91aa25d1a23bd08541b2539e63a490c9">XDPTX_EDID_DTD_VFPORCH_VSPW_L4</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#08a1701b9c0c1f59c84f4f48988ff3df">XDPTX_EDID_DTD_XFPORCH_XSPW_U2</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#3059eebf699917108400c7033e88d733">XDPTX_EDID_DTD_HIMGSIZE_MM_LSB</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#47b9822bca3895e1c83513f95424add8">XDPTX_EDID_DTD_VIMGSIZE_MM_LSB</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ac761a2ee36323f8b5daf702ef6581ce">XDPTX_EDID_DTD_XIMGSIZE_MM_U4</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#907ec0f56fca716dfcb4631efaacad9e">XDPTX_EDID_DTD_HBORDER</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#db4412b4cdc4ec08d1bb47350e43bfbc">XDPTX_EDID_DTD_VBORDER</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f75120becfa9ce25f37a42cf8242c386">XDPTX_EDID_DTD_SIGNAL</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Masks, shifts, and register</h2></td></tr>
<tr><td colspan="2">values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#537ec09abaa60da8c3e58a771824797c">XDPTX_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#582c6de4d6822ef215be69fde857f388">XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#057ede67ce84ea791c1cee4b81b70804">XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#de057bfedace1edfbcb92699fc32b352">XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#bdcd06c03109334c70f5551fd345d042">XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#f07e684afe2a72dbe6db0d8a94de4074">XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7fef2307b1c7c589eb6c07563d1c4913">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#4729c0d613007bfedbb60abeec35955f">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#22fd5c981cabc883027f3323986d85f3">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#eb41f403c035602b440fbc083aa83ba5">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#dfe0c324ea80a8267a13d618d6dc0fa3">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#5faf8c3deab3ed06c4cc4aecc5d54b2d">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#8466ee94d54dd805e5b2482883440d09">XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#ea67c48df7053fc2fa409108c5c88552">XDPTX_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#2cd10dbc32b47c37f409237773fd4323">XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#811a36bd84a41fe161b39f4e44c588c7">XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#55ee4f2acae7990fc35e2d2b6d16b93a">XDPTX_EDID_DTD_SIGNAL_HPOLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#9b06228e9083c8f6b151eab816af6d34">XDPTX_EDID_DTD_SIGNAL_VPOLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#d676201acfd1008cc325d9431a9de051">XDPTX_EDID_DTD_SIGNAL_HPOLARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#7a8f4fccb4432d3ba0a8d52cbfb373af">XDPTX_EDID_DTD_SIGNAL_VPOLARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td colspan="2"><br><h2>Register access macro definitions.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#1c23aa0582256889f83db7336a3915ae">XDptx_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#fd0152d6cb8b03d06fc4f278b0b23872">XDptx_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#011ee90104e02971fe66441090536110">XDPTX_VC_PAYLOAD_BUFFER_ADDR</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#b9ae114efe97122a7a212baf3a27d5fe">XDptx_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XDptx_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__hw_8h.html#740519ee4cc95e492351ad8cf9085632">XDptx_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XDptx_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="f52ee8f253e0d90f456e57b99956d39b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_ADDRESS" ref="f52ee8f253e0d90f456e57b99956d39b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_ADDRESS&nbsp;&nbsp;&nbsp;0x0108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the address of current AUX command. 
</div>
</div><p>
<a class="anchor" name="bf2869e5451d401fcaefafc818884742"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CLK_DIVIDER" ref="bf2869e5451d401fcaefafc818884742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CLK_DIVIDER&nbsp;&nbsp;&nbsp;0x010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value for generating the internal 1MHz clock. 
</div>
</div><p>
<a class="anchor" name="b889c393389b474415c281874cd1ae28"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK" ref="b889c393389b474415c281874cd1ae28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX (noise) signal width filter. 
</div>
</div><p>
<a class="anchor" name="669e3215c0f00e476f26e18bd94369af"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT" ref="669e3215c0f00e476f26e18bd94369af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for AUX signal width filter. 
</div>
</div><p>
<a class="anchor" name="8819e8da1e6aa14d99c7d73d29e863bc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CLK_DIVIDER_VAL_MASK" ref="8819e8da1e6aa14d99c7d73d29e863bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CLK_DIVIDER_VAL_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value. 
</div>
</div><p>
<a class="anchor" name="ca3cbd1da75b9c1ad84c29caa94aa1c6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD" ref="ca3cbd1da75b9c1ad84c29caa94aa1c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Initiates AUX commands. 
</div>
</div><p>
<a class="anchor" name="420d72406cb1b8421237aac5655528e1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_ADDR_ONLY_TRANSFER_EN" ref="420d72406cb1b8421237aac5655528e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_ADDR_ONLY_TRANSFER_EN&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address only transfer enable (STOP will be sent after command). 
</div>
</div><p>
<a class="anchor" name="dfd4bbff847bf0c3a083fe6c05ecb626"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_READ" ref="dfd4bbff847bf0c3a083fe6c05ecb626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_READ&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX read command. 
</div>
</div><p>
<a class="anchor" name="92c34660206277eaf2dcefd505ac4537"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_READ_MOT" ref="92c34660206277eaf2dcefd505ac4537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_READ_MOT&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX read MOT (middle-of-transaction) command. 
</div>
</div><p>
<a class="anchor" name="2b914586da1b26b29fa11aec81b6b2e3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_WRITE" ref="2b914586da1b26b29fa11aec81b6b2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_WRITE&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write command. 
</div>
</div><p>
<a class="anchor" name="807a8c6ccd715728a3caf292fb5df034"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_WRITE_MOT" ref="807a8c6ccd715728a3caf292fb5df034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_WRITE_MOT&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write MOT (middle-of-transaction) command. 
</div>
</div><p>
<a class="anchor" name="25250484dd7954a6eb39889c74119de0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_WRITE_STATUS" ref="25250484dd7954a6eb39889c74119de0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_WRITE_STATUS&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write status command. 
</div>
</div><p>
<a class="anchor" name="5466247825ee799cc7faf452f63d29f3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_I2C_WRITE_STATUS_MOT" ref="5466247825ee799cc7faf452f63d29f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_I2C_WRITE_STATUS_MOT&nbsp;&nbsp;&nbsp;0x6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write status MOT (middle-of- transaction) command. 
</div>
</div><p>
<a class="anchor" name="e38656cb5fe9c89ec42fc4d0a8b74174"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_MASK" ref="e38656cb5fe9c89ec42fc4d0a8b74174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command. 
</div>
</div><p>
<a class="anchor" name="b3699ad8b3dffb732877d1b003777470"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_NBYTES_TRANSFER_MASK" ref="b3699ad8b3dffb732877d1b003777470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_NBYTES_TRANSFER_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of bytes to transfer with the current AUX command. 
</div>
</div><p>
<a class="anchor" name="1836926b53df692b59876306435c7d03"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_READ" ref="1836926b53df692b59876306435c7d03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_READ&nbsp;&nbsp;&nbsp;0x9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX read command. 
</div>
</div><p>
<a class="anchor" name="7ac3c631d9e567afb2466c5a50f103da"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_SHIFT" ref="7ac3c631d9e567afb2466c5a50f103da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for command. 
</div>
</div><p>
<a class="anchor" name="4b2805752a412e73833779c41cb4f17b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_CMD_WRITE" ref="4b2805752a412e73833779c41cb4f17b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_CMD_WRITE&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX write command. 
</div>
</div><p>
<a class="anchor" name="8680af673f3229e41eca23d54f4dbbed"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE" ref="8680af673f3229e41eca23d54f4dbbed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE&nbsp;&nbsp;&nbsp;0x0138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply code received from the most recent AUX command. 
</div>
</div><p>
<a class="anchor" name="6eca179bae00fac66c5f8a30adf7de32"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_ACK" ref="6eca179bae00fac66c5f8a30adf7de32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_ACK&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command ACKed. 
</div>
</div><p>
<a class="anchor" name="9693f57d4148d21319e1eecd3a18b1e1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_DEFER" ref="9693f57d4148d21319e1eecd3a18b1e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_DEFER&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command deferred. 
</div>
</div><p>
<a class="anchor" name="daa9483abbaa31663bf8899d9f01c2c1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_I2C_ACK" ref="daa9483abbaa31663bf8899d9f01c2c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_I2C_ACK&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command not ACKed. 
</div>
</div><p>
<a class="anchor" name="d57160df752279c8ab85ac993198e8d9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_I2C_DEFER" ref="d57160df752279c8ab85ac993198e8d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_I2C_DEFER&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command deferred. 
</div>
</div><p>
<a class="anchor" name="9cc1c08d4d0747a7dfc076ada0549305"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_I2C_NACK" ref="9cc1c08d4d0747a7dfc076ada0549305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_I2C_NACK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command not ACKed. 
</div>
</div><p>
<a class="anchor" name="dbd3cf045752bbc663eaf2f3accc8817"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_CODE_NACK" ref="dbd3cf045752bbc663eaf2f3accc8817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_CODE_NACK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command not ACKed. 
</div>
</div><p>
<a class="anchor" name="8e8272c15321880111c6a5c253a21d5a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_COUNT" ref="8e8272c15321880111c6a5c253a21d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_COUNT&nbsp;&nbsp;&nbsp;0x013C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of reply transactions receieved over AUX. 
</div>
</div><p>
<a class="anchor" name="c3a7fc3419105d0db69c67ba2b48a1d5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_REPLY_DATA" ref="c3a7fc3419105d0db69c67ba2b48a1d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_REPLY_DATA&nbsp;&nbsp;&nbsp;0x0134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply data received during the AUX reply. 
</div>
</div><p>
<a class="anchor" name="17b9eb2badecaf2e252834db0e9fb454"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_AUX_WRITE_FIFO" ref="17b9eb2badecaf2e252834db0e9fb454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_AUX_WRITE_FIFO&nbsp;&nbsp;&nbsp;0x0104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write data for the current AUX command. 
</div>
</div><p>
<a class="anchor" name="fe16c5bc7cdf55f7851c23e27e0fad65"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID" ref="fe16c5bc7cdf55f7851c23e27e0fad65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID&nbsp;&nbsp;&nbsp;0x00FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort revision. 
</div>
</div><p>
<a class="anchor" name="2c7093b7bf7dea2056c9225d82af1ee5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_MJR_VER_MASK" ref="2c7093b7bf7dea2056c9225d82af1ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_MJR_VER_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol major version. 
</div>
</div><p>
<a class="anchor" name="b043766862fa12d137764416ee8ce9f1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_MJR_VER_SHIFT" ref="b043766862fa12d137764416ee8ce9f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_MJR_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version. 
</div>
</div><p>
<a class="anchor" name="599eff5e2d775c9eef905351446d23d5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_MNR_VER_MASK" ref="599eff5e2d775c9eef905351446d23d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_MNR_VER_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol minor version. 
</div>
</div><p>
<a class="anchor" name="79e16c199c23e4bde7d3abbcfd6c3fbf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_MNR_VER_SHIFT" ref="79e16c199c23e4bde7d3abbcfd6c3fbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_MNR_VER_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version. 
</div>
</div><p>
<a class="anchor" name="4849053e05562d60e19e26bb5d2fb843"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_REV_MASK" ref="4849053e05562d60e19e26bb5d2fb843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_REV_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol revision. 
</div>
</div><p>
<a class="anchor" name="268fa71b51b61450b7422ddce2b2e6df"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_DP_REV_SHIFT" ref="268fa71b51b61450b7422ddce2b2e6df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_DP_REV_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol revision. 
</div>
</div><p>
<a class="anchor" name="768c41baf0f19de032e8951f606a0dcf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_TYPE_MASK" ref="768c41baf0f19de032e8951f606a0dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_TYPE_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core type. 
</div>
</div><p>
<a class="anchor" name="fc831ef5eb6d5ac9eec6537478ade75d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_TYPE_RX" ref="fc831ef5eb6d5ac9eec6537478ade75d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_TYPE_RX&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a receiver. 
</div>
</div><p>
<a class="anchor" name="a3286f7a30712bf5556860deb2165c9e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_CORE_ID_TYPE_TX" ref="a3286f7a30712bf5556860deb2165c9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_CORE_ID_TYPE_TX&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a transmitter. 
</div>
</div><p>
<a class="anchor" name="dadb6bd439c17cd13d8fa0fc9ac5187d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DOWNSPREAD_CTRL" ref="dadb6bd439c17cd13d8fa0fc9ac5187d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x0018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable a 0.5% spreading of the clock. 
</div>
</div><p>
<a class="anchor" name="a405c5bce815f00ce14de9b99a8f6141"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADAPTER_CAP" ref="a405c5bce815f00ce14de9b99a8f6141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADAPTER_CAP&nbsp;&nbsp;&nbsp;0x0000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5b07ff12a9f00fb9c89730b6daebe872"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADAPTER_CTRL" ref="5b07ff12a9f00fb9c89730b6daebe872" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADAPTER_CTRL&nbsp;&nbsp;&nbsp;0x001A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="45a0c8fa5b35a0fe324c4d7ca26799ae"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_0_1" ref="45a0c8fa5b35a0fe324c4d7ca26799ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_0_1&nbsp;&nbsp;&nbsp;0x00206          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9964621f0671ea08543ae241ff469ae6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_MASK" ref="9964621f0671ea08543ae241ff469ae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b9b92d9f9317a00dfcb91e7291fe313e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT" ref="b9b92d9f9317a00dfcb91e7291fe313e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1e5ba5b0296e9a9ff47420cd2ae2a488"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_0_2_VS_MASK" ref="1e5ba5b0296e9a9ff47420cd2ae2a488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_0_2_VS_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aac8fbe07575f2286bf6653c7c38e67d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_MASK" ref="aac8fbe07575f2286bf6653c7c38e67d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f403bb993873200b5a56bdba9c6a017b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT" ref="f403bb993873200b5a56bdba9c6a017b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="35df2901a8952f0fe2e5f2c56ffe4569"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_MASK" ref="35df2901a8952f0fe2e5f2c56ffe4569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="37b6b75d96f17c1ece5ea6509ecd2f39"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT" ref="37b6b75d96f17c1ece5ea6509ecd2f39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b3fa36f67d5c91b2571064ecdcdc4e5a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_LANE_2_3" ref="b3fa36f67d5c91b2571064ecdcdc4e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_LANE_2_3&nbsp;&nbsp;&nbsp;0x00207          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f6564b785709e3f1f17a903b30f60dd3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2" ref="f6564b785709e3f1f17a903b30f60dd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2&nbsp;&nbsp;&nbsp;0x0020C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="03fcd08c1b876cccf47efcfc5ea5c9c4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_0_MASK" ref="03fcd08c1b876cccf47efcfc5ea5c9c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1cc343c46978a3950d1b61084ddddf1a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_MASK" ref="1cc343c46978a3950d1b61084ddddf1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8b7d4c5fd773829c4d7ecb721f61c747"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT" ref="8b7d4c5fd773829c4d7ecb721f61c747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="97c6bf6222f1242bb8f74a0947c0a2c8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_MASK" ref="97c6bf6222f1242bb8f74a0947c0a2c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d8ba05527d56c28655fe2c2a4801c38"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT" ref="7d8ba05527d56c28655fe2c2a4801c38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="23aed4b7a8043222d9ac627d52fb2b60"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_MASK" ref="23aed4b7a8043222d9ac627d52fb2b60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c80c1175189db78cff50f2d60e268c03"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT" ref="c80c1175189db78cff50f2d60e268c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7b95156372623a6a78bc4b1f784892ab"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_DEC_LAT_15_8" ref="7b95156372623a6a78bc4b1f784892ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_DEC_LAT_15_8&nbsp;&nbsp;&nbsp;0x00025          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="18fb4986782eba6b5c53d047ea3e0eeb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_DEC_LAT_7_0" ref="18fb4986782eba6b5c53d047ea3e0eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_DEC_LAT_7_0&nbsp;&nbsp;&nbsp;0x00024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="328948c0559143454615d018b2b789a6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_DEL_INS_15_8" ref="328948c0559143454615d018b2b789a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_DEL_INS_15_8&nbsp;&nbsp;&nbsp;0x0002C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="326592333bc07337970023723d71de0c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_DEL_INS_23_16" ref="326592333bc07337970023723d71de0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_DEL_INS_23_16&nbsp;&nbsp;&nbsp;0x0002D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5de798482097d03c9a674370b50f0599"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_DEL_INS_7_0" ref="5de798482097d03c9a674370b50f0599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_DEL_INS_7_0&nbsp;&nbsp;&nbsp;0x0002B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6ebfbf9a4cb7a1963e64cac07945f841"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_PP_LAT_15_8" ref="6ebfbf9a4cb7a1963e64cac07945f841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_PP_LAT_15_8&nbsp;&nbsp;&nbsp;0x00027          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5bddee3ddc295094ac415d48b1f814d0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUD_PP_LAT_7_0" ref="5bddee3ddc295094ac415d48b1f814d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUD_PP_LAT_7_0&nbsp;&nbsp;&nbsp;0x00026          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="81d84790a9dfc03cf851943cb35abf36"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUDIO_DELAY_15_8" ref="81d84790a9dfc03cf851943cb35abf36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUDIO_DELAY_15_8&nbsp;&nbsp;&nbsp;0x00113          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="24c5429d036a764dfde883a4d8511e86"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUDIO_DELAY_23_6" ref="24c5429d036a764dfde883a4d8511e86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUDIO_DELAY_23_6&nbsp;&nbsp;&nbsp;0x00114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7f37d2bfe2ee2b5b164cbb8e55b4f326"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AUDIO_DELAY_7_0" ref="7f37d2bfe2ee2b5b164cbb8e55b4f326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AUDIO_DELAY_7_0&nbsp;&nbsp;&nbsp;0x00112          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c89514bf0c164ae580ace2f617203e34"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_AV_GRANULARITY" ref="c89514bf0c164ae580ace2f617203e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_AV_GRANULARITY&nbsp;&nbsp;&nbsp;0x00023          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="597b6c8c741b41a00b9a2c5329a6b26b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_BACK_CH_STATUS" ref="597b6c8c741b41a00b9a2c5329a6b26b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_BACK_CH_STATUS&nbsp;&nbsp;&nbsp;0x00122          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ffc0108ca0c88e5a195cd994b2174f0d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_BRANCH_DEVICE_CTRL" ref="ffc0108ca0c88e5a195cd994b2174f0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_BRANCH_DEVICE_CTRL&nbsp;&nbsp;&nbsp;0x001A1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92dc471673535ab5cc906d64483496b6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DEVICE_SERVICE_IRQ" ref="92dc471673535ab5cc906d64483496b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DEVICE_SERVICE_IRQ&nbsp;&nbsp;&nbsp;0x00201          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="03863c1109c7a2fdef0ca1aa49b4292a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWN_REP" ref="03863c1109c7a2fdef0ca1aa49b4292a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWN_REP&nbsp;&nbsp;&nbsp;0x01400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1db6fe3c60da36209bae6d0ab862ebd9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWN_REQ" ref="1db6fe3c60da36209bae6d0ab862ebd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWN_REQ&nbsp;&nbsp;&nbsp;0x01000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="baf3b42ede6263860aa7a03751fe38c6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_0_CAP" ref="baf3b42ede6263860aa7a03751fe38c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_0_CAP&nbsp;&nbsp;&nbsp;0x00080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="453e3fa6f156cb1736cfd7f3ad6b66cc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_0_DET_CAP" ref="453e3fa6f156cb1736cfd7f3ad6b66cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_0_DET_CAP&nbsp;&nbsp;&nbsp;0x00080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8149d933a1284f7ab23dc42454f93fdc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_1_CAP" ref="8149d933a1284f7ab23dc42454f93fdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_1_CAP&nbsp;&nbsp;&nbsp;0x00081          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="77d1bcc876a785f02fcfc9c2db5bf24f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_1_DET_CAP" ref="77d1bcc876a785f02fcfc9c2db5bf24f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_1_DET_CAP&nbsp;&nbsp;&nbsp;0x00084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7380e1ef62e063d4356bb41f7828c643"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_2_CAP" ref="7380e1ef62e063d4356bb41f7828c643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_2_CAP&nbsp;&nbsp;&nbsp;0x00082          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="421f17e9ca6ff24cb4ec640ff9a98fb4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_2_DET_CAP" ref="421f17e9ca6ff24cb4ec640ff9a98fb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_2_DET_CAP&nbsp;&nbsp;&nbsp;0x00088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="045dc0bbd59dea1984022b945c8bad43"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_3_CAP" ref="045dc0bbd59dea1984022b945c8bad43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_3_CAP&nbsp;&nbsp;&nbsp;0x00083          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0dd24208bb723a253c98f147782afb8a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_3_DET_CAP" ref="0dd24208bb723a253c98f147782afb8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_3_DET_CAP&nbsp;&nbsp;&nbsp;0x0008C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="21df5d7707084de57e7af59bb7c7f6d9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_COUNT_MASK" ref="21df5d7707084de57e7af59bb7c7f6d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_COUNT_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c335cdf13c6473adb73f0595e455af15"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_COUNT_MSA_OUI" ref="c335cdf13c6473adb73f0595e455af15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_COUNT_MSA_OUI&nbsp;&nbsp;&nbsp;0x00007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f35b503650ce18e11e11303ee57eb3dd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK" ref="f35b503650ce18e11e11303ee57eb3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b06eedef38eb91e69a1cc0564d16c5c0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_FORMAT_CONV_MASK" ref="b06eedef38eb91e69a1cc0564d16c5c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_FORMAT_CONV_MASK&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2e009d70165f3c7ace75d92b0e4b6155"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_PRESENT" ref="2e009d70165f3c7ace75d92b0e4b6155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_PRESENT&nbsp;&nbsp;&nbsp;0x00005          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="87609577a4a41cdf8b382b8b9bda2717"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_PRESENT_MASK" ref="87609577a4a41cdf8b382b8b9bda2717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_PRESENT_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fc1de07beca06ca60834838743020504"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_AVGA_ADVII" ref="fc1de07beca06ca60834838743020504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_AVGA_ADVII&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2eb27ff430c48a39059cc165cce1abae"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_DP" ref="2eb27ff430c48a39059cc165cce1abae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_DP&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="80fc3b3e919637421c03801ca98c18dd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP" ref="80fc3b3e919637421c03801ca98c18dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd59da3bb738c222f030c6ecd52cc7df"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_MASK" ref="cd59da3bb738c222f030c6ecd52cc7df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_MASK&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0dd78bb5b93bd206dbea7745275b68c6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_OTHERS" ref="0dd78bb5b93bd206dbea7745275b68c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_OTHERS&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1b72e51c302c1ecc6e0476a24435adc5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_TYPE_SHIFT" ref="1b72e51c302c1ecc6e0476a24435adc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_TYPE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2da3cd37eb03a96c19968840937867bb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_HPD_MASK" ref="2da3cd37eb03a96c19968840937867bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_HPD_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="de36a03c5a74b7a78c5a5d61d72af9b2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50" ref="de36a03c5a74b7a78c5a5d61d72af9b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2b05e7773dee60e356539a90b72ec32f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60" ref="2b05e7773dee60e356539a90b72ec32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b8fa691f563c73a296b07664f1cef9a2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50" ref="b8fa691f563c73a296b07664f1cef9a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="be2778ede120e0f8edd32849d7dac22d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60" ref="be2778ede120e0f8edd32849d7dac22d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9fd7cdd8ebcb740c613f47d68fe4c67f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50" ref="9fd7cdd8ebcb740c613f47d68fe4c67f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="149aa96c42df442f62e6cbe775e68bf3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60" ref="149aa96c42df442f62e6cbe775e68bf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="388fad17738664cf52ff7cf8b65707be"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK" ref="388fad17738664cf52ff7cf8b65707be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6831cb3e95bea9a6967bd3e29c8a9786"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT" ref="6831cb3e95bea9a6967bd3e29c8a9786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4e159b384ac08643281b87334ef42896"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_AVGA" ref="4e159b384ac08643281b87334ef42896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_AVGA&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ad7656d9e5e7126a2bbdd15e8f8f155"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DP" ref="1ad7656d9e5e7126a2bbdd15e8f8f155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DP&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3ed173eeae45e1997c34af7d32778e4d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DPPP" ref="3ed173eeae45e1997c34af7d32778e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DPPP&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e9b597920867cbb36dab04ba40da64da"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DVI" ref="e9b597920867cbb36dab04ba40da64da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_DVI&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2f88c2c81e73ae5ac05c4d882fdf83aa"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_HDMI" ref="2f88c2c81e73ae5ac05c4d882fdf83aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_HDMI&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="64b3fb06c77226546a0ee33eb9dbabb9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_MASK" ref="64b3fb06c77226546a0ee33eb9dbabb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_MASK&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8123578a374ee03d244aa218cf45f302"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_CAP_TYPE_OTHERS" ref="8123578a374ee03d244aa218cf45f302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_CAP_TYPE_OTHERS&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7bc9cff912ca6875a0f429b95e45ba06"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK" ref="7bc9cff912ca6875a0f429b95e45ba06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="08a53a5297d6ff824eea9370f8c7d0a4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK" ref="08a53a5297d6ff824eea9370f8c7d0a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5092a6a91692146ede3811794419a110"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK" ref="5092a6a91692146ede3811794419a110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9d7eb89d7d192bd1ed8c7c9e44591135"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_10" ref="9d7eb89d7d192bd1ed8c7c9e44591135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_10&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="61986c3046e56bf2e2be829dc60e42bf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_12" ref="61986c3046e56bf2e2be829dc60e42bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_12&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="599855ff4be305e755024bf4c6eb9d85"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_16" ref="599855ff4be305e755024bf4c6eb9d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_16&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="133e3e5142a78538866d436c3fde8638"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_8" ref="133e3e5142a78538866d436c3fde8638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_8&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2311ef684e6fd8d9aa903e8fa13b8f0a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK" ref="2311ef684e6fd8d9aa903e8fa13b8f0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7da5ae77ed8c70bbbb51c4d0dfe00b71"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_DOWNSPREAD_CTRL" ref="7da5ae77ed8c70bbbb51c4d0dfe00b71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x00107          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9ad98fe7fd82e42cb9f77916fae6398e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_EDP_CFG_CAP" ref="9ad98fe7fd82e42cb9f77916fae6398e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_EDP_CFG_CAP&nbsp;&nbsp;&nbsp;0x0000D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9df6e8bb55b7fe32ca41fedf398f8857"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_EDP_CFG_SET" ref="9df6e8bb55b7fe32ca41fedf398f8857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_EDP_CFG_SET&nbsp;&nbsp;&nbsp;0x0010A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8543e820086cf039510c3ec1d927e5f1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ENHANCED_FRAME_EN_MASK" ref="8543e820086cf039510c3ec1d927e5f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ENHANCED_FRAME_EN_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8d8ffe8f8dd4f203939e3f74504c474a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ENHANCED_FRAME_SUPPORT_MASK" ref="8d8ffe8f8dd4f203939e3f74504c474a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ENHANCED_FRAME_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="924ab52521c780291756081fd3b390e9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_BACK_CH_DRIVE_SET" ref="924ab52521c780291756081fd3b390e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_BACK_CH_DRIVE_SET&nbsp;&nbsp;&nbsp;0x00281          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ef34f1b5fcf904070d4916e24d2ebd45"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL" ref="ef34f1b5fcf904070d4916e24d2ebd45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL&nbsp;&nbsp;&nbsp;0x00282          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c9d2ea8ed2eb9605392a5c2feb3c78c7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT" ref="c9d2ea8ed2eb9605392a5c2feb3c78c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x00123          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6857bdd0d8b020a71499de787b163731"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME" ref="6857bdd0d8b020a71499de787b163731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME&nbsp;&nbsp;&nbsp;0x00125          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a9573ee3d590ccd915a18ba3e9462b5b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_CAP" ref="a9573ee3d590ccd915a18ba3e9462b5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_CAP&nbsp;&nbsp;&nbsp;0x00020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7718c69a71f8f699d9268d86a8d98f73"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_CAP_MASK" ref="7718c69a71f8f699d9268d86a8d98f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_CAP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b3fc639fc38768145a34b08551a3f83e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_FORWARD_CH_DRIVE_SET" ref="b3fc639fc38768145a34b08551a3f83e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_FORWARD_CH_DRIVE_SET&nbsp;&nbsp;&nbsp;0x00121          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dc037c1430c4d224d874ef4f95ae04a4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_FORWARD_CH_STATUS" ref="dc037c1430c4d224d874ef4f95ae04a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_FORWARD_CH_STATUS&nbsp;&nbsp;&nbsp;0x00280          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9eb194c22fc3d52f318d46e52ee00460"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT" ref="9eb194c22fc3d52f318d46e52ee00460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x0020D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a26b46c5b8e227b03dbfc410d7a7d754"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_FAUX_MODE_CTRL" ref="a26b46c5b8e227b03dbfc410d7a7d754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_FAUX_MODE_CTRL&nbsp;&nbsp;&nbsp;0x00120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6d1d7f6841eacf5941925883c147d01c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_GUID" ref="6d1d7f6841eacf5941925883c147d01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_GUID&nbsp;&nbsp;&nbsp;0x00030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3a186a451c50e6bbe64d182e669f9c2d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_100KBIPS" ref="3a186a451c50e6bbe64d182e669f9c2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_100KBIPS&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e3c3001179954d7f52f9692b2ac895b8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_10KBIPS" ref="e3c3001179954d7f52f9692b2ac895b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_10KBIPS&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bed9be51c55afd7e6060b1bbb6609aac"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_1KBIPS" ref="bed9be51c55afd7e6060b1bbb6609aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_1KBIPS&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bd2353affd415012617d00dd9d2c9514"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_1MBIPS" ref="bd2353affd415012617d00dd9d2c9514" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_1MBIPS&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c392e694385c48053c8bd32103407c23"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_400KBIPS" ref="c392e694385c48053c8bd32103407c23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_400KBIPS&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="67b9d313f7e80ed91eb01a158ea698af"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_5KBIPS" ref="67b9d313f7e80ed91eb01a158ea698af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_5KBIPS&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="af8bca43ae9a697817a27b0579eba5a3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_CAP" ref="af8bca43ae9a697817a27b0579eba5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_CAP&nbsp;&nbsp;&nbsp;0x0000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aa0785fd7b4868c222b17615b13548d6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_NONE" ref="aa0785fd7b4868c222b17615b13548d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_NONE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2069badc876dea1fcd69c6fa51939a82"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_I2C_SPEED_CTL_SET" ref="2069badc876dea1fcd69c6fa51939a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_I2C_SPEED_CTL_SET&nbsp;&nbsp;&nbsp;0x00109          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b424bf7c043169daa59d35849e3149f2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED" ref="b424bf7c043169daa59d35849e3149f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED&nbsp;&nbsp;&nbsp;0x00204          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="78fddc454145298d1c01bb1bd17c6599"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK" ref="78fddc454145298d1c01bb1bd17c6599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1a8a6435897f41ab2de6066662aec347"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK" ref="1a8a6435897f41ab2de6066662aec347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e3830531975303bc969a89a8c3de1771"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK" ref="e3830531975303bc969a89a8c3de1771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d06a4c958cfb6f1eb28e510d73edb3ad"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_COUNT_SET" ref="d06a4c958cfb6f1eb28e510d73edb3ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x00101          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7beb00cfb7729c9f9e68cb4a72a65f23"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_COUNT_SET_1" ref="7beb00cfb7729c9f9e68cb4a72a65f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e90a1418112d643fab3b9e9d6702afa9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_COUNT_SET_2" ref="e90a1418112d643fab3b9e9d6702afa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0d74295f634467a622328be71d60117a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_COUNT_SET_4" ref="0d74295f634467a622328be71d60117a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="11bc9444b2c2845b57e32ded3f7fb1b6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LANE_COUNT_SET_MASK" ref="11bc9444b2c2845b57e32ded3f7fb1b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LANE_COUNT_SET_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e856f6952d8fe8001da824ad3963dd34"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_BW_SET" ref="e856f6952d8fe8001da824ad3963dd34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x00100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5ea95155e7522451d947460ee388d877"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_BW_SET_162GBPS" ref="5ea95155e7522451d947460ee388d877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2e698da923157f24f1d6f3413e4071c1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_BW_SET_270GBPS" ref="2e698da923157f24f1d6f3413e4071c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bef07162fcfcd4de6b7dba2499533e29"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_BW_SET_540GBPS" ref="bef07162fcfcd4de6b7dba2499533e29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7934b9edf3dd077ea073c67894d34072"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_CFG_FIELD_SIZE" ref="7934b9edf3dd077ea073c67894d34072" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_CFG_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="64bd9e3505c337e4a48149beb69263b6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_CFG_FIELD_START" ref="64bd9e3505c337e4a48149beb69263b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_CFG_FIELD_START&nbsp;&nbsp;&nbsp;XDPTX_DPCD_LINK_BW_SET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3b0a9149bf2864735f0dc12c4706a5e9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_QUAL_LANE0_SET" ref="3b0a9149bf2864735f0dc12c4706a5e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_QUAL_LANE0_SET&nbsp;&nbsp;&nbsp;0x0010B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1408c93ca67ef04b4ecab4483d63a6c4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_QUAL_LANE1_SET" ref="1408c93ca67ef04b4ecab4483d63a6c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_QUAL_LANE1_SET&nbsp;&nbsp;&nbsp;0x0010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="41455f4f4881ae7813703e6f509ee7fc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_QUAL_LANE2_SET" ref="41455f4f4881ae7813703e6f509ee7fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_QUAL_LANE2_SET&nbsp;&nbsp;&nbsp;0x0010D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="62a27c2f859b4b5e987fbf11e972a899"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_QUAL_LANE3_SET" ref="62a27c2f859b4b5e987fbf11e972a899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_QUAL_LANE3_SET&nbsp;&nbsp;&nbsp;0x0010E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a108ca76dc8ed2265f3e551442ff2a91"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_SINK_STATUS_FIELD_SIZE" ref="a108ca76dc8ed2265f3e551442ff2a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_SINK_STATUS_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c31df1701d041d9716222d487c328138"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_LINK_SINK_STATUS_FIELD_START" ref="c31df1701d041d9716222d487c328138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_LINK_SINK_STATUS_FIELD_START&nbsp;&nbsp;&nbsp;XDPTX_DPCD_SINK_COUNT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2e7bd94e17ac26eef4bb41d141c356db"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_DOWNSPREAD" ref="2e7bd94e17ac26eef4bb41d141c356db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_DOWNSPREAD&nbsp;&nbsp;&nbsp;0x00003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="018b7b3fa36bd1fa9ce1f6acb502077f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_DOWNSPREAD_MASK" ref="018b7b3fa36bd1fa9ce1f6acb502077f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_DOWNSPREAD_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="528e1dbc839f39564d49da0e866bcb26"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LANE_COUNT" ref="528e1dbc839f39564d49da0e866bcb26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LANE_COUNT&nbsp;&nbsp;&nbsp;0x00002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="00242b73084228e76b672be4db43bc8b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LANE_COUNT_1" ref="00242b73084228e76b672be4db43bc8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LANE_COUNT_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92ee3f10ca994510d999844d78ec36a4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LANE_COUNT_2" ref="92ee3f10ca994510d999844d78ec36a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LANE_COUNT_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="40375f6bc0f3bda59b84b3afeaf6c44e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LANE_COUNT_4" ref="40375f6bc0f3bda59b84b3afeaf6c44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LANE_COUNT_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f19e5b8660def10472803f2973ee1f85"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LANE_COUNT_MASK" ref="f19e5b8660def10472803f2973ee1f85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LANE_COUNT_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="977a521ecd80cf1f719414fc085adea2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LINK_RATE" ref="977a521ecd80cf1f719414fc085adea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LINK_RATE&nbsp;&nbsp;&nbsp;0x00001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="324fcb521d35e5d8fb7e109706222a63"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LINK_RATE_162GBPS" ref="324fcb521d35e5d8fb7e109706222a63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LINK_RATE_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5b7f445baf28bdb9cb2078e152857c83"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LINK_RATE_270GBPS" ref="5b7f445baf28bdb9cb2078e152857c83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LINK_RATE_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="204ef7d58cf7c68836644cb31c2e941e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MAX_LINK_RATE_540GBPS" ref="204ef7d58cf7c68836644cb31c2e941e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MAX_LINK_RATE_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="05e68f462c6886cd1f07b7a3219535eb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ML_CH_CODING_CAP" ref="05e68f462c6886cd1f07b7a3219535eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ML_CH_CODING_CAP&nbsp;&nbsp;&nbsp;0x00006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7c6f7faeaf3ca9431cabff98a694c355"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ML_CH_CODING_MASK" ref="7c6f7faeaf3ca9431cabff98a694c355" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ML_CH_CODING_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="063a2010e8df7c3dbed4596fdbab02b7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_ML_CH_CODING_SET" ref="063a2010e8df7c3dbed4596fdbab02b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_ML_CH_CODING_SET&nbsp;&nbsp;&nbsp;0x00108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="16d0f948bdc555dc0a1fd24cb1ef515c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK" ref="16d0f948bdc555dc0a1fd24cb1ef515c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8695dcde5a19cf8e9f7db646abad53bf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_MASK" ref="8695dcde5a19cf8e9f7db646abad53bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MSA_TIMING_PAR_IGNORED_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="388a37abed01cb429abbfd6d4abad639"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MST_CAP_MASK" ref="388a37abed01cb429abbfd6d4abad639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MST_CAP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="98910b08eb6827f3f9ef649d68b7dc24"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MST_EN_MASK" ref="98910b08eb6827f3f9ef649d68b7dc24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MST_EN_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e909cb8428518d0f05dd0d652694e622"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MSTM_CAP" ref="e909cb8428518d0f05dd0d652694e622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MSTM_CAP&nbsp;&nbsp;&nbsp;0x00021          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4a6e5655f9ef851a377c73c40694413e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_MSTM_CTRL" ref="4a6e5655f9ef851a377c73c40694413e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_MSTM_CTRL&nbsp;&nbsp;&nbsp;0x00111          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="53a4f250f71f9ebd339b3c0d56827617"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK" ref="53a4f250f71f9ebd339b3c0d56827617" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9817db5da36f9e00e9c22dad41b61bc1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_NORP_PWR_V_CAP" ref="9817db5da36f9e00e9c22dad41b61bc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_NORP_PWR_V_CAP&nbsp;&nbsp;&nbsp;0x00004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8d8c11b56429699b43a0cae646b10837"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_NUM_AUDIO_EPS" ref="8d8c11b56429699b43a0cae646b10837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_NUM_AUDIO_EPS&nbsp;&nbsp;&nbsp;0x00022          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0cd4aba3ab32c436a1cd13e296b15098"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_OUI_SUPPORT_MASK" ref="0cd4aba3ab32c436a1cd13e296b15098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_OUI_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0d262c5595c39ce409b30bee179ef0ad"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_PAYLOAD_ALLOCATE_SET" ref="0d262c5595c39ce409b30bee179ef0ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_PAYLOAD_ALLOCATE_SET&nbsp;&nbsp;&nbsp;0x001C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b028872c019462ef1703ede5da07a773"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT" ref="b028872c019462ef1703ede5da07a773" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT&nbsp;&nbsp;&nbsp;0x001C1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a19e72c4dc35372fa3fbb2c80bdb3c6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT" ref="6a19e72c4dc35372fa3fbb2c80bdb3c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT&nbsp;&nbsp;&nbsp;0x001C2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d3d3385ad3dd00f8122c16f4c353d80b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_PAYLOAD_TABLE_UPDATE_STATUS" ref="d3d3385ad3dd00f8122c16f4c353d80b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_PAYLOAD_TABLE_UPDATE_STATUS&nbsp;&nbsp;&nbsp;0x002C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e77dae2a5f4dada4422538ecf3c5409"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RECEIVER_CAP_FIELD_SIZE" ref="7e77dae2a5f4dada4422538ecf3c5409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RECEIVER_CAP_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="47cd2db97fa73c4652974e70cd8ad008"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RECEIVER_CAP_FIELD_START" ref="47cd2db97fa73c4652974e70cd8ad008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RECEIVER_CAP_FIELD_START&nbsp;&nbsp;&nbsp;XDPTX_DPCD_REV          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="79766b681216890db793acdeee8a2400"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_REP_LAT" ref="79766b681216890db793acdeee8a2400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_REP_LAT&nbsp;&nbsp;&nbsp;0x0002A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="acef01592a8159bcb998536fa4fed6f8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_REV" ref="acef01592a8159bcb998536fa4fed6f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_REV&nbsp;&nbsp;&nbsp;0x00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4ce25b75899b3ca4f1f308568681e84d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_REV_MJR_MASK" ref="4ce25b75899b3ca4f1f308568681e84d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_REV_MJR_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1f02e1118d6362656ea1b5b0acaef12b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_REV_MJR_SHIFT" ref="1f02e1118d6362656ea1b5b0acaef12b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_REV_MJR_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b42d994df2df7870012f361ab83b56cc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_REV_MNR_MASK" ref="b42d994df2df7870012f361ab83b56cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_REV_MNR_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9cdccfc3419cd6150fd27b101bbbbce6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_FREQ_LOCK_DONE" ref="9cdccfc3419cd6150fd27b101bbbbce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_FREQ_LOCK_DONE&nbsp;&nbsp;&nbsp;0x00059          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aefa6dbf825045b2882e95014d4817e4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_MSTR_REQ" ref="aefa6dbf825045b2882e95014d4817e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_MSTR_REQ&nbsp;&nbsp;&nbsp;0x00058          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0fe1877765067b645629f26747f4ec77"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_VALUE_15_8" ref="0fe1877765067b645629f26747f4ec77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_VALUE_15_8&nbsp;&nbsp;&nbsp;0x00055          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c829d655a8864545449a0a21cb2c9d9b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_VALUE_23_16" ref="c829d655a8864545449a0a21cb2c9d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_VALUE_23_16&nbsp;&nbsp;&nbsp;0x00056          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5092ebd5d733e372ad38b1440cc3531e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_VALUE_31_24" ref="5092ebd5d733e372ad38b1440cc3531e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_VALUE_31_24&nbsp;&nbsp;&nbsp;0x00057          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7be3c08deee61e011b391e158ee6a591"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_VALUE_7_0" ref="7be3c08deee61e011b391e158ee6a591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_VALUE_7_0&nbsp;&nbsp;&nbsp;0x00054          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8d18c5868ea79a73b642ad2225036db5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN" ref="8d18c5868ea79a73b642ad2225036db5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN&nbsp;&nbsp;&nbsp;0x00158          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0704b26d62338ee2c4378c0d4a2106af"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORT0_CAP_0" ref="0704b26d62338ee2c4378c0d4a2106af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORT0_CAP_0&nbsp;&nbsp;&nbsp;0x00008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8b8084c955bb3c31452d2542f86d4fdf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORT0_CAP_1" ref="8b8084c955bb3c31452d2542f86d4fdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORT0_CAP_1&nbsp;&nbsp;&nbsp;0x00009          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="47b0d256e9a8cb57bea94d9ee073bdfc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORT1_CAP_0" ref="47b0d256e9a8cb57bea94d9ee073bdfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORT1_CAP_0&nbsp;&nbsp;&nbsp;0x0000A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="657684e569f4df13d6932343a9baa79a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORT1_CAP_1" ref="657684e569f4df13d6932343a9baa79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORT1_CAP_1&nbsp;&nbsp;&nbsp;0x0000B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f49ea3a9f4be404e3fbd9e87d3a95f03"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK" ref="f49ea3a9f4be404e3fbd9e87d3a95f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2d1d68dedd9c22c25e1eb01f8af7b344"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK" ref="2d1d68dedd9c22c25e1eb01f8af7b344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a2e7bad7e5c54b91d63f9e5d16a66cf6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SET_POWER_DP_PWR_VOLTAGE" ref="a2e7bad7e5c54b91d63f9e5d16a66cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SET_POWER_DP_PWR_VOLTAGE&nbsp;&nbsp;&nbsp;0x00600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="72dca0b9360ab826b81f47a0964ed49d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI" ref="72dca0b9360ab826b81f47a0964ed49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI&nbsp;&nbsp;&nbsp;0x0200E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a35e4041d35b7aa1c323938452a88aa7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_COUNT" ref="a35e4041d35b7aa1c323938452a88aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_COUNT&nbsp;&nbsp;&nbsp;0x00200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7fd35fa6b999fef35d6b72fddaea4c64"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_COUNT_ESI" ref="7fd35fa6b999fef35d6b72fddaea4c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_COUNT_ESI&nbsp;&nbsp;&nbsp;0x02002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e2c659debbd5aab2c92a0b1d8e6b2f2a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0" ref="e2c659debbd5aab2c92a0b1d8e6b2f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0&nbsp;&nbsp;&nbsp;0x02003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d33b37c9425ae4b5678a4b60f0dc7329"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1" ref="d33b37c9425ae4b5678a4b60f0dc7329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1&nbsp;&nbsp;&nbsp;0x02004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7ee39b5f66c886717c154eb93304d776"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_LANE0_1_STATUS" ref="7ee39b5f66c886717c154eb93304d776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_LANE0_1_STATUS&nbsp;&nbsp;&nbsp;0x0200C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8d7cf8ee0bcd2d42cf9de3cdff6a405"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_LANE2_3_STATUS" ref="d8d7cf8ee0bcd2d42cf9de3cdff6a405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_LANE2_3_STATUS&nbsp;&nbsp;&nbsp;0x0200D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="af68c49fcf0c9f65b61cb1e400fa2f3d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0" ref="af68c49fcf0c9f65b61cb1e400fa2f3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0&nbsp;&nbsp;&nbsp;0x02005          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f31d020f2807de943f3e4f600f2dcf37"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_STATUS" ref="f31d020f2807de943f3e4f600f2dcf37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_STATUS&nbsp;&nbsp;&nbsp;0x00205          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="89e1ba28ea046a2530d4898feac98734"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_STATUS_ESI" ref="89e1ba28ea046a2530d4898feac98734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_STATUS_ESI&nbsp;&nbsp;&nbsp;0x0200F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="431827a1d01b858754d019d819c4d2d7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK" ref="431827a1d01b858754d019d819c4d2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fa38bec3ffe9de68e90b1a441b0f5744"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK" ref="fa38bec3ffe9de68e90b1a441b0f5744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="de1d20b08fe0fc4af64986bc49301cbf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SPREAD_AMP_MASK" ref="de1d20b08fe0fc4af64986bc49301cbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SPREAD_AMP_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="44a78b3f6040b7369274d2656cb5675d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_0_1" ref="44a78b3f6040b7369274d2656cb5675d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_0_1&nbsp;&nbsp;&nbsp;0x00202          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="90b21b6f6703a5995fc0027365d97abd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_0_CE_DONE_MASK" ref="90b21b6f6703a5995fc0027365d97abd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_0_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c99b12072b3e8f50826231f0158bda2b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_0_CR_DONE_MASK" ref="c99b12072b3e8f50826231f0158bda2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_0_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5db43500f90e4045a76a8e9aff11294c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_0_SL_DONE_MASK" ref="5db43500f90e4045a76a8e9aff11294c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_0_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="177d33b3df8ef4aeda4aa741056a3cd2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_1_CE_DONE_MASK" ref="177d33b3df8ef4aeda4aa741056a3cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_1_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4c4b4f094288de330c57fbdcc4310461"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_1_CR_DONE_MASK" ref="4c4b4f094288de330c57fbdcc4310461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_1_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="89c0da0decc196ab781618183b079ca8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_1_SL_DONE_MASK" ref="89c0da0decc196ab781618183b079ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_1_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c864bb5d58830e62ab4c5e21667f673a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_2_3" ref="c864bb5d58830e62ab4c5e21667f673a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_2_3&nbsp;&nbsp;&nbsp;0x00203          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="59d6bc641aedbdba3486d1a9f17aa75a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_2_CE_DONE_MASK" ref="59d6bc641aedbdba3486d1a9f17aa75a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_2_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="82ffbf14a4208071a5339991a93ca729"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_2_CR_DONE_MASK" ref="82ffbf14a4208071a5339991a93ca729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_2_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0996294b83341dbe5a29506f1179816e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_2_SL_DONE_MASK" ref="0996294b83341dbe5a29506f1179816e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_2_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6c966db20421af79c39b2de20980012b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_3_CE_DONE_MASK" ref="6c966db20421af79c39b2de20980012b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_3_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cc04dd841ccaea37c60a2aa5bf5bb002"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_3_CR_DONE_MASK" ref="cc04dd841ccaea37c60a2aa5bf5bb002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_3_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cc3a9c4fea4846f36577266286c3289e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_STATUS_LANE_3_SL_DONE_MASK" ref="cc3a9c4fea4846f36577266286c3289e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_STATUS_LANE_3_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="78496a60cd6c4e271b8b68978c24aa9b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_0" ref="78496a60cd6c4e271b8b68978c24aa9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_0&nbsp;&nbsp;&nbsp;0x00210          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6e98c25261e179e1e59ec1eef8a16a3a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_1" ref="6e98c25261e179e1e59ec1eef8a16a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_1&nbsp;&nbsp;&nbsp;0x00212          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b4b32f307edc1221a0d0794b00cfc6c8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_2" ref="b4b32f307edc1221a0d0794b00cfc6c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_2&nbsp;&nbsp;&nbsp;0x00214          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="79834efdd2a673293eeb050a6d8fe505"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_3" ref="79834efdd2a673293eeb050a6d8fe505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_SYMBOL_ERROR_COUNT_LANE_3&nbsp;&nbsp;&nbsp;0x00216          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5acaef0346fc5f046e9c53ad16385b6c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SEL_MASK" ref="5acaef0346fc5f046e9c53ad16385b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SEL_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5a297c6f9109c1db3b23c894add65815"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SEL_OFF" ref="5a297c6f9109c1db3b23c894add65815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SEL_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="37cbff9141576f76d8026d23079ae43a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SEL_TP1" ref="37cbff9141576f76d8026d23079ae43a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SEL_TP1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e1e5ced2a562f307ad2a2ae4e085bb7b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SEL_TP2" ref="e1e5ced2a562f307ad2a2ae4e085bb7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SEL_TP2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c8a574c96b1460c34dc867ed03d6dff0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SEL_TP3" ref="c8a574c96b1460c34dc867ed03d6dff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SEL_TP3&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8c64109c7c15e1e56c8a0192b9737919"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET" ref="8c64109c7c15e1e56c8a0192b9737919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET&nbsp;&nbsp;&nbsp;0x00102          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5537f108e76ae0f9c53275ab0c33f205"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_D102_TEST" ref="5537f108e76ae0f9c53275ab0c33f205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_D102_TEST&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3d7160a03c9b0402997a49145c7fb71d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_MASK" ref="3d7160a03c9b0402997a49145c7fb71d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_MASK&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="71ad56d0a21a64cd72ed131e12c70d68"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_OFF" ref="71ad56d0a21a64cd72ed131e12c70d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="82fa18490d23f04514eeff37ef07803c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_PRBS7" ref="82fa18490d23f04514eeff37ef07803c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_PRBS7&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c0cd84192e71b95a437a88b039bc2080"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_SER_MES" ref="c0cd84192e71b95a437a88b039bc2080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_SER_MES&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eab06359ddd0fb6e825248664a6110e8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_LQP_SHIFT" ref="eab06359ddd0fb6e825248664a6110e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_LQP_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0249f76997ccd5c41c39f233bd52f9f7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_REC_CLK_OUT_EN_MASK" ref="0249f76997ccd5c41c39f233bd52f9f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_REC_CLK_OUT_EN_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3617e422f20f1ca501a168b083c1c480"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SCRAMB_DIS_MASK" ref="3617e422f20f1ca501a168b083c1c480" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SCRAMB_DIS_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d198274b477cff64d9fe2de16dfc0bd1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE" ref="d198274b477cff64d9fe2de16dfc0bd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6bfb6fedf05984d4a88b82dbe2603841"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE" ref="6bfb6fedf05984d4a88b82dbe2603841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a1456601d2d6628059c48429b2e60e5b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SE_COUNT_SEL_ISE" ref="a1456601d2d6628059c48429b2e60e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SE_COUNT_SEL_ISE&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="50e0de3341d840ea736150f008f4a1ba"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SE_COUNT_SEL_MASK" ref="50e0de3341d840ea736150f008f4a1ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SE_COUNT_SEL_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e2bdb165acff121f358be425198db2f7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TP_SET_SE_COUNT_SEL_SHIFT" ref="e2bdb165acff121f358be425198db2f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TP_SET_SE_COUNT_SEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31c05ed535bc0638f70d9f3c5bbc8e58"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TPS3_SUPPORT_MASK" ref="31c05ed535bc0638f70d9f3c5bbc8e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TPS3_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e6c8167d8a31c325ecab15d40e6ae3be"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INT_100_400US" ref="e6c8167d8a31c325ecab15d40e6ae3be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INT_100_400US&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8ec40708bbf669d2ecc4eb9763d77bb6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INT_12MS" ref="8ec40708bbf669d2ecc4eb9763d77bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INT_12MS&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2c25750d1bb818f0871401d67dc73854"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INT_16MS" ref="2c25750d1bb818f0871401d67dc73854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INT_16MS&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9efb0db3cc14bc6ef1ac9c26cb08bfd2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INT_4MS" ref="9efb0db3cc14bc6ef1ac9c26cb08bfd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INT_4MS&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb7cb47bff2a5ba36c47875c9128537c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INT_8MS" ref="eb7cb47bff2a5ba36c47875c9128537c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INT_8MS&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="86036214dad1bc275dfab803b72a944c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAIN_AUX_RD_INTERVAL" ref="86036214dad1bc275dfab803b72a944c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAIN_AUX_RD_INTERVAL&nbsp;&nbsp;&nbsp;0x0000E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebe5134df4366046c794137e91d44f5d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE0_1_SET2" ref="ebe5134df4366046c794137e91d44f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE0_1_SET2&nbsp;&nbsp;&nbsp;0x0010F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d83bb9500150391fd5e76cdc1ebf3595"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE0_SET" ref="d83bb9500150391fd5e76cdc1ebf3595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE0_SET&nbsp;&nbsp;&nbsp;0x00103          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="99f62cfc7cc936bb3a34da83a21193db"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE1_SET" ref="99f62cfc7cc936bb3a34da83a21193db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE1_SET&nbsp;&nbsp;&nbsp;0x00104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="591d7e650185f2cab15fda883cd7a101"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE2_3_SET2" ref="591d7e650185f2cab15fda883cd7a101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE2_3_SET2&nbsp;&nbsp;&nbsp;0x00110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d247b4fe6b9ca4b753c3eb723f637972"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE2_SET" ref="d247b4fe6b9ca4b753c3eb723f637972" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE2_SET&nbsp;&nbsp;&nbsp;0x00105          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="49b4e4ff56c80b3f55455d6a7e0bad55"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE3_SET" ref="49b4e4ff56c80b3f55455d6a7e0bad55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE3_SET&nbsp;&nbsp;&nbsp;0x00106          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="264b2e12007114c85d43e39c27d22f2d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK" ref="264b2e12007114c85d43e39c27d22f2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2057b7a10abeb852ae174d2ae0dbe390"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK" ref="2057b7a10abeb852ae174d2ae0dbe390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0d39bc7e03153b6e2d3ea51b67d72fd4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK" ref="0d39bc7e03153b6e2d3ea51b67d72fd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="757520ee5f184d34106176fd34a6accd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK" ref="757520ee5f184d34106176fd34a6accd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d30d2e41b0c78e1b27d2e1336cee093"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT" ref="7d30d2e41b0c78e1b27d2e1336cee093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ae7830f4c21af718c8d7724d429ef80b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK" ref="ae7830f4c21af718c8d7724d429ef80b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bae5e9a5567fbbbe6858e9fa01e1bec9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK" ref="bae5e9a5567fbbbe6858e9fa01e1bec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9fd8b7fa41f902398d5f9b8542055860"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANEX_SET_PE_MASK" ref="9fd8b7fa41f902398d5f9b8542055860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANEX_SET_PE_MASK&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="97236a94da05d8984471d0d6379f1e29"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANEX_SET_PE_SHIFT" ref="97236a94da05d8984471d0d6379f1e29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANEX_SET_PE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3b5de1a0618b74d2414fa8a7e9895c25"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_LANEX_SET_VS_MASK" ref="3b5de1a0618b74d2414fa8a7e9895c25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_LANEX_SET_VS_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e0066bb9257d1150715211db6413aca1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_SCORE_LANE_0" ref="e0066bb9257d1150715211db6413aca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_SCORE_LANE_0&nbsp;&nbsp;&nbsp;0x00208          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d3b43039f1b550c220aa5ff10ea0de8d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_SCORE_LANE_1" ref="d3b43039f1b550c220aa5ff10ea0de8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_SCORE_LANE_1&nbsp;&nbsp;&nbsp;0x00209          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="42adbdbbfb4a450245864cdfa929e422"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_SCORE_LANE_2" ref="42adbdbbfb4a450245864cdfa929e422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_SCORE_LANE_2&nbsp;&nbsp;&nbsp;0x0020A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c1b96cf9943d978fe0a98d81e0570565"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TRAINING_SCORE_LANE_3" ref="c1b96cf9943d978fe0a98d81e0570565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TRAINING_SCORE_LANE_3&nbsp;&nbsp;&nbsp;0x0020B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad2efe29b682042bf3fad2f66fa4977d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TX_GTC_FREQ_LOCK_DONE" ref="ad2efe29b682042bf3fad2f66fa4977d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TX_GTC_FREQ_LOCK_DONE&nbsp;&nbsp;&nbsp;0x00159          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7bfa67bbff3b532bf0fa6f7e3b13739a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TX_GTC_VALUE_15_8" ref="7bfa67bbff3b532bf0fa6f7e3b13739a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TX_GTC_VALUE_15_8&nbsp;&nbsp;&nbsp;0x00155          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3c48e9efe8dfec153e52fae0bf5374e6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TX_GTC_VALUE_23_16" ref="3c48e9efe8dfec153e52fae0bf5374e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TX_GTC_VALUE_23_16&nbsp;&nbsp;&nbsp;0x00156          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4bd86121c5bb1dc2a545a52382373eb6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TX_GTC_VALUE_31_24" ref="4bd86121c5bb1dc2a545a52382373eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TX_GTC_VALUE_31_24&nbsp;&nbsp;&nbsp;0x00157          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a46276c6e480f89972f5c692db57493e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_TX_GTC_VALUE_7_0" ref="a46276c6e480f89972f5c692db57493e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_TX_GTC_VALUE_7_0&nbsp;&nbsp;&nbsp;0x00154          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="30ac91acef88912ca048122e5bb7be32"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_UP_IS_SRC_MASK" ref="30ac91acef88912ca048122e5bb7be32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_UP_IS_SRC_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d93c86a33b03a662cfa6ca8b59fa6a46"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_UP_REP" ref="d93c86a33b03a662cfa6ca8b59fa6a46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_UP_REP&nbsp;&nbsp;&nbsp;0x01200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="223fc5abea1bf07e8d3af9388bffb1f0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_UP_REQ" ref="223fc5abea1bf07e8d3af9388bffb1f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_UP_REQ&nbsp;&nbsp;&nbsp;0x01600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="04186d1a736dc926b996eed2312973c0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_UP_REQ_EN_MASK" ref="04186d1a736dc926b996eed2312973c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_UP_REQ_EN_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c860526e9dfb0a09d3e41b1223fd14cc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED" ref="c860526e9dfb0a09d3e41b1223fd14cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED&nbsp;&nbsp;&nbsp;0x00118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e2df12a272197cbf2126914490c9e90"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_VC_PAYLOAD_ID_SLOT" ref="9e2df12a272197cbf2126914490c9e90" args="(SlotNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_VC_PAYLOAD_ID_SLOT          </td>
          <td>(</td>
          <td class="paramtype">SlotNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDPTX_DPCD_PAYLOAD_TABLE_UPDATE_STATUS + SlotNum)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a0d51ce6179add47f9643634cf18f74d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_VID_INTER_LAT" ref="a0d51ce6179add47f9643634cf18f74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_VID_INTER_LAT&nbsp;&nbsp;&nbsp;0x00028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2c5d9b3aa99183a27abecb5bddad845b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_DPCD_VID_PROG_LAT" ref="2c5d9b3aa99183a27abecb5bddad845b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_DPCD_VID_PROG_LAT&nbsp;&nbsp;&nbsp;0x00029          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a62e441e9c88b6df47c902193cd7eab8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_ADDR" ref="a62e441e9c88b6df47c902193cd7eab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_ADDR&nbsp;&nbsp;&nbsp;0x50          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad70678b1d75f64006098becdca052f4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_DD" ref="ad70678b1d75f64006098becdca052f4" args="(Num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_DD          </td>
          <td>(</td>
          <td class="paramtype">Num&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x36 + (18 * Num))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="827bb3a05526b30a34874ce476991c05"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HBLANK_LSB" ref="827bb3a05526b30a34874ce476991c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HBLANK_LSB&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="907ec0f56fca716dfcb4631efaacad9e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HBORDER" ref="907ec0f56fca716dfcb4631efaacad9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HBORDER&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="79cd00b5eac43c10bb453302b78acb25"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HFPORCH_LSB" ref="79cd00b5eac43c10bb453302b78acb25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HFPORCH_LSB&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3059eebf699917108400c7033e88d733"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HIMGSIZE_MM_LSB" ref="3059eebf699917108400c7033e88d733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HIMGSIZE_MM_LSB&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="580310472fe8f85a43daadf91e27fadd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HRES_HBLANK_U4" ref="580310472fe8f85a43daadf91e27fadd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HRES_HBLANK_U4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="75f84e3e3991192e67c8111be0028ce3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HRES_LSB" ref="75f84e3e3991192e67c8111be0028ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HRES_LSB&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="603d2a8a1e3a468f41e13738086613b0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_HSPW_LSB" ref="603d2a8a1e3a468f41e13738086613b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_HSPW_LSB&nbsp;&nbsp;&nbsp;0x09          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="be25be53b042ca13c6eac9b2fc3e32bb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_PIXEL_CLK_KHZ_LSB" ref="be25be53b042ca13c6eac9b2fc3e32bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_PIXEL_CLK_KHZ_LSB&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="946f870e9b3b0fbf33191d83e24c319f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_PIXEL_CLK_KHZ_MSB" ref="946f870e9b3b0fbf33191d83e24c319f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_PIXEL_CLK_KHZ_MSB&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f75120becfa9ce25f37a42cf8242c386"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_SIGNAL" ref="f75120becfa9ce25f37a42cf8242c386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_SIGNAL&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="55ee4f2acae7990fc35e2d2b6d16b93a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_SIGNAL_HPOLARITY_MASK" ref="55ee4f2acae7990fc35e2d2b6d16b93a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_SIGNAL_HPOLARITY_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d676201acfd1008cc325d9431a9de051"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_SIGNAL_HPOLARITY_SHIFT" ref="d676201acfd1008cc325d9431a9de051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_SIGNAL_HPOLARITY_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9b06228e9083c8f6b151eab816af6d34"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_SIGNAL_VPOLARITY_MASK" ref="9b06228e9083c8f6b151eab816af6d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_SIGNAL_VPOLARITY_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7a8f4fccb4432d3ba0a8d52cbfb373af"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_SIGNAL_VPOLARITY_SHIFT" ref="7a8f4fccb4432d3ba0a8d52cbfb373af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_SIGNAL_VPOLARITY_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="13d51a31cd9578af05d42d590cd3c7b8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VBLANK_LSB" ref="13d51a31cd9578af05d42d590cd3c7b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VBLANK_LSB&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="db4412b4cdc4ec08d1bb47350e43bfbc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VBORDER" ref="db4412b4cdc4ec08d1bb47350e43bfbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VBORDER&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="91aa25d1a23bd08541b2539e63a490c9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VFPORCH_VSPW_L4" ref="91aa25d1a23bd08541b2539e63a490c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VFPORCH_VSPW_L4&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bdcd06c03109334c70f5551fd345d042"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK" ref="bdcd06c03109334c70f5551fd345d042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f07e684afe2a72dbe6db0d8a94de4074"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT" ref="f07e684afe2a72dbe6db0d8a94de4074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="de057bfedace1edfbcb92699fc32b352"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK" ref="de057bfedace1edfbcb92699fc32b352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="47b9822bca3895e1c83513f95424add8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VIMGSIZE_MM_LSB" ref="47b9822bca3895e1c83513f95424add8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VIMGSIZE_MM_LSB&nbsp;&nbsp;&nbsp;0x0D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31bbe13b73309dcd5cfb9e09fbe4bec4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VRES_LSB" ref="31bbe13b73309dcd5cfb9e09fbe4bec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VRES_LSB&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4fedf49f1623d98e9bbccd7f4304b8e7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_VRES_VBLANK_U4" ref="4fedf49f1623d98e9bbccd7f4304b8e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_VRES_VBLANK_U4&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="08a1701b9c0c1f59c84f4f48988ff3df"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2" ref="08a1701b9c0c1f59c84f4f48988ff3df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2&nbsp;&nbsp;&nbsp;0x0B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7fef2307b1c7c589eb6c07563d1c4913"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK" ref="7fef2307b1c7c589eb6c07563d1c4913" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dfe0c324ea80a8267a13d618d6dc0fa3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT" ref="dfe0c324ea80a8267a13d618d6dc0fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4729c0d613007bfedbb60abeec35955f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK" ref="4729c0d613007bfedbb60abeec35955f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5faf8c3deab3ed06c4cc4aecc5d54b2d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT" ref="5faf8c3deab3ed06c4cc4aecc5d54b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="22fd5c981cabc883027f3323986d85f3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK" ref="22fd5c981cabc883027f3323986d85f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8466ee94d54dd805e5b2482883440d09"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT" ref="8466ee94d54dd805e5b2482883440d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb41f403c035602b440fbc083aa83ba5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK" ref="eb41f403c035602b440fbc083aa83ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ac761a2ee36323f8b5daf702ef6581ce"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XIMGSIZE_MM_U4" ref="ac761a2ee36323f8b5daf702ef6581ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XIMGSIZE_MM_U4&nbsp;&nbsp;&nbsp;0x0E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2cd10dbc32b47c37f409237773fd4323"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK" ref="2cd10dbc32b47c37f409237773fd4323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="811a36bd84a41fe161b39f4e44c588c7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT" ref="811a36bd84a41fe161b39f4e44c588c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ea67c48df7053fc2fa409108c5c88552"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK" ref="ea67c48df7053fc2fa409108c5c88552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="537ec09abaa60da8c3e58a771824797c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK" ref="537ec09abaa60da8c3e58a771824797c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="582c6de4d6822ef215be69fde857f388"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_MASK" ref="582c6de4d6822ef215be69fde857f388" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="057ede67ce84ea791c1cee4b81b70804"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT" ref="057ede67ce84ea791c1cee4b81b70804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d016bc1e69bb0b60b50c0b09acc196c3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_PTM" ref="d016bc1e69bb0b60b50c0b09acc196c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_PTM&nbsp;&nbsp;&nbsp;XDPTX_EDID_DTD_DD(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5266772d5ecd60d4b7b75acd04945c86"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_EDID_SIZE" ref="5266772d5ecd60d4b7b75acd04945c86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_EDID_SIZE&nbsp;&nbsp;&nbsp;128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="59794e061554b270d02fad1a8aaa37a3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_ENABLE" ref="59794e061554b270d02fad1a8aaa37a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_ENABLE&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the basic operations of the DisplayPort TX core or output stuffing symbols if disabled. 
</div>
</div><p>
<a class="anchor" name="191c735a2ebed97d890953adcdec2d39"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_ENABLE_MAIN_STREAM" ref="191c735a2ebed97d890953adcdec2d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_ENABLE_MAIN_STREAM&nbsp;&nbsp;&nbsp;0x0084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable transmission of main link video info. 
</div>
</div><p>
<a class="anchor" name="73580ca967b5973c7e1fbce580863441"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_ENABLE_SEC_STREAM" ref="73580ca967b5973c7e1fbce580863441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_ENABLE_SEC_STREAM&nbsp;&nbsp;&nbsp;0x0088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the transmission of secondary link info. 
</div>
</div><p>
<a class="anchor" name="2505aad381cb4ca9d1c970523229934b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_ENHANCED_FRAME_EN" ref="2505aad381cb4ca9d1c970523229934b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_ENHANCED_FRAME_EN&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable enhanced framing symbol sequence. 
</div>
</div><p>
<a class="anchor" name="5217c3a80875b6dcda385d57c2116551"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_FORCE_SCRAMBLER_RESET" ref="5217c3a80875b6dcda385d57c2116551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_FORCE_SCRAMBLER_RESET&nbsp;&nbsp;&nbsp;0x00C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Force a scrambler reset. 
</div>
</div><p>
<a class="anchor" name="95e419cf6d2c09a29e29584e26120376"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_FRAC_BYTES_PER_TU" ref="95e419cf6d2c09a29e29584e26120376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_FRAC_BYTES_PER_TU&nbsp;&nbsp;&nbsp;0x01C8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The fractional component when calculated the XDPTX_MIN_BYTES_PER_TU register value. 
</div>
</div><p>
<a class="anchor" name="a20e3869a077ed56257240989c3afcc3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_CHANNEL_STATUS" ref="a20e3869a077ed56257240989c3afcc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_CHANNEL_STATUS&nbsp;&nbsp;&nbsp;0x02A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP channel status. 
</div>
</div><p>
<a class="anchor" name="08e43a348bf05477f71646320ab41ddd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_COMMAND" ref="08e43a348bf05477f71646320ab41ddd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_COMMAND&nbsp;&nbsp;&nbsp;0x02A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides acces to the GT DRP ports. 
</div>
</div><p>
<a class="anchor" name="71984c5e6a07054b91b40b96cee3a75f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_COMMAND_DRP_ADDR_MASK" ref="71984c5e6a07054b91b40b96cee3a75f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_COMMAND_DRP_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP address. 
</div>
</div><p>
<a class="anchor" name="33a926f9648fed96fbae39b04ba6ff0f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_COMMAND_DRP_RW_CMD_MASK" ref="33a926f9648fed96fbae39b04ba6ff0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_COMMAND_DRP_RW_CMD_MASK&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP read/write command (Read=0, Write=1). 
</div>
</div><p>
<a class="anchor" name="a3bef14c6a38acb99fb84d734237d79d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_COMMAND_DRP_W_DATA_MASK" ref="a3bef14c6a38acb99fb84d734237d79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_COMMAND_DRP_W_DATA_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP write data. 
</div>
</div><p>
<a class="anchor" name="e65f3ee3bc014d237e1d62ef84fc4a6b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT" ref="e65f3ee3bc014d237e1d62ef84fc4a6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DRP write data. 
</div>
</div><p>
<a class="anchor" name="a6cde0bad8b7159e38fa7355fada8de2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_GT_DRP_READ_DATA" ref="a6cde0bad8b7159e38fa7355fada8de2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_GT_DRP_READ_DATA&nbsp;&nbsp;&nbsp;0x02A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP read data. 
</div>
</div><p>
<a class="anchor" name="17f41514d28ecba0cd98d2e3605c725c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_HPD_DURATION" ref="17f41514d28ecba0cd98d2e3605c725c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_HPD_DURATION&nbsp;&nbsp;&nbsp;0x0150          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duration of the HPD pulse in microseconds. 
</div>
</div><p>
<a class="anchor" name="1c23aa0582256889f83db7336a3915ae"></a><!-- doxytag: member="xdptx_hw.h::XDptx_In32" ref="1c23aa0582256889f83db7336a3915ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDptx_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5a2bc7766152ab752d2a3821c439740f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INIT_WAIT" ref="5a2bc7766152ab752d2a3821c439740f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INIT_WAIT&nbsp;&nbsp;&nbsp;0x01CC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of initial wait cycles at the start of a new line by the framing logic, allowing enough data to be buffered in the input FIFO. 
</div>
</div><p>
<a class="anchor" name="27c315c49cfa0c9659403e5378cf3acb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK" ref="27c315c49cfa0c9659403e5378cf3acb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK&nbsp;&nbsp;&nbsp;0x0144          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources. 
</div>
</div><p>
<a class="anchor" name="7a43357c2c39e14a30c127775906b93e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_EXT_PKT_TXD_MASK" ref="7a43357c2c39e14a30c127775906b93e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_EXT_PKT_TXD_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask extended packet transmit interrupt. 
</div>
</div><p>
<a class="anchor" name="9712eee88e7dcaf4fe5662c3fa189880"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_HPD_EVENT_MASK" ref="9712eee88e7dcaf4fe5662c3fa189880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_HPD_EVENT_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD event interrupt. 
</div>
</div><p>
<a class="anchor" name="342fbd216da88f57d452b7612f75e309"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_HPD_IRQ_MASK" ref="342fbd216da88f57d452b7612f75e309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_HPD_IRQ_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD IRQ interrupt. 
</div>
</div><p>
<a class="anchor" name="eb049a92f1acc648fc5b3a7262f3e277"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK" ref="eb049a92f1acc648fc5b3a7262f3e277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD pulse detected interrupt. 
</div>
</div><p>
<a class="anchor" name="c7ce69287202628c1a776ac652c1fb6a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_REPLY_RECEIVED_MASK" ref="c7ce69287202628c1a776ac652c1fb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask reply received interrupt. 
</div>
</div><p>
<a class="anchor" name="cfab396c7df81acf9057f20707367be2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK" ref="cfab396c7df81acf9057f20707367be2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask reply received interrupt. 
</div>
</div><p>
<a class="anchor" name="0f779ac12934252a5548f520e776b1e8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_SIG_STATE" ref="0f779ac12934252a5548f520e776b1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_SIG_STATE&nbsp;&nbsp;&nbsp;0x0130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The raw signal values for interupt events. 
</div>
</div><p>
<a class="anchor" name="97bafe03ef5703095f172353e91b1b9c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_SIG_STATE_HPD_STATE_MASK" ref="97bafe03ef5703095f172353e91b1b9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_SIG_STATE_HPD_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Raw state of the HPD pin on the DP connector. 
</div>
</div><p>
<a class="anchor" name="bc637346b936c9495ff5df3e472473e8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK" ref="bc637346b936c9495ff5df3e472473e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply is currently being received. 
</div>
</div><p>
<a class="anchor" name="9e0d33482951f4d8e7aeaaeefb195470"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK" ref="9e0d33482951f4d8e7aeaaeefb195470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply timeout has occurred. 
</div>
</div><p>
<a class="anchor" name="4798b0b7e9252a02809e2e41a3a21f3f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK" ref="4798b0b7e9252a02809e2e41a3a21f3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A request is currently being sent. 
</div>
</div><p>
<a class="anchor" name="2864b992eaaffb92419a1d5c4287553a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS" ref="2864b992eaaffb92419a1d5c4287553a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS&nbsp;&nbsp;&nbsp;0x0140          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status for interrupt events. 
</div>
</div><p>
<a class="anchor" name="dc4b6a9b2f4535d439bf0aefc809a778"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK" ref="dc4b6a9b2f4535d439bf0aefc809a778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Extended packet has been transmitted and the core is ready to accept a new packet. 
</div>
</div><p>
<a class="anchor" name="61e1f96b8cf7d48ed558849370894d2c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_HPD_EVENT_MASK" ref="61e1f96b8cf7d48ed558849370894d2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_HPD_EVENT_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected the presence of the HPD signal. 
</div>
</div><p>
<a class="anchor" name="283c90a2f0c3f04323effb5a07471bd8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_HPD_IRQ_MASK" ref="283c90a2f0c3f04323effb5a07471bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_HPD_IRQ_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected an IRQ framed with the proper timing on the HPD signal. 
</div>
</div><p>
<a class="anchor" name="88b6d5d033b66d8691fb8c4366b0a86e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK" ref="88b6d5d033b66d8691fb8c4366b0a86e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A pulse on the HPD line was detected. 
</div>
</div><p>
<a class="anchor" name="82f787c0109ef901db1b7d6145d566fb"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK" ref="82f787c0109ef901db1b7d6145d566fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
An AUX reply transaction has been detected. 
</div>
</div><p>
<a class="anchor" name="f30bec15befd3e0c2fbbeebbfbb8f9a1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK" ref="f30bec15befd3e0c2fbbeebbfbb8f9a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply timeout has occurred. 
</div>
</div><p>
<a class="anchor" name="f0852cab2ae824fe3dfd71c8d093f143"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LANE_COUNT_SET" ref="f0852cab2ae824fe3dfd71c8d093f143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set lane count setting. 
</div>
</div><p>
<a class="anchor" name="a6d2c8656516aadde41a33c7a07ab3ce"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LANE_COUNT_SET_1" ref="a6d2c8656516aadde41a33c7a07ab3ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 1. 
</div>
</div><p>
<a class="anchor" name="78fa62db9e9f0427f0e24bf25084c769"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LANE_COUNT_SET_2" ref="78fa62db9e9f0427f0e24bf25084c769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 2. 
</div>
</div><p>
<a class="anchor" name="7829ec725bde0063cc85ee104f58728b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LANE_COUNT_SET_4" ref="7829ec725bde0063cc85ee104f58728b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 4. 
</div>
</div><p>
<a class="anchor" name="5b1fe80c1adb3f1744a83f19854fb7b4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_BW_SET" ref="5b1fe80c1adb3f1744a83f19854fb7b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set main link bandwidth setting. 
</div>
</div><p>
<a class="anchor" name="454eb694a138971aaa149fef42d861ab"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_BW_SET_162GBPS" ref="454eb694a138971aaa149fef42d861ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link rate. 
</div>
</div><p>
<a class="anchor" name="566bc035e7e996a54088c06e6ba780c8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_BW_SET_270GBPS" ref="566bc035e7e996a54088c06e6ba780c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link rate. 
</div>
</div><p>
<a class="anchor" name="65a9feaa560d6328003d8223407ec2ae"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_BW_SET_540GBPS" ref="65a9feaa560d6328003d8223407ec2ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link rate. 
</div>
</div><p>
<a class="anchor" name="5359209ff45ece205f47013ac8f8b481"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_QUAL_PATTERN_SET" ref="5359209ff45ece205f47013ac8f8b481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_QUAL_PATTERN_SET&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit the link quality pattern. 
</div>
</div><p>
<a class="anchor" name="b40635c4316ab7748efb0ba0fe32e571"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_QUAL_PATTERN_SET_D102_TEST" ref="b40635c4316ab7748efb0ba0fe32e571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_QUAL_PATTERN_SET_D102_TEST&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
D10.2 unscrambled test pattern transmitted. 
</div>
</div><p>
<a class="anchor" name="8fb818d85a1d645a6d423b04e81998f5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_QUAL_PATTERN_SET_OFF" ref="8fb818d85a1d645a6d423b04e81998f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_QUAL_PATTERN_SET_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link quality test pattern not transmitted. 
</div>
</div><p>
<a class="anchor" name="e2e63c51f29bff2ce1254d5ca84ec9d8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_QUAL_PATTERN_SET_PRBS7" ref="e2e63c51f29bff2ce1254d5ca84ec9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_QUAL_PATTERN_SET_PRBS7&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pseudo random bit sequence 7 transmitted. 
</div>
</div><p>
<a class="anchor" name="a0719eccb59a1855439deefb105a67ed"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_LINK_QUAL_PATTERN_SET_SER_MES" ref="a0719eccb59a1855439deefb105a67ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_LINK_QUAL_PATTERN_SET_SER_MES&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol error rate measurement pattern transmitted. 
</div>
</div><p>
<a class="anchor" name="a9bdd81b87727fd34d2a7980d3bb8024"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_M_VID" ref="a9bdd81b87727fd34d2a7980d3bb8024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_M_VID&nbsp;&nbsp;&nbsp;0x01AC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value for the video stream as computed by the source core in asynchronous clock mode. Must be written in synchronous mode. 
</div>
</div><p>
<a class="anchor" name="f7dbf65764896c37d62a1be149cae2f8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_HRES" ref="f7dbf65764896c37d62a1be149cae2f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_HRES&nbsp;&nbsp;&nbsp;0x0194          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active pixels per line (the horizontal resolution). 
</div>
</div><p>
<a class="anchor" name="6878375b4d3054a6438d6c120f7aee92"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_HSTART" ref="6878375b4d3054a6438d6c120f7aee92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_HSTART&nbsp;&nbsp;&nbsp;0x019C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of clocks between the leading edge of the horizontal sync and the start of active data. 
</div>
</div><p>
<a class="anchor" name="c68242b93975b27a4dd5f5424edca7c4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_HSWIDTH" ref="c68242b93975b27a4dd5f5424edca7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_HSWIDTH&nbsp;&nbsp;&nbsp;0x018C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the horizontal sync pulse. 
</div>
</div><p>
<a class="anchor" name="71148ad51c2dcde442f3661ac23b1c8a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_HTOTAL" ref="71148ad51c2dcde442f3661ac23b1c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_HTOTAL&nbsp;&nbsp;&nbsp;0x0180          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of clocks in the horizontal framing period. 
</div>
</div><p>
<a class="anchor" name="feb884273648457f2af0709b75df4928"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_INTERLACED" ref="feb884273648457f2af0709b75df4928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_INTERLACED&nbsp;&nbsp;&nbsp;0x01C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Video is interlaced. 
</div>
</div><p>
<a class="anchor" name="ec12e1b6482a3af5aefc43344ed3bb3d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_MISC0" ref="ec12e1b6482a3af5aefc43344ed3bb3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_MISC0&nbsp;&nbsp;&nbsp;0x01A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes. 
</div>
</div><p>
<a class="anchor" name="dae3820b7afc1aa4e0f71b6daad496a9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_MISC1" ref="dae3820b7afc1aa4e0f71b6daad496a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_MISC1&nbsp;&nbsp;&nbsp;0x01A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes. 
</div>
</div><p>
<a class="anchor" name="5021184f173d31eaf40914c08aa67c70"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_POLARITY" ref="5021184f173d31eaf40914c08aa67c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_POLARITY&nbsp;&nbsp;&nbsp;0x0188          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity for the video sync signals. 
</div>
</div><p>
<a class="anchor" name="c4442cbc0e52f8ba741a7becd59b7264"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_VRES" ref="c4442cbc0e52f8ba741a7becd59b7264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_VRES&nbsp;&nbsp;&nbsp;0x0198          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active lines (the vertical resolution). 
</div>
</div><p>
<a class="anchor" name="59f96811362a03af568f526087d813c2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_VSTART" ref="59f96811362a03af568f526087d813c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_VSTART&nbsp;&nbsp;&nbsp;0x01A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of lines between the leading edge of the vertical sync and the first line of active data. 
</div>
</div><p>
<a class="anchor" name="80c45e2a27ace9e4b0750311c0ef84a9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_VSWIDTH" ref="80c45e2a27ace9e4b0750311c0ef84a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_VSWIDTH&nbsp;&nbsp;&nbsp;0x0190          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the vertical sync pulse. 
</div>
</div><p>
<a class="anchor" name="72ccb4478dc0844d4564fd883595894f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAM_VTOTAL" ref="72ccb4478dc0844d4564fd883595894f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAM_VTOTAL&nbsp;&nbsp;&nbsp;0x0184          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines in the video frame. 
</div>
</div><p>
<a class="anchor" name="6bf0a0504485046a2ae7c54ddf1e62f5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_10BPC" ref="6bf0a0504485046a2ae7c54ddf1e62f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_10BPC&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
10 bits per component. 
</div>
</div><p>
<a class="anchor" name="568270ba477cedad365367854657cbd1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_12BPC" ref="568270ba477cedad365367854657cbd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_12BPC&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
12 bits per component. 
</div>
</div><p>
<a class="anchor" name="075092c01c0487ed69f18c035e2b65e7"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_16BPC" ref="075092c01c0487ed69f18c035e2b65e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_16BPC&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16 bits per component. 
</div>
</div><p>
<a class="anchor" name="c322016d61974cded2625f12504f25d4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_6BPC" ref="c322016d61974cded2625f12504f25d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_6BPC&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
6 bits per component. 
</div>
</div><p>
<a class="anchor" name="16d9f745b379b79af18d0608cfc6204d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_8BPC" ref="16d9f745b379b79af18d0608cfc6204d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_8BPC&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8 bits per component. 
</div>
</div><p>
<a class="anchor" name="6c60d2c05b864c6a49ea6876e31db142"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_MASK" ref="6c60d2c05b864c6a49ea6876e31db142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_MASK&nbsp;&nbsp;&nbsp;0x000000E0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit depth per color component (BDC). 
</div>
</div><p>
<a class="anchor" name="e7e4bc849d33b98ff35a9f4e2f6ea62b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_BDC_SHIFT" ref="e7e4bc849d33b98ff35a9f4e2f6ea62b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_BDC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for BDC. 
</div>
</div><p>
<a class="anchor" name="3306278e2b87c95f0ae63974d7a56d84"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK" ref="3306278e2b87c95f0ae63974d7a56d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Component format. 
</div>
</div><p>
<a class="anchor" name="27eaab54c48ebdab5ac6ebcc16f01688"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB" ref="27eaab54c48ebdab5ac6ebcc16f01688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is RGB. 
</div>
</div><p>
<a class="anchor" name="6e5f82be31861955b92a8a42658dfb42"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT" ref="6e5f82be31861955b92a8a42658dfb42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for component format. 
</div>
</div><p>
<a class="anchor" name="d77273cb1e75948af2d93700f4e1d419"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422" ref="d77273cb1e75948af2d93700f4e1d419" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is YcbCr 4:2:2. 
</div>
</div><p>
<a class="anchor" name="5d500712b5c436e0305fbeb1c964c091"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444" ref="5d500712b5c436e0305fbeb1c964c091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is YcbCr 4:4:4. 
</div>
</div><p>
<a class="anchor" name="eb6dd490bad27ce5ad098e46ad4111d3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK" ref="eb6dd490bad27ce5ad098e46ad4111d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dynamic range. 
</div>
</div><p>
<a class="anchor" name="661865c7d99aa8f711358bff3d833637"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT" ref="661865c7d99aa8f711358bff3d833637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for dynamic range. 
</div>
</div><p>
<a class="anchor" name="a4ee76b5454cd8392610ed7a06ce2193"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK" ref="a4ee76b5454cd8392610ed7a06ce2193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous clock. 
</div>
</div><p>
<a class="anchor" name="9f138b31437fa297ba83d4f01f21f73c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK" ref="9f138b31437fa297ba83d4f01f21f73c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YCbCr colorimetry. 
</div>
</div><p>
<a class="anchor" name="1177e0fd748b9418cb31ddc1b7169e41"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT" ref="1177e0fd748b9418cb31ddc1b7169e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for YCbCr colorimetry. 
</div>
</div><p>
<a class="anchor" name="f802c8609a40622525ca35cdfb28c4f3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK" ref="f802c8609a40622525ca35cdfb28c4f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interlaced vertical total even. 
</div>
</div><p>
<a class="anchor" name="d977ec41edb1df1927260b06a67b4722"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK" ref="d977ec41edb1df1927260b06a67b4722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stereo video attribute. 
</div>
</div><p>
<a class="anchor" name="e1cde89ba2f6c3fdcef7fc5e8aa9c1d9"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT" ref="e1cde89ba2f6c3fdcef7fc5e8aa9c1d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for stereo video attribute. 
</div>
</div><p>
<a class="anchor" name="2eaf9f11789d40c04fb868b0d8c80319"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK" ref="2eaf9f11789d40c04fb868b0d8c80319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity of the horizontal sync pulse. 
</div>
</div><p>
<a class="anchor" name="b175eaedce85c047e38e6ff17d9d45fe"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK" ref="b175eaedce85c047e38e6ff17d9d45fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity of the vertical sync pulse. 
</div>
</div><p>
<a class="anchor" name="1a50b240b33c499a4271db5ee4d4bb62"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT" ref="1a50b240b33c499a4271db5ee4d4bb62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for polarity of the vertical sync pulse. 
</div>
</div><p>
<a class="anchor" name="c0d71f16f11b0debe9e20c47442208bf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_MIN_BYTES_PER_TU" ref="c0d71f16f11b0debe9e20c47442208bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_MIN_BYTES_PER_TU&nbsp;&nbsp;&nbsp;0x01C4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimum number of bytes per transfer unit. 
</div>
</div><p>
<a class="anchor" name="246df330b0d3f6ea5d05fd95089e9f99"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_N_VID" ref="246df330b0d3f6ea5d05fd95089e9f99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_N_VID&nbsp;&nbsp;&nbsp;0x01B4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value for the video stream as computed by the source core in asynchronous clock mode. Must be written in synchronous mode. 
</div>
</div><p>
<a class="anchor" name="fd0152d6cb8b03d06fc4f278b0b23872"></a><!-- doxytag: member="xdptx_hw.h::XDptx_Out32" ref="fd0152d6cb8b03d06fc4f278b0b23872" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDptx_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="19051dad4d1c1c265327291bfe33ad94"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PE_LEVEL_0" ref="19051dad4d1c1c265327291bfe33ad94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PE_LEVEL_0&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 0. 
</div>
</div><p>
<a class="anchor" name="4f3feed57f50675f0965ac1c1146d616"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PE_LEVEL_1" ref="4f3feed57f50675f0965ac1c1146d616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PE_LEVEL_1&nbsp;&nbsp;&nbsp;0x0E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 1. 
</div>
</div><p>
<a class="anchor" name="ba543f6ecab546207f84032b4c338bb6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PE_LEVEL_2" ref="ba543f6ecab546207f84032b4c338bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PE_LEVEL_2&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 2. 
</div>
</div><p>
<a class="anchor" name="aac90ae320ce119fa0ea0a49d0eccbc6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PE_LEVEL_3" ref="aac90ae320ce119fa0ea0a49d0eccbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PE_LEVEL_3&nbsp;&nbsp;&nbsp;0x1B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 3. 
</div>
</div><p>
<a class="anchor" name="be90ee3d19c62383bbfc51ac5dabc96f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CLOCK_SELECT" ref="be90ee3d19c62383bbfc51ac5dabc96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CLOCK_SELECT&nbsp;&nbsp;&nbsp;0x0234          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the PHY PLL to generate the proper clock frequency for the required link rate. 
</div>
</div><p>
<a class="anchor" name="6ac3cdf80aaf65cf24bfe278100da978"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CLOCK_SELECT_162GBPS" ref="6ac3cdf80aaf65cf24bfe278100da978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CLOCK_SELECT_162GBPS&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link. 
</div>
</div><p>
<a class="anchor" name="8cac44ea4f4829449e1264b25750c7ac"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CLOCK_SELECT_270GBPS" ref="8cac44ea4f4829449e1264b25750c7ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CLOCK_SELECT_270GBPS&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link. 
</div>
</div><p>
<a class="anchor" name="9485063d8eff980d1a49baf0f07e45cf"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CLOCK_SELECT_540GBPS" ref="9485063d8eff980d1a49baf0f07e45cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CLOCK_SELECT_540GBPS&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link. 
</div>
</div><p>
<a class="anchor" name="487854c0977ce9c4e9c4e58039986124"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG" ref="487854c0977ce9c4e9c4e58039986124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transceiver PHY reset and configuration. 
</div>
</div><p>
<a class="anchor" name="1ee16a2b678d6cc1546a8bf902bb7c89"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_GT_ALL_RESET_MASK" ref="1ee16a2b678d6cc1546a8bf902bb7c89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_GT_ALL_RESET_MASK&nbsp;&nbsp;&nbsp;0x0010003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rest GT and PHY. 
</div>
</div><p>
<a class="anchor" name="845b6767c137fa2f95b7015d806cff8c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_GTTX_RESET_MASK" ref="845b6767c137fa2f95b7015d806cff8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_GTTX_RESET_MASK&nbsp;&nbsp;&nbsp;0x0010002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold GTTXRESET in reset. 
</div>
</div><p>
<a class="anchor" name="4d6874faa811cb8d358248cd4ae0f011"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_PHY_RESET_ENABLE_MASK" ref="4d6874faa811cb8d358248cd4ae0f011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_PHY_RESET_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x0010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Release reset. 
</div>
</div><p>
<a class="anchor" name="66bf9327b2f5c4d4d6b26025e59b4d36"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_PHY_RESET_MASK" ref="66bf9327b2f5c4d4d6b26025e59b4d36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_PHY_RESET_MASK&nbsp;&nbsp;&nbsp;0x0010001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold the PHY in reset. 
</div>
</div><p>
<a class="anchor" name="15fd7d4ca93314bb32381adc0a2b3885"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK" ref="15fd7d4ca93314bb32381adc0a2b3885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK&nbsp;&nbsp;&nbsp;0x001E000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_LOOPBACK. 
</div>
</div><p>
<a class="anchor" name="7c229eef22f7effcbed81403a683e9b2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK" ref="7c229eef22f7effcbed81403a683e9b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK&nbsp;&nbsp;&nbsp;0x0010200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
HOLD TX_PHY_PCS reset. 
</div>
</div><p>
<a class="anchor" name="e0a33037770384173f8c3bc28186c566"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK" ref="e0a33037770384173f8c3bc28186c566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK&nbsp;&nbsp;&nbsp;0x0010100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold TX_PHY_PMA reset. 
</div>
</div><p>
<a class="anchor" name="ce37aefbbab4d22b4799d8dd39297a9e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_TX_PHY_POLARITY_MASK" ref="ce37aefbbab4d22b4799d8dd39297a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_TX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x0010400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY. 
</div>
</div><p>
<a class="anchor" name="b887bdc93d976cd87cc6c0f057fb8558"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK" ref="b887bdc93d976cd87cc6c0f057fb8558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK&nbsp;&nbsp;&nbsp;0x0011000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_PRBSFORCEERR. 
</div>
</div><p>
<a class="anchor" name="f3060020b46a5ad369644d526f170b84"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_POSTCURSOR_LANE_0" ref="f3060020b46a5ad369644d526f170b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_POSTCURSOR_LANE_0&nbsp;&nbsp;&nbsp;0x024C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level. 
</div>
</div><p>
<a class="anchor" name="0f36af19a92afc612f2d0f2452291d08"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_POSTCURSOR_LANE_1" ref="0f36af19a92afc612f2d0f2452291d08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_POSTCURSOR_LANE_1&nbsp;&nbsp;&nbsp;0x0250          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level. 
</div>
</div><p>
<a class="anchor" name="62cc76b68fd47462665537c30eaf39fe"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_POSTCURSOR_LANE_2" ref="62cc76b68fd47462665537c30eaf39fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_POSTCURSOR_LANE_2&nbsp;&nbsp;&nbsp;0x0254          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level. 
</div>
</div><p>
<a class="anchor" name="70d04a6bce7d560384db2588c1dfb381"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_POSTCURSOR_LANE_3" ref="70d04a6bce7d560384db2588c1dfb381" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_POSTCURSOR_LANE_3&nbsp;&nbsp;&nbsp;0x0258          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level. 
</div>
</div><p>
<a class="anchor" name="19e1749f366474f7da5f87cb3ff9c9e3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_PRECURSOR_LANE_0" ref="19e1749f366474f7da5f87cb3ff9c9e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_PRECURSOR_LANE_0&nbsp;&nbsp;&nbsp;0x023C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level. 
</div>
</div><p>
<a class="anchor" name="30a02b0fd830a3197850481e5e86e675"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_PRECURSOR_LANE_1" ref="30a02b0fd830a3197850481e5e86e675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_PRECURSOR_LANE_1&nbsp;&nbsp;&nbsp;0x0240          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level. 
</div>
</div><p>
<a class="anchor" name="216134c361c24e629c019f185e721e66"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_PRECURSOR_LANE_2" ref="216134c361c24e629c019f185e721e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_PRECURSOR_LANE_2&nbsp;&nbsp;&nbsp;0x0244          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level. 
</div>
</div><p>
<a class="anchor" name="a66bb78a8cf218c5ad880e42a0c6c10b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_PRECURSOR_LANE_3" ref="a66bb78a8cf218c5ad880e42a0c6c10b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_PRECURSOR_LANE_3&nbsp;&nbsp;&nbsp;0x0248          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level. 
</div>
</div><p>
<a class="anchor" name="493791382f79a9be3f47d4e7b5340e80"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS" ref="493791382f79a9be3f47d4e7b5340e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS&nbsp;&nbsp;&nbsp;0x0280          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current PHY status. 
</div>
</div><p>
<a class="anchor" name="9efe7932d92c6d29ebad9f04638a93bd"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_ALL_LANES_READY_MASK" ref="9efe7932d92c6d29ebad9f04638a93bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_ALL_LANES_READY_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All lanes are ready. 
</div>
</div><p>
<a class="anchor" name="a25c98082d5eee6d6e311d68467b64a0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_PLL_FABRIC_LOCK_MASK" ref="a25c98082d5eee6d6e311d68467b64a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_PLL_FABRIC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FPGA fabric clock PLL locked. 
</div>
</div><p>
<a class="anchor" name="c3e7d53ee9205ba8a1c522398a47e160"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK" ref="c3e7d53ee9205ba8a1c522398a47e160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 0 and 1. 
</div>
</div><p>
<a class="anchor" name="2300cd50a0b23cb2f52ee91e1be2c9e8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK" ref="2300cd50a0b23cb2f52ee91e1be2c9e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 2 and 3. 
</div>
</div><p>
<a class="anchor" name="a4ce045c9d26a9b77376c6806d639830"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK" ref="a4ce045c9d26a9b77376c6806d639830" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 0 and 1. 
</div>
</div><p>
<a class="anchor" name="17fcce23d900de4708b5bf9120b785a4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK" ref="17fcce23d900de4708b5bf9120b785a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 2 and 3. 
</div>
</div><p>
<a class="anchor" name="00d5b32392d1c89ed0c4daf09f9161ab"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK" ref="00d5b32392d1c89ed0c4daf09f9161ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 0. 
</div>
</div><p>
<a class="anchor" name="886dba9465eac92595f45a13bedc5b3d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT" ref="886dba9465eac92595f45a13bedc5b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 0. 
</div>
</div><p>
<a class="anchor" name="a3d8c074bbf11cf62abcf387fdc66b45"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK" ref="a3d8c074bbf11cf62abcf387fdc66b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00300000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 1. 
</div>
</div><p>
<a class="anchor" name="96b4be332f8a4c4b588f733f50977b1a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT" ref="96b4be332f8a4c4b588f733f50977b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 1. 
</div>
</div><p>
<a class="anchor" name="bf9d5735d3057d83ebc0fbb88a5fb0b8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK" ref="bf9d5735d3057d83ebc0fbb88a5fb0b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 2. 
</div>
</div><p>
<a class="anchor" name="3c2331a45bc9e1826e3ba530fd0457a8"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT" ref="3c2331a45bc9e1826e3ba530fd0457a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 2. 
</div>
</div><p>
<a class="anchor" name="e2fc6f4cf25bd93b2dce7982c5fd74bc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK" ref="e2fc6f4cf25bd93b2dce7982c5fd74bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 3. 
</div>
</div><p>
<a class="anchor" name="af9fe61b50e185574b688a501c44a3ab"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT" ref="af9fe61b50e185574b688a501c44a3ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 3. 
</div>
</div><p>
<a class="anchor" name="7a585a1375bd0679925e4de48c3bf1a0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_0_MASK" ref="7a585a1375bd0679925e4de48c3bf1a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 0. 
</div>
</div><p>
<a class="anchor" name="e6bfe8d2903cd48c7af1d3e0c9ce4d40"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT" ref="e6bfe8d2903cd48c7af1d3e0c9ce4d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 0. 
</div>
</div><p>
<a class="anchor" name="ee437175211f97081b831d0ad3c89d44"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_1_MASK" ref="ee437175211f97081b831d0ad3c89d44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00C00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 1. 
</div>
</div><p>
<a class="anchor" name="e14ada4aa4ae075a05e45fa19df859be"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT" ref="e14ada4aa4ae075a05e45fa19df859be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 1. 
</div>
</div><p>
<a class="anchor" name="51fa6263682e7fc7480dd9906827ece6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_2_MASK" ref="51fa6263682e7fc7480dd9906827ece6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 2. 
</div>
</div><p>
<a class="anchor" name="767df1a30d971c2c0c2995678fc6082a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT" ref="767df1a30d971c2c0c2995678fc6082a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 2. 
</div>
</div><p>
<a class="anchor" name="5c43185dc4229494b406dc0bcaacbd93"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_3_MASK" ref="5c43185dc4229494b406dc0bcaacbd93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 3. 
</div>
</div><p>
<a class="anchor" name="2cc33338ea15b08e0ce0525a07ebca04"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT" ref="2cc33338ea15b08e0ce0525a07ebca04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 3. 
</div>
</div><p>
<a class="anchor" name="7b86ba2c2f902fde88dd84f52b09118c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_TRANSMIT_PRBS7" ref="7b86ba2c2f902fde88dd84f52b09118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_TRANSMIT_PRBS7&nbsp;&nbsp;&nbsp;0x0230          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable pseudo random bit sequence 7 pattern transmission for link quality assessment. 
</div>
</div><p>
<a class="anchor" name="4079f5af02adffbfb20e539e2d07e24e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_VOLTAGE_DIFF_LANE_0" ref="4079f5af02adffbfb20e539e2d07e24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_VOLTAGE_DIFF_LANE_0&nbsp;&nbsp;&nbsp;0x0220          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing. 
</div>
</div><p>
<a class="anchor" name="ba11c9397ca6e296d47c91d7771be137"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_VOLTAGE_DIFF_LANE_1" ref="ba11c9397ca6e296d47c91d7771be137" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_VOLTAGE_DIFF_LANE_1&nbsp;&nbsp;&nbsp;0x0224          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing. 
</div>
</div><p>
<a class="anchor" name="9e8027b88c290569ab0e0f747b5ba36b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_VOLTAGE_DIFF_LANE_2" ref="9e8027b88c290569ab0e0f747b5ba36b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_VOLTAGE_DIFF_LANE_2&nbsp;&nbsp;&nbsp;0x0228          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing. 
</div>
</div><p>
<a class="anchor" name="518c1a46ae6ade901965e78a54882fea"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_PHY_VOLTAGE_DIFF_LANE_3" ref="518c1a46ae6ade901965e78a54882fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_PHY_VOLTAGE_DIFF_LANE_3&nbsp;&nbsp;&nbsp;0x022C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing. 
</div>
</div><p>
<a class="anchor" name="b9ae114efe97122a7a212baf3a27d5fe"></a><!-- doxytag: member="xdptx_hw.h::XDptx_ReadReg" ref="b9ae114efe97122a7a212baf3a27d5fe" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDptx_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDptx_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that reads from the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the specified register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdptx__hw_8h.html#b9ae114efe97122a7a212baf3a27d5fe">XDptx_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="96d63a4878d267090ed96df9276d25b1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_DATA_COUNT" ref="96d63a4878d267090ed96df9276d25b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_DATA_COUNT&nbsp;&nbsp;&nbsp;0x0148          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of data bytes actually received during a transaction. 
</div>
</div><p>
<a class="anchor" name="862f248407790107b10e27b095ccde28"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS" ref="862f248407790107b10e27b095ccde28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS&nbsp;&nbsp;&nbsp;0x014C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply status of most recent AUX transaction. 
</div>
</div><p>
<a class="anchor" name="6a56b5d431c98ea5b2ba0370dcded113"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REPLY_ERROR_MASK" ref="6a56b5d431c98ea5b2ba0370dcded113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REPLY_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected an error in the AUX reply of the most recent transaction. 
</div>
</div><p>
<a class="anchor" name="1ca3f1ab7e3d36698fd1eb723e3974b6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK" ref="1ca3f1ab7e3d36698fd1eb723e3974b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX reply is currently being received. 
</div>
</div><p>
<a class="anchor" name="763daa97667f07ffbd3c94eef9e0f5aa"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REPLY_RECEIVED_MASK" ref="763daa97667f07ffbd3c94eef9e0f5aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX transaction is complete and a valid reply transaction received. 
</div>
</div><p>
<a class="anchor" name="ee67e335775bd954e6509576977e45be"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_MASK" ref="ee67e335775bd954e6509576977e45be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000FF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal AUX reply state machine status bits. 
</div>
</div><p>
<a class="anchor" name="be3af3d8dab5f5fe9127a6d0681fce30"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT" ref="be3af3d8dab5f5fe9127a6d0681fce30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the internal AUX reply state machine status. 
</div>
</div><p>
<a class="anchor" name="3a890eeacb3f8acfd9202413cb04ca8b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK" ref="3a890eeacb3f8acfd9202413cb04ca8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX request is currently being transmitted. 
</div>
</div><p>
<a class="anchor" name="245e3300cb64b18ae8b5a2c05a2726a5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SCRAMBLING_DISABLE" ref="245e3300cb64b18ae8b5a2c05a2726a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SCRAMBLING_DISABLE&nbsp;&nbsp;&nbsp;0x0014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable scrambler and transmit all symbols. 
</div>
</div><p>
<a class="anchor" name="d67b688fb3c16c3aa74b8c6f5a6b4967"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET" ref="d67b688fb3c16c3aa74b8c6f5a6b4967" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET&nbsp;&nbsp;&nbsp;0x001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset. 
</div>
</div><p>
<a class="anchor" name="a42b3c0d8bb96f522f7d3c1e16c1ba5d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_AUX_MASK" ref="a42b3c0d8bb96f522f7d3c1e16c1ba5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_AUX_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset AUX logic. 
</div>
</div><p>
<a class="anchor" name="037c22e295d3f8b26fcddff580293cc6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_VIDEO_STREAM1_MASK" ref="037c22e295d3f8b26fcddff580293cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_VIDEO_STREAM1_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic. 
</div>
</div><p>
<a class="anchor" name="974d191e058d55981244a170102bfb2a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_VIDEO_STREAM2_MASK" ref="974d191e058d55981244a170102bfb2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_VIDEO_STREAM2_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic. 
</div>
</div><p>
<a class="anchor" name="98c15ede26e0e404a68298f665693276"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_VIDEO_STREAM3_MASK" ref="98c15ede26e0e404a68298f665693276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_VIDEO_STREAM3_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic. 
</div>
</div><p>
<a class="anchor" name="7a9059fd1dedbcdd95831b97c8b8e4df"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_VIDEO_STREAM4_MASK" ref="7a9059fd1dedbcdd95831b97c8b8e4df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_VIDEO_STREAM4_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic. 
</div>
</div><p>
<a class="anchor" name="b3f82673e49bafb86e6200e25737e799"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_SOFT_RESET_VIDEO_STREAM_ALL_MASK" ref="b3f82673e49bafb86e6200e25737e799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_SOFT_RESET_VIDEO_STREAM_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic for all streams. 
</div>
</div><p>
<a class="anchor" name="192b3ac947426e2781f599d9aed2be57"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM0" ref="192b3ac947426e2781f599d9aed2be57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM0&nbsp;&nbsp;&nbsp;0x01D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config. 
</div>
</div><p>
<a class="anchor" name="3d5adff92f22f4916380275fcb78aca2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM1" ref="3d5adff92f22f4916380275fcb78aca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM1&nbsp;&nbsp;&nbsp;0x01D4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config. 
</div>
</div><p>
<a class="anchor" name="26719c8b85fcca4dfb4d0b05b4ff830f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM1_MSA_START" ref="26719c8b85fcca4dfb4d0b05b4ff830f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM1_MSA_START&nbsp;&nbsp;&nbsp;0x0180          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 1. 
</div>
</div><p>
<a class="anchor" name="abbb86cc9a2f8bb9dae29262b6d60b2b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM2" ref="abbb86cc9a2f8bb9dae29262b6d60b2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM2&nbsp;&nbsp;&nbsp;0x01D8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config. 
</div>
</div><p>
<a class="anchor" name="1df5e69ad67f3cd189cec07e903f7a37"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM2_MSA_START" ref="1df5e69ad67f3cd189cec07e903f7a37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM2_MSA_START&nbsp;&nbsp;&nbsp;0x0500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 2. 
</div>
</div><p>
<a class="anchor" name="c89aaeebe739017bb62da5f7fa83fb7f"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM2_MSA_START_OFFSET" ref="c89aaeebe739017bb62da5f7fa83fb7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM2_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdptx__hw_8h.html#1df5e69ad67f3cd189cec07e903f7a37">XDPTX_STREAM2_MSA_START</a> - \
                <a class="code" href="xdptx__hw_8h.html#26719c8b85fcca4dfb4d0b05b4ff830f">XDPTX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1. 
</div>
</div><p>
<a class="anchor" name="c9c2cc3ea5a63b843a362b6df260b8e5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM3" ref="c9c2cc3ea5a63b843a362b6df260b8e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM3&nbsp;&nbsp;&nbsp;0x01DC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config. 
</div>
</div><p>
<a class="anchor" name="3051631e2a05018aa80a84c7e5fefbc6"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM3_MSA_START" ref="3051631e2a05018aa80a84c7e5fefbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM3_MSA_START&nbsp;&nbsp;&nbsp;0x0550          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 3. 
</div>
</div><p>
<a class="anchor" name="08cfbe233278a84564ce994a71bc278a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM3_MSA_START_OFFSET" ref="08cfbe233278a84564ce994a71bc278a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM3_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdptx__hw_8h.html#3051631e2a05018aa80a84c7e5fefbc6">XDPTX_STREAM3_MSA_START</a> - \
                <a class="code" href="xdptx__hw_8h.html#26719c8b85fcca4dfb4d0b05b4ff830f">XDPTX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1. 
</div>
</div><p>
<a class="anchor" name="f33541dae460d595f6cc804399632ac3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM4_MSA_START" ref="f33541dae460d595f6cc804399632ac3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM4_MSA_START&nbsp;&nbsp;&nbsp;0x05A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 4. 
</div>
</div><p>
<a class="anchor" name="afb94c79ee042aaf261c3028dfe230e2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_STREAM4_MSA_START_OFFSET" ref="afb94c79ee042aaf261c3028dfe230e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_STREAM4_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdptx__hw_8h.html#f33541dae460d595f6cc804399632ac3">XDPTX_STREAM4_MSA_START</a> - \
                <a class="code" href="xdptx__hw_8h.html#26719c8b85fcca4dfb4d0b05b4ff830f">XDPTX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1. 
</div>
</div><p>
<a class="anchor" name="80266896bc3c68c7109deba44db4fcac"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TRAINING_PATTERN_SET" ref="80266896bc3c68c7109deba44db4fcac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TRAINING_PATTERN_SET&nbsp;&nbsp;&nbsp;0x000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the link training pattern. 
</div>
</div><p>
<a class="anchor" name="47a32150d890b4990105454f66661a7d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TRAINING_PATTERN_SET_OFF" ref="47a32150d890b4990105454f66661a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TRAINING_PATTERN_SET_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training off. 
</div>
</div><p>
<a class="anchor" name="0028aec42575496731849818fd2dabfc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TRAINING_PATTERN_SET_TP1" ref="0028aec42575496731849818fd2dabfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TRAINING_PATTERN_SET_TP1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 1 used for clock recovery. 
</div>
</div><p>
<a class="anchor" name="838017c480af7c66ba05ff52eb4943c3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TRAINING_PATTERN_SET_TP2" ref="838017c480af7c66ba05ff52eb4943c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TRAINING_PATTERN_SET_TP2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 2 used for channel equalization. 
</div>
</div><p>
<a class="anchor" name="4e53269bd85479366d39f17fd1df053a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TRAINING_PATTERN_SET_TP3" ref="4e53269bd85479366d39f17fd1df053a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TRAINING_PATTERN_SET_TP3&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 3 used for channel equalization for cores with DP v1.2. 
</div>
</div><p>
<a class="anchor" name="630b1bfbcebf8469d72b29b80e5cf9ef"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TU_SIZE" ref="630b1bfbcebf8469d72b29b80e5cf9ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TU_SIZE&nbsp;&nbsp;&nbsp;0x01B0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Size of a transfer unit in the framing logic. 
</div>
</div><p>
<a class="anchor" name="5a3a6ac16e1faba90f96d7d850424fe4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_CHANNELS" ref="5a3a6ac16e1faba90f96d7d850424fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_CHANNELS&nbsp;&nbsp;&nbsp;0x0304          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to input active channel count. 
</div>
</div><p>
<a class="anchor" name="a28e1ea3ef3152ca819c7893fcd9fa4b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_CONTROL" ref="a28e1ea3ef3152ca819c7893fcd9fa4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_CONTROL&nbsp;&nbsp;&nbsp;0x0300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables audio stream packets in main link and buffer control. 
</div>
</div><p>
<a class="anchor" name="212b5791abb835f33378baa4ec18b421"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_EXT_DATA" ref="212b5791abb835f33378baa4ec18b421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_EXT_DATA&nbsp;&nbsp;&nbsp;0x0330          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per extension packet. 
</div>
</div><p>
<a class="anchor" name="64589b203a159f299715dd3e4ae1df56"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_INFO_DATA" ref="64589b203a159f299715dd3e4ae1df56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_INFO_DATA&nbsp;&nbsp;&nbsp;0x0308          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per CEA 861-C info frame. 
</div>
</div><p>
<a class="anchor" name="7ccf54c25f75ee26602d38a279ecbf3a"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_MAUD" ref="7ccf54c25f75ee26602d38a279ecbf3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_MAUD&nbsp;&nbsp;&nbsp;0x0328          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous. 
</div>
</div><p>
<a class="anchor" name="eb93a2349291f47bd5bbeb24607c64c3"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_AUDIO_NAUD" ref="eb93a2349291f47bd5bbeb24607c64c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_AUDIO_NAUD&nbsp;&nbsp;&nbsp;0x032C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous. 
</div>
</div><p>
<a class="anchor" name="3d5b09f9d08691a1e9de0d7b5677a5fc"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_MST_CONFIG" ref="3d5b09f9d08691a1e9de0d7b5677a5fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_MST_CONFIG&nbsp;&nbsp;&nbsp;0x00D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable MST. 
</div>
</div><p>
<a class="anchor" name="e3dfe9adbe046867b3dd662933c6cfe5"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_MST_CONFIG_MST_EN_MASK" ref="e3dfe9adbe046867b3dd662933c6cfe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_MST_CONFIG_MST_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable MST. 
</div>
</div><p>
<a class="anchor" name="a6ee400aabb4c568145283eecd1b0a2c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_MST_CONFIG_VCP_UPDATED_MASK" ref="a6ee400aabb4c568145283eecd1b0a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_MST_CONFIG_VCP_UPDATED_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The VC payload has been updated in the sink. 
</div>
</div><p>
<a class="anchor" name="096993419705dd1135ac7e4b21274e53"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_PHY_POWER_DOWN" ref="096993419705dd1135ac7e4b21274e53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_PHY_POWER_DOWN&nbsp;&nbsp;&nbsp;0x0238          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls PHY power down. 
</div>
</div><p>
<a class="anchor" name="22adbb477c55f0ca7fc3740f53d69fed"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_TX_USER_FIFO_OVERFLOW" ref="22adbb477c55f0ca7fc3740f53d69fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_TX_USER_FIFO_OVERFLOW&nbsp;&nbsp;&nbsp;0x0110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates an overflow in user FIFO. 
</div>
</div><p>
<a class="anchor" name="59420080445456a7bae12e8cdebbec5d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_USER_DATA_COUNT_PER_LANE" ref="59420080445456a7bae12e8cdebbec5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_USER_DATA_COUNT_PER_LANE&nbsp;&nbsp;&nbsp;0x01BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to translate the number of pixels per line to the native internal 16-bit datapath. 
</div>
</div><p>
<a class="anchor" name="2eccd9b84a12fae6acf5fa0fb7e8963d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_USER_PIXEL_WIDTH" ref="2eccd9b84a12fae6acf5fa0fb7e8963d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_USER_PIXEL_WIDTH&nbsp;&nbsp;&nbsp;0x01B8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the width of the user data input port. 
</div>
</div><p>
<a class="anchor" name="011ee90104e02971fe66441090536110"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VC_PAYLOAD_BUFFER_ADDR" ref="011ee90104e02971fe66441090536110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VC_PAYLOAD_BUFFER_ADDR&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Virtual channel payload table (0xFF bytes). 
</div>
</div><p>
<a class="anchor" name="e92176c8f7b15bf84f9aa8e25100e15c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION" ref="e92176c8f7b15bf84f9aa8e25100e15c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION&nbsp;&nbsp;&nbsp;0x00F8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core version. 
</div>
</div><p>
<a class="anchor" name="4f961fb9b541d128e7d7ddd4cf937d8c"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_PATCH_MASK" ref="4f961fb9b541d128e7d7ddd4cf937d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_PATCH_MASK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core patch details. 
</div>
</div><p>
<a class="anchor" name="0043eefcacbbd52840d16b54ad877360"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_PATCH_SHIFT" ref="0043eefcacbbd52840d16b54ad877360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_PATCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core patch details. 
</div>
</div><p>
<a class="anchor" name="5e8a58c4333013d122753116e2b632ec"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_MJR_MASK" ref="5e8a58c4333013d122753116e2b632ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_MJR_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core major version. 
</div>
</div><p>
<a class="anchor" name="a8692843543715a53090dc8015d1854b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_MJR_SHIFT" ref="a8692843543715a53090dc8015d1854b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_MJR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core major version. 
</div>
</div><p>
<a class="anchor" name="91636a250112453f44827b1c267035a4"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_MNR_MASK" ref="91636a250112453f44827b1c267035a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_MNR_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core minor version. 
</div>
</div><p>
<a class="anchor" name="12530407a38f1797c571cec54956ca4d"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_MNR_SHIFT" ref="12530407a38f1797c571cec54956ca4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_MNR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core minor version. 
</div>
</div><p>
<a class="anchor" name="43b70a12b91cf4eb65095955225505b1"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_REV_MASK" ref="43b70a12b91cf4eb65095955225505b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core version revision. 
</div>
</div><p>
<a class="anchor" name="a57773a7ec75d2abe17e232a459bf73b"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_CORE_VER_REV_SHIFT" ref="a57773a7ec75d2abe17e232a459bf73b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_CORE_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core version revision. 
</div>
</div><p>
<a class="anchor" name="93b403c56404d4ed676f2deb14dcbfad"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VERSION_INTER_REV_MASK" ref="93b403c56404d4ed676f2deb14dcbfad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VERSION_INTER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal revision. 
</div>
</div><p>
<a class="anchor" name="f359f44b5d2763ed0536e9a89d2771e0"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VS_LEVEL_0" ref="f359f44b5d2763ed0536e9a89d2771e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VS_LEVEL_0&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 0. 
</div>
</div><p>
<a class="anchor" name="bd02990d70c63a0b7598fcb6ce1b867e"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VS_LEVEL_1" ref="bd02990d70c63a0b7598fcb6ce1b867e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VS_LEVEL_1&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 1. 
</div>
</div><p>
<a class="anchor" name="e0a4c903dcc0de3fd56378ea721534a2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VS_LEVEL_2" ref="e0a4c903dcc0de3fd56378ea721534a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VS_LEVEL_2&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 2. 
</div>
</div><p>
<a class="anchor" name="5d28772a94530d91c12e8aa054380280"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VS_LEVEL_3" ref="5d28772a94530d91c12e8aa054380280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VS_LEVEL_3&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 3. 
</div>
</div><p>
<a class="anchor" name="7852023a12302535fd5aef02adf966a2"></a><!-- doxytag: member="xdptx_hw.h::XDPTX_VS_LEVEL_OFFSET" ref="7852023a12302535fd5aef02adf966a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPTX_VS_LEVEL_OFFSET&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing compensation offset used when there's no redriver in display path. 
</div>
</div><p>
<a class="anchor" name="740519ee4cc95e492351ad8cf9085632"></a><!-- doxytag: member="xdptx_hw.h::XDptx_WriteReg" ref="740519ee4cc95e492351ad8cf9085632" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDptx_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDptx_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that writes to the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit data to write to the specified register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdptx__hw_8h.html#740519ee4cc95e492351ad8cf9085632">XDptx_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
