#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127e55a50 .scope module, "cacheMicroTestbench" "cacheMicroTestbench" 2 20;
 .timescale 0 0;
v0x127eeb600_0 .net "ALUop", 3 0, v0x127e3dbe0_0;  1 drivers
v0x127eeb6f0_0 .net "ALUop_ID_EX_out", 3 0, v0x127e5c520_0;  1 drivers
v0x127eeb7c0_0 .net "ALUresult", 31 0, v0x137e59cb0_0;  1 drivers
v0x127eeb890_0 .net "ALUresult_EX_MEM_out", 31 0, v0x127e383e0_0;  1 drivers
v0x127eeb920_0 .net "ALUresult_MEM_WB_out", 31 0, v0x127e66f60_0;  1 drivers
v0x127eeba30_0 .net "ALUsrc", 1 0, v0x127e3cf30_0;  1 drivers
v0x127eebb00_0 .net "ALUsrc_ID_EX_out", 1 0, v0x127e63540_0;  1 drivers
v0x127eebbd0_0 .net "ID_forwardOp1", 1 0, v0x127ee3240_0;  1 drivers
v0x127eebc60_0 .net "ID_forwardOp2", 1 0, v0x127ee3310_0;  1 drivers
v0x127eebd70_0 .net "PC_ID_EX_out", 31 0, v0x127e61380_0;  1 drivers
v0x127eebe40_0 .net "PC_IF_ID_out", 31 0, v0x127e16d40_0;  1 drivers
v0x127eebf10_0 .net "PCsrc", 0 0, v0x127e41cb0_0;  1 drivers
L_0x128150058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x127eebfa0_0 .net/2u *"_ivl_2", 31 0, L_0x128150058;  1 drivers
v0x127eec030_0 .net "branchUnitOperand1", 31 0, v0x127e3c0d0_0;  1 drivers
v0x127eec0c0_0 .net "branchUnitOperand2", 31 0, v0x127e39610_0;  1 drivers
v0x127eec190_0 .net "c0", 31 0, L_0x127ef5fd0;  1 drivers
v0x127eec220_0 .net "c1", 31 0, L_0x127ef6040;  1 drivers
v0x127eec3b0_0 .net "c10", 31 0, L_0x127ef6710;  1 drivers
v0x127eec440_0 .net "c11", 31 0, L_0x127ef6820;  1 drivers
v0x127eec4d0_0 .net "c12", 31 0, L_0x127ef68d0;  1 drivers
v0x127eec560_0 .net "c13", 31 0, L_0x127ef69b0;  1 drivers
v0x127eec5f0_0 .net "c14", 31 0, L_0x127ef6a60;  1 drivers
v0x127eec680_0 .net "c15", 31 0, L_0x127ef6940;  1 drivers
v0x127eec730_0 .net "c2", 31 0, L_0x127ef60f0;  1 drivers
v0x127eec7e0_0 .net "c3", 31 0, L_0x127ef61c0;  1 drivers
v0x127eec890_0 .net "c4", 31 0, L_0x127ef6270;  1 drivers
v0x127eec940_0 .net "c5", 31 0, L_0x127ef6350;  1 drivers
v0x127eec9f0_0 .net "c6", 31 0, L_0x127ef6400;  1 drivers
v0x127eecaa0_0 .net "c7", 31 0, L_0x127ef64f0;  1 drivers
v0x127eecb50_0 .net "c8", 31 0, L_0x127ef65a0;  1 drivers
v0x127eecc00_0 .net "c9", 31 0, L_0x127ef66a0;  1 drivers
v0x127eeccb0_0 .var "clock", 0 0;
v0x127eecd40_0 .var/i "cycles", 31 0;
v0x127eec2c0_0 .net "data", 31 0, v0x127e625a0_0;  1 drivers
v0x127eecfd0_0 .net "data_MEM_WB_out", 31 0, v0x127e64d10_0;  1 drivers
v0x127eed0a0_0 .net "forwardOp1", 1 0, v0x127ee3760_0;  1 drivers
v0x127eed170_0 .net "forwardOp2", 1 0, v0x127ee37f0_0;  1 drivers
v0x127eed240_0 .net "forwardedOp1", 31 0, v0x127ee1f70_0;  1 drivers
v0x127eed310_0 .net "forwardedOp2", 31 0, v0x127ee26f0_0;  1 drivers
v0x127eed3a0_0 .net "halt", 0 0, L_0x127ef26e0;  1 drivers
v0x127eed470_0 .net "halt_EX_MEM_out", 0 0, v0x127e43530_0;  1 drivers
v0x127eed540_0 .net "halt_ID_EX_out", 0 0, v0x127e5e0e0_0;  1 drivers
v0x127eed610_0 .net "halt_MEM_WB_out", 0 0, v0x127e63c30_0;  1 drivers
v0x127eed6a0_0 .net "immediate", 31 0, v0x127ee4970_0;  1 drivers
v0x127eed7b0_0 .net "immediate_ID_EX_out", 31 0, v0x127e6d510_0;  1 drivers
v0x127eed840_0 .net "instruction", 31 0, v0x127ee5440_0;  1 drivers
v0x127eed910_0 .net "instruction_IF_ID_out", 31 0, v0x127e87c30_0;  1 drivers
v0x127eed9e0_0 .net "jalr", 0 0, v0x127e3b090_0;  1 drivers
v0x127eeda70_0 .net "ld", 0 0, v0x127e3b120_0;  1 drivers
v0x127eedb40_0 .net "ld_EX_MEM_out", 0 0, v0x127e428f0_0;  1 drivers
v0x127eedbd0_0 .net "ld_ID_EX_out", 0 0, v0x127e6c750_0;  1 drivers
v0x127eedc60_0 .net "lh", 0 0, v0x127e43d70_0;  1 drivers
v0x127eedd30_0 .net "lh_EX_MEM_out", 0 0, v0x127e18310_0;  1 drivers
v0x127eede00_0 .net "lh_ID_EX_out", 0 0, v0x127e5bd80_0;  1 drivers
v0x127eeded0_0 .net "lh_MEM_WB_out", 0 0, v0x127e62b50_0;  1 drivers
v0x127eedfa0_0 .net "m0", 31 0, L_0x127ef5450;  1 drivers
v0x127eee030_0 .net "m12", 31 0, L_0x127ef5740;  1 drivers
v0x127eee0c0_0 .net "m16", 31 0, L_0x127ef5840;  1 drivers
v0x127eee150_0 .net "m20", 31 0, L_0x127ef59c0;  1 drivers
v0x127eee1e0_0 .net "m24", 31 0, L_0x127ef5ab0;  1 drivers
v0x127eee270_0 .net "m28", 31 0, L_0x127ef5c40;  1 drivers
v0x127eee300_0 .net "m32", 31 0, L_0x127ef5d50;  1 drivers
v0x127eee390_0 .net "m36", 31 0, L_0x127ef5ec0;  1 drivers
v0x127eee420_0 .net "m4", 31 0, L_0x127ef54f0;  1 drivers
v0x127eee4b0_0 .net "m8", 31 0, L_0x127ef55d0;  1 drivers
v0x127eecdd0_0 .net "memWrite", 0 0, v0x127e43e00_0;  1 drivers
v0x127eecea0_0 .net "memWrite_EX_MEM_out", 0 0, v0x127e6b2b0_0;  1 drivers
v0x127eee540_0 .net "memWrite_ID_EX_out", 0 0, v0x127e5c170_0;  1 drivers
v0x127eee5d0_0 .net "memtoReg", 0 0, v0x127e43750_0;  1 drivers
v0x127eee6a0_0 .net "memtoReg_EX_MEM_out", 0 0, v0x127e6a4d0_0;  1 drivers
v0x127eee770_0 .net "memtoReg_ID_EX_out", 0 0, v0x127e17f60_0;  1 drivers
v0x127eee840_0 .net "memtoReg_MEM_WB_out", 0 0, v0x127e61a70_0;  1 drivers
v0x127eee910_0 .net "nop", 0 0, v0x127ee3a00_0;  1 drivers
v0x127eee9a0_0 .net "pcBranchOperand", 31 0, v0x127ee6440_0;  1 drivers
v0x127eeea70_0 .net "pcBranched", 31 0, L_0x127ef1d60;  1 drivers
v0x127eeeb40_0 .net "pcPlus4", 31 0, L_0x127ef1c20;  1 drivers
v0x127eeec10_0 .net "predicted", 0 0, v0x127e3f1d0_0;  1 drivers
v0x127eeeca0_0 .net "r1", 31 0, L_0x127ef3020;  1 drivers
v0x127eeed30_0 .net "r10", 31 0, L_0x127ef3730;  1 drivers
v0x127eeedc0_0 .net "r11", 31 0, L_0x127ef37e0;  1 drivers
v0x127eeee50_0 .net "r12", 31 0, L_0x127ef38c0;  1 drivers
v0x127eeeee0_0 .net "r13", 31 0, L_0x127ef3970;  1 drivers
v0x127eeef70_0 .net "r14", 31 0, L_0x127ef3850;  1 drivers
v0x127eef000_0 .net "r15", 31 0, L_0x127ef3aa0;  1 drivers
v0x127eef090_0 .net "r16", 31 0, L_0x127ef3be0;  1 drivers
v0x127eef120_0 .net "r17", 31 0, L_0x127ef39e0;  1 drivers
v0x127eef1b0_0 .net "r18", 31 0, L_0x127ef3d70;  1 drivers
v0x127eef260_0 .net "r19", 31 0, L_0x127ef3b50;  1 drivers
v0x127eef310_0 .net "r2", 31 0, L_0x127ef30d0;  1 drivers
v0x127eef3c0_0 .net "r20", 31 0, L_0x127ef3f10;  1 drivers
v0x127eef470_0 .net "r21", 31 0, L_0x127ef3cd0;  1 drivers
v0x127eef520_0 .net "r22", 31 0, L_0x127ef40c0;  1 drivers
v0x127eef5d0_0 .net "r23", 31 0, L_0x127ef3e60;  1 drivers
v0x127eef680_0 .net "r24", 31 0, L_0x127ef4240;  1 drivers
v0x127eef730_0 .net "r25", 31 0, L_0x127ef4000;  1 drivers
v0x127eef7e0_0 .net "r26", 31 0, L_0x127ef43d0;  1 drivers
v0x127eef890_0 .net "r27", 31 0, L_0x127ef4170;  1 drivers
v0x127eef940_0 .net "r28", 31 0, L_0x127ef4570;  1 drivers
v0x127eef9f0_0 .net "r29", 31 0, L_0x127ef42f0;  1 drivers
v0x127eefaa0_0 .net "r3", 31 0, L_0x127ef3180;  1 drivers
v0x127eefb50_0 .net "r30", 31 0, L_0x127ef4720;  1 drivers
v0x127eefc00_0 .net "r31", 31 0, L_0x127ef4480;  1 drivers
v0x127eefcb0_0 .net "r32", 31 0, L_0x127ef4620;  1 drivers
v0x127eefd60_0 .net "r4", 31 0, L_0x127ef3260;  1 drivers
v0x127eefe10_0 .net "r5", 31 0, L_0x127ef3310;  1 drivers
v0x127eefec0_0 .net "r6", 31 0, L_0x127ef3400;  1 drivers
v0x127eeff70_0 .net "r7", 31 0, L_0x127ef34b0;  1 drivers
v0x127ef0020_0 .net "r8", 31 0, L_0x127ef35b0;  1 drivers
v0x127ef00d0_0 .net "r9", 31 0, L_0x127ef3620;  1 drivers
v0x127ef0180_0 .net "rd_EX_MEM_out", 4 0, v0x127e69730_0;  1 drivers
v0x127ef0210_0 .net "rd_ID_EX_out", 4 0, v0x127e0e7c0_0;  1 drivers
v0x127ef02a0_0 .net "rd_MEM_WB_out", 4 0, v0x127e60990_0;  1 drivers
v0x127ef0340_0 .net "readAddress", 31 0, v0x127ee72e0_0;  1 drivers
v0x127ef0460_0 .net "readData1", 31 0, L_0x127ef2c40;  1 drivers
v0x127ef0500_0 .net "readData1_ID_EX_out", 31 0, v0x127e2e9c0_0;  1 drivers
v0x127ef05a0_0 .net "readData2", 31 0, L_0x127ef2f30;  1 drivers
v0x127ef0640_0 .net "readData2_EX_MEM_out", 31 0, v0x127e5d050_0;  1 drivers
v0x127ef0720_0 .net "readData2_ID_EX_out", 31 0, v0x127e52da0_0;  1 drivers
v0x127ef07f0_0 .net "regWrite", 0 0, v0x127e431c0_0;  1 drivers
v0x127ef08c0_0 .net "regWrite_EX_MEM_out", 0 0, v0x127e67bf0_0;  1 drivers
v0x127ef0950_0 .net "regWrite_ID_EX_out", 0 0, v0x127e9f3d0_0;  1 drivers
v0x127ef09e0_0 .net "regWrite_MEM_WB_out", 0 0, v0x127e5f8b0_0;  1 drivers
v0x127ef0a70_0 .var "reset", 0 0;
v0x127ef0b00_0 .net "rs1_ID_EX_out", 4 0, v0x127e164b0_0;  1 drivers
v0x127ef0bd0_0 .net "rs2_ID_EX_out", 4 0, v0x137e2d180_0;  1 drivers
v0x127ef0ca0_0 .net "sb", 0 0, v0x127e6b480_0;  1 drivers
v0x127ef0d70_0 .net "sb_EX_MEM_out", 0 0, v0x127e667e0_0;  1 drivers
v0x127ef0e40_0 .net "sb_ID_EX_out", 0 0, v0x127e4dc20_0;  1 drivers
v0x127ef0f10_0 .net "selectedOp2", 31 0, v0x127eeacb0_0;  1 drivers
v0x127ef0fe0_0 .net "selectedPC", 31 0, v0x127ee69e0_0;  1 drivers
v0x127ef10b0_0 .net "signExtenderOutputData", 31 0, L_0x127ef71c0;  1 drivers
v0x127ef1180_0 .net "state", 1 0, v0x127e3e590_0;  1 drivers
v0x127ef1210_0 .net "writeBackData", 31 0, v0x127ee5e00_0;  1 drivers
v0x127ef12a0_0 .net "zeroFlag", 0 0, v0x137e54f80_0;  1 drivers
E_0x137e18290 .event posedge, v0x127e41690_0;
L_0x127ef1e60 .arith/sub 32, v0x127ee72e0_0, L_0x128150058;
L_0x127ef27c0 .part v0x127e87c30_0, 0, 7;
L_0x127ef28a0 .part v0x127e87c30_0, 12, 3;
L_0x127ef29c0 .part v0x127e87c30_0, 25, 7;
L_0x127ef48e0 .part v0x127e87c30_0, 15, 5;
L_0x127ef4980 .part v0x127e87c30_0, 20, 5;
L_0x127ef4a20 .part v0x127e87c30_0, 0, 7;
L_0x127ef4c00 .part v0x127e87c30_0, 12, 3;
L_0x127ef4ca0 .part v0x127e87c30_0, 0, 7;
L_0x127ef4d40 .part v0x127e87c30_0, 15, 5;
L_0x127ef4de0 .part v0x127e87c30_0, 20, 5;
L_0x127ef4e80 .part v0x127e87c30_0, 7, 5;
L_0x127ef4f20 .part v0x127e87c30_0, 15, 5;
L_0x127ef5030 .part v0x127e87c30_0, 20, 5;
S_0x127e41ed0 .scope module, "ALUDUT" "ALU" 2 304, 3 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zeroFlag";
P_0x137e45a70 .param/l "addop" 0 3 5, C4<0001>;
P_0x137e45ab0 .param/l "andop" 0 3 7, C4<0011>;
P_0x137e45af0 .param/l "jalop" 0 3 13, C4<1001>;
P_0x137e45b30 .param/l "luiop" 0 3 14, C4<1010>;
P_0x137e45b70 .param/l "orop" 0 3 8, C4<0100>;
P_0x137e45bb0 .param/l "sllop" 0 3 9, C4<0101>;
P_0x137e45bf0 .param/l "sltop" 0 3 12, C4<1000>;
P_0x137e45c30 .param/l "srlop" 0 3 10, C4<0110>;
P_0x137e45c70 .param/l "subop" 0 3 6, C4<0010>;
P_0x137e45cb0 .param/l "xorop" 0 3 11, C4<0111>;
v0x137e45cf0_0 .net "operand1", 31 0, v0x127ee1f70_0;  alias, 1 drivers
v0x137e17fe0_0 .net "operand2", 31 0, v0x127eeacb0_0;  alias, 1 drivers
v0x127e55180_0 .net "operation", 3 0, v0x127e5c520_0;  alias, 1 drivers
v0x137e59cb0_0 .var "result", 31 0;
v0x137e54f80_0 .var "zeroFlag", 0 0;
E_0x127e6aa30 .event anyedge, v0x127e55180_0, v0x137e45cf0_0, v0x137e17fe0_0;
S_0x127e418b0 .scope module, "add4Adder" "adder" 2 104, 4 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /OUTPUT 32 "sum";
v0x127e35a70_0 .net "operand1", 31 0, v0x127ee72e0_0;  alias, 1 drivers
L_0x128150010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x127e56020_0 .net "operand2", 31 0, L_0x128150010;  1 drivers
v0x127e55d50_0 .net "sum", 31 0, L_0x127ef1c20;  alias, 1 drivers
L_0x127ef1c20 .arith/sum 32, v0x127ee72e0_0, L_0x128150010;
S_0x127e41290 .scope module, "branchAdder" "adder" 2 116, 4 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /OUTPUT 32 "sum";
v0x127e53010_0 .net "operand1", 31 0, L_0x127ef1e60;  1 drivers
v0x127e52a70_0 .net "operand2", 31 0, v0x127ee6440_0;  alias, 1 drivers
v0x127e4df10_0 .net "sum", 31 0, L_0x127ef1d60;  alias, 1 drivers
L_0x127ef1d60 .arith/sum 32, L_0x127ef1e60, v0x127ee6440_0;
S_0x127e40c70 .scope module, "branchUnit" "branchUnitPred" 2 201, 5 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "nop";
    .port_info 3 /INPUT 7 "opCode";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 32 "operand1";
    .port_info 6 /INPUT 32 "operand2";
    .port_info 7 /OUTPUT 1 "PCsrc";
    .port_info 8 /OUTPUT 1 "predicted";
    .port_info 9 /OUTPUT 2 "state";
P_0x127e868b0 .param/l "bOp" 0 5 3, C4<1100011>;
P_0x127e868f0 .param/l "beqf3" 0 5 4, C4<000>;
P_0x127e86930 .param/l "bnef3" 0 5 5, C4<001>;
P_0x127e86970 .param/l "jalOp" 0 5 6, C4<1101111>;
P_0x127e869b0 .param/l "jalrOp" 0 5 7, C4<1100111>;
v0x127e41cb0_0 .var "PCsrc", 0 0;
v0x127e41690_0 .net "clock", 0 0, v0x127eeccb0_0;  1 drivers
v0x127e41070_0 .net "funct3", 2 0, L_0x127ef4c00;  1 drivers
v0x127e40a50_0 .net "nop", 0 0, v0x127ee3a00_0;  alias, 1 drivers
v0x127e40430_0 .net "opCode", 6 0, L_0x127ef4a20;  1 drivers
v0x127e3fe10_0 .net "operand1", 31 0, v0x127e3c0d0_0;  alias, 1 drivers
v0x127e3f7f0_0 .net "operand2", 31 0, v0x127e39610_0;  alias, 1 drivers
v0x127e3f1d0_0 .var "predicted", 0 0;
v0x127e3ebb0_0 .net "reset", 0 0, v0x127ef0a70_0;  1 drivers
v0x127e3e590_0 .var "state", 1 0;
E_0x127e422d0 .event anyedge, v0x127e41690_0;
E_0x127e42310 .event negedge, v0x127e41690_0;
E_0x127e42350/0 .event anyedge, v0x127e3ebb0_0, v0x127e40a50_0, v0x127e40430_0, v0x127e41070_0;
E_0x127e42350/1 .event anyedge, v0x127e3fe10_0, v0x127e3f7f0_0, v0x127e41690_0;
E_0x127e42350 .event/or E_0x127e42350/0, E_0x127e42350/1;
S_0x127e40650 .scope module, "branchUnitOp1Mux" "mux4_1" 2 185, 6 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x127e3d950_0 .net "i0", 31 0, L_0x127ef2c40;  alias, 1 drivers
v0x127e3d330_0 .net "i1", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127e3cd10_0 .net "i2", 31 0, v0x127ee5e00_0;  alias, 1 drivers
o0x128098880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e3c6f0_0 .net "i3", 31 0, o0x128098880;  0 drivers
v0x127e3c0d0_0 .var "out", 31 0;
v0x127e3bab0_0 .net "select", 1 0, v0x127ee3240_0;  alias, 1 drivers
E_0x127e3f8b0/0 .event anyedge, v0x127e3bab0_0, v0x127e3d950_0, v0x127e3d330_0, v0x127e3cd10_0;
E_0x127e3f8b0/1 .event anyedge, v0x127e3c6f0_0;
E_0x127e3f8b0 .event/or E_0x127e3f8b0/0, E_0x127e3f8b0/1;
S_0x127e40030 .scope module, "branchUnitOp2Mux" "mux4_1" 2 193, 6 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x127e3ae70_0 .net "i0", 31 0, L_0x127ef2f30;  alias, 1 drivers
v0x127e3a840_0 .net "i1", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127e3a230_0 .net "i2", 31 0, v0x127ee5e00_0;  alias, 1 drivers
o0x128098a30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e39c20_0 .net "i3", 31 0, o0x128098a30;  0 drivers
v0x127e39610_0 .var "out", 31 0;
v0x127e39000_0 .net "select", 1 0, v0x127ee3310_0;  alias, 1 drivers
E_0x127e3b520/0 .event anyedge, v0x127e39000_0, v0x127e3ae70_0, v0x127e3d330_0, v0x127e3cd10_0;
E_0x127e3b520/1 .event anyedge, v0x127e39c20_0;
E_0x127e3b520 .event/or E_0x127e3b520/0, E_0x127e3b520/1;
S_0x127e3fa10 .scope module, "bufferEX_MEM" "EX_MEM" 2 314, 7 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_in";
    .port_info 3 /INPUT 1 "memtoReg_in";
    .port_info 4 /INPUT 1 "memWrite_in";
    .port_info 5 /INPUT 1 "sb_in";
    .port_info 6 /INPUT 1 "lh_in";
    .port_info 7 /INPUT 1 "ld_in";
    .port_info 8 /INPUT 32 "readData2_in";
    .port_info 9 /INPUT 32 "ALUresult_in";
    .port_info 10 /INPUT 5 "rd_in";
    .port_info 11 /INPUT 1 "halt_in";
    .port_info 12 /OUTPUT 1 "regWrite";
    .port_info 13 /OUTPUT 1 "memtoReg";
    .port_info 14 /OUTPUT 1 "memWrite";
    .port_info 15 /OUTPUT 1 "sb";
    .port_info 16 /OUTPUT 1 "lh";
    .port_info 17 /OUTPUT 1 "ld";
    .port_info 18 /OUTPUT 32 "readData2";
    .port_info 19 /OUTPUT 32 "ALUresult";
    .port_info 20 /OUTPUT 5 "rd";
    .port_info 21 /OUTPUT 1 "halt";
v0x127e383e0_0 .var "ALUresult", 31 0;
v0x127e37dd0_0 .net "ALUresult_in", 31 0, v0x137e59cb0_0;  alias, 1 drivers
v0x127e43b50_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127e43530_0 .var "halt", 0 0;
v0x127e42f10_0 .net "halt_in", 0 0, v0x127e5e0e0_0;  alias, 1 drivers
v0x127e428f0_0 .var "ld", 0 0;
v0x127e179c0_0 .net "ld_in", 0 0, v0x127e6c750_0;  alias, 1 drivers
v0x127e18310_0 .var "lh", 0 0;
v0x127e6b990_0 .net "lh_in", 0 0, v0x127e5bd80_0;  alias, 1 drivers
v0x127e6b2b0_0 .var "memWrite", 0 0;
v0x127e6abd0_0 .net "memWrite_in", 0 0, v0x127e5c170_0;  alias, 1 drivers
v0x127e6a4d0_0 .var "memtoReg", 0 0;
v0x127e69e00_0 .net "memtoReg_in", 0 0, v0x127e17f60_0;  alias, 1 drivers
v0x127e69730_0 .var "rd", 4 0;
v0x127e69060_0 .net "rd_in", 4 0, v0x127e0e7c0_0;  alias, 1 drivers
v0x127e5d050_0 .var "readData2", 31 0;
v0x127e68990_0 .net "readData2_in", 31 0, v0x127ee26f0_0;  alias, 1 drivers
v0x127e67bf0_0 .var "regWrite", 0 0;
v0x127e5c8c0_0 .net "regWrite_in", 0 0, v0x127e9f3d0_0;  alias, 1 drivers
v0x127e67520_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
v0x127e667e0_0 .var "sb", 0 0;
v0x127e65700_0 .net "sb_in", 0 0, v0x127e4dc20_0;  alias, 1 drivers
E_0x127e38aa0 .event posedge, v0x127e3ebb0_0, v0x127e41690_0;
S_0x127e3f3f0 .scope module, "bufferID_EX" "ID_EX" 2 241, 8 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "nop";
    .port_info 3 /INPUT 1 "regWrite_in";
    .port_info 4 /INPUT 1 "memtoReg_in";
    .port_info 5 /INPUT 1 "memWrite_in";
    .port_info 6 /INPUT 1 "sb_in";
    .port_info 7 /INPUT 1 "lh_in";
    .port_info 8 /INPUT 1 "ld_in";
    .port_info 9 /INPUT 1 "halt_in";
    .port_info 10 /INPUT 2 "ALUsrc_in";
    .port_info 11 /INPUT 4 "ALUop_in";
    .port_info 12 /INPUT 32 "PC_in";
    .port_info 13 /INPUT 32 "readData1_in";
    .port_info 14 /INPUT 32 "readData2_in";
    .port_info 15 /INPUT 32 "immediate_in";
    .port_info 16 /INPUT 5 "rd_in";
    .port_info 17 /INPUT 5 "rs1_in";
    .port_info 18 /INPUT 5 "rs2_in";
    .port_info 19 /OUTPUT 1 "regWrite";
    .port_info 20 /OUTPUT 1 "memtoReg";
    .port_info 21 /OUTPUT 1 "memWrite";
    .port_info 22 /OUTPUT 1 "sb";
    .port_info 23 /OUTPUT 1 "lh";
    .port_info 24 /OUTPUT 1 "ld";
    .port_info 25 /OUTPUT 1 "halt";
    .port_info 26 /OUTPUT 2 "ALUsrc";
    .port_info 27 /OUTPUT 4 "ALUop";
    .port_info 28 /OUTPUT 32 "PC";
    .port_info 29 /OUTPUT 32 "readData1";
    .port_info 30 /OUTPUT 32 "readData2";
    .port_info 31 /OUTPUT 32 "immediate";
    .port_info 32 /OUTPUT 5 "rd";
    .port_info 33 /OUTPUT 5 "rs1";
    .port_info 34 /OUTPUT 5 "rs2";
v0x127e5c520_0 .var "ALUop", 3 0;
v0x127e389f0_0 .net "ALUop_in", 3 0, v0x127e3dbe0_0;  alias, 1 drivers
v0x127e63540_0 .var "ALUsrc", 1 0;
v0x127e62460_0 .net "ALUsrc_in", 1 0, v0x127e3cf30_0;  alias, 1 drivers
v0x127e61380_0 .var "PC", 31 0;
v0x127e602a0_0 .net "PC_in", 31 0, v0x127e16d40_0;  alias, 1 drivers
v0x127e5f1c0_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127e5e0e0_0 .var "halt", 0 0;
v0x127e6dbf0_0 .net "halt_in", 0 0, L_0x127ef26e0;  alias, 1 drivers
v0x127e6d510_0 .var "immediate", 31 0;
v0x127e6ce30_0 .net "immediate_in", 31 0, v0x127ee4970_0;  alias, 1 drivers
v0x127e6c750_0 .var "ld", 0 0;
v0x127e6c070_0 .net "ld_in", 0 0, v0x127e3b120_0;  alias, 1 drivers
v0x127e5bd80_0 .var "lh", 0 0;
v0x127e15610_0 .net "lh_in", 0 0, v0x127e43d70_0;  alias, 1 drivers
v0x127e5c170_0 .var "memWrite", 0 0;
v0x127e5c200_0 .net "memWrite_in", 0 0, v0x127e43e00_0;  alias, 1 drivers
v0x127e17f60_0 .var "memtoReg", 0 0;
v0x127e17ff0_0 .net "memtoReg_in", 0 0, v0x127e43750_0;  alias, 1 drivers
v0x127e0e730_0 .net "nop", 0 0, v0x127ee3a00_0;  alias, 1 drivers
v0x127e0e7c0_0 .var "rd", 4 0;
v0x127e2e930_0 .net "rd_in", 4 0, L_0x127ef4e80;  1 drivers
v0x127e2e9c0_0 .var "readData1", 31 0;
v0x127e52d10_0 .net "readData1_in", 31 0, L_0x127ef2c40;  alias, 1 drivers
v0x127e52da0_0 .var "readData2", 31 0;
v0x127e9f340_0 .net "readData2_in", 31 0, L_0x127ef2f30;  alias, 1 drivers
v0x127e9f3d0_0 .var "regWrite", 0 0;
v0x127e35d80_0 .net "regWrite_in", 0 0, v0x127e431c0_0;  alias, 1 drivers
v0x127e35e10_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
v0x127e164b0_0 .var "rs1", 4 0;
v0x127e16540_0 .net "rs1_in", 4 0, L_0x127ef4f20;  1 drivers
v0x137e2d180_0 .var "rs2", 4 0;
v0x137e2d210_0 .net "rs2_in", 4 0, L_0x127ef5030;  1 drivers
v0x127e4dc20_0 .var "sb", 0 0;
v0x137e26f90_0 .net "sb_in", 0 0, v0x127e6b480_0;  alias, 1 drivers
S_0x127e3edd0 .scope module, "bufferIF_ID" "IF_ID" 2 131, 9 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 32 "instruction_in";
    .port_info 5 /OUTPUT 32 "PC";
    .port_info 6 /OUTPUT 32 "instruction";
v0x127e16d40_0 .var "PC", 31 0;
v0x127e16dd0_0 .net "PC_in", 31 0, v0x127ee72e0_0;  alias, 1 drivers
v0x127e87ba0_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127e87c30_0 .var "instruction", 31 0;
v0x127e17380_0 .net "instruction_in", 31 0, v0x127ee5440_0;  alias, 1 drivers
v0x127e17410_0 .net "jalr", 0 0, v0x127e3b090_0;  alias, 1 drivers
v0x127e66ed0_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
S_0x127e3e7b0 .scope module, "bufferMEM_WB" "MEM_WB" 2 356, 10 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_in";
    .port_info 3 /INPUT 1 "memtoReg_in";
    .port_info 4 /INPUT 1 "lh_in";
    .port_info 5 /INPUT 32 "ALUresult_in";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /INPUT 5 "rd_in";
    .port_info 8 /INPUT 1 "halt_in";
    .port_info 9 /OUTPUT 1 "regWrite";
    .port_info 10 /OUTPUT 1 "memtoReg";
    .port_info 11 /OUTPUT 1 "lh";
    .port_info 12 /OUTPUT 32 "ALUresult";
    .port_info 13 /OUTPUT 32 "data";
    .port_info 14 /OUTPUT 5 "rd";
    .port_info 15 /OUTPUT 1 "halt";
v0x127e66f60_0 .var "ALUresult", 31 0;
v0x127e65df0_0 .net "ALUresult_in", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127e65e80_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127e64d10_0 .var "data", 31 0;
v0x127e64da0_0 .net "data_in", 31 0, v0x127e625a0_0;  alias, 1 drivers
v0x127e63c30_0 .var "halt", 0 0;
v0x127e63cc0_0 .net "halt_in", 0 0, v0x127e43530_0;  alias, 1 drivers
v0x127e62b50_0 .var "lh", 0 0;
v0x127e62be0_0 .net "lh_in", 0 0, v0x127e18310_0;  alias, 1 drivers
v0x127e61a70_0 .var "memtoReg", 0 0;
v0x127e61b00_0 .net "memtoReg_in", 0 0, v0x127e6a4d0_0;  alias, 1 drivers
v0x127e60990_0 .var "rd", 4 0;
v0x127e60a20_0 .net "rd_in", 4 0, v0x127e69730_0;  alias, 1 drivers
v0x127e5f8b0_0 .var "regWrite", 0 0;
v0x127e5f940_0 .net "regWrite_in", 0 0, v0x127e67bf0_0;  alias, 1 drivers
v0x127e5e7d0_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
S_0x127e3e190 .scope module, "controlUnit" "controlUnit" 2 141, 11 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opCode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "nop";
    .port_info 4 /OUTPUT 1 "regWrite";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 2 "ALUsrc";
    .port_info 8 /OUTPUT 4 "ALUop";
    .port_info 9 /OUTPUT 1 "sb";
    .port_info 10 /OUTPUT 1 "lh";
    .port_info 11 /OUTPUT 1 "ld";
    .port_info 12 /OUTPUT 1 "jalr";
    .port_info 13 /OUTPUT 1 "halt";
P_0x138025a00 .param/l "Rtype" 0 11 5, C4<0110011>;
P_0x138025a40 .param/l "addiwOp" 0 11 18, C4<0010011>;
P_0x138025a80 .param/l "addiwf3" 0 11 18, C4<000>;
P_0x138025ac0 .param/l "addop" 0 11 34, C4<0001>;
P_0x138025b00 .param/l "addwf3" 0 11 7, C4<001>;
P_0x138025b40 .param/l "addwf7" 0 11 7, C4<0100000>;
P_0x138025b80 .param/l "andf3" 0 11 8, C4<111>;
P_0x138025bc0 .param/l "andf7" 0 11 8, C4<0000000>;
P_0x138025c00 .param/l "andiOp" 0 11 19, C4<0011011>;
P_0x138025c40 .param/l "andif3" 0 11 19, C4<110>;
P_0x138025c80 .param/l "andop" 0 11 36, C4<0011>;
P_0x138025cc0 .param/l "beqOp" 0 11 27, C4<1100011>;
P_0x138025d00 .param/l "beqf3" 0 11 27, C4<000>;
P_0x138025d40 .param/l "bneOp" 0 11 28, C4<1100011>;
P_0x138025d80 .param/l "bnef3" 0 11 28, C4<001>;
P_0x138025dc0 .param/l "jalOp" 0 11 29, C4<1101111>;
P_0x138025e00 .param/l "jalop" 0 11 42, C4<1001>;
P_0x138025e40 .param/l "jalrOp" 0 11 20, C4<1100111>;
P_0x138025e80 .param/l "jalrf3" 0 11 20, C4<000>;
P_0x138025ec0 .param/l "lhOp" 0 11 21, C4<0000011>;
P_0x138025f00 .param/l "lhf3" 0 11 21, C4<010>;
P_0x138025f40 .param/l "luiOp" 0 11 30, C4<0111000>;
P_0x138025f80 .param/l "luiop" 0 11 43, C4<1010>;
P_0x138025fc0 .param/l "lwOp" 0 11 22, C4<0000011>;
P_0x138026000 .param/l "lwf3" 0 11 22, C4<000>;
P_0x138026040 .param/l "orf3" 0 11 10, C4<101>;
P_0x138026080 .param/l "orf7" 0 11 10, C4<0000000>;
P_0x1380260c0 .param/l "oriOp" 0 11 23, C4<0010011>;
P_0x138026100 .param/l "orif3" 0 11 23, C4<111>;
P_0x138026140 .param/l "orop" 0 11 37, C4<0100>;
P_0x138026180 .param/l "sbOp" 0 11 31, C4<0100011>;
P_0x1380261c0 .param/l "sbf3" 0 11 31, C4<000>;
P_0x138026200 .param/l "sllf3" 0 11 12, C4<100>;
P_0x138026240 .param/l "sllf7" 0 11 12, C4<0000000>;
P_0x138026280 .param/l "sllop" 0 11 38, C4<0101>;
P_0x1380262c0 .param/l "sltf3" 0 11 11, C4<000>;
P_0x138026300 .param/l "sltf7" 0 11 11, C4<0000000>;
P_0x138026340 .param/l "sltop" 0 11 41, C4<1000>;
P_0x138026380 .param/l "srlf3" 0 11 13, C4<010>;
P_0x1380263c0 .param/l "srlf7" 0 11 13, C4<0000000>;
P_0x138026400 .param/l "srlop" 0 11 39, C4<0110>;
P_0x138026440 .param/l "subf3" 0 11 14, C4<110>;
P_0x138026480 .param/l "subf7" 0 11 14, C4<0000000>;
P_0x1380264c0 .param/l "subop" 0 11 35, C4<0010>;
P_0x138026500 .param/l "swOp" 0 11 32, C4<0100011>;
P_0x138026540 .param/l "swf3" 0 11 32, C4<010>;
P_0x138026580 .param/l "xorf3" 0 11 9, C4<011>;
P_0x1380265c0 .param/l "xorf7" 0 11 9, C4<0000000>;
P_0x138026600 .param/l "xorop" 0 11 40, C4<0111>;
v0x127e3dbe0_0 .var "ALUop", 3 0;
v0x127e3cf30_0 .var "ALUsrc", 1 0;
L_0x1281500e8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x127e3cfc0_0 .net/2u *"_ivl_0", 6 0, L_0x1281500e8;  1 drivers
v0x127e3c910_0 .net *"_ivl_2", 0 0, L_0x127ef2400;  1 drivers
L_0x128150130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x127e3c9a0_0 .net/2s *"_ivl_4", 1 0, L_0x128150130;  1 drivers
L_0x128150178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127e3c2f0_0 .net/2s *"_ivl_6", 1 0, L_0x128150178;  1 drivers
v0x127e3c380_0 .net *"_ivl_8", 1 0, L_0x127ef2560;  1 drivers
v0x127e3bcd0_0 .net "funct3", 2 0, L_0x127ef28a0;  1 drivers
v0x127e3bd60_0 .net "funct7", 6 0, L_0x127ef29c0;  1 drivers
v0x127e3b730_0 .net "halt", 0 0, L_0x127ef26e0;  alias, 1 drivers
v0x127e3b090_0 .var "jalr", 0 0;
v0x127e3b120_0 .var "ld", 0 0;
v0x127e43d70_0 .var "lh", 0 0;
v0x127e43e00_0 .var "memWrite", 0 0;
v0x127e43750_0 .var "memtoReg", 0 0;
v0x127e437e0_0 .net "nop", 0 0, v0x127ee3a00_0;  alias, 1 drivers
v0x127e43130_0 .net "opCode", 6 0, L_0x127ef27c0;  1 drivers
v0x127e431c0_0 .var "regWrite", 0 0;
v0x127e6b480_0 .var "sb", 0 0;
E_0x127e5d850 .event anyedge, v0x127e40a50_0, v0x127e43130_0, v0x127e3bcd0_0, v0x127e3bd60_0;
L_0x127ef2400 .cmp/eq 7, L_0x127ef27c0, L_0x1281500e8;
L_0x127ef2560 .functor MUXZ 2, L_0x128150178, L_0x128150130, L_0x127ef2400, C4<>;
L_0x127ef26e0 .part L_0x127ef2560, 0, 1;
S_0x127e6ada0 .scope module, "dataCache" "DataCache" 2 341, 12 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "sb";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /OUTPUT 32 "data";
    .port_info 7 /OUTPUT 32 "m0";
    .port_info 8 /OUTPUT 32 "m4";
    .port_info 9 /OUTPUT 32 "m8";
    .port_info 10 /OUTPUT 32 "m12";
    .port_info 11 /OUTPUT 32 "m16";
    .port_info 12 /OUTPUT 32 "m20";
    .port_info 13 /OUTPUT 32 "m24";
    .port_info 14 /OUTPUT 32 "m28";
    .port_info 15 /OUTPUT 32 "m32";
    .port_info 16 /OUTPUT 32 "m36";
    .port_info 17 /OUTPUT 32 "c0";
    .port_info 18 /OUTPUT 32 "c1";
    .port_info 19 /OUTPUT 32 "c2";
    .port_info 20 /OUTPUT 32 "c3";
    .port_info 21 /OUTPUT 32 "c4";
    .port_info 22 /OUTPUT 32 "c5";
    .port_info 23 /OUTPUT 32 "c6";
    .port_info 24 /OUTPUT 32 "c7";
    .port_info 25 /OUTPUT 32 "c8";
    .port_info 26 /OUTPUT 32 "c9";
    .port_info 27 /OUTPUT 32 "c10";
    .port_info 28 /OUTPUT 32 "c11";
    .port_info 29 /OUTPUT 32 "c12";
    .port_info 30 /OUTPUT 32 "c13";
    .port_info 31 /OUTPUT 32 "c14";
    .port_info 32 /OUTPUT 32 "c15";
v0x127e68520_0 .array/port v0x127e68520, 0;
L_0x127ef5fd0 .functor BUFZ 32, v0x127e68520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_1 .array/port v0x127e68520, 1;
L_0x127ef6040 .functor BUFZ 32, v0x127e68520_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_2 .array/port v0x127e68520, 2;
L_0x127ef60f0 .functor BUFZ 32, v0x127e68520_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_3 .array/port v0x127e68520, 3;
L_0x127ef61c0 .functor BUFZ 32, v0x127e68520_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_4 .array/port v0x127e68520, 4;
L_0x127ef6270 .functor BUFZ 32, v0x127e68520_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_5 .array/port v0x127e68520, 5;
L_0x127ef6350 .functor BUFZ 32, v0x127e68520_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_6 .array/port v0x127e68520, 6;
L_0x127ef6400 .functor BUFZ 32, v0x127e68520_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_7 .array/port v0x127e68520, 7;
L_0x127ef64f0 .functor BUFZ 32, v0x127e68520_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_8 .array/port v0x127e68520, 8;
L_0x127ef65a0 .functor BUFZ 32, v0x127e68520_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_9 .array/port v0x127e68520, 9;
L_0x127ef66a0 .functor BUFZ 32, v0x127e68520_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_10 .array/port v0x127e68520, 10;
L_0x127ef6710 .functor BUFZ 32, v0x127e68520_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_11 .array/port v0x127e68520, 11;
L_0x127ef6820 .functor BUFZ 32, v0x127e68520_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_12 .array/port v0x127e68520, 12;
L_0x127ef68d0 .functor BUFZ 32, v0x127e68520_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_13 .array/port v0x127e68520, 13;
L_0x127ef69b0 .functor BUFZ 32, v0x127e68520_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_14 .array/port v0x127e68520, 14;
L_0x127ef6a60 .functor BUFZ 32, v0x127e68520_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e68520_15 .array/port v0x127e68520, 15;
L_0x127ef6940 .functor BUFZ 32, v0x127e68520_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127e69fd0_0 .net "address", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127e6a060_0 .net "byte_offset", 1 0, L_0x127ef53b0;  1 drivers
v0x127e69900_0 .net "c0", 31 0, L_0x127ef5fd0;  alias, 1 drivers
v0x127e69990_0 .net "c1", 31 0, L_0x127ef6040;  alias, 1 drivers
v0x127e69230_0 .net "c10", 31 0, L_0x127ef6710;  alias, 1 drivers
v0x127e692c0_0 .net "c11", 31 0, L_0x127ef6820;  alias, 1 drivers
v0x127e68b60_0 .net "c12", 31 0, L_0x127ef68d0;  alias, 1 drivers
v0x127e68bf0_0 .net "c13", 31 0, L_0x127ef69b0;  alias, 1 drivers
v0x127e68490_0 .net "c14", 31 0, L_0x127ef6a60;  alias, 1 drivers
v0x127e67dc0_0 .net "c15", 31 0, L_0x127ef6940;  alias, 1 drivers
v0x127e67e50_0 .net "c2", 31 0, L_0x127ef60f0;  alias, 1 drivers
v0x127e676f0_0 .net "c3", 31 0, L_0x127ef61c0;  alias, 1 drivers
v0x127e67780_0 .net "c4", 31 0, L_0x127ef6270;  alias, 1 drivers
v0x127e66920_0 .net "c5", 31 0, L_0x127ef6350;  alias, 1 drivers
v0x127e669b0_0 .net "c6", 31 0, L_0x127ef6400;  alias, 1 drivers
v0x127e65840_0 .net "c7", 31 0, L_0x127ef64f0;  alias, 1 drivers
v0x127e658d0_0 .net "c8", 31 0, L_0x127ef65a0;  alias, 1 drivers
v0x127e63680_0 .net "c9", 31 0, L_0x127ef66a0;  alias, 1 drivers
v0x127e63710_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127e625a0_0 .var "data", 31 0;
v0x127e68520 .array "data_array", 255 0, 31 0;
v0x127e6bb80_0 .net "index", 3 0, L_0x127ef5270;  1 drivers
v0x127e6bc30_0 .net "m0", 31 0, L_0x127ef5450;  alias, 1 drivers
v0x127e3aa70_0 .net "m12", 31 0, L_0x127ef5740;  alias, 1 drivers
v0x127e3ab20_0 .net "m16", 31 0, L_0x127ef5840;  alias, 1 drivers
v0x127e3a450_0 .net "m20", 31 0, L_0x127ef59c0;  alias, 1 drivers
v0x127e3a4f0_0 .net "m24", 31 0, L_0x127ef5ab0;  alias, 1 drivers
v0x127e39e40_0 .net "m28", 31 0, L_0x127ef5c40;  alias, 1 drivers
v0x127e39ed0_0 .net "m32", 31 0, L_0x127ef5d50;  alias, 1 drivers
v0x127e39830_0 .net "m36", 31 0, L_0x127ef5ec0;  alias, 1 drivers
v0x127e398c0_0 .net "m4", 31 0, L_0x127ef54f0;  alias, 1 drivers
v0x127e39220_0 .net "m8", 31 0, L_0x127ef55d0;  alias, 1 drivers
v0x127e392b0 .array "memory", 0 8191, 7 0;
v0x127ee1250_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
v0x127ee12e0_0 .net "sb", 0 0, v0x127e667e0_0;  alias, 1 drivers
v0x127ee1390_0 .net "tag", 21 0, L_0x127ef50d0;  1 drivers
v0x127ee1430 .array "tag_array", 0 15, 21 0;
v0x127ee14d0 .array "valid_array", 0 15, 0 0;
v0x127ee1560_0 .net "word_offset", 3 0, L_0x127ef5310;  1 drivers
v0x127ee1610_0 .net "writeData", 31 0, v0x127e5d050_0;  alias, 1 drivers
v0x127ee16d0_0 .net "writeEnable", 0 0, v0x127e6b2b0_0;  alias, 1 drivers
E_0x127e6a7b0/0 .event anyedge, v0x127e41690_0;
E_0x127e6a7b0/1 .event posedge, v0x127e3ebb0_0;
E_0x127e6a7b0 .event/or E_0x127e6a7b0/0, E_0x127e6a7b0/1;
L_0x127ef50d0 .part v0x127e383e0_0, 10, 22;
L_0x127ef5270 .part v0x127e383e0_0, 6, 4;
L_0x127ef5310 .part v0x127e383e0_0, 2, 4;
L_0x127ef53b0 .part v0x127e383e0_0, 0, 2;
v0x127e392b0_0 .array/port v0x127e392b0, 0;
v0x127e392b0_1 .array/port v0x127e392b0, 1;
v0x127e392b0_2 .array/port v0x127e392b0, 2;
v0x127e392b0_3 .array/port v0x127e392b0, 3;
L_0x127ef5450 .concat [ 8 8 8 8], v0x127e392b0_0, v0x127e392b0_1, v0x127e392b0_2, v0x127e392b0_3;
v0x127e392b0_4 .array/port v0x127e392b0, 4;
v0x127e392b0_5 .array/port v0x127e392b0, 5;
v0x127e392b0_6 .array/port v0x127e392b0, 6;
v0x127e392b0_7 .array/port v0x127e392b0, 7;
L_0x127ef54f0 .concat [ 8 8 8 8], v0x127e392b0_4, v0x127e392b0_5, v0x127e392b0_6, v0x127e392b0_7;
v0x127e392b0_8 .array/port v0x127e392b0, 8;
v0x127e392b0_9 .array/port v0x127e392b0, 9;
v0x127e392b0_10 .array/port v0x127e392b0, 10;
v0x127e392b0_11 .array/port v0x127e392b0, 11;
L_0x127ef55d0 .concat [ 8 8 8 8], v0x127e392b0_8, v0x127e392b0_9, v0x127e392b0_10, v0x127e392b0_11;
v0x127e392b0_12 .array/port v0x127e392b0, 12;
v0x127e392b0_13 .array/port v0x127e392b0, 13;
v0x127e392b0_14 .array/port v0x127e392b0, 14;
v0x127e392b0_15 .array/port v0x127e392b0, 15;
L_0x127ef5740 .concat [ 8 8 8 8], v0x127e392b0_12, v0x127e392b0_13, v0x127e392b0_14, v0x127e392b0_15;
v0x127e392b0_16 .array/port v0x127e392b0, 16;
v0x127e392b0_17 .array/port v0x127e392b0, 17;
v0x127e392b0_18 .array/port v0x127e392b0, 18;
v0x127e392b0_19 .array/port v0x127e392b0, 19;
L_0x127ef5840 .concat [ 8 8 8 8], v0x127e392b0_16, v0x127e392b0_17, v0x127e392b0_18, v0x127e392b0_19;
v0x127e392b0_20 .array/port v0x127e392b0, 20;
v0x127e392b0_21 .array/port v0x127e392b0, 21;
v0x127e392b0_22 .array/port v0x127e392b0, 22;
v0x127e392b0_23 .array/port v0x127e392b0, 23;
L_0x127ef59c0 .concat [ 8 8 8 8], v0x127e392b0_20, v0x127e392b0_21, v0x127e392b0_22, v0x127e392b0_23;
v0x127e392b0_24 .array/port v0x127e392b0, 24;
v0x127e392b0_25 .array/port v0x127e392b0, 25;
v0x127e392b0_26 .array/port v0x127e392b0, 26;
v0x127e392b0_27 .array/port v0x127e392b0, 27;
L_0x127ef5ab0 .concat [ 8 8 8 8], v0x127e392b0_24, v0x127e392b0_25, v0x127e392b0_26, v0x127e392b0_27;
v0x127e392b0_28 .array/port v0x127e392b0, 28;
v0x127e392b0_29 .array/port v0x127e392b0, 29;
v0x127e392b0_30 .array/port v0x127e392b0, 30;
v0x127e392b0_31 .array/port v0x127e392b0, 31;
L_0x127ef5c40 .concat [ 8 8 8 8], v0x127e392b0_28, v0x127e392b0_29, v0x127e392b0_30, v0x127e392b0_31;
v0x127e392b0_32 .array/port v0x127e392b0, 32;
v0x127e392b0_33 .array/port v0x127e392b0, 33;
v0x127e392b0_34 .array/port v0x127e392b0, 34;
v0x127e392b0_35 .array/port v0x127e392b0, 35;
L_0x127ef5d50 .concat [ 8 8 8 8], v0x127e392b0_32, v0x127e392b0_33, v0x127e392b0_34, v0x127e392b0_35;
v0x127e392b0_36 .array/port v0x127e392b0, 36;
v0x127e392b0_37 .array/port v0x127e392b0, 37;
v0x127e392b0_38 .array/port v0x127e392b0, 38;
v0x127e392b0_39 .array/port v0x127e392b0, 39;
L_0x127ef5ec0 .concat [ 8 8 8 8], v0x127e392b0_36, v0x127e392b0_37, v0x127e392b0_38, v0x127e392b0_39;
S_0x127e5d190 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 114, 12 114 0, S_0x127e6ada0;
 .timescale 0 0;
v0x127e6b510_0 .var/i "i", 31 0;
S_0x127ee1a80 .scope module, "forwardALUOp1" "mux4_1" 2 280, 6 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x127ee1c70_0 .net "i0", 31 0, v0x127e2e9c0_0;  alias, 1 drivers
v0x127ee1d40_0 .net "i1", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127ee1dd0_0 .net "i2", 31 0, v0x127ee5e00_0;  alias, 1 drivers
o0x12811e430 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ee1ec0_0 .net "i3", 31 0, o0x12811e430;  0 drivers
v0x127ee1f70_0 .var "out", 31 0;
v0x127ee2040_0 .net "select", 1 0, v0x127ee3760_0;  alias, 1 drivers
E_0x127ee1bf0/0 .event anyedge, v0x127ee2040_0, v0x127e2e9c0_0, v0x127e3d330_0, v0x127e3cd10_0;
E_0x127ee1bf0/1 .event anyedge, v0x127ee1ec0_0;
E_0x127ee1bf0 .event/or E_0x127ee1bf0/0, E_0x127ee1bf0/1;
S_0x127ee2160 .scope module, "forwardALUOp2" "mux4_1" 2 288, 6 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x127ee2430_0 .net "i0", 31 0, v0x127e52da0_0;  alias, 1 drivers
v0x127ee2500_0 .net "i1", 31 0, v0x127e383e0_0;  alias, 1 drivers
v0x127ee2590_0 .net "i2", 31 0, v0x127ee5e00_0;  alias, 1 drivers
o0x12811e5b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ee2640_0 .net "i3", 31 0, o0x12811e5b0;  0 drivers
v0x127ee26f0_0 .var "out", 31 0;
v0x127ee27d0_0 .net "select", 1 0, v0x127ee37f0_0;  alias, 1 drivers
E_0x127ee23b0/0 .event anyedge, v0x127ee27d0_0, v0x127e52da0_0, v0x127e3d330_0, v0x127e3cd10_0;
E_0x127ee23b0/1 .event anyedge, v0x127ee2640_0;
E_0x127ee23b0 .event/or E_0x127ee23b0/0, E_0x127ee23b0/1;
S_0x127ee2900 .scope module, "fwUnit" "forwardingUnit" 2 215, 13 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opCode";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /INPUT 5 "EX_MEM_rd";
    .port_info 5 /INPUT 5 "MEM_WB_rd";
    .port_info 6 /INPUT 5 "IF_ID_rs1";
    .port_info 7 /INPUT 5 "IF_ID_rs2";
    .port_info 8 /INPUT 5 "ID_EX_rs1";
    .port_info 9 /INPUT 5 "ID_EX_rs2";
    .port_info 10 /INPUT 1 "regWrite_ID_EX";
    .port_info 11 /INPUT 1 "regWrite_EX_MEM";
    .port_info 12 /INPUT 1 "regWrite_MEM_WB";
    .port_info 13 /INPUT 1 "load_ID_EX";
    .port_info 14 /INPUT 1 "load_EX_MEM";
    .port_info 15 /INPUT 2 "branch";
    .port_info 16 /OUTPUT 2 "forwardOp1";
    .port_info 17 /OUTPUT 2 "forwardOp2";
    .port_info 18 /OUTPUT 2 "ID_forwardOp1";
    .port_info 19 /OUTPUT 2 "ID_forwardOp2";
    .port_info 20 /OUTPUT 1 "nop";
P_0x127ee2ac0 .param/l "bOp" 0 13 3, C4<1100011>;
P_0x127ee2b00 .param/l "jalrOp" 0 13 4, C4<1100111>;
v0x127ee2f50_0 .net "EX_MEM_rd", 4 0, v0x127e69730_0;  alias, 1 drivers
v0x127ee3030_0 .net "ID_EX_rd", 4 0, v0x127e0e7c0_0;  alias, 1 drivers
v0x127ee3100_0 .net "ID_EX_rs1", 4 0, v0x127e164b0_0;  alias, 1 drivers
v0x127ee3190_0 .net "ID_EX_rs2", 4 0, v0x137e2d180_0;  alias, 1 drivers
v0x127ee3240_0 .var "ID_forwardOp1", 1 0;
v0x127ee3310_0 .var "ID_forwardOp2", 1 0;
v0x127ee33c0_0 .net "IF_ID_rs1", 4 0, L_0x127ef4d40;  1 drivers
v0x127ee3450_0 .net "IF_ID_rs2", 4 0, L_0x127ef4de0;  1 drivers
v0x127ee3500_0 .net "MEM_WB_rd", 4 0, v0x127e60990_0;  alias, 1 drivers
o0x12811e790 .functor BUFZ 2, C4<zz>; HiZ drive
v0x127ee3640_0 .net "branch", 1 0, o0x12811e790;  0 drivers
v0x127ee36d0_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127ee3760_0 .var "forwardOp1", 1 0;
v0x127ee37f0_0 .var "forwardOp2", 1 0;
o0x12811e7c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127ee38a0_0 .net "load_EX_MEM", 0 0, o0x12811e7c0;  0 drivers
v0x127ee3930_0 .net "load_ID_EX", 0 0, v0x127e6c750_0;  alias, 1 drivers
v0x127ee3a00_0 .var "nop", 0 0;
v0x127ee3a90_0 .net "opCode", 6 0, L_0x127ef4ca0;  1 drivers
v0x127ee3c20_0 .net "regWrite_EX_MEM", 0 0, v0x127e67bf0_0;  alias, 1 drivers
v0x127ee3cf0_0 .net "regWrite_ID_EX", 0 0, v0x127e9f3d0_0;  alias, 1 drivers
v0x127ee3d80_0 .net "regWrite_MEM_WB", 0 0, v0x127e5f8b0_0;  alias, 1 drivers
v0x127ee3e10_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
E_0x127ee2ea0/0 .event anyedge, v0x127e3ebb0_0, v0x127e179c0_0, v0x127e69060_0, v0x127ee33c0_0;
E_0x127ee2ea0/1 .event anyedge, v0x127ee3450_0, v0x127ee3a90_0, v0x127ee38a0_0, v0x127e69730_0;
E_0x127ee2ea0/2 .event anyedge, v0x127e5c8c0_0, v0x127e67bf0_0, v0x127e164b0_0, v0x127e60990_0;
E_0x127ee2ea0/3 .event anyedge, v0x127e5f8b0_0, v0x137e2d180_0;
E_0x127ee2ea0 .event/or E_0x127ee2ea0/0, E_0x127ee2ea0/1, E_0x127ee2ea0/2, E_0x127ee2ea0/3;
S_0x127ee4030 .scope module, "immediateGen" "immGen" 2 180, 14 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "out";
P_0x127ee41f0 .param/l "addiwOp" 0 14 6, C4<0010011>;
P_0x127ee4230 .param/l "andiOp" 0 14 7, C4<0011011>;
P_0x127ee4270 .param/l "beqOp" 0 14 13, C4<1100011>;
P_0x127ee42b0 .param/l "bneOp" 0 14 14, C4<1100011>;
P_0x127ee42f0 .param/l "jalOp" 0 14 15, C4<1101111>;
P_0x127ee4330 .param/l "jalrOp" 0 14 8, C4<1100111>;
P_0x127ee4370 .param/l "lhOp" 0 14 9, C4<0000011>;
P_0x127ee43b0 .param/l "luiOp" 0 14 16, C4<0111000>;
P_0x127ee43f0 .param/l "lwOp" 0 14 10, C4<0000011>;
P_0x127ee4430 .param/l "oriOp" 0 14 11, C4<0010011>;
P_0x127ee4470 .param/l "sbOp" 0 14 17, C4<0100011>;
P_0x127ee44b0 .param/l "swOp" 0 14 18, C4<0100011>;
v0x127ee48c0_0 .net "instruction", 31 0, v0x127e87c30_0;  alias, 1 drivers
v0x127ee4970_0 .var "out", 31 0;
E_0x127ee4860 .event anyedge, v0x127e87c30_0;
S_0x127ee4a40 .scope module, "instMem" "InstructionCache" 2 122, 15 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "instructionAddress";
    .port_info 3 /OUTPUT 32 "instruction";
v0x127ee5070_0 .net *"_ivl_1", 19 0, L_0x127ef1f40;  1 drivers
L_0x1281500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ee5130_0 .net *"_ivl_5", 1 0, L_0x1281500a0;  1 drivers
v0x127ee51d0_0 .net "byte_offset", 1 0, L_0x127ef2360;  1 drivers
v0x127ee5260_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127ee52f0 .array "data_array", 1023 0, 31 0;
v0x127ee5390_0 .net "index", 5 0, L_0x127ef2100;  1 drivers
v0x127ee5440_0 .var "instruction", 31 0;
v0x127ee54e0_0 .net "instructionAddress", 31 0, v0x127ee72e0_0;  alias, 1 drivers
v0x127ee55b0 .array "memory", 0 65535, 7 0;
v0x127ee56c0_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
v0x127ee5750_0 .net "tag", 21 0, L_0x127ef1fe0;  1 drivers
v0x127ee57f0 .array "tag_array", 0 63, 19 0;
v0x127ee5890 .array "valid_array", 0 63, 0 0;
v0x127ee5920_0 .net "word_offset", 3 0, L_0x127ef22c0;  1 drivers
E_0x127ee4d80/0 .event negedge, v0x127e41690_0;
E_0x127ee4d80/1 .event posedge, v0x127e3ebb0_0, v0x127e41690_0;
E_0x127ee4d80 .event/or E_0x127ee4d80/0, E_0x127ee4d80/1;
L_0x127ef1f40 .part v0x127ee72e0_0, 12, 20;
L_0x127ef1fe0 .concat [ 20 2 0 0], L_0x127ef1f40, L_0x1281500a0;
L_0x127ef2100 .part v0x127ee72e0_0, 6, 6;
L_0x127ef22c0 .part v0x127ee72e0_0, 2, 4;
L_0x127ef2360 .part v0x127ee72e0_0, 0, 2;
S_0x127ee4de0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 15 72, 15 72 0, S_0x127ee4a40;
 .timescale 0 0;
v0x127ee4fb0_0 .var/i "i", 31 0;
S_0x127ee5a30 .scope module, "memtoRegMux" "mux2_1" 2 383, 16 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x127ee5c80_0 .net "i0", 31 0, L_0x127ef71c0;  alias, 1 drivers
v0x127ee5d40_0 .net "i1", 31 0, v0x127e66f60_0;  alias, 1 drivers
v0x127ee5e00_0 .var "out", 31 0;
v0x127ee5f30_0 .net "select", 0 0, v0x127e61a70_0;  alias, 1 drivers
E_0x127e6cf00 .event anyedge, v0x127e61a70_0, v0x127ee5c80_0, v0x127e66f60_0;
S_0x127ee5fe0 .scope module, "pcBranchAdderMux" "mux2_1" 2 110, 16 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x127ee6270_0 .net "i0", 31 0, v0x127ee4970_0;  alias, 1 drivers
v0x127ee6360_0 .net "i1", 31 0, v0x127e3c0d0_0;  alias, 1 drivers
v0x127ee6440_0 .var "out", 31 0;
v0x127ee64d0_0 .net "select", 0 0, v0x127e3b090_0;  alias, 1 drivers
E_0x127ee6200 .event anyedge, v0x127e17410_0, v0x127e6ce30_0, v0x127e3fe10_0;
S_0x127ee65d0 .scope module, "pcMux" "mux2_1" 2 86, 16 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x127ee6860_0 .net "i0", 31 0, L_0x127ef1c20;  alias, 1 drivers
v0x127ee6930_0 .net "i1", 31 0, L_0x127ef1d60;  alias, 1 drivers
v0x127ee69e0_0 .var "out", 31 0;
v0x127ee6a90_0 .net "select", 0 0, v0x127e41cb0_0;  alias, 1 drivers
E_0x127ee67f0 .event anyedge, v0x127e41cb0_0, v0x127e55d50_0, v0x127e4df10_0;
S_0x127ee6b90 .scope module, "programCounter" "PC" 2 93, 17 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextAddress";
    .port_info 1 /INPUT 32 "immediate";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "nop";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /OUTPUT 32 "readAddress";
v0x127ee6e40_0 .net "branch", 0 0, v0x127e41cb0_0;  alias, 1 drivers
v0x127ee6f20_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127ee70b0_0 .net "immediate", 31 0, v0x127ee4970_0;  alias, 1 drivers
v0x127ee7140_0 .net "nextAddress", 31 0, v0x127ee69e0_0;  alias, 1 drivers
v0x127ee71d0_0 .net "nop", 0 0, v0x127ee3a00_0;  alias, 1 drivers
v0x127ee72e0_0 .var "readAddress", 31 0;
v0x127ee7370_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
S_0x127ee7520 .scope module, "registerFile" "registerFile" 2 159, 18 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "r1";
    .port_info 10 /OUTPUT 32 "r2";
    .port_info 11 /OUTPUT 32 "r3";
    .port_info 12 /OUTPUT 32 "r4";
    .port_info 13 /OUTPUT 32 "r5";
    .port_info 14 /OUTPUT 32 "r6";
    .port_info 15 /OUTPUT 32 "r7";
    .port_info 16 /OUTPUT 32 "r8";
    .port_info 17 /OUTPUT 32 "r9";
    .port_info 18 /OUTPUT 32 "r10";
    .port_info 19 /OUTPUT 32 "r11";
    .port_info 20 /OUTPUT 32 "r12";
    .port_info 21 /OUTPUT 32 "r13";
    .port_info 22 /OUTPUT 32 "r14";
    .port_info 23 /OUTPUT 32 "r15";
    .port_info 24 /OUTPUT 32 "r16";
    .port_info 25 /OUTPUT 32 "r17";
    .port_info 26 /OUTPUT 32 "r18";
    .port_info 27 /OUTPUT 32 "r19";
    .port_info 28 /OUTPUT 32 "r20";
    .port_info 29 /OUTPUT 32 "r21";
    .port_info 30 /OUTPUT 32 "r22";
    .port_info 31 /OUTPUT 32 "r23";
    .port_info 32 /OUTPUT 32 "r24";
    .port_info 33 /OUTPUT 32 "r25";
    .port_info 34 /OUTPUT 32 "r26";
    .port_info 35 /OUTPUT 32 "r27";
    .port_info 36 /OUTPUT 32 "r28";
    .port_info 37 /OUTPUT 32 "r29";
    .port_info 38 /OUTPUT 32 "r30";
    .port_info 39 /OUTPUT 32 "r31";
    .port_info 40 /OUTPUT 32 "r32";
L_0x127ef2c40 .functor BUFZ 32, L_0x127ef2a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127ef2f30 .functor BUFZ 32, L_0x127ef2d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_0 .array/port v0x127ee9ee0, 0;
L_0x127ef3020 .functor BUFZ 32, v0x127ee9ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_1 .array/port v0x127ee9ee0, 1;
L_0x127ef30d0 .functor BUFZ 32, v0x127ee9ee0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_2 .array/port v0x127ee9ee0, 2;
L_0x127ef3180 .functor BUFZ 32, v0x127ee9ee0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_3 .array/port v0x127ee9ee0, 3;
L_0x127ef3260 .functor BUFZ 32, v0x127ee9ee0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_4 .array/port v0x127ee9ee0, 4;
L_0x127ef3310 .functor BUFZ 32, v0x127ee9ee0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_5 .array/port v0x127ee9ee0, 5;
L_0x127ef3400 .functor BUFZ 32, v0x127ee9ee0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_6 .array/port v0x127ee9ee0, 6;
L_0x127ef34b0 .functor BUFZ 32, v0x127ee9ee0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_7 .array/port v0x127ee9ee0, 7;
L_0x127ef35b0 .functor BUFZ 32, v0x127ee9ee0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_8 .array/port v0x127ee9ee0, 8;
L_0x127ef3620 .functor BUFZ 32, v0x127ee9ee0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_9 .array/port v0x127ee9ee0, 9;
L_0x127ef3730 .functor BUFZ 32, v0x127ee9ee0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_10 .array/port v0x127ee9ee0, 10;
L_0x127ef37e0 .functor BUFZ 32, v0x127ee9ee0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_11 .array/port v0x127ee9ee0, 11;
L_0x127ef38c0 .functor BUFZ 32, v0x127ee9ee0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_12 .array/port v0x127ee9ee0, 12;
L_0x127ef3970 .functor BUFZ 32, v0x127ee9ee0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_13 .array/port v0x127ee9ee0, 13;
L_0x127ef3850 .functor BUFZ 32, v0x127ee9ee0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_14 .array/port v0x127ee9ee0, 14;
L_0x127ef3aa0 .functor BUFZ 32, v0x127ee9ee0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_15 .array/port v0x127ee9ee0, 15;
L_0x127ef3be0 .functor BUFZ 32, v0x127ee9ee0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_16 .array/port v0x127ee9ee0, 16;
L_0x127ef39e0 .functor BUFZ 32, v0x127ee9ee0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_17 .array/port v0x127ee9ee0, 17;
L_0x127ef3d70 .functor BUFZ 32, v0x127ee9ee0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_18 .array/port v0x127ee9ee0, 18;
L_0x127ef3b50 .functor BUFZ 32, v0x127ee9ee0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_19 .array/port v0x127ee9ee0, 19;
L_0x127ef3f10 .functor BUFZ 32, v0x127ee9ee0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_20 .array/port v0x127ee9ee0, 20;
L_0x127ef3cd0 .functor BUFZ 32, v0x127ee9ee0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_21 .array/port v0x127ee9ee0, 21;
L_0x127ef40c0 .functor BUFZ 32, v0x127ee9ee0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_22 .array/port v0x127ee9ee0, 22;
L_0x127ef3e60 .functor BUFZ 32, v0x127ee9ee0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_23 .array/port v0x127ee9ee0, 23;
L_0x127ef4240 .functor BUFZ 32, v0x127ee9ee0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_24 .array/port v0x127ee9ee0, 24;
L_0x127ef4000 .functor BUFZ 32, v0x127ee9ee0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_25 .array/port v0x127ee9ee0, 25;
L_0x127ef43d0 .functor BUFZ 32, v0x127ee9ee0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_26 .array/port v0x127ee9ee0, 26;
L_0x127ef4170 .functor BUFZ 32, v0x127ee9ee0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_27 .array/port v0x127ee9ee0, 27;
L_0x127ef4570 .functor BUFZ 32, v0x127ee9ee0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_28 .array/port v0x127ee9ee0, 28;
L_0x127ef42f0 .functor BUFZ 32, v0x127ee9ee0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_29 .array/port v0x127ee9ee0, 29;
L_0x127ef4720 .functor BUFZ 32, v0x127ee9ee0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_30 .array/port v0x127ee9ee0, 30;
L_0x127ef4480 .functor BUFZ 32, v0x127ee9ee0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee9ee0_31 .array/port v0x127ee9ee0, 31;
L_0x127ef4620 .functor BUFZ 32, v0x127ee9ee0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x127ee7e50_0 .net *"_ivl_0", 31 0, L_0x127ef2a60;  1 drivers
v0x127ee7f10_0 .net *"_ivl_10", 6 0, L_0x127ef2dd0;  1 drivers
L_0x128150208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ee7fc0_0 .net *"_ivl_13", 1 0, L_0x128150208;  1 drivers
v0x127ee8080_0 .net *"_ivl_2", 6 0, L_0x127ef2b00;  1 drivers
L_0x1281501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127ee8130_0 .net *"_ivl_5", 1 0, L_0x1281501c0;  1 drivers
v0x127ee8220_0 .net *"_ivl_8", 31 0, L_0x127ef2d30;  1 drivers
v0x127ee82d0_0 .net "clock", 0 0, v0x127eeccb0_0;  alias, 1 drivers
v0x127ee8360_0 .net "r1", 31 0, L_0x127ef3020;  alias, 1 drivers
v0x127ee8410_0 .net "r10", 31 0, L_0x127ef3730;  alias, 1 drivers
v0x127ee8520_0 .net "r11", 31 0, L_0x127ef37e0;  alias, 1 drivers
v0x127ee85d0_0 .net "r12", 31 0, L_0x127ef38c0;  alias, 1 drivers
v0x127ee8680_0 .net "r13", 31 0, L_0x127ef3970;  alias, 1 drivers
v0x127ee8730_0 .net "r14", 31 0, L_0x127ef3850;  alias, 1 drivers
v0x127ee87e0_0 .net "r15", 31 0, L_0x127ef3aa0;  alias, 1 drivers
v0x127ee8890_0 .net "r16", 31 0, L_0x127ef3be0;  alias, 1 drivers
v0x127ee8940_0 .net "r17", 31 0, L_0x127ef39e0;  alias, 1 drivers
v0x127ee89f0_0 .net "r18", 31 0, L_0x127ef3d70;  alias, 1 drivers
v0x127ee8b80_0 .net "r19", 31 0, L_0x127ef3b50;  alias, 1 drivers
v0x127ee8c10_0 .net "r2", 31 0, L_0x127ef30d0;  alias, 1 drivers
v0x127ee8cc0_0 .net "r20", 31 0, L_0x127ef3f10;  alias, 1 drivers
v0x127ee8d70_0 .net "r21", 31 0, L_0x127ef3cd0;  alias, 1 drivers
v0x127ee8e20_0 .net "r22", 31 0, L_0x127ef40c0;  alias, 1 drivers
v0x127ee8ed0_0 .net "r23", 31 0, L_0x127ef3e60;  alias, 1 drivers
v0x127ee8f80_0 .net "r24", 31 0, L_0x127ef4240;  alias, 1 drivers
v0x127ee9030_0 .net "r25", 31 0, L_0x127ef4000;  alias, 1 drivers
v0x127ee90e0_0 .net "r26", 31 0, L_0x127ef43d0;  alias, 1 drivers
v0x127ee9190_0 .net "r27", 31 0, L_0x127ef4170;  alias, 1 drivers
v0x127ee9240_0 .net "r28", 31 0, L_0x127ef4570;  alias, 1 drivers
v0x127ee92f0_0 .net "r29", 31 0, L_0x127ef42f0;  alias, 1 drivers
v0x127ee93a0_0 .net "r3", 31 0, L_0x127ef3180;  alias, 1 drivers
v0x127ee9450_0 .net "r30", 31 0, L_0x127ef4720;  alias, 1 drivers
v0x127ee9500_0 .net "r31", 31 0, L_0x127ef4480;  alias, 1 drivers
v0x127ee95b0_0 .net "r32", 31 0, L_0x127ef4620;  alias, 1 drivers
v0x127ee8aa0_0 .net "r4", 31 0, L_0x127ef3260;  alias, 1 drivers
v0x127ee9840_0 .net "r5", 31 0, L_0x127ef3310;  alias, 1 drivers
v0x127ee98d0_0 .net "r6", 31 0, L_0x127ef3400;  alias, 1 drivers
v0x127ee9970_0 .net "r7", 31 0, L_0x127ef34b0;  alias, 1 drivers
v0x127ee9a20_0 .net "r8", 31 0, L_0x127ef35b0;  alias, 1 drivers
v0x127ee9ad0_0 .net "r9", 31 0, L_0x127ef3620;  alias, 1 drivers
v0x127ee9b80_0 .net "readData1", 31 0, L_0x127ef2c40;  alias, 1 drivers
v0x127ee9c60_0 .net "readData2", 31 0, L_0x127ef2f30;  alias, 1 drivers
v0x127ee9cf0_0 .net "readReg1", 4 0, L_0x127ef48e0;  1 drivers
v0x127ee9d80_0 .net "readReg2", 4 0, L_0x127ef4980;  1 drivers
v0x127ee9e10_0 .net "regWrite", 0 0, v0x127e5f8b0_0;  alias, 1 drivers
v0x127ee9ee0 .array "registers", 0 31, 31 0;
v0x127eea250_0 .net "reset", 0 0, v0x127ef0a70_0;  alias, 1 drivers
v0x127eea2e0_0 .net "writeData", 31 0, v0x127ee5e00_0;  alias, 1 drivers
v0x127eea380_0 .net "writeReg", 4 0, v0x127e60990_0;  alias, 1 drivers
E_0x127ee6d50/0 .event anyedge, v0x127e3ebb0_0, v0x127e3cd10_0, v0x127e60990_0;
E_0x127ee6d50/1 .event posedge, v0x127e5f8b0_0;
E_0x127ee6d50 .event/or E_0x127ee6d50/0, E_0x127ee6d50/1;
L_0x127ef2a60 .array/port v0x127ee9ee0, L_0x127ef2b00;
L_0x127ef2b00 .concat [ 5 2 0 0], L_0x127ef48e0, L_0x1281501c0;
L_0x127ef2d30 .array/port v0x127ee9ee0, L_0x127ef2dd0;
L_0x127ef2dd0 .concat [ 5 2 0 0], L_0x127ef4980, L_0x128150208;
S_0x127ee7bc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 18 41, 18 41 0, S_0x127ee7520;
 .timescale 0 0;
v0x127ee7d90_0 .var/i "i", 31 0;
S_0x127eea820 .scope module, "selectALUOp2" "mux4_1" 2 296, 6 1 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x127eea9d0_0 .net "i0", 31 0, v0x127ee26f0_0;  alias, 1 drivers
v0x127eeaac0_0 .net "i1", 31 0, v0x127e6d510_0;  alias, 1 drivers
v0x127eeab50_0 .net "i2", 31 0, v0x127e61380_0;  alias, 1 drivers
o0x1281207d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127eeac20_0 .net "i3", 31 0, o0x1281207d0;  0 drivers
v0x127eeacb0_0 .var "out", 31 0;
v0x127eead80_0 .net "select", 1 0, v0x127e63540_0;  alias, 1 drivers
E_0x127ee77a0/0 .event anyedge, v0x127e63540_0, v0x127e68990_0, v0x127e6d510_0, v0x127e61380_0;
E_0x127ee77a0/1 .event anyedge, v0x127eeac20_0;
E_0x127ee77a0 .event/or E_0x127ee77a0/0, E_0x127ee77a0/1;
S_0x127eeaeb0 .scope module, "signExtenderDUT" "signExtender" 2 376, 19 2 0, S_0x127e55a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lh";
    .port_info 1 /INPUT 32 "inputData";
    .port_info 2 /OUTPUT 32 "outputData";
v0x127eeb0e0_0 .net *"_ivl_1", 0 0, L_0x127ef6b90;  1 drivers
v0x127eeb1a0_0 .net *"_ivl_2", 15 0, L_0x127ef6c30;  1 drivers
v0x127eeb240_0 .net *"_ivl_5", 15 0, L_0x127ef6e20;  1 drivers
v0x127eeb2e0_0 .net *"_ivl_6", 31 0, L_0x127ef7120;  1 drivers
v0x127eeb390_0 .net "inputData", 31 0, v0x127e64d10_0;  alias, 1 drivers
v0x127eeb470_0 .net "lh", 0 0, v0x127e62b50_0;  alias, 1 drivers
v0x127eeb520_0 .net "outputData", 31 0, L_0x127ef71c0;  alias, 1 drivers
L_0x127ef6b90 .part v0x127e64d10_0, 15, 1;
LS_0x127ef6c30_0_0 .concat [ 1 1 1 1], L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90;
LS_0x127ef6c30_0_4 .concat [ 1 1 1 1], L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90;
LS_0x127ef6c30_0_8 .concat [ 1 1 1 1], L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90;
LS_0x127ef6c30_0_12 .concat [ 1 1 1 1], L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90, L_0x127ef6b90;
L_0x127ef6c30 .concat [ 4 4 4 4], LS_0x127ef6c30_0_0, LS_0x127ef6c30_0_4, LS_0x127ef6c30_0_8, LS_0x127ef6c30_0_12;
L_0x127ef6e20 .part v0x127e64d10_0, 0, 16;
L_0x127ef7120 .concat [ 16 16 0 0], L_0x127ef6e20, L_0x127ef6c30;
L_0x127ef71c0 .functor MUXZ 32, v0x127e64d10_0, L_0x127ef7120, v0x127e62b50_0, C4<>;
S_0x127e424f0 .scope module, "instructionMemory" "instructionMemory" 20 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x127ef1330_0 .net *"_ivl_0", 7 0, L_0x127ef72a0;  1 drivers
v0x127ef13c0_0 .net *"_ivl_10", 31 0, L_0x127ef7580;  1 drivers
v0x127ef1450_0 .net *"_ivl_12", 7 0, L_0x127ef7700;  1 drivers
L_0x1281502e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x127ef14e0_0 .net/2u *"_ivl_14", 31 0, L_0x1281502e0;  1 drivers
v0x127ef1570_0 .net *"_ivl_16", 31 0, L_0x127ef77d0;  1 drivers
v0x127ef1640_0 .net *"_ivl_18", 7 0, L_0x127ef7910;  1 drivers
L_0x128150250 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x127ef16d0_0 .net/2u *"_ivl_2", 31 0, L_0x128150250;  1 drivers
v0x127ef1780_0 .net *"_ivl_4", 31 0, L_0x127ef73c0;  1 drivers
v0x127ef1830_0 .net *"_ivl_6", 7 0, L_0x127ef74c0;  1 drivers
L_0x128150298 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x127ef1940_0 .net/2u *"_ivl_8", 31 0, L_0x128150298;  1 drivers
v0x127ef19f0_0 .net "instruction", 31 0, L_0x127ef7a70;  1 drivers
o0x128120ce0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127ef1aa0_0 .net "instructionAddress", 31 0, o0x128120ce0;  0 drivers
v0x127ef1b50 .array "memory", 0 65535, 7 0;
L_0x127ef72a0 .array/port v0x127ef1b50, L_0x127ef73c0;
L_0x127ef73c0 .arith/sum 32, o0x128120ce0, L_0x128150250;
L_0x127ef74c0 .array/port v0x127ef1b50, L_0x127ef7580;
L_0x127ef7580 .arith/sum 32, o0x128120ce0, L_0x128150298;
L_0x127ef7700 .array/port v0x127ef1b50, L_0x127ef77d0;
L_0x127ef77d0 .arith/sum 32, o0x128120ce0, L_0x1281502e0;
L_0x127ef7910 .array/port v0x127ef1b50, o0x128120ce0;
L_0x127ef7a70 .concat [ 8 8 8 8], L_0x127ef7910, L_0x127ef7700, L_0x127ef74c0, L_0x127ef72a0;
    .scope S_0x127ee65d0;
T_0 ;
    %wait E_0x127ee67f0;
    %load/vec4 v0x127ee6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x127ee6860_0;
    %assign/vec4 v0x127ee69e0_0, 0;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x127ee6930_0;
    %assign/vec4 v0x127ee69e0_0, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x127ee6b90;
T_1 ;
    %wait E_0x127e38aa0;
    %load/vec4 v0x127ee7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127ee72e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127ee7140_0;
    %assign/vec4 v0x127ee72e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127ee6b90;
T_2 ;
    %wait E_0x127e42310;
    %load/vec4 v0x127ee71d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x127ee72e0_0;
    %subi 4, 0, 32;
    %assign/vec4 v0x127ee72e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127ee6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x127ee7140_0;
    %assign/vec4 v0x127ee72e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127ee5fe0;
T_3 ;
    %wait E_0x127ee6200;
    %load/vec4 v0x127ee64d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x127ee6270_0;
    %assign/vec4 v0x127ee6440_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x127ee6360_0;
    %assign/vec4 v0x127ee6440_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x127ee4a40;
T_4 ;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 49, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee55b0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x127ee4a40;
T_5 ;
    %wait E_0x127ee4d80;
    %load/vec4 v0x127ee56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x127ee4de0;
    %jmp t_0;
    .scope S_0x127ee4de0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127ee4fb0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x127ee4fb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x127ee4fb0_0;
    %store/vec4a v0x127ee5890, 4, 0;
    %load/vec4 v0x127ee4fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127ee4fb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x127ee4a40;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x127ee5390_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x127ee5890, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x127ee5750_0;
    %load/vec4 v0x127ee5390_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x127ee57f0, 4;
    %pad/u 22;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 19, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 18, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 17, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 4, 0, 4;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 23, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 22, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 21, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 20, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 5, 0, 4;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 27, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 26, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 25, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 24, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 6, 0, 4;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 31, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 30, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 29, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 28, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 7, 0, 4;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 35, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 34, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 33, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 32, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 8, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 39, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 38, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 37, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 36, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 9, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 43, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 42, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 41, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 40, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 10, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 47, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 46, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 45, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 44, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 11, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 51, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 50, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 49, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 48, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 12, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 55, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 54, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 53, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 52, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 13, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 59, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 58, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 57, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 56, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 14, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 63, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 62, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 61, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee54e0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 60, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127ee55b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %pushi/vec4 15, 0, 5;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127ee52f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127ee5390_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x127ee5890, 4, 0;
    %load/vec4 v0x127ee5750_0;
    %pad/u 20;
    %load/vec4 v0x127ee5390_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x127ee57f0, 4, 0;
T_5.4 ;
    %load/vec4 v0x127ee5390_0;
    %pad/u 13;
    %pad/u 17;
    %muli 16, 0, 17;
    %pad/u 18;
    %load/vec4 v0x127ee5920_0;
    %pad/u 6;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x127ee52f0, 4;
    %store/vec4 v0x127ee5440_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127e3edd0;
T_6 ;
    %wait E_0x127e38aa0;
    %load/vec4 v0x127e66ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x127e17410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e16d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e87c30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x127e16dd0_0;
    %assign/vec4 v0x127e16d40_0, 0;
    %load/vec4 v0x127e17380_0;
    %assign/vec4 v0x127e87c30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127e3e190;
T_7 ;
    %wait E_0x127e5d850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e6b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3b090_0, 0;
    %load/vec4 v0x127e437e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %load/vec4 v0x127e3bcd0_0;
    %load/vec4 v0x127e3bd60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 160, 0, 10;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 10;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 384, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.16, 4;
    %load/vec4 v0x127e3bcd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 27, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v0x127e3bcd0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3b090_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3b120_0, 0;
    %load/vec4 v0x127e3bcd0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %pad/s 1;
    %assign/vec4 v0x127e43d70_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.28, 4;
    %load/vec4 v0x127e3bcd0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 56, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x127e43130_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e431c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e43e00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x127e3dbe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3cf30_0, 0;
    %load/vec4 v0x127e3bcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %pad/s 1;
    %assign/vec4 v0x127e6b480_0, 0;
T_7.35 ;
T_7.34 ;
T_7.32 ;
T_7.30 ;
T_7.27 ;
T_7.23 ;
T_7.21 ;
T_7.18 ;
T_7.15 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x127ee7520;
T_8 ;
    %wait E_0x127ee6d50;
    %load/vec4 v0x127eea250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0x127ee7bc0;
    %jmp t_2;
    .scope S_0x127ee7bc0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127ee7d90_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x127ee7d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x127ee7d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee9ee0, 0, 4;
    %load/vec4 v0x127ee7d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127ee7d90_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x127ee7520;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x127ee9e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x127eea380_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x127eea2e0_0;
    %load/vec4 v0x127eea380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ee9ee0, 0, 4;
T_8.6 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x127ee4030;
T_9 ;
    %wait E_0x127ee4860;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee48c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 20, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x127ee48c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ee48c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x127ee4970_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x127e40650;
T_10 ;
    %wait E_0x127e3f8b0;
    %load/vec4 v0x127e3bab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x127e3d950_0;
    %assign/vec4 v0x127e3c0d0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x127e3d330_0;
    %assign/vec4 v0x127e3c0d0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x127e3cd10_0;
    %assign/vec4 v0x127e3c0d0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x127e3c6f0_0;
    %assign/vec4 v0x127e3c0d0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x127e40030;
T_11 ;
    %wait E_0x127e3b520;
    %load/vec4 v0x127e39000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x127e3ae70_0;
    %assign/vec4 v0x127e39610_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x127e3a840_0;
    %assign/vec4 v0x127e39610_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x127e3a230_0;
    %assign/vec4 v0x127e39610_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x127e39c20_0;
    %assign/vec4 v0x127e39610_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x127e40c70;
T_12 ;
    %wait E_0x127e42350;
    %load/vec4 v0x127e3ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x127e3e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3f1d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x127e40a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v0x127e41070_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x127e3fe10_0;
    %load/vec4 v0x127e3f7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x127e41690_0;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_12.13, 4;
    %load/vec4 v0x127e41070_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.12, 10;
    %load/vec4 v0x127e3fe10_0;
    %load/vec4 v0x127e3f7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
T_12.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.11, 9;
    %load/vec4 v0x127e41690_0;
    %and;
T_12.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
T_12.17 ;
T_12.15 ;
T_12.10 ;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x127e40c70;
T_13 ;
    %wait E_0x127e42310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e41cb0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x127e40c70;
T_14 ;
    %wait E_0x127e422d0;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x127e41690_0;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x127e3e590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %load/vec4 v0x127e3e590_0;
    %load/vec4 v0x127e41cb0_0;
    %load/vec4 v0x127e3f1d0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %load/vec4 v0x127e3f1d0_0;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.18;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.18;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x127e3e590_0, 0, 2;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_14.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x127e40430_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_14.21;
    %jmp/0xz  T_14.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3f1d0_0, 0, 1;
T_14.20 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x127ee2900;
T_15 ;
    %wait E_0x127ee2ea0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127ee3760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127ee37f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127ee3240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127ee3310_0, 0;
    %load/vec4 v0x127ee3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x127ee3930_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v0x127ee3030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x127ee3030_0;
    %load/vec4 v0x127ee33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x127ee3030_0;
    %load/vec4 v0x127ee3450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x127ee3a90_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_15.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x127ee3a90_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_15.8;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x127ee38a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.12, 10;
    %load/vec4 v0x127ee2f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.11, 9;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee3450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
T_15.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x127ee3030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.16, 4;
    %load/vec4 v0x127ee3cf0_0;
    %and;
T_15.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.15, 9;
    %load/vec4 v0x127ee3030_0;
    %load/vec4 v0x127ee33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x127ee3030_0;
    %load/vec4 v0x127ee3450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
T_15.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
T_15.13 ;
T_15.10 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
T_15.7 ;
T_15.3 ;
    %load/vec4 v0x127ee2f50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.20, 4;
    %load/vec4 v0x127ee3c20_0;
    %and;
T_15.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.19, 9;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee3100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127ee3760_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0x127ee3500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.24, 4;
    %load/vec4 v0x127ee3d80_0;
    %and;
T_15.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.23, 9;
    %load/vec4 v0x127ee3500_0;
    %load/vec4 v0x127ee3100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127ee3760_0, 0;
T_15.21 ;
T_15.18 ;
    %load/vec4 v0x127ee2f50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.28, 4;
    %load/vec4 v0x127ee3c20_0;
    %and;
T_15.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.27, 9;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee3190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.25, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127ee37f0_0, 0;
    %jmp T_15.26;
T_15.25 ;
    %load/vec4 v0x127ee3500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.32, 4;
    %load/vec4 v0x127ee3d80_0;
    %and;
T_15.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.31, 9;
    %load/vec4 v0x127ee3500_0;
    %load/vec4 v0x127ee3190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.29, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127ee37f0_0, 0;
T_15.29 ;
T_15.26 ;
    %load/vec4 v0x127ee3a90_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_15.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x127ee3a90_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_15.35;
    %jmp/0xz  T_15.33, 4;
    %load/vec4 v0x127ee2f50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.39, 4;
    %load/vec4 v0x127ee3c20_0;
    %and;
T_15.39;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.38, 9;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.36, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127ee3240_0, 0;
    %jmp T_15.37;
T_15.36 ;
    %load/vec4 v0x127ee3500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.43, 4;
    %load/vec4 v0x127ee3d80_0;
    %and;
T_15.43;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.42, 9;
    %load/vec4 v0x127ee3500_0;
    %load/vec4 v0x127ee33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.40, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127ee3240_0, 0;
T_15.40 ;
T_15.37 ;
    %load/vec4 v0x127ee2f50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.47, 4;
    %load/vec4 v0x127ee3c20_0;
    %and;
T_15.47;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.46, 9;
    %load/vec4 v0x127ee2f50_0;
    %load/vec4 v0x127ee3450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.44, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127ee3310_0, 0;
    %jmp T_15.45;
T_15.44 ;
    %load/vec4 v0x127ee3500_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.51, 4;
    %load/vec4 v0x127ee3d80_0;
    %and;
T_15.51;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.50, 9;
    %load/vec4 v0x127ee3500_0;
    %load/vec4 v0x127ee3450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.48, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127ee3310_0, 0;
T_15.48 ;
T_15.45 ;
T_15.33 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x127ee2900;
T_16 ;
    %wait E_0x127e42310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ee3a00_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x127e3f3f0;
T_17 ;
    %wait E_0x127e38aa0;
    %load/vec4 v0x127e35e10_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x127e0e730_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e17f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e5c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e4dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e5bd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e63540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e5c520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e61380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e2e9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e52da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e6d510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x127e0e7c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x127e164b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x137e2d180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e6c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e5e0e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x127e35d80_0;
    %assign/vec4 v0x127e9f3d0_0, 0;
    %load/vec4 v0x127e17ff0_0;
    %assign/vec4 v0x127e17f60_0, 0;
    %load/vec4 v0x127e5c200_0;
    %assign/vec4 v0x127e5c170_0, 0;
    %load/vec4 v0x137e26f90_0;
    %assign/vec4 v0x127e4dc20_0, 0;
    %load/vec4 v0x127e15610_0;
    %assign/vec4 v0x127e5bd80_0, 0;
    %load/vec4 v0x127e62460_0;
    %assign/vec4 v0x127e63540_0, 0;
    %load/vec4 v0x127e389f0_0;
    %assign/vec4 v0x127e5c520_0, 0;
    %load/vec4 v0x127e602a0_0;
    %assign/vec4 v0x127e61380_0, 0;
    %load/vec4 v0x127e52d10_0;
    %assign/vec4 v0x127e2e9c0_0, 0;
    %load/vec4 v0x127e9f340_0;
    %assign/vec4 v0x127e52da0_0, 0;
    %load/vec4 v0x127e6ce30_0;
    %assign/vec4 v0x127e6d510_0, 0;
    %load/vec4 v0x127e2e930_0;
    %assign/vec4 v0x127e0e7c0_0, 0;
    %load/vec4 v0x127e16540_0;
    %assign/vec4 v0x127e164b0_0, 0;
    %load/vec4 v0x137e2d210_0;
    %assign/vec4 v0x137e2d180_0, 0;
    %load/vec4 v0x127e6c070_0;
    %assign/vec4 v0x127e6c750_0, 0;
    %load/vec4 v0x127e6dbf0_0;
    %assign/vec4 v0x127e5e0e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x127ee1a80;
T_18 ;
    %wait E_0x127ee1bf0;
    %load/vec4 v0x127ee2040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x127ee1c70_0;
    %assign/vec4 v0x127ee1f70_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x127ee1d40_0;
    %assign/vec4 v0x127ee1f70_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x127ee1dd0_0;
    %assign/vec4 v0x127ee1f70_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x127ee1ec0_0;
    %assign/vec4 v0x127ee1f70_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x127ee2160;
T_19 ;
    %wait E_0x127ee23b0;
    %load/vec4 v0x127ee27d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x127ee2430_0;
    %assign/vec4 v0x127ee26f0_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x127ee2500_0;
    %assign/vec4 v0x127ee26f0_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x127ee2590_0;
    %assign/vec4 v0x127ee26f0_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x127ee2640_0;
    %assign/vec4 v0x127ee26f0_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x127eea820;
T_20 ;
    %wait E_0x127ee77a0;
    %load/vec4 v0x127eead80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x127eea9d0_0;
    %assign/vec4 v0x127eeacb0_0, 0;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x127eeaac0_0;
    %assign/vec4 v0x127eeacb0_0, 0;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x127eeab50_0;
    %assign/vec4 v0x127eeacb0_0, 0;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x127eeac20_0;
    %assign/vec4 v0x127eeacb0_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x127e41ed0;
T_21 ;
    %wait E_0x127e6aa30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e54f80_0, 0;
    %load/vec4 v0x127e55180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %jmp T_21.10;
T_21.0 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %add;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.1 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %sub;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.2 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %and;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.3 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %or;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.4 ;
    %load/vec4 v0x137e45cf0_0;
    %ix/getv 4, v0x137e17fe0_0;
    %shiftl 4;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.5 ;
    %load/vec4 v0x137e45cf0_0;
    %ix/getv 4, v0x137e17fe0_0;
    %shiftr 4;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.6 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %xor;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.7 ;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.12, 8;
T_21.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.12, 8;
 ; End of false expr.
    %blend;
T_21.12;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.8 ;
    %load/vec4 v0x137e17fe0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x137e17fe0_0;
    %assign/vec4 v0x137e59cb0_0, 0;
    %jmp T_21.10;
T_21.10 ;
    %pop/vec4 1;
    %load/vec4 v0x137e45cf0_0;
    %load/vec4 v0x137e17fe0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.14, 8;
T_21.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.14, 8;
 ; End of false expr.
    %blend;
T_21.14;
    %pad/s 1;
    %assign/vec4 v0x137e54f80_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x127e3fa10;
T_22 ;
    %wait E_0x127e38aa0;
    %load/vec4 v0x127e67520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e67bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e6a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e6b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e667e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e18310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e428f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e5d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e383e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x127e69730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e43530_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x127e5c8c0_0;
    %assign/vec4 v0x127e67bf0_0, 0;
    %load/vec4 v0x127e69e00_0;
    %assign/vec4 v0x127e6a4d0_0, 0;
    %load/vec4 v0x127e6abd0_0;
    %assign/vec4 v0x127e6b2b0_0, 0;
    %load/vec4 v0x127e65700_0;
    %assign/vec4 v0x127e667e0_0, 0;
    %load/vec4 v0x127e6b990_0;
    %assign/vec4 v0x127e18310_0, 0;
    %load/vec4 v0x127e179c0_0;
    %assign/vec4 v0x127e428f0_0, 0;
    %load/vec4 v0x127e68990_0;
    %assign/vec4 v0x127e5d050_0, 0;
    %load/vec4 v0x127e37dd0_0;
    %assign/vec4 v0x127e383e0_0, 0;
    %load/vec4 v0x127e69060_0;
    %assign/vec4 v0x127e69730_0, 0;
    %load/vec4 v0x127e42f10_0;
    %assign/vec4 v0x127e43530_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x127e6ada0;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 204, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 13, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %end;
    .thread T_23;
    .scope S_0x127e6ada0;
T_24 ;
    %wait E_0x127e6a7b0;
    %load/vec4 v0x127ee1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_5, S_0x127e5d190;
    %jmp t_4;
    .scope S_0x127e5d190;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e6b510_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x127e6b510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x127e6b510_0;
    %store/vec4a v0x127ee14d0, 4, 0;
    %load/vec4 v0x127e6b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127e6b510_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x127e6ada0;
t_4 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x127ee14d0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x127ee1390_0;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x127ee1430, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 1, 0, 2;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 2, 0, 3;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 3, 0, 3;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 19, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 18, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 17, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 4, 0, 4;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 23, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 22, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 21, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 20, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 5, 0, 4;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 27, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 26, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 25, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 24, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 6, 0, 4;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 31, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 30, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 29, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 28, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 7, 0, 4;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 35, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 34, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 33, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 32, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 8, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 39, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 38, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 37, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 36, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 9, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 43, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 42, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 41, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 40, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 10, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 47, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 46, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 45, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 44, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 11, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 51, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 50, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 49, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 48, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 12, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 55, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 54, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 53, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 52, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 13, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 59, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 58, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 57, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 56, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 14, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 63, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 62, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 61, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e69fd0_0;
    %parti/s 26, 6, 4;
    %concati/vec4 0, 0, 6;
    %addi 60, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x127e392b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %pushi/vec4 15, 0, 5;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x127e68520, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x127ee14d0, 4, 0;
    %load/vec4 v0x127ee1390_0;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x127ee1430, 4, 0;
T_24.4 ;
    %load/vec4 v0x127ee16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %load/vec4 v0x127ee12e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v0x127ee1610_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x127e69fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %load/vec4 v0x127ee1610_0;
    %pad/u 8;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x127ee1560_0;
    %pad/u 6;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e68520, 0, 4;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v0x127ee1610_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x127e69fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %load/vec4 v0x127ee1610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x127e69fd0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %load/vec4 v0x127ee1610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x127e69fd0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %load/vec4 v0x127ee1610_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x127e69fd0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e392b0, 0, 4;
    %load/vec4 v0x127ee1610_0;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x127ee1560_0;
    %pad/u 6;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e68520, 0, 4;
T_24.10 ;
T_24.7 ;
    %load/vec4 v0x127e6bb80_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v0x127ee1560_0;
    %pad/u 6;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x127e68520, 4;
    %store/vec4 v0x127e625a0_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x127e3e7b0;
T_25 ;
    %wait E_0x127e38aa0;
    %load/vec4 v0x127e5e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e5f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e61a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e62b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e64d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e66f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x127e60990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e63c30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x127e5f940_0;
    %assign/vec4 v0x127e5f8b0_0, 0;
    %load/vec4 v0x127e61b00_0;
    %assign/vec4 v0x127e61a70_0, 0;
    %load/vec4 v0x127e62be0_0;
    %assign/vec4 v0x127e62b50_0, 0;
    %load/vec4 v0x127e64da0_0;
    %assign/vec4 v0x127e64d10_0, 0;
    %load/vec4 v0x127e65df0_0;
    %assign/vec4 v0x127e66f60_0, 0;
    %load/vec4 v0x127e60a20_0;
    %assign/vec4 v0x127e60990_0, 0;
    %load/vec4 v0x127e63cc0_0;
    %assign/vec4 v0x127e63c30_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x127ee5a30;
T_26 ;
    %wait E_0x127e6cf00;
    %load/vec4 v0x127ee5f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x127ee5c80_0;
    %assign/vec4 v0x127ee5e00_0, 0;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x127ee5d40_0;
    %assign/vec4 v0x127ee5e00_0, 0;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x127e55a50;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127eecd40_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x127e55a50;
T_28 ;
    %vpi_call 2 393 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 394 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127e55a50 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x127e55a50;
T_29 ;
    %load/vec4 v0x127eecd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127eecd40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127eeccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ef0a70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ef0a70_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 401 "$display", "\012---------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 402 "$display", "Cycle #%d", v0x127eecd40_0 {0 0 0};
    %vpi_call 2 403 "$display", "\012---------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 404 "$display", "############################### IF ###############################" {0 0 0};
    %vpi_call 2 405 "$display", "PCplus4 = %d pcBranched = %d, PCsrc = %b, selected PC = %d", v0x127eeeb40_0, v0x127eeea70_0, v0x127eebf10_0, v0x127ef0fe0_0 {0 0 0};
    %vpi_call 2 406 "$display", "PC output: readAddress = %d", v0x127ef0340_0 {0 0 0};
    %load/vec4 v0x127eee9a0_0;
    %vpi_call 2 407 "$display", "jalr = %b, pcBranchOperand = %d", v0x127eed9e0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 408 "$display", "Instruction Memory: Instruction Address= %d Instruction = %h", v0x127ef0340_0, v0x127eed840_0 {0 0 0};
    %vpi_call 2 409 "$display", "############################### ID ###############################" {0 0 0};
    %vpi_call 2 410 "$display", "CU: opCode = %h, funct3 = %h, funct7 = %h", &PV<v0x127eed910_0, 0, 7>, &PV<v0x127eed910_0, 12, 3>, &PV<v0x127eed910_0, 25, 7> {0 0 0};
    %vpi_call 2 411 "$display", "nop = %b, regWrite = %b, memtoReg = %b, memWrite = %b, sb = %b, lh = %b, ld = %b, ALUsrc = %b, ALUop = %b, jalr = %b Halt = %b", v0x127eee910_0, v0x127ef07f0_0, v0x127eee5d0_0, v0x127eecdd0_0, v0x127ef0ca0_0, v0x127eedc60_0, v0x127eeda70_0, v0x127eeba30_0, v0x127eeb600_0, v0x127eed9e0_0, v0x127eed3a0_0 {0 0 0};
    %load/vec4 v0x127eed6a0_0;
    %vpi_call 2 413 "$display", "immediate = %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 414 "$display", "Rs1 = %d Rs2 = %d", &PV<v0x127eed910_0, 15, 5>, &PV<v0x127eed910_0, 20, 5> {0 0 0};
    %vpi_call 2 415 "$display", "Register file content:" {0 0 0};
    %load/vec4 v0x127eeeca0_0;
    %load/vec4 v0x127eef310_0;
    %vpi_call 2 416 "$display", "x0: %d \011x1: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefaa0_0;
    %load/vec4 v0x127eefd60_0;
    %vpi_call 2 417 "$display", "x2: %d \011x3: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefe10_0;
    %load/vec4 v0x127eefec0_0;
    %vpi_call 2 418 "$display", "x4: %d \011x5: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeff70_0;
    %load/vec4 v0x127ef0020_0;
    %vpi_call 2 419 "$display", "x6: %d \011x7: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127ef00d0_0;
    %load/vec4 v0x127eeed30_0;
    %vpi_call 2 420 "$display", "x8: %d \011x9: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeedc0_0;
    %load/vec4 v0x127eeee50_0;
    %vpi_call 2 421 "$display", "x10: %d\011x11: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeeee0_0;
    %load/vec4 v0x127eeef70_0;
    %vpi_call 2 422 "$display", "x12: %d\011x13: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef000_0;
    %load/vec4 v0x127eef090_0;
    %vpi_call 2 423 "$display", "x14: %d\011x15: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef120_0;
    %load/vec4 v0x127eef1b0_0;
    %vpi_call 2 424 "$display", "x16: %d\011x17: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef260_0;
    %load/vec4 v0x127eef3c0_0;
    %vpi_call 2 425 "$display", "x18: %d\011x19: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef470_0;
    %load/vec4 v0x127eef520_0;
    %vpi_call 2 426 "$display", "x20: %d\011x21: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef5d0_0;
    %load/vec4 v0x127eef680_0;
    %vpi_call 2 427 "$display", "x22: %d\011x23: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef730_0;
    %load/vec4 v0x127eef7e0_0;
    %vpi_call 2 428 "$display", "x24: %d\011x25: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef890_0;
    %load/vec4 v0x127eef940_0;
    %vpi_call 2 429 "$display", "x26: %d\011x27: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef9f0_0;
    %load/vec4 v0x127eefb50_0;
    %vpi_call 2 430 "$display", "x28: %d\011x29: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefc00_0;
    %load/vec4 v0x127eefcb0_0;
    %vpi_call 2 431 "$display", "x30: %d\011x31: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 432 "$display", "ReadData1 = %d ReadData2 = %d", v0x127ef0460_0, v0x127ef05a0_0 {0 0 0};
    %vpi_call 2 433 "$display", "ID_EX_rd = %d EX_MEM_rd = %d MEM_WB_rd = %d", v0x127ef0210_0, v0x127ef0180_0, v0x127ef02a0_0 {0 0 0};
    %vpi_call 2 434 "$display", "IF_ID_rs1 = %d IF_ID_rs2 = %d", &PV<v0x127eed910_0, 15, 5>, &PV<v0x127eed910_0, 20, 5> {0 0 0};
    %vpi_call 2 435 "$display", "ID_EX_rs1 = %d ID_EX_rs2 = %d", v0x127ef0b00_0, v0x127ef0bd0_0 {0 0 0};
    %vpi_call 2 436 "$display", "regWrite EX_MEM = %b regWrite MEM_WB = %b", v0x127ef08c0_0, v0x127ef09e0_0 {0 0 0};
    %vpi_call 2 437 "$display", "load_ID_EX = %b", v0x127eedbd0_0 {0 0 0};
    %vpi_call 2 438 "$display", "Forwarding: forwardOp1 = %b forwardOp2 = %b ID_forwardOp1 = %b ID_forwardOp2 = %b nop = %b, opCode = %h", v0x127eed0a0_0, v0x127eed170_0, v0x127eebbd0_0, v0x127eebc60_0, v0x127eee910_0, &PV<v0x127eed910_0, 0, 7> {0 0 0};
    %vpi_call 2 440 "$display", "Branch unit op1 = %d op2 = %d, PCsrc = %b", v0x127eec030_0, v0x127eec0c0_0, v0x127eebf10_0 {0 0 0};
    %vpi_call 2 441 "$display", "############################### EX ###############################" {0 0 0};
    %vpi_call 2 442 "$display", "ALU: operand 1 = %d operand 2 = %d operation = %h", v0x127eed240_0, v0x127ef0f10_0, v0x127eeb6f0_0 {0 0 0};
    %vpi_call 2 443 "$display", "Result = %d zeroFlag = %d", v0x127eeb7c0_0, v0x127ef12a0_0 {0 0 0};
    %vpi_call 2 444 "$display", "############################### MEM ###############################" {0 0 0};
    %vpi_call 2 445 "$display", "Data address = %d, write Data = %d, output Data = %d", v0x127eeb890_0, v0x127ef0640_0, v0x127eec2c0_0 {0 0 0};
    %vpi_call 2 446 "$display", "Data memory contet:" {0 0 0};
    %vpi_call 2 447 "$display", "m0: %d\011m4: %d", v0x127eedfa0_0, v0x127eee420_0 {0 0 0};
    %vpi_call 2 448 "$display", "m8: %d\011m16: %d", v0x127eee4b0_0, v0x127eee0c0_0 {0 0 0};
    %vpi_call 2 449 "$display", "m20: %d\011m24: %d", v0x127eee150_0, v0x127eee1e0_0 {0 0 0};
    %vpi_call 2 450 "$display", "m28: %d\011m32: %d", v0x127eee270_0, v0x127eee300_0 {0 0 0};
    %vpi_call 2 451 "$display", "m36: %d", v0x127eee390_0 {0 0 0};
    %vpi_call 2 452 "$display", "############################### WB ###############################" {0 0 0};
    %vpi_call 2 453 "$display", "Sign Extender Output = %d ALUresult = %d, select = %b", v0x127ef10b0_0, v0x127eeb920_0, v0x127eee840_0 {0 0 0};
    %vpi_call 2 454 "$display", "Write back data = %d", v0x127ef1210_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ef0a70_0, 0, 1;
T_29.0 ;
    %delay 5, 0;
    %load/vec4 v0x127eeccb0_0;
    %inv;
    %store/vec4 v0x127eeccb0_0, 0, 1;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_0x127e55a50;
T_30 ;
    %wait E_0x137e18290;
    %load/vec4 v0x127eed610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call 2 465 "$finish" {0 0 0};
T_30.0 ;
    %load/vec4 v0x127eecd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127eecd40_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 469 "$display", "\012----------------------------------posedge-----------------------------------------" {0 0 0};
    %vpi_call 2 470 "$display", "Cycle #%d", v0x127eecd40_0 {0 0 0};
    %vpi_call 2 471 "$display", "\012---------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 472 "$display", "############################### IF ###############################" {0 0 0};
    %vpi_call 2 473 "$display", "PCplus4 = %d pcBranched = %d, PCsrc = %b, selected PC = %d", v0x127eeeb40_0, v0x127eeea70_0, v0x127eebf10_0, v0x127ef0fe0_0 {0 0 0};
    %vpi_call 2 474 "$display", "PC output: readAddress = %d", v0x127ef0340_0 {0 0 0};
    %load/vec4 v0x127eee9a0_0;
    %vpi_call 2 475 "$display", "jalr = %b, pcBranchOperand = %d", v0x127eed9e0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 476 "$display", "Instruction Memory: Instruction Address= %d Instruction = %h", v0x127ef0340_0, v0x127eed840_0 {0 0 0};
    %vpi_call 2 477 "$display", "############################### ID ###############################" {0 0 0};
    %vpi_call 2 478 "$display", "CU: opCode = %h, funct3 = %h, funct7 = %h", &PV<v0x127eed910_0, 0, 7>, &PV<v0x127eed910_0, 12, 3>, &PV<v0x127eed910_0, 25, 7> {0 0 0};
    %vpi_call 2 479 "$display", "nop = %b, regWrite = %b, memtoReg = %b, memWrite = %b, sb = %b, lh = %b, ld = %b, ALUsrc = %b, ALUop = %b, jalr = %b Halt = %b", v0x127eee910_0, v0x127ef07f0_0, v0x127eee5d0_0, v0x127eecdd0_0, v0x127ef0ca0_0, v0x127eedc60_0, v0x127eeda70_0, v0x127eeba30_0, v0x127eeb600_0, v0x127eed9e0_0, v0x127eed3a0_0 {0 0 0};
    %load/vec4 v0x127eed6a0_0;
    %vpi_call 2 481 "$display", "immediate = %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 482 "$display", "Rs1 = %d Rs2 = %d", &PV<v0x127eed910_0, 15, 5>, &PV<v0x127eed910_0, 20, 5> {0 0 0};
    %vpi_call 2 483 "$display", "Register file content:" {0 0 0};
    %load/vec4 v0x127eeeca0_0;
    %load/vec4 v0x127eef310_0;
    %vpi_call 2 484 "$display", "x0: %d \011x1: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefaa0_0;
    %load/vec4 v0x127eefd60_0;
    %vpi_call 2 485 "$display", "x2: %d \011x3: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefe10_0;
    %load/vec4 v0x127eefec0_0;
    %vpi_call 2 486 "$display", "x4: %d \011x5: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeff70_0;
    %load/vec4 v0x127ef0020_0;
    %vpi_call 2 487 "$display", "x6: %d \011x7: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127ef00d0_0;
    %load/vec4 v0x127eeed30_0;
    %vpi_call 2 488 "$display", "x8: %d \011x9: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeedc0_0;
    %load/vec4 v0x127eeee50_0;
    %vpi_call 2 489 "$display", "x10: %d\011x11: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eeeee0_0;
    %load/vec4 v0x127eeef70_0;
    %vpi_call 2 490 "$display", "x12: %d\011x13: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef000_0;
    %load/vec4 v0x127eef090_0;
    %vpi_call 2 491 "$display", "x14: %d\011x15: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef120_0;
    %load/vec4 v0x127eef1b0_0;
    %vpi_call 2 492 "$display", "x16: %d\011x17: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef260_0;
    %load/vec4 v0x127eef3c0_0;
    %vpi_call 2 493 "$display", "x18: %d\011x19: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef470_0;
    %load/vec4 v0x127eef520_0;
    %vpi_call 2 494 "$display", "x20: %d\011x21: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef5d0_0;
    %load/vec4 v0x127eef680_0;
    %vpi_call 2 495 "$display", "x22: %d\011x23: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef730_0;
    %load/vec4 v0x127eef7e0_0;
    %vpi_call 2 496 "$display", "x24: %d\011x25: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef890_0;
    %load/vec4 v0x127eef940_0;
    %vpi_call 2 497 "$display", "x26: %d\011x27: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eef9f0_0;
    %load/vec4 v0x127eefb50_0;
    %vpi_call 2 498 "$display", "x28: %d\011x29: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x127eefc00_0;
    %load/vec4 v0x127eefcb0_0;
    %vpi_call 2 499 "$display", "x30: %d\011x31: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 500 "$display", "ReadData1 = %d ReadData2 = %d", v0x127ef0460_0, v0x127ef05a0_0 {0 0 0};
    %vpi_call 2 501 "$display", "ID_EX_rd = %d EX_MEM_rd = %d MEM_WB_rd = %d", v0x127ef0210_0, v0x127ef0180_0, v0x127ef02a0_0 {0 0 0};
    %vpi_call 2 502 "$display", "IF_ID_rs1 = %d IF_ID_rs2 = %d", &PV<v0x127eed910_0, 15, 5>, &PV<v0x127eed910_0, 20, 5> {0 0 0};
    %vpi_call 2 503 "$display", "ID_EX_rs1 = %d ID_EX_rs2 = %d", v0x127ef0b00_0, v0x127ef0bd0_0 {0 0 0};
    %vpi_call 2 504 "$display", "regWrite EX_MEM = %b regWrite MEM_WB = %b", v0x127ef08c0_0, v0x127ef09e0_0 {0 0 0};
    %vpi_call 2 505 "$display", "load_ID_EX = %b", v0x127eedbd0_0 {0 0 0};
    %vpi_call 2 506 "$display", "Forwarding: forwardOp1 = %b forwardOp2 = %b ID_forwardOp1 = %b ID_forwardOp2 = %b nop = %b, opCode = %h", v0x127eed0a0_0, v0x127eed170_0, v0x127eebbd0_0, v0x127eebc60_0, v0x127eee910_0, &PV<v0x127eed910_0, 0, 7> {0 0 0};
    %vpi_call 2 508 "$display", "Branch unit op1 = %d op2 = %d, PCsrc = %b, predicted = %b, state = %b", v0x127eec030_0, v0x127eec0c0_0, v0x127eebf10_0, v0x127eeec10_0, v0x127ef1180_0 {0 0 0};
    %vpi_call 2 509 "$display", "############################### EX ###############################" {0 0 0};
    %vpi_call 2 510 "$display", "ALU: operand 1 = %d operand 2 = %d operation = %h", v0x127eed240_0, v0x127ef0f10_0, v0x127eeb6f0_0 {0 0 0};
    %vpi_call 2 511 "$display", "Result = %d zeroFlag = %d", v0x127eeb7c0_0, v0x127ef12a0_0 {0 0 0};
    %vpi_call 2 512 "$display", "############################### MEM ###############################" {0 0 0};
    %vpi_call 2 513 "$display", "Data address = %d, write Data = %d, output Data = %d", v0x127eeb890_0, v0x127ef0640_0, v0x127eec2c0_0 {0 0 0};
    %vpi_call 2 514 "$display", "Cache content: " {0 0 0};
    %vpi_call 2 515 "$display", "%d %d \012 %d %d \012 %d %d \012 %d %d \012 %d %d \012 %d %d \012 %d %d \012 %d %d \012", v0x127eec190_0, v0x127eec220_0, v0x127eec730_0, v0x127eec7e0_0, v0x127eec890_0, v0x127eec940_0, v0x127eec9f0_0, v0x127eecaa0_0, v0x127eecb50_0, v0x127eecc00_0, v0x127eec3b0_0, v0x127eec440_0, v0x127eec4d0_0, v0x127eec560_0, v0x127eec5f0_0, v0x127eec680_0 {0 0 0};
    %vpi_call 2 517 "$display", "Data memory contet:" {0 0 0};
    %vpi_call 2 518 "$display", "m0: %d\011m4: %d", v0x127eedfa0_0, v0x127eee420_0 {0 0 0};
    %vpi_call 2 519 "$display", "m8: %d\011m12: %d", v0x127eee4b0_0, v0x127eee030_0 {0 0 0};
    %vpi_call 2 520 "$display", "m16: %d\011m20: %d", v0x127eee0c0_0, v0x127eee150_0 {0 0 0};
    %vpi_call 2 521 "$display", "m24: %d\011m28: %d", v0x127eee1e0_0, v0x127eee270_0 {0 0 0};
    %vpi_call 2 522 "$display", "m32: %d\011m36: %d", v0x127eee300_0, v0x127eee390_0 {0 0 0};
    %vpi_call 2 523 "$display", "############################### WB ###############################" {0 0 0};
    %vpi_call 2 524 "$display", "Sign Extender Output = %d ALUresult = %d, select = %b", v0x127ef10b0_0, v0x127eeb920_0, v0x127eee840_0 {0 0 0};
    %vpi_call 2 525 "$display", "Write back data = %d", v0x127ef1210_0 {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_0x127e424f0;
T_31 ;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 145, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 146, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 49, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 35, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 174, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 82, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 254, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 131, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 35, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 254, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 131, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 131, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 148, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 132, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127ef1b50, 0, 4;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "cacheMicroTestbench.v";
    "./ALU.v";
    "./adder.v";
    "./branchUnitPred.v";
    "./mux4_1.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./controlUnit.v";
    "./DataCache.v";
    "./forwardingUnit.v";
    "./immGen.v";
    "./instructionCache.v";
    "./mux2_1.v";
    "./PC.v";
    "./registerFile.v";
    "./signExtender.v";
    "./instructionMemory.v";
