name: Route Packets, Not Wires: On-Chip Interconnection Networksurl: http://www.researchgate.net/publication/2942456_Route_Packets_Not_Wires_On-Chip_Interconnection_Networkspublic_in: Design Automation Conferenceauthors: William J. Dally,Brian Towles,abstract: Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules (processors, memories, peripherals, etc...) communicate by sending packets to one another over the network. The structured network wiring gives well-controlled electrical parameters that eliminate timing iterations and enable the use of high-performance circuits to reduce latency and increase bandwidth. The area overhead required to implement an on-chip network is modest, we estimate 6.6%. This paper introduces the concept of on-chip networks, sketches a simple network, and discusses some challenges in the architecture and design of these networks.citations_number: 3168Citation: ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration "Andrew B. Kahng" "Bin Li" "Li-Shiuan Peh" "Kambiz Samadi" http://xueshu.baidu.com/usercenter/paper/show?paperid=1f7740ef5545a733f855be5b4536d3b4An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS "Sriram R. Vangal" "Jason Howard" "Gregory Ruhl" "Saurabh Dighe" "Howard Wilson" "James Tschanz" "David Finan" "Arvind Singh" "Tiju Jacob" "Shailendra Jain" http://xueshu.baidu.com/usercenter/paper/show?paperid=21e05232bb7a088f46bf0435a3110c15Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives "Radu Marculescu" "Umit Y. Ogras" "Li-Shiuan Peh" "Natalie Enright Jerger" "Yatin Hoskote" http://xueshu.baidu.com/usercenter/paper/show?paperid=5964419954738e7cea3ab3fc0b9d7e0aDesign tradeoffs for tiled CMP on-chip networks "James Balfour" "William J. Dally" http://xueshu.baidu.com/usercenter/paper/show?paperid=0f7b0ec27b5deddaa7b1114bd58361abPhotonic Networks-on-Chip for Future Generations of Chip Multiprocessors "Assaf Shacham" "Keren Bergman" "Luca P. Carloni" http://xueshu.baidu.com/usercenter/paper/show?paperid=4ed14b2c0f0f07b922ffd91ef2bacdadInterconnections in multi-core architectures: understanding mechanisms, overheads and scaling "Kumar, R" "Zyuban, V" "Tullsen, D.M" http://xueshu.baidu.com/usercenter/paper/show?paperid=01a9cdc90bad0d24b888254d4f9f36eaDesign and Management of 3D Chip Multiprocessors Using Network-In-Memory (NetInMem) [43] "Chrysostomos Nicopoulos" "Vijaykrishnan Narayanan" "Chita R. Das" http://xueshu.baidu.com/usercenter/paper/show?paperid=04a5d94100573b6bb62476ba8456e1b2Design and Management of 3D Chip Multiprocessors Using Network-in-Memory "Li, Feihui" "Nicopoulos, Chrysostomos" "Richardson, Thomas" "Xie, Yuan" "Narayanan, Vijaykrishnan" "Kandemir, Mahmut" http://xueshu.baidu.com/usercenter/paper/show?paperid=a01780eead030af8e5cb39fa0eac1b4a3-D topologies for networks-on-chip "Pavlidis, Vasilis F" "Friedman, Eby G" http://xueshu.baidu.com/usercenter/paper/show?paperid=69da3b3fe7d59e6a8c68bb36ef1852bfA Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip "Tobias Bjerregaard" "Jens Sparso" http://xueshu.baidu.com/usercenter/paper/show?paperid=993cbb41c28aaf16905e72cfd131448dReferences: Virtual-channel flow control "William J. Dally" http://xueshu.baidu.com/usercenter/paper/show?paperid=2881eac7862518facff160cc2c574204Digital systems engineering "William J. Dally" "John W. Poulton" http://xueshu.baidu.com/usercenter/paper/show?paperid=ac612a93fb7c328af2e485b3dd8e0995A Delay Model and Speculative Architecture for Pipelined Routers "Li-Shiuan Peh" "William J. Dally" http://xueshu.baidu.com/usercenter/paper/show?paperid=c49e44c381b261a4d27d09d884a8684dIssues in the development of a practical NoC: the Proteo concept "enza-Tortosa, David" "Ahonen, Tapani" "Nurmi, Jari" http://xueshu.baidu.com/usercenter/paper/show?paperid=7588ba329e7ac95811f0226c4534ae78Let's route packets instead of wires "Charles L. Seitz" http://xueshu.baidu.com/usercenter/paper/show?paperid=8cb19700c477c70aa1d92e7e787993f6Elastic interconnects: repeater-inserted long wiring capable of compressing and decompressing data "M. Mizuno" "W. J. Dally" "H. Onishi" http://xueshu.baidu.com/usercenter/paper/show?paperid=2c0f4d182ee6f0288eaf92664bac8f4bElastic interconnects: repeater-inserted long wiring capable of compressing and decompressing data "Mizuno, M" "Dally, W.J" "Onishi, H" http://xueshu.baidu.com/usercenter/paper/show?paperid=b9fbe971b9e25c36c1dafa729a8ab0a3Digital Systems Engineering: INTRODUCTION TO DIGITAL SYSTEMS ENGINEERING "Dally, William J" "Poulton, John W" http://xueshu.baidu.com/usercenter/paper/show?paperid=808187ca38f92c0568a3530e242aedbbDigital Systems Engineering: TIMING CIRCUITS "Dally, William J" "Poulton, John W" http://xueshu.baidu.com/usercenter/paper/show?paperid=80874742cf722f1ad4e35dacea6502fd