//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

	// .globl	m01400_m04
.entry m01400_m04(
	.param .u64 .ptr .global .align 4 m01400_m04_param_0,
	.param .u64 .ptr .global .align 4 m01400_m04_param_1,
	.param .u64 .ptr .global .align 4 m01400_m04_param_2,
	.param .u64 .ptr .const .align 4 m01400_m04_param_3,
	.param .u64 .ptr .global .align 1 m01400_m04_param_4,
	.param .u64 .ptr .global .align 1 m01400_m04_param_5,
	.param .u64 .ptr .global .align 4 m01400_m04_param_6,
	.param .u64 .ptr .global .align 4 m01400_m04_param_7,
	.param .u64 .ptr .global .align 4 m01400_m04_param_8,
	.param .u64 .ptr .global .align 4 m01400_m04_param_9,
	.param .u64 .ptr .global .align 4 m01400_m04_param_10,
	.param .u64 .ptr .global .align 4 m01400_m04_param_11,
	.param .u64 .ptr .global .align 4 m01400_m04_param_12,
	.param .u64 .ptr .global .align 4 m01400_m04_param_13,
	.param .u64 .ptr .global .align 8 m01400_m04_param_14,
	.param .u64 .ptr .global .align 4 m01400_m04_param_15,
	.param .u64 .ptr .global .align 4 m01400_m04_param_16,
	.param .u64 .ptr .global .align 4 m01400_m04_param_17,
	.param .u64 .ptr .global .align 1 m01400_m04_param_18,
	.param .u64 .ptr .global .align 4 m01400_m04_param_19,
	.param .u64 .ptr .global .align 16 m01400_m04_param_20,
	.param .u64 .ptr .global .align 16 m01400_m04_param_21,
	.param .u64 .ptr .global .align 16 m01400_m04_param_22,
	.param .u64 .ptr .global .align 16 m01400_m04_param_23,
	.param .u32 m01400_m04_param_24,
	.param .u32 m01400_m04_param_25,
	.param .u32 m01400_m04_param_26,
	.param .u32 m01400_m04_param_27,
	.param .u32 m01400_m04_param_28,
	.param .u32 m01400_m04_param_29,
	.param .u32 m01400_m04_param_30,
	.param .u32 m01400_m04_param_31,
	.param .u32 m01400_m04_param_32,
	.param .u32 m01400_m04_param_33,
	.param .u64 m01400_m04_param_34
)
{
	.reg .pred 	%p<27>;
	.reg .b32 	%r<2126>;
	.reg .b64 	%rd<64>;


	ld.param.u64 	%rd4, [m01400_m04_param_0];
	ld.param.u64 	%rd17, [m01400_m04_param_19];
	ld.param.u32 	%r48, [m01400_m04_param_24];
	ld.param.u32 	%r52, [m01400_m04_param_30];
	ld.param.u32 	%r53, [m01400_m04_param_31];
	ld.param.u32 	%r54, [m01400_m04_param_32];
	ld.param.u64 	%rd18, [m01400_m04_param_34];
	mov.b32	%r55, %envreg3;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %ntid.x;
	mad.lo.s32 	%r58, %r56, %r57, %r55;
	mov.u32 	%r59, %tid.x;
	add.s32 	%r1, %r58, %r59;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd18;
	@%p1 bra 	BB3_31;

	mul.wide.s32 	%rd19, %r1, 260;
	add.s64 	%rd2, %rd4, %rd19;
	ld.global.u32 	%r2, [%rd2+8];
	ld.global.u32 	%r3, [%rd2+60];
	setp.eq.s32	%p2, %r52, 0;
	@%p2 bra 	BB3_31;

	ld.global.u32 	%r4, [%rd2];
	ld.global.u32 	%r61, [%rd2+4];
	ld.global.u32 	%r62, [%rd2+12];
	mov.u32 	%r63, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 26;
	shr.b32 	%rhs, %r63, 6;
	add.u32 	%r64, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 21;
	shr.b32 	%rhs, %r63, 11;
	add.u32 	%r65, %lhs, %rhs;
	}
	xor.b32  	%r66, %r65, %r64;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 7;
	shr.b32 	%rhs, %r63, 25;
	add.u32 	%r67, %lhs, %rhs;
	}
	xor.b32  	%r5, %r66, %r67;
	mov.u32 	%r68, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 19;
	shr.b32 	%rhs, %r68, 13;
	add.u32 	%r69, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 30;
	shr.b32 	%rhs, %r68, 2;
	add.u32 	%r70, %lhs, %rhs;
	}
	xor.b32  	%r71, %r69, %r70;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 10;
	shr.b32 	%rhs, %r68, 22;
	add.u32 	%r72, %lhs, %rhs;
	}
	xor.b32  	%r6, %r71, %r72;
	add.s32 	%r8, %r62, 985935396;
	mov.u32 	%r2121, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 13;
	shr.b32 	%rhs, %r2121, 19;
	add.u32 	%r73, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 15;
	shr.b32 	%rhs, %r2121, 17;
	add.u32 	%r74, %lhs, %rhs;
	}
	xor.b32  	%r9, %r73, %r74;
	shr.u32 	%r75, %r61, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r61, 25;
	shr.b32 	%rhs, %r61, 7;
	add.u32 	%r76, %lhs, %rhs;
	}
	xor.b32  	%r77, %r76, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r61, 14;
	shr.b32 	%rhs, %r61, 18;
	add.u32 	%r78, %lhs, %rhs;
	}
	xor.b32  	%r10, %r77, %r78;
	shr.u32 	%r79, %r3, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 15;
	shr.b32 	%rhs, %r3, 17;
	add.u32 	%r80, %lhs, %rhs;
	}
	xor.b32  	%r81, %r80, %r79;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 13;
	shr.b32 	%rhs, %r3, 19;
	add.u32 	%r82, %lhs, %rhs;
	}
	xor.b32  	%r83, %r81, %r82;
	shr.u32 	%r84, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r85, %lhs, %rhs;
	}
	xor.b32  	%r86, %r85, %r84;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r87, %lhs, %rhs;
	}
	xor.b32  	%r88, %r86, %r87;
	add.s32 	%r89, %r83, %r61;
	add.s32 	%r11, %r89, %r88;
	shr.u32 	%r90, %r62, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r62, 25;
	shr.b32 	%rhs, %r62, 7;
	add.u32 	%r91, %lhs, %rhs;
	}
	xor.b32  	%r92, %r91, %r90;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r62, 14;
	shr.b32 	%rhs, %r62, 18;
	add.u32 	%r93, %lhs, %rhs;
	}
	xor.b32  	%r12, %r92, %r93;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 15;
	shr.b32 	%rhs, %r11, 17;
	add.u32 	%r94, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 13;
	shr.b32 	%rhs, %r11, 19;
	add.u32 	%r95, %lhs, %rhs;
	}
	shr.u32 	%r96, %r11, 10;
	xor.b32  	%r97, %r94, %r96;
	xor.b32  	%r98, %r97, %r95;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 14;
	shr.b32 	%rhs, %r2121, 18;
	add.u32 	%r99, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 25;
	shr.b32 	%rhs, %r2121, 7;
	add.u32 	%r100, %lhs, %rhs;
	}
	xor.b32  	%r13, %r99, %r100;
	add.s32 	%r101, %r98, %r62;
	add.s32 	%r14, %r101, %r13;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14, 15;
	shr.b32 	%rhs, %r14, 17;
	add.u32 	%r102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14, 13;
	shr.b32 	%rhs, %r14, 19;
	add.u32 	%r103, %lhs, %rhs;
	}
	shr.u32 	%r104, %r14, 10;
	xor.b32  	%r105, %r102, %r104;
	xor.b32  	%r106, %r105, %r103;
	add.s32 	%r15, %r106, %r13;
	add.s32 	%r16, %r13, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 15;
	shr.b32 	%rhs, %r15, 17;
	add.u32 	%r107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 13;
	shr.b32 	%rhs, %r15, 19;
	add.u32 	%r108, %lhs, %rhs;
	}
	shr.u32 	%r109, %r15, 10;
	xor.b32  	%r110, %r107, %r109;
	xor.b32  	%r17, %r110, %r108;
	add.s32 	%r18, %r13, %r11;
	shr.u32 	%r111, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r112, %lhs, %rhs;
	}
	xor.b32  	%r113, %r112, %r111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r19, %r113, %r114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 25;
	shr.b32 	%rhs, %r11, 7;
	add.u32 	%r115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 14;
	shr.b32 	%rhs, %r11, 18;
	add.u32 	%r116, %lhs, %rhs;
	}
	shr.u32 	%r117, %r11, 3;
	xor.b32  	%r118, %r115, %r117;
	xor.b32  	%r20, %r118, %r116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14, 25;
	shr.b32 	%rhs, %r14, 7;
	add.u32 	%r119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14, 14;
	shr.b32 	%rhs, %r14, 18;
	add.u32 	%r120, %lhs, %rhs;
	}
	shr.u32 	%r121, %r14, 3;
	xor.b32  	%r122, %r119, %r121;
	xor.b32  	%r21, %r122, %r120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 25;
	shr.b32 	%rhs, %r15, 7;
	add.u32 	%r123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 14;
	shr.b32 	%rhs, %r15, 18;
	add.u32 	%r124, %lhs, %rhs;
	}
	shr.u32 	%r125, %r15, 3;
	xor.b32  	%r126, %r123, %r125;
	xor.b32  	%r22, %r126, %r124;

BB3_3:
	ld.param.u32 	%r2120, [m01400_m04_param_25];
	add.s32 	%r2119, %r61, -1866785220;
	ld.param.u64 	%rd63, [m01400_m04_param_6];
	ld.param.u64 	%rd62, [m01400_m04_param_3];
	mul.wide.u32 	%rd20, %r2121, 4;
	add.s64 	%rd21, %rd62, %rd20;
	ld.const.u32 	%r127, [%rd21];
	or.b32  	%r128, %r127, %r4;
	add.s32 	%r129, %r128, %r5;
	add.s32 	%r130, %r129, -1108294083;
	add.s32 	%r131, %r129, 1665186679;
	add.s32 	%r132, %r130, %r6;
	add.s32 	%r133, %r132, 980412007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 26;
	shr.b32 	%rhs, %r131, 6;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 21;
	shr.b32 	%rhs, %r131, 11;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r136, %r135, %r134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 7;
	shr.b32 	%rhs, %r131, 25;
	add.u32 	%r137, %lhs, %rhs;
	}
	xor.b32  	%r138, %r136, %r137;
	and.b32  	%r139, %r131, -905233677;
	xor.b32  	%r140, %r139, -1694144372;
	add.s32 	%r141, %r2119, %r140;
	add.s32 	%r142, %r141, %r138;
	add.s32 	%r143, %r142, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 30;
	shr.b32 	%rhs, %r133, 2;
	add.u32 	%r144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 19;
	shr.b32 	%rhs, %r133, 13;
	add.u32 	%r145, %lhs, %rhs;
	}
	xor.b32  	%r146, %r145, %r144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 10;
	shr.b32 	%rhs, %r133, 22;
	add.u32 	%r147, %lhs, %rhs;
	}
	xor.b32  	%r148, %r146, %r147;
	xor.b32  	%r149, %r133, -1150833019;
	xor.b32  	%r150, %r133, 1779033703;
	and.b32  	%r151, %r150, %r149;
	xor.b32  	%r152, %r151, %r133;
	add.s32 	%r153, %r152, %r142;
	add.s32 	%r154, %r153, %r148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 26;
	shr.b32 	%rhs, %r143, 6;
	add.u32 	%r155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 21;
	shr.b32 	%rhs, %r143, 11;
	add.u32 	%r156, %lhs, %rhs;
	}
	xor.b32  	%r157, %r156, %r155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 7;
	shr.b32 	%rhs, %r143, 25;
	add.u32 	%r158, %lhs, %rhs;
	}
	xor.b32  	%r159, %r157, %r158;
	xor.b32  	%r160, %r131, 1359893119;
	and.b32  	%r161, %r143, %r160;
	xor.b32  	%r162, %r161, 1359893119;
	add.s32 	%r163, %r2, %r162;
	add.s32 	%r164, %r163, %r159;
	add.s32 	%r165, %r164, 1355179099;
	add.s32 	%r166, %r164, 204346080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 30;
	shr.b32 	%rhs, %r154, 2;
	add.u32 	%r167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 19;
	shr.b32 	%rhs, %r154, 13;
	add.u32 	%r168, %lhs, %rhs;
	}
	xor.b32  	%r169, %r168, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 10;
	shr.b32 	%rhs, %r154, 22;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r171, %r169, %r170;
	xor.b32  	%r172, %r154, 1779033703;
	xor.b32  	%r173, %r154, %r133;
	and.b32  	%r174, %r173, %r172;
	xor.b32  	%r175, %r174, %r154;
	add.s32 	%r176, %r175, %r165;
	add.s32 	%r177, %r176, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 26;
	shr.b32 	%rhs, %r166, 6;
	add.u32 	%r178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 21;
	shr.b32 	%rhs, %r166, 11;
	add.u32 	%r179, %lhs, %rhs;
	}
	xor.b32  	%r180, %r179, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 7;
	shr.b32 	%rhs, %r166, 25;
	add.u32 	%r181, %lhs, %rhs;
	}
	xor.b32  	%r182, %r180, %r181;
	xor.b32  	%r183, %r143, %r131;
	and.b32  	%r184, %r166, %r183;
	xor.b32  	%r185, %r184, %r131;
	add.s32 	%r186, %r8, %r185;
	add.s32 	%r187, %r186, %r182;
	add.s32 	%r188, %r187, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 30;
	shr.b32 	%rhs, %r177, 2;
	add.u32 	%r189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 19;
	shr.b32 	%rhs, %r177, 13;
	add.u32 	%r190, %lhs, %rhs;
	}
	xor.b32  	%r191, %r190, %r189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 10;
	shr.b32 	%rhs, %r177, 22;
	add.u32 	%r192, %lhs, %rhs;
	}
	xor.b32  	%r193, %r191, %r192;
	xor.b32  	%r194, %r177, %r133;
	xor.b32  	%r195, %r177, %r154;
	and.b32  	%r196, %r195, %r194;
	xor.b32  	%r197, %r196, %r177;
	add.s32 	%r198, %r197, %r187;
	add.s32 	%r199, %r198, %r193;
	xor.b32  	%r200, %r166, %r143;
	and.b32  	%r201, %r188, %r200;
	xor.b32  	%r202, %r201, %r143;
	add.s32 	%r203, %r130, %r202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r188, 26;
	shr.b32 	%rhs, %r188, 6;
	add.u32 	%r204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r188, 21;
	shr.b32 	%rhs, %r188, 11;
	add.u32 	%r205, %lhs, %rhs;
	}
	xor.b32  	%r206, %r205, %r204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r188, 7;
	shr.b32 	%rhs, %r188, 25;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r208, %r206, %r207;
	add.s32 	%r209, %r203, %r208;
	add.s32 	%r210, %r209, -559499371;
	add.s32 	%r211, %r210, %r133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 30;
	shr.b32 	%rhs, %r199, 2;
	add.u32 	%r212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 19;
	shr.b32 	%rhs, %r199, 13;
	add.u32 	%r213, %lhs, %rhs;
	}
	xor.b32  	%r214, %r213, %r212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 10;
	shr.b32 	%rhs, %r199, 22;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r216, %r214, %r215;
	xor.b32  	%r217, %r199, %r154;
	xor.b32  	%r218, %r199, %r177;
	and.b32  	%r219, %r218, %r217;
	xor.b32  	%r220, %r219, %r199;
	add.s32 	%r221, %r220, %r210;
	add.s32 	%r222, %r221, %r216;
	xor.b32  	%r223, %r188, %r166;
	and.b32  	%r224, %r211, %r223;
	xor.b32  	%r225, %r224, %r166;
	add.s32 	%r226, %r142, %r225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 26;
	shr.b32 	%rhs, %r211, 6;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 21;
	shr.b32 	%rhs, %r211, 11;
	add.u32 	%r228, %lhs, %rhs;
	}
	xor.b32  	%r229, %r228, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 7;
	shr.b32 	%rhs, %r211, 25;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r231, %r229, %r230;
	add.s32 	%r232, %r226, %r231;
	add.s32 	%r233, %r232, -1772092061;
	add.s32 	%r234, %r233, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 30;
	shr.b32 	%rhs, %r222, 2;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 19;
	shr.b32 	%rhs, %r222, 13;
	add.u32 	%r236, %lhs, %rhs;
	}
	xor.b32  	%r237, %r236, %r235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 10;
	shr.b32 	%rhs, %r222, 22;
	add.u32 	%r238, %lhs, %rhs;
	}
	xor.b32  	%r239, %r237, %r238;
	xor.b32  	%r240, %r222, %r177;
	xor.b32  	%r241, %r222, %r199;
	and.b32  	%r242, %r241, %r240;
	xor.b32  	%r243, %r242, %r222;
	add.s32 	%r244, %r243, %r233;
	add.s32 	%r245, %r244, %r239;
	xor.b32  	%r246, %r211, %r188;
	and.b32  	%r247, %r234, %r246;
	xor.b32  	%r248, %r247, %r188;
	add.s32 	%r249, %r165, %r248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 26;
	shr.b32 	%rhs, %r234, 6;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 21;
	shr.b32 	%rhs, %r234, 11;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r252, %r251, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 7;
	shr.b32 	%rhs, %r234, 25;
	add.u32 	%r253, %lhs, %rhs;
	}
	xor.b32  	%r254, %r252, %r253;
	add.s32 	%r255, %r249, %r254;
	add.s32 	%r256, %r255, 1302802729;
	add.s32 	%r257, %r256, %r177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r245, 30;
	shr.b32 	%rhs, %r245, 2;
	add.u32 	%r258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r245, 19;
	shr.b32 	%rhs, %r245, 13;
	add.u32 	%r259, %lhs, %rhs;
	}
	xor.b32  	%r260, %r259, %r258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r245, 10;
	shr.b32 	%rhs, %r245, 22;
	add.u32 	%r261, %lhs, %rhs;
	}
	xor.b32  	%r262, %r260, %r261;
	xor.b32  	%r263, %r245, %r199;
	xor.b32  	%r264, %r245, %r222;
	and.b32  	%r265, %r264, %r263;
	xor.b32  	%r266, %r265, %r245;
	add.s32 	%r267, %r266, %r256;
	add.s32 	%r268, %r267, %r262;
	xor.b32  	%r269, %r234, %r211;
	and.b32  	%r270, %r257, %r269;
	xor.b32  	%r271, %r270, %r211;
	add.s32 	%r272, %r187, %r271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 26;
	shr.b32 	%rhs, %r257, 6;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 21;
	shr.b32 	%rhs, %r257, 11;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r275, %r274, %r273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 7;
	shr.b32 	%rhs, %r257, 25;
	add.u32 	%r276, %lhs, %rhs;
	}
	xor.b32  	%r277, %r275, %r276;
	add.s32 	%r278, %r272, %r277;
	add.s32 	%r279, %r278, 354829628;
	add.s32 	%r280, %r279, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 30;
	shr.b32 	%rhs, %r268, 2;
	add.u32 	%r281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 19;
	shr.b32 	%rhs, %r268, 13;
	add.u32 	%r282, %lhs, %rhs;
	}
	xor.b32  	%r283, %r282, %r281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 10;
	shr.b32 	%rhs, %r268, 22;
	add.u32 	%r284, %lhs, %rhs;
	}
	xor.b32  	%r285, %r283, %r284;
	xor.b32  	%r286, %r268, %r222;
	xor.b32  	%r287, %r268, %r245;
	and.b32  	%r288, %r287, %r286;
	xor.b32  	%r289, %r288, %r268;
	add.s32 	%r290, %r289, %r279;
	add.s32 	%r291, %r290, %r285;
	xor.b32  	%r292, %r257, %r234;
	and.b32  	%r293, %r280, %r292;
	xor.b32  	%r294, %r293, %r234;
	add.s32 	%r295, %r211, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 26;
	shr.b32 	%rhs, %r280, 6;
	add.u32 	%r296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 21;
	shr.b32 	%rhs, %r280, 11;
	add.u32 	%r297, %lhs, %rhs;
	}
	xor.b32  	%r298, %r297, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 7;
	shr.b32 	%rhs, %r280, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	xor.b32  	%r300, %r298, %r299;
	add.s32 	%r301, %r295, %r300;
	add.s32 	%r302, %r301, -670586216;
	add.s32 	%r303, %r302, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 30;
	shr.b32 	%rhs, %r291, 2;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 19;
	shr.b32 	%rhs, %r291, 13;
	add.u32 	%r305, %lhs, %rhs;
	}
	xor.b32  	%r306, %r305, %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 10;
	shr.b32 	%rhs, %r291, 22;
	add.u32 	%r307, %lhs, %rhs;
	}
	xor.b32  	%r308, %r306, %r307;
	xor.b32  	%r309, %r291, %r245;
	xor.b32  	%r310, %r291, %r268;
	and.b32  	%r311, %r310, %r309;
	xor.b32  	%r312, %r311, %r291;
	add.s32 	%r313, %r312, %r302;
	add.s32 	%r314, %r313, %r308;
	xor.b32  	%r315, %r280, %r257;
	and.b32  	%r316, %r303, %r315;
	xor.b32  	%r317, %r316, %r257;
	add.s32 	%r318, %r234, %r317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 26;
	shr.b32 	%rhs, %r303, 6;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 21;
	shr.b32 	%rhs, %r303, 11;
	add.u32 	%r320, %lhs, %rhs;
	}
	xor.b32  	%r321, %r320, %r319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 7;
	shr.b32 	%rhs, %r303, 25;
	add.u32 	%r322, %lhs, %rhs;
	}
	xor.b32  	%r323, %r321, %r322;
	add.s32 	%r324, %r318, %r323;
	add.s32 	%r325, %r324, 310598401;
	add.s32 	%r326, %r325, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 30;
	shr.b32 	%rhs, %r314, 2;
	add.u32 	%r327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 19;
	shr.b32 	%rhs, %r314, 13;
	add.u32 	%r328, %lhs, %rhs;
	}
	xor.b32  	%r329, %r328, %r327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 10;
	shr.b32 	%rhs, %r314, 22;
	add.u32 	%r330, %lhs, %rhs;
	}
	xor.b32  	%r331, %r329, %r330;
	xor.b32  	%r332, %r314, %r268;
	xor.b32  	%r333, %r314, %r291;
	and.b32  	%r334, %r333, %r332;
	xor.b32  	%r335, %r334, %r314;
	add.s32 	%r336, %r335, %r325;
	add.s32 	%r337, %r336, %r331;
	xor.b32  	%r338, %r303, %r280;
	and.b32  	%r339, %r326, %r338;
	xor.b32  	%r340, %r339, %r280;
	add.s32 	%r341, %r257, %r340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 26;
	shr.b32 	%rhs, %r326, 6;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 21;
	shr.b32 	%rhs, %r326, 11;
	add.u32 	%r343, %lhs, %rhs;
	}
	xor.b32  	%r344, %r343, %r342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 7;
	shr.b32 	%rhs, %r326, 25;
	add.u32 	%r345, %lhs, %rhs;
	}
	xor.b32  	%r346, %r344, %r345;
	add.s32 	%r347, %r341, %r346;
	add.s32 	%r348, %r347, 607225278;
	add.s32 	%r349, %r348, %r268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 30;
	shr.b32 	%rhs, %r337, 2;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 19;
	shr.b32 	%rhs, %r337, 13;
	add.u32 	%r351, %lhs, %rhs;
	}
	xor.b32  	%r352, %r351, %r350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 10;
	shr.b32 	%rhs, %r337, 22;
	add.u32 	%r353, %lhs, %rhs;
	}
	xor.b32  	%r354, %r352, %r353;
	xor.b32  	%r355, %r337, %r291;
	xor.b32  	%r356, %r337, %r314;
	and.b32  	%r357, %r356, %r355;
	xor.b32  	%r358, %r357, %r337;
	add.s32 	%r359, %r358, %r348;
	add.s32 	%r360, %r359, %r354;
	xor.b32  	%r361, %r326, %r303;
	and.b32  	%r362, %r349, %r361;
	xor.b32  	%r363, %r362, %r303;
	add.s32 	%r364, %r280, %r363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 26;
	shr.b32 	%rhs, %r349, 6;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 21;
	shr.b32 	%rhs, %r349, 11;
	add.u32 	%r366, %lhs, %rhs;
	}
	xor.b32  	%r367, %r366, %r365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 7;
	shr.b32 	%rhs, %r349, 25;
	add.u32 	%r368, %lhs, %rhs;
	}
	xor.b32  	%r369, %r367, %r368;
	add.s32 	%r370, %r364, %r369;
	add.s32 	%r371, %r370, 1426881987;
	add.s32 	%r372, %r371, %r291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 30;
	shr.b32 	%rhs, %r360, 2;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 19;
	shr.b32 	%rhs, %r360, 13;
	add.u32 	%r374, %lhs, %rhs;
	}
	xor.b32  	%r375, %r374, %r373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 10;
	shr.b32 	%rhs, %r360, 22;
	add.u32 	%r376, %lhs, %rhs;
	}
	xor.b32  	%r377, %r375, %r376;
	xor.b32  	%r378, %r360, %r314;
	xor.b32  	%r379, %r360, %r337;
	and.b32  	%r380, %r379, %r378;
	xor.b32  	%r381, %r380, %r360;
	add.s32 	%r382, %r381, %r371;
	add.s32 	%r383, %r382, %r377;
	xor.b32  	%r384, %r349, %r326;
	and.b32  	%r385, %r372, %r384;
	xor.b32  	%r386, %r385, %r326;
	add.s32 	%r387, %r303, %r386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 26;
	shr.b32 	%rhs, %r372, 6;
	add.u32 	%r388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 21;
	shr.b32 	%rhs, %r372, 11;
	add.u32 	%r389, %lhs, %rhs;
	}
	xor.b32  	%r390, %r389, %r388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 7;
	shr.b32 	%rhs, %r372, 25;
	add.u32 	%r391, %lhs, %rhs;
	}
	xor.b32  	%r392, %r390, %r391;
	add.s32 	%r393, %r387, %r392;
	add.s32 	%r394, %r393, 1925078388;
	add.s32 	%r395, %r394, %r314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 30;
	shr.b32 	%rhs, %r383, 2;
	add.u32 	%r396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 19;
	shr.b32 	%rhs, %r383, 13;
	add.u32 	%r397, %lhs, %rhs;
	}
	xor.b32  	%r398, %r397, %r396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 10;
	shr.b32 	%rhs, %r383, 22;
	add.u32 	%r399, %lhs, %rhs;
	}
	xor.b32  	%r400, %r398, %r399;
	xor.b32  	%r401, %r383, %r337;
	xor.b32  	%r402, %r383, %r360;
	and.b32  	%r403, %r402, %r401;
	xor.b32  	%r404, %r403, %r383;
	add.s32 	%r405, %r404, %r394;
	add.s32 	%r406, %r405, %r400;
	xor.b32  	%r407, %r372, %r349;
	and.b32  	%r408, %r395, %r407;
	xor.b32  	%r409, %r408, %r349;
	add.s32 	%r410, %r326, %r409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 26;
	shr.b32 	%rhs, %r395, 6;
	add.u32 	%r411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 21;
	shr.b32 	%rhs, %r395, 11;
	add.u32 	%r412, %lhs, %rhs;
	}
	xor.b32  	%r413, %r412, %r411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 7;
	shr.b32 	%rhs, %r395, 25;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r413, %r414;
	add.s32 	%r416, %r410, %r415;
	add.s32 	%r417, %r416, -2132889090;
	add.s32 	%r418, %r417, %r337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 30;
	shr.b32 	%rhs, %r406, 2;
	add.u32 	%r419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 19;
	shr.b32 	%rhs, %r406, 13;
	add.u32 	%r420, %lhs, %rhs;
	}
	xor.b32  	%r421, %r420, %r419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 10;
	shr.b32 	%rhs, %r406, 22;
	add.u32 	%r422, %lhs, %rhs;
	}
	xor.b32  	%r423, %r421, %r422;
	xor.b32  	%r424, %r406, %r360;
	xor.b32  	%r425, %r406, %r383;
	and.b32  	%r426, %r425, %r424;
	xor.b32  	%r427, %r426, %r406;
	add.s32 	%r428, %r427, %r417;
	add.s32 	%r429, %r428, %r423;
	xor.b32  	%r430, %r395, %r372;
	and.b32  	%r431, %r418, %r430;
	xor.b32  	%r432, %r431, %r372;
	add.s32 	%r433, %r349, %r432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 26;
	shr.b32 	%rhs, %r418, 6;
	add.u32 	%r434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 21;
	shr.b32 	%rhs, %r418, 11;
	add.u32 	%r435, %lhs, %rhs;
	}
	xor.b32  	%r436, %r435, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 7;
	shr.b32 	%rhs, %r418, 25;
	add.u32 	%r437, %lhs, %rhs;
	}
	xor.b32  	%r438, %r436, %r437;
	add.s32 	%r439, %r433, %r438;
	add.s32 	%r440, %r439, -1680079193;
	add.s32 	%r441, %r440, %r360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 30;
	shr.b32 	%rhs, %r429, 2;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 19;
	shr.b32 	%rhs, %r429, 13;
	add.u32 	%r443, %lhs, %rhs;
	}
	xor.b32  	%r444, %r443, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 10;
	shr.b32 	%rhs, %r429, 22;
	add.u32 	%r445, %lhs, %rhs;
	}
	xor.b32  	%r446, %r444, %r445;
	xor.b32  	%r447, %r429, %r383;
	xor.b32  	%r448, %r429, %r406;
	and.b32  	%r449, %r448, %r447;
	xor.b32  	%r450, %r449, %r429;
	add.s32 	%r451, %r450, %r440;
	add.s32 	%r452, %r451, %r446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 26;
	shr.b32 	%rhs, %r441, 6;
	add.u32 	%r453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 21;
	shr.b32 	%rhs, %r441, 11;
	add.u32 	%r454, %lhs, %rhs;
	}
	xor.b32  	%r455, %r454, %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 7;
	shr.b32 	%rhs, %r441, 25;
	add.u32 	%r456, %lhs, %rhs;
	}
	xor.b32  	%r457, %r455, %r456;
	xor.b32  	%r458, %r418, %r395;
	and.b32  	%r459, %r441, %r458;
	xor.b32  	%r460, %r459, %r395;
	add.s32 	%r461, %r3, %r372;
	add.s32 	%r462, %r461, %r460;
	add.s32 	%r463, %r462, %r457;
	add.s32 	%r464, %r463, -1046744716;
	add.s32 	%r465, %r464, %r383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 30;
	shr.b32 	%rhs, %r452, 2;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 19;
	shr.b32 	%rhs, %r452, 13;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r467, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 10;
	shr.b32 	%rhs, %r452, 22;
	add.u32 	%r469, %lhs, %rhs;
	}
	xor.b32  	%r470, %r468, %r469;
	xor.b32  	%r471, %r452, %r406;
	xor.b32  	%r472, %r452, %r429;
	and.b32  	%r473, %r472, %r471;
	xor.b32  	%r474, %r473, %r452;
	add.s32 	%r475, %r474, %r464;
	add.s32 	%r476, %r475, %r470;
	add.s32 	%r477, %r9, %r128;
	add.s32 	%r478, %r477, %r10;
	xor.b32  	%r479, %r441, %r418;
	and.b32  	%r480, %r465, %r479;
	xor.b32  	%r481, %r480, %r418;
	add.s32 	%r482, %r395, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 26;
	shr.b32 	%rhs, %r465, 6;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 21;
	shr.b32 	%rhs, %r465, 11;
	add.u32 	%r484, %lhs, %rhs;
	}
	xor.b32  	%r485, %r484, %r483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 7;
	shr.b32 	%rhs, %r465, 25;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r485, %r486;
	add.s32 	%r488, %r482, %r478;
	add.s32 	%r489, %r488, %r487;
	add.s32 	%r490, %r489, -459576895;
	add.s32 	%r491, %r490, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 30;
	shr.b32 	%rhs, %r476, 2;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 19;
	shr.b32 	%rhs, %r476, 13;
	add.u32 	%r493, %lhs, %rhs;
	}
	xor.b32  	%r494, %r493, %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 10;
	shr.b32 	%rhs, %r476, 22;
	add.u32 	%r495, %lhs, %rhs;
	}
	xor.b32  	%r496, %r494, %r495;
	xor.b32  	%r497, %r476, %r429;
	xor.b32  	%r498, %r476, %r452;
	and.b32  	%r499, %r498, %r497;
	xor.b32  	%r500, %r499, %r476;
	add.s32 	%r501, %r490, %r500;
	add.s32 	%r502, %r501, %r496;
	xor.b32  	%r503, %r465, %r441;
	and.b32  	%r504, %r491, %r503;
	xor.b32  	%r505, %r504, %r441;
	add.s32 	%r506, %r418, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 26;
	shr.b32 	%rhs, %r491, 6;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 21;
	shr.b32 	%rhs, %r491, 11;
	add.u32 	%r508, %lhs, %rhs;
	}
	xor.b32  	%r509, %r508, %r507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 7;
	shr.b32 	%rhs, %r491, 25;
	add.u32 	%r510, %lhs, %rhs;
	}
	xor.b32  	%r511, %r509, %r510;
	add.s32 	%r512, %r506, %r11;
	add.s32 	%r513, %r512, %r511;
	add.s32 	%r514, %r513, -272742522;
	add.s32 	%r515, %r514, %r429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 30;
	shr.b32 	%rhs, %r502, 2;
	add.u32 	%r516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 19;
	shr.b32 	%rhs, %r502, 13;
	add.u32 	%r517, %lhs, %rhs;
	}
	xor.b32  	%r518, %r517, %r516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 10;
	shr.b32 	%rhs, %r502, 22;
	add.u32 	%r519, %lhs, %rhs;
	}
	xor.b32  	%r520, %r518, %r519;
	xor.b32  	%r521, %r502, %r452;
	xor.b32  	%r522, %r502, %r476;
	and.b32  	%r523, %r522, %r521;
	xor.b32  	%r524, %r523, %r502;
	add.s32 	%r525, %r514, %r524;
	add.s32 	%r526, %r525, %r520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 15;
	shr.b32 	%rhs, %r478, 17;
	add.u32 	%r527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 13;
	shr.b32 	%rhs, %r478, 19;
	add.u32 	%r528, %lhs, %rhs;
	}
	shr.u32 	%r529, %r478, 10;
	xor.b32  	%r530, %r527, %r529;
	xor.b32  	%r531, %r530, %r528;
	add.s32 	%r532, %r531, %r2;
	add.s32 	%r533, %r532, %r12;
	xor.b32  	%r534, %r491, %r465;
	and.b32  	%r535, %r515, %r534;
	xor.b32  	%r536, %r535, %r465;
	add.s32 	%r537, %r441, %r536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 26;
	shr.b32 	%rhs, %r515, 6;
	add.u32 	%r538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 21;
	shr.b32 	%rhs, %r515, 11;
	add.u32 	%r539, %lhs, %rhs;
	}
	xor.b32  	%r540, %r539, %r538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 7;
	shr.b32 	%rhs, %r515, 25;
	add.u32 	%r541, %lhs, %rhs;
	}
	xor.b32  	%r542, %r540, %r541;
	add.s32 	%r543, %r537, %r533;
	add.s32 	%r544, %r543, %r542;
	add.s32 	%r545, %r544, 264347078;
	add.s32 	%r546, %r545, %r452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 30;
	shr.b32 	%rhs, %r526, 2;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 19;
	shr.b32 	%rhs, %r526, 13;
	add.u32 	%r548, %lhs, %rhs;
	}
	xor.b32  	%r549, %r548, %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 10;
	shr.b32 	%rhs, %r526, 22;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r549, %r550;
	xor.b32  	%r552, %r526, %r476;
	xor.b32  	%r553, %r526, %r502;
	and.b32  	%r554, %r553, %r552;
	xor.b32  	%r555, %r554, %r526;
	add.s32 	%r556, %r545, %r555;
	add.s32 	%r557, %r556, %r551;
	xor.b32  	%r558, %r515, %r491;
	and.b32  	%r559, %r546, %r558;
	xor.b32  	%r560, %r559, %r491;
	add.s32 	%r561, %r465, %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 26;
	shr.b32 	%rhs, %r546, 6;
	add.u32 	%r562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 21;
	shr.b32 	%rhs, %r546, 11;
	add.u32 	%r563, %lhs, %rhs;
	}
	xor.b32  	%r564, %r563, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 7;
	shr.b32 	%rhs, %r546, 25;
	add.u32 	%r565, %lhs, %rhs;
	}
	xor.b32  	%r566, %r564, %r565;
	add.s32 	%r567, %r561, %r14;
	add.s32 	%r568, %r567, %r566;
	add.s32 	%r569, %r568, 604807628;
	add.s32 	%r570, %r569, %r476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 30;
	shr.b32 	%rhs, %r557, 2;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 19;
	shr.b32 	%rhs, %r557, 13;
	add.u32 	%r572, %lhs, %rhs;
	}
	xor.b32  	%r573, %r572, %r571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 10;
	shr.b32 	%rhs, %r557, 22;
	add.u32 	%r574, %lhs, %rhs;
	}
	xor.b32  	%r575, %r573, %r574;
	xor.b32  	%r576, %r557, %r502;
	xor.b32  	%r577, %r557, %r526;
	and.b32  	%r578, %r577, %r576;
	xor.b32  	%r579, %r578, %r557;
	add.s32 	%r580, %r569, %r579;
	add.s32 	%r581, %r580, %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 15;
	shr.b32 	%rhs, %r533, 17;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 13;
	shr.b32 	%rhs, %r533, 19;
	add.u32 	%r583, %lhs, %rhs;
	}
	shr.u32 	%r584, %r533, 10;
	xor.b32  	%r585, %r582, %r584;
	xor.b32  	%r586, %r585, %r583;
	add.s32 	%r587, %r586, %r13;
	xor.b32  	%r588, %r546, %r515;
	and.b32  	%r589, %r570, %r588;
	xor.b32  	%r590, %r589, %r515;
	add.s32 	%r591, %r491, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 26;
	shr.b32 	%rhs, %r570, 6;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 21;
	shr.b32 	%rhs, %r570, 11;
	add.u32 	%r593, %lhs, %rhs;
	}
	xor.b32  	%r594, %r593, %r592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 7;
	shr.b32 	%rhs, %r570, 25;
	add.u32 	%r595, %lhs, %rhs;
	}
	xor.b32  	%r596, %r594, %r595;
	add.s32 	%r597, %r591, %r587;
	add.s32 	%r598, %r597, %r596;
	add.s32 	%r599, %r598, 770255983;
	add.s32 	%r600, %r599, %r502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 30;
	shr.b32 	%rhs, %r581, 2;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 19;
	shr.b32 	%rhs, %r581, 13;
	add.u32 	%r602, %lhs, %rhs;
	}
	xor.b32  	%r603, %r602, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 10;
	shr.b32 	%rhs, %r581, 22;
	add.u32 	%r604, %lhs, %rhs;
	}
	xor.b32  	%r605, %r603, %r604;
	xor.b32  	%r606, %r581, %r526;
	xor.b32  	%r607, %r581, %r557;
	and.b32  	%r608, %r607, %r606;
	xor.b32  	%r609, %r608, %r581;
	add.s32 	%r610, %r599, %r609;
	add.s32 	%r611, %r610, %r605;
	xor.b32  	%r612, %r570, %r546;
	and.b32  	%r613, %r600, %r612;
	xor.b32  	%r614, %r613, %r546;
	add.s32 	%r615, %r515, %r614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 26;
	shr.b32 	%rhs, %r600, 6;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 21;
	shr.b32 	%rhs, %r600, 11;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r617, %r616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 7;
	shr.b32 	%rhs, %r600, 25;
	add.u32 	%r619, %lhs, %rhs;
	}
	xor.b32  	%r620, %r618, %r619;
	add.s32 	%r621, %r615, %r15;
	add.s32 	%r622, %r621, %r620;
	add.s32 	%r623, %r622, 1249150122;
	add.s32 	%r624, %r623, %r526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 30;
	shr.b32 	%rhs, %r611, 2;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 19;
	shr.b32 	%rhs, %r611, 13;
	add.u32 	%r626, %lhs, %rhs;
	}
	xor.b32  	%r627, %r626, %r625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 10;
	shr.b32 	%rhs, %r611, 22;
	add.u32 	%r628, %lhs, %rhs;
	}
	xor.b32  	%r629, %r627, %r628;
	xor.b32  	%r630, %r611, %r557;
	xor.b32  	%r631, %r611, %r581;
	and.b32  	%r632, %r631, %r630;
	xor.b32  	%r633, %r632, %r611;
	add.s32 	%r634, %r623, %r633;
	add.s32 	%r635, %r634, %r629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 15;
	shr.b32 	%rhs, %r587, 17;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 13;
	shr.b32 	%rhs, %r587, 19;
	add.u32 	%r637, %lhs, %rhs;
	}
	shr.u32 	%r638, %r587, 10;
	xor.b32  	%r639, %r636, %r638;
	xor.b32  	%r640, %r639, %r637;
	add.s32 	%r641, %r16, %r640;
	xor.b32  	%r642, %r600, %r570;
	and.b32  	%r643, %r624, %r642;
	xor.b32  	%r644, %r643, %r570;
	add.s32 	%r645, %r546, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 26;
	shr.b32 	%rhs, %r624, 6;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 21;
	shr.b32 	%rhs, %r624, 11;
	add.u32 	%r647, %lhs, %rhs;
	}
	xor.b32  	%r648, %r647, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 7;
	shr.b32 	%rhs, %r624, 25;
	add.u32 	%r649, %lhs, %rhs;
	}
	xor.b32  	%r650, %r648, %r649;
	add.s32 	%r651, %r645, %r641;
	add.s32 	%r652, %r651, %r650;
	add.s32 	%r653, %r652, 1555081692;
	add.s32 	%r654, %r653, %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 30;
	shr.b32 	%rhs, %r635, 2;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 19;
	shr.b32 	%rhs, %r635, 13;
	add.u32 	%r656, %lhs, %rhs;
	}
	xor.b32  	%r657, %r656, %r655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 10;
	shr.b32 	%rhs, %r635, 22;
	add.u32 	%r658, %lhs, %rhs;
	}
	xor.b32  	%r659, %r657, %r658;
	xor.b32  	%r660, %r635, %r581;
	xor.b32  	%r661, %r635, %r611;
	and.b32  	%r662, %r661, %r660;
	xor.b32  	%r663, %r662, %r635;
	add.s32 	%r664, %r653, %r663;
	add.s32 	%r665, %r664, %r659;
	add.s32 	%r666, %r13, %r478;
	add.s32 	%r667, %r666, %r17;
	xor.b32  	%r668, %r624, %r600;
	and.b32  	%r669, %r654, %r668;
	xor.b32  	%r670, %r669, %r600;
	add.s32 	%r671, %r570, %r670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 26;
	shr.b32 	%rhs, %r654, 6;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 21;
	shr.b32 	%rhs, %r654, 11;
	add.u32 	%r673, %lhs, %rhs;
	}
	xor.b32  	%r674, %r673, %r672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 7;
	shr.b32 	%rhs, %r654, 25;
	add.u32 	%r675, %lhs, %rhs;
	}
	xor.b32  	%r676, %r674, %r675;
	add.s32 	%r677, %r671, %r667;
	add.s32 	%r678, %r677, %r676;
	add.s32 	%r679, %r678, 1996064986;
	add.s32 	%r680, %r679, %r581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 30;
	shr.b32 	%rhs, %r665, 2;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 19;
	shr.b32 	%rhs, %r665, 13;
	add.u32 	%r682, %lhs, %rhs;
	}
	xor.b32  	%r683, %r682, %r681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 10;
	shr.b32 	%rhs, %r665, 22;
	add.u32 	%r684, %lhs, %rhs;
	}
	xor.b32  	%r685, %r683, %r684;
	xor.b32  	%r686, %r665, %r611;
	xor.b32  	%r687, %r665, %r635;
	and.b32  	%r688, %r687, %r686;
	xor.b32  	%r689, %r688, %r665;
	add.s32 	%r690, %r679, %r689;
	add.s32 	%r691, %r690, %r685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 15;
	shr.b32 	%rhs, %r641, 17;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 13;
	shr.b32 	%rhs, %r641, 19;
	add.u32 	%r693, %lhs, %rhs;
	}
	shr.u32 	%r694, %r641, 10;
	xor.b32  	%r695, %r692, %r694;
	xor.b32  	%r696, %r695, %r693;
	add.s32 	%r697, %r18, %r696;
	xor.b32  	%r698, %r654, %r624;
	and.b32  	%r699, %r680, %r698;
	xor.b32  	%r700, %r699, %r624;
	add.s32 	%r701, %r600, %r700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 26;
	shr.b32 	%rhs, %r680, 6;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 21;
	shr.b32 	%rhs, %r680, 11;
	add.u32 	%r703, %lhs, %rhs;
	}
	xor.b32  	%r704, %r703, %r702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 7;
	shr.b32 	%rhs, %r680, 25;
	add.u32 	%r705, %lhs, %rhs;
	}
	xor.b32  	%r706, %r704, %r705;
	add.s32 	%r707, %r701, %r697;
	add.s32 	%r708, %r707, %r706;
	add.s32 	%r709, %r708, -1740746414;
	add.s32 	%r710, %r709, %r611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 30;
	shr.b32 	%rhs, %r691, 2;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 19;
	shr.b32 	%rhs, %r691, 13;
	add.u32 	%r712, %lhs, %rhs;
	}
	xor.b32  	%r713, %r712, %r711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 10;
	shr.b32 	%rhs, %r691, 22;
	add.u32 	%r714, %lhs, %rhs;
	}
	xor.b32  	%r715, %r713, %r714;
	xor.b32  	%r716, %r691, %r635;
	xor.b32  	%r717, %r691, %r665;
	and.b32  	%r718, %r717, %r716;
	xor.b32  	%r719, %r718, %r691;
	add.s32 	%r720, %r709, %r719;
	add.s32 	%r721, %r720, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 15;
	shr.b32 	%rhs, %r667, 17;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 13;
	shr.b32 	%rhs, %r667, 19;
	add.u32 	%r723, %lhs, %rhs;
	}
	shr.u32 	%r724, %r667, 10;
	xor.b32  	%r725, %r722, %r724;
	xor.b32  	%r726, %r725, %r723;
	add.s32 	%r727, %r13, %r533;
	add.s32 	%r728, %r727, %r726;
	xor.b32  	%r729, %r680, %r654;
	and.b32  	%r730, %r710, %r729;
	xor.b32  	%r731, %r730, %r654;
	add.s32 	%r732, %r624, %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 26;
	shr.b32 	%rhs, %r710, 6;
	add.u32 	%r733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 21;
	shr.b32 	%rhs, %r710, 11;
	add.u32 	%r734, %lhs, %rhs;
	}
	xor.b32  	%r735, %r734, %r733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 7;
	shr.b32 	%rhs, %r710, 25;
	add.u32 	%r736, %lhs, %rhs;
	}
	xor.b32  	%r737, %r735, %r736;
	add.s32 	%r738, %r732, %r728;
	add.s32 	%r739, %r738, %r737;
	add.s32 	%r740, %r739, -1473132947;
	add.s32 	%r741, %r740, %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 30;
	shr.b32 	%rhs, %r721, 2;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 19;
	shr.b32 	%rhs, %r721, 13;
	add.u32 	%r743, %lhs, %rhs;
	}
	xor.b32  	%r744, %r743, %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 10;
	shr.b32 	%rhs, %r721, 22;
	add.u32 	%r745, %lhs, %rhs;
	}
	xor.b32  	%r746, %r744, %r745;
	xor.b32  	%r747, %r721, %r665;
	xor.b32  	%r748, %r721, %r691;
	and.b32  	%r749, %r748, %r747;
	xor.b32  	%r750, %r749, %r721;
	add.s32 	%r751, %r740, %r750;
	add.s32 	%r752, %r751, %r746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 15;
	shr.b32 	%rhs, %r697, 17;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 13;
	shr.b32 	%rhs, %r697, 19;
	add.u32 	%r754, %lhs, %rhs;
	}
	shr.u32 	%r755, %r697, 10;
	xor.b32  	%r756, %r753, %r755;
	xor.b32  	%r757, %r756, %r754;
	add.s32 	%r758, %r14, %r13;
	add.s32 	%r759, %r758, %r757;
	xor.b32  	%r760, %r710, %r680;
	and.b32  	%r761, %r741, %r760;
	xor.b32  	%r762, %r761, %r680;
	add.s32 	%r763, %r654, %r762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 26;
	shr.b32 	%rhs, %r741, 6;
	add.u32 	%r764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 21;
	shr.b32 	%rhs, %r741, 11;
	add.u32 	%r765, %lhs, %rhs;
	}
	xor.b32  	%r766, %r765, %r764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 7;
	shr.b32 	%rhs, %r741, 25;
	add.u32 	%r767, %lhs, %rhs;
	}
	xor.b32  	%r768, %r766, %r767;
	add.s32 	%r769, %r763, %r759;
	add.s32 	%r770, %r769, %r768;
	add.s32 	%r771, %r770, -1341970488;
	add.s32 	%r772, %r771, %r665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 30;
	shr.b32 	%rhs, %r752, 2;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 19;
	shr.b32 	%rhs, %r752, 13;
	add.u32 	%r774, %lhs, %rhs;
	}
	xor.b32  	%r775, %r774, %r773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 10;
	shr.b32 	%rhs, %r752, 22;
	add.u32 	%r776, %lhs, %rhs;
	}
	xor.b32  	%r777, %r775, %r776;
	xor.b32  	%r778, %r752, %r691;
	xor.b32  	%r779, %r752, %r721;
	and.b32  	%r780, %r779, %r778;
	xor.b32  	%r781, %r780, %r752;
	add.s32 	%r782, %r771, %r781;
	add.s32 	%r783, %r782, %r777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 15;
	shr.b32 	%rhs, %r728, 17;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 13;
	shr.b32 	%rhs, %r728, 19;
	add.u32 	%r785, %lhs, %rhs;
	}
	shr.u32 	%r786, %r728, 10;
	xor.b32  	%r787, %r784, %r786;
	xor.b32  	%r788, %r787, %r785;
	add.s32 	%r789, %r587, %r13;
	add.s32 	%r790, %r789, %r788;
	xor.b32  	%r791, %r741, %r710;
	and.b32  	%r792, %r772, %r791;
	xor.b32  	%r793, %r792, %r710;
	add.s32 	%r794, %r680, %r793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 26;
	shr.b32 	%rhs, %r772, 6;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 21;
	shr.b32 	%rhs, %r772, 11;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r796, %r795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 7;
	shr.b32 	%rhs, %r772, 25;
	add.u32 	%r798, %lhs, %rhs;
	}
	xor.b32  	%r799, %r797, %r798;
	add.s32 	%r800, %r794, %r790;
	add.s32 	%r801, %r800, %r799;
	add.s32 	%r802, %r801, -1084653625;
	add.s32 	%r803, %r802, %r691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 30;
	shr.b32 	%rhs, %r783, 2;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 19;
	shr.b32 	%rhs, %r783, 13;
	add.u32 	%r805, %lhs, %rhs;
	}
	xor.b32  	%r806, %r805, %r804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 10;
	shr.b32 	%rhs, %r783, 22;
	add.u32 	%r807, %lhs, %rhs;
	}
	xor.b32  	%r808, %r806, %r807;
	xor.b32  	%r809, %r783, %r721;
	xor.b32  	%r810, %r783, %r752;
	and.b32  	%r811, %r810, %r809;
	xor.b32  	%r812, %r811, %r783;
	add.s32 	%r813, %r802, %r812;
	add.s32 	%r814, %r813, %r808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 15;
	shr.b32 	%rhs, %r759, 17;
	add.u32 	%r815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 13;
	shr.b32 	%rhs, %r759, 19;
	add.u32 	%r816, %lhs, %rhs;
	}
	shr.u32 	%r817, %r759, 10;
	xor.b32  	%r818, %r815, %r817;
	xor.b32  	%r819, %r818, %r816;
	add.s32 	%r820, %r15, %r13;
	add.s32 	%r821, %r820, %r819;
	xor.b32  	%r822, %r772, %r741;
	and.b32  	%r823, %r803, %r822;
	xor.b32  	%r824, %r823, %r741;
	add.s32 	%r825, %r710, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 26;
	shr.b32 	%rhs, %r803, 6;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 21;
	shr.b32 	%rhs, %r803, 11;
	add.u32 	%r827, %lhs, %rhs;
	}
	xor.b32  	%r828, %r827, %r826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 7;
	shr.b32 	%rhs, %r803, 25;
	add.u32 	%r829, %lhs, %rhs;
	}
	xor.b32  	%r830, %r828, %r829;
	add.s32 	%r831, %r825, %r821;
	add.s32 	%r832, %r831, %r830;
	add.s32 	%r833, %r832, -958395405;
	add.s32 	%r834, %r833, %r721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 30;
	shr.b32 	%rhs, %r814, 2;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 19;
	shr.b32 	%rhs, %r814, 13;
	add.u32 	%r836, %lhs, %rhs;
	}
	xor.b32  	%r837, %r836, %r835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 10;
	shr.b32 	%rhs, %r814, 22;
	add.u32 	%r838, %lhs, %rhs;
	}
	xor.b32  	%r839, %r837, %r838;
	xor.b32  	%r840, %r814, %r752;
	xor.b32  	%r841, %r814, %r783;
	and.b32  	%r842, %r841, %r840;
	xor.b32  	%r843, %r842, %r814;
	add.s32 	%r844, %r833, %r843;
	add.s32 	%r845, %r844, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 15;
	shr.b32 	%rhs, %r790, 17;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 13;
	shr.b32 	%rhs, %r790, 19;
	add.u32 	%r847, %lhs, %rhs;
	}
	shr.u32 	%r848, %r790, 10;
	xor.b32  	%r849, %r846, %r848;
	xor.b32  	%r850, %r849, %r847;
	add.s32 	%r851, %r641, %r13;
	add.s32 	%r852, %r851, %r850;
	xor.b32  	%r853, %r803, %r772;
	and.b32  	%r854, %r834, %r853;
	xor.b32  	%r855, %r854, %r772;
	add.s32 	%r856, %r741, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 26;
	shr.b32 	%rhs, %r834, 6;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 21;
	shr.b32 	%rhs, %r834, 11;
	add.u32 	%r858, %lhs, %rhs;
	}
	xor.b32  	%r859, %r858, %r857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 7;
	shr.b32 	%rhs, %r834, 25;
	add.u32 	%r860, %lhs, %rhs;
	}
	xor.b32  	%r861, %r859, %r860;
	add.s32 	%r862, %r856, %r852;
	add.s32 	%r863, %r862, %r861;
	add.s32 	%r864, %r863, -710438585;
	add.s32 	%r865, %r864, %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 30;
	shr.b32 	%rhs, %r845, 2;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 19;
	shr.b32 	%rhs, %r845, 13;
	add.u32 	%r867, %lhs, %rhs;
	}
	xor.b32  	%r868, %r867, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 10;
	shr.b32 	%rhs, %r845, 22;
	add.u32 	%r869, %lhs, %rhs;
	}
	xor.b32  	%r870, %r868, %r869;
	xor.b32  	%r871, %r845, %r783;
	xor.b32  	%r872, %r845, %r814;
	and.b32  	%r873, %r872, %r871;
	xor.b32  	%r874, %r873, %r845;
	add.s32 	%r875, %r864, %r874;
	add.s32 	%r876, %r875, %r870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 15;
	shr.b32 	%rhs, %r821, 17;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 13;
	shr.b32 	%rhs, %r821, 19;
	add.u32 	%r878, %lhs, %rhs;
	}
	shr.u32 	%r879, %r821, 10;
	xor.b32  	%r880, %r877, %r879;
	xor.b32  	%r881, %r880, %r878;
	add.s32 	%r882, %r881, %r667;
	add.s32 	%r883, %r882, %r19;
	xor.b32  	%r884, %r834, %r803;
	and.b32  	%r885, %r865, %r884;
	xor.b32  	%r886, %r885, %r803;
	add.s32 	%r887, %r772, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 26;
	shr.b32 	%rhs, %r865, 6;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 21;
	shr.b32 	%rhs, %r865, 11;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r889, %r888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 7;
	shr.b32 	%rhs, %r865, 25;
	add.u32 	%r891, %lhs, %rhs;
	}
	xor.b32  	%r892, %r890, %r891;
	add.s32 	%r893, %r887, %r883;
	add.s32 	%r894, %r893, %r892;
	add.s32 	%r895, %r894, 113926993;
	add.s32 	%r896, %r895, %r783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 30;
	shr.b32 	%rhs, %r876, 2;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 19;
	shr.b32 	%rhs, %r876, 13;
	add.u32 	%r898, %lhs, %rhs;
	}
	xor.b32  	%r899, %r898, %r897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 10;
	shr.b32 	%rhs, %r876, 22;
	add.u32 	%r900, %lhs, %rhs;
	}
	xor.b32  	%r901, %r899, %r900;
	xor.b32  	%r902, %r876, %r814;
	xor.b32  	%r903, %r876, %r845;
	and.b32  	%r904, %r903, %r902;
	xor.b32  	%r905, %r904, %r876;
	add.s32 	%r906, %r895, %r905;
	add.s32 	%r907, %r906, %r901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 15;
	shr.b32 	%rhs, %r852, 17;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 13;
	shr.b32 	%rhs, %r852, 19;
	add.u32 	%r909, %lhs, %rhs;
	}
	shr.u32 	%r910, %r852, 10;
	xor.b32  	%r911, %r908, %r910;
	xor.b32  	%r912, %r911, %r909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 25;
	shr.b32 	%rhs, %r478, 7;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 14;
	shr.b32 	%rhs, %r478, 18;
	add.u32 	%r914, %lhs, %rhs;
	}
	shr.u32 	%r915, %r478, 3;
	xor.b32  	%r916, %r913, %r915;
	xor.b32  	%r917, %r916, %r914;
	add.s32 	%r918, %r697, %r3;
	add.s32 	%r919, %r918, %r912;
	add.s32 	%r920, %r919, %r917;
	xor.b32  	%r921, %r865, %r834;
	and.b32  	%r922, %r896, %r921;
	xor.b32  	%r923, %r922, %r834;
	add.s32 	%r924, %r803, %r923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 26;
	shr.b32 	%rhs, %r896, 6;
	add.u32 	%r925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 21;
	shr.b32 	%rhs, %r896, 11;
	add.u32 	%r926, %lhs, %rhs;
	}
	xor.b32  	%r927, %r926, %r925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 7;
	shr.b32 	%rhs, %r896, 25;
	add.u32 	%r928, %lhs, %rhs;
	}
	xor.b32  	%r929, %r927, %r928;
	add.s32 	%r930, %r924, %r920;
	add.s32 	%r931, %r930, %r929;
	add.s32 	%r932, %r931, 338241895;
	add.s32 	%r933, %r932, %r814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 19;
	shr.b32 	%rhs, %r907, 13;
	add.u32 	%r935, %lhs, %rhs;
	}
	xor.b32  	%r936, %r935, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 10;
	shr.b32 	%rhs, %r907, 22;
	add.u32 	%r937, %lhs, %rhs;
	}
	xor.b32  	%r938, %r936, %r937;
	xor.b32  	%r939, %r907, %r845;
	xor.b32  	%r940, %r907, %r876;
	and.b32  	%r941, %r940, %r939;
	xor.b32  	%r942, %r941, %r907;
	add.s32 	%r943, %r932, %r942;
	add.s32 	%r944, %r943, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 15;
	shr.b32 	%rhs, %r883, 17;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 13;
	shr.b32 	%rhs, %r883, 19;
	add.u32 	%r946, %lhs, %rhs;
	}
	shr.u32 	%r947, %r883, 10;
	xor.b32  	%r948, %r945, %r947;
	xor.b32  	%r949, %r948, %r946;
	add.s32 	%r950, %r728, %r478;
	add.s32 	%r951, %r950, %r949;
	add.s32 	%r952, %r951, %r20;
	xor.b32  	%r953, %r896, %r865;
	and.b32  	%r954, %r933, %r953;
	xor.b32  	%r955, %r954, %r865;
	add.s32 	%r956, %r834, %r955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 26;
	shr.b32 	%rhs, %r933, 6;
	add.u32 	%r957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 21;
	shr.b32 	%rhs, %r933, 11;
	add.u32 	%r958, %lhs, %rhs;
	}
	xor.b32  	%r959, %r958, %r957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 7;
	shr.b32 	%rhs, %r933, 25;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r959, %r960;
	add.s32 	%r962, %r956, %r952;
	add.s32 	%r963, %r962, %r961;
	add.s32 	%r964, %r963, 666307205;
	add.s32 	%r965, %r964, %r845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 30;
	shr.b32 	%rhs, %r944, 2;
	add.u32 	%r966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 19;
	shr.b32 	%rhs, %r944, 13;
	add.u32 	%r967, %lhs, %rhs;
	}
	xor.b32  	%r968, %r967, %r966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 10;
	shr.b32 	%rhs, %r944, 22;
	add.u32 	%r969, %lhs, %rhs;
	}
	xor.b32  	%r970, %r968, %r969;
	xor.b32  	%r971, %r944, %r876;
	xor.b32  	%r972, %r944, %r907;
	and.b32  	%r973, %r972, %r971;
	xor.b32  	%r974, %r973, %r944;
	add.s32 	%r975, %r964, %r974;
	add.s32 	%r976, %r975, %r970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 15;
	shr.b32 	%rhs, %r920, 17;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 13;
	shr.b32 	%rhs, %r920, 19;
	add.u32 	%r978, %lhs, %rhs;
	}
	shr.u32 	%r979, %r920, 10;
	xor.b32  	%r980, %r977, %r979;
	xor.b32  	%r981, %r980, %r978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 25;
	shr.b32 	%rhs, %r533, 7;
	add.u32 	%r982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 14;
	shr.b32 	%rhs, %r533, 18;
	add.u32 	%r983, %lhs, %rhs;
	}
	shr.u32 	%r984, %r533, 3;
	xor.b32  	%r985, %r982, %r984;
	xor.b32  	%r986, %r985, %r983;
	add.s32 	%r987, %r759, %r11;
	add.s32 	%r988, %r987, %r981;
	add.s32 	%r989, %r988, %r986;
	xor.b32  	%r990, %r933, %r896;
	and.b32  	%r991, %r965, %r990;
	xor.b32  	%r992, %r991, %r896;
	add.s32 	%r993, %r865, %r992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 26;
	shr.b32 	%rhs, %r965, 6;
	add.u32 	%r994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 21;
	shr.b32 	%rhs, %r965, 11;
	add.u32 	%r995, %lhs, %rhs;
	}
	xor.b32  	%r996, %r995, %r994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 7;
	shr.b32 	%rhs, %r965, 25;
	add.u32 	%r997, %lhs, %rhs;
	}
	xor.b32  	%r998, %r996, %r997;
	add.s32 	%r999, %r993, %r989;
	add.s32 	%r1000, %r999, %r998;
	add.s32 	%r1001, %r1000, 773529912;
	add.s32 	%r1002, %r1001, %r876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 30;
	shr.b32 	%rhs, %r976, 2;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 19;
	shr.b32 	%rhs, %r976, 13;
	add.u32 	%r1004, %lhs, %rhs;
	}
	xor.b32  	%r1005, %r1004, %r1003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 10;
	shr.b32 	%rhs, %r976, 22;
	add.u32 	%r1006, %lhs, %rhs;
	}
	xor.b32  	%r1007, %r1005, %r1006;
	xor.b32  	%r1008, %r976, %r907;
	xor.b32  	%r1009, %r976, %r944;
	and.b32  	%r1010, %r1009, %r1008;
	xor.b32  	%r1011, %r1010, %r976;
	add.s32 	%r1012, %r1001, %r1011;
	add.s32 	%r1013, %r1012, %r1007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 15;
	shr.b32 	%rhs, %r952, 17;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 13;
	shr.b32 	%rhs, %r952, 19;
	add.u32 	%r1015, %lhs, %rhs;
	}
	shr.u32 	%r1016, %r952, 10;
	xor.b32  	%r1017, %r1014, %r1016;
	xor.b32  	%r1018, %r1017, %r1015;
	add.s32 	%r1019, %r790, %r533;
	add.s32 	%r1020, %r1019, %r1018;
	add.s32 	%r1021, %r1020, %r21;
	xor.b32  	%r1022, %r965, %r933;
	and.b32  	%r1023, %r1002, %r1022;
	xor.b32  	%r1024, %r1023, %r933;
	add.s32 	%r1025, %r896, %r1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 26;
	shr.b32 	%rhs, %r1002, 6;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 21;
	shr.b32 	%rhs, %r1002, 11;
	add.u32 	%r1027, %lhs, %rhs;
	}
	xor.b32  	%r1028, %r1027, %r1026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 7;
	shr.b32 	%rhs, %r1002, 25;
	add.u32 	%r1029, %lhs, %rhs;
	}
	xor.b32  	%r1030, %r1028, %r1029;
	add.s32 	%r1031, %r1025, %r1021;
	add.s32 	%r1032, %r1031, %r1030;
	add.s32 	%r1033, %r1032, 1294757372;
	add.s32 	%r1034, %r1033, %r907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 30;
	shr.b32 	%rhs, %r1013, 2;
	add.u32 	%r1035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 19;
	shr.b32 	%rhs, %r1013, 13;
	add.u32 	%r1036, %lhs, %rhs;
	}
	xor.b32  	%r1037, %r1036, %r1035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 10;
	shr.b32 	%rhs, %r1013, 22;
	add.u32 	%r1038, %lhs, %rhs;
	}
	xor.b32  	%r1039, %r1037, %r1038;
	xor.b32  	%r1040, %r1013, %r944;
	xor.b32  	%r1041, %r1013, %r976;
	and.b32  	%r1042, %r1041, %r1040;
	xor.b32  	%r1043, %r1042, %r1013;
	add.s32 	%r1044, %r1033, %r1043;
	add.s32 	%r1045, %r1044, %r1039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 15;
	shr.b32 	%rhs, %r989, 17;
	add.u32 	%r1046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 13;
	shr.b32 	%rhs, %r989, 19;
	add.u32 	%r1047, %lhs, %rhs;
	}
	shr.u32 	%r1048, %r989, 10;
	xor.b32  	%r1049, %r1046, %r1048;
	xor.b32  	%r1050, %r1049, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 25;
	shr.b32 	%rhs, %r587, 7;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 14;
	shr.b32 	%rhs, %r587, 18;
	add.u32 	%r1052, %lhs, %rhs;
	}
	shr.u32 	%r1053, %r587, 3;
	xor.b32  	%r1054, %r1051, %r1053;
	xor.b32  	%r1055, %r1054, %r1052;
	add.s32 	%r1056, %r821, %r14;
	add.s32 	%r1057, %r1056, %r1050;
	add.s32 	%r1058, %r1057, %r1055;
	xor.b32  	%r1059, %r1002, %r965;
	and.b32  	%r1060, %r1034, %r1059;
	xor.b32  	%r1061, %r1060, %r965;
	add.s32 	%r1062, %r933, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 26;
	shr.b32 	%rhs, %r1034, 6;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 21;
	shr.b32 	%rhs, %r1034, 11;
	add.u32 	%r1064, %lhs, %rhs;
	}
	xor.b32  	%r1065, %r1064, %r1063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 7;
	shr.b32 	%rhs, %r1034, 25;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r1065, %r1066;
	add.s32 	%r1068, %r1062, %r1058;
	add.s32 	%r1069, %r1068, %r1067;
	add.s32 	%r1070, %r1069, 1396182291;
	add.s32 	%r1071, %r1070, %r944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 30;
	shr.b32 	%rhs, %r1045, 2;
	add.u32 	%r1072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 19;
	shr.b32 	%rhs, %r1045, 13;
	add.u32 	%r1073, %lhs, %rhs;
	}
	xor.b32  	%r1074, %r1073, %r1072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 10;
	shr.b32 	%rhs, %r1045, 22;
	add.u32 	%r1075, %lhs, %rhs;
	}
	xor.b32  	%r1076, %r1074, %r1075;
	xor.b32  	%r1077, %r1045, %r976;
	xor.b32  	%r1078, %r1045, %r1013;
	and.b32  	%r1079, %r1078, %r1077;
	xor.b32  	%r1080, %r1079, %r1045;
	add.s32 	%r1081, %r1070, %r1080;
	add.s32 	%r1082, %r1081, %r1076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 15;
	shr.b32 	%rhs, %r1021, 17;
	add.u32 	%r1083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 13;
	shr.b32 	%rhs, %r1021, 19;
	add.u32 	%r1084, %lhs, %rhs;
	}
	shr.u32 	%r1085, %r1021, 10;
	xor.b32  	%r1086, %r1083, %r1085;
	xor.b32  	%r1087, %r1086, %r1084;
	add.s32 	%r1088, %r852, %r587;
	add.s32 	%r1089, %r1088, %r1087;
	add.s32 	%r1090, %r1089, %r22;
	xor.b32  	%r1091, %r1034, %r1002;
	and.b32  	%r1092, %r1071, %r1091;
	xor.b32  	%r1093, %r1092, %r1002;
	add.s32 	%r1094, %r965, %r1093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 26;
	shr.b32 	%rhs, %r1071, 6;
	add.u32 	%r1095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 21;
	shr.b32 	%rhs, %r1071, 11;
	add.u32 	%r1096, %lhs, %rhs;
	}
	xor.b32  	%r1097, %r1096, %r1095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 7;
	shr.b32 	%rhs, %r1071, 25;
	add.u32 	%r1098, %lhs, %rhs;
	}
	xor.b32  	%r1099, %r1097, %r1098;
	add.s32 	%r1100, %r1094, %r1090;
	add.s32 	%r1101, %r1100, %r1099;
	add.s32 	%r1102, %r1101, 1695183700;
	add.s32 	%r1103, %r1102, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 30;
	shr.b32 	%rhs, %r1082, 2;
	add.u32 	%r1104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 19;
	shr.b32 	%rhs, %r1082, 13;
	add.u32 	%r1105, %lhs, %rhs;
	}
	xor.b32  	%r1106, %r1105, %r1104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 10;
	shr.b32 	%rhs, %r1082, 22;
	add.u32 	%r1107, %lhs, %rhs;
	}
	xor.b32  	%r1108, %r1106, %r1107;
	xor.b32  	%r1109, %r1082, %r1013;
	xor.b32  	%r1110, %r1082, %r1045;
	and.b32  	%r1111, %r1110, %r1109;
	xor.b32  	%r1112, %r1111, %r1082;
	add.s32 	%r1113, %r1102, %r1112;
	add.s32 	%r1114, %r1113, %r1108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 15;
	shr.b32 	%rhs, %r1058, 17;
	add.u32 	%r1115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 13;
	shr.b32 	%rhs, %r1058, 19;
	add.u32 	%r1116, %lhs, %rhs;
	}
	shr.u32 	%r1117, %r1058, 10;
	xor.b32  	%r1118, %r1115, %r1117;
	xor.b32  	%r1119, %r1118, %r1116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 25;
	shr.b32 	%rhs, %r641, 7;
	add.u32 	%r1120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 14;
	shr.b32 	%rhs, %r641, 18;
	add.u32 	%r1121, %lhs, %rhs;
	}
	shr.u32 	%r1122, %r641, 3;
	xor.b32  	%r1123, %r1120, %r1122;
	xor.b32  	%r1124, %r1123, %r1121;
	add.s32 	%r1125, %r883, %r15;
	add.s32 	%r1126, %r1125, %r1119;
	add.s32 	%r1127, %r1126, %r1124;
	xor.b32  	%r1128, %r1071, %r1034;
	and.b32  	%r1129, %r1103, %r1128;
	xor.b32  	%r1130, %r1129, %r1034;
	add.s32 	%r1131, %r1002, %r1130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 26;
	shr.b32 	%rhs, %r1103, 6;
	add.u32 	%r1132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 21;
	shr.b32 	%rhs, %r1103, 11;
	add.u32 	%r1133, %lhs, %rhs;
	}
	xor.b32  	%r1134, %r1133, %r1132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 7;
	shr.b32 	%rhs, %r1103, 25;
	add.u32 	%r1135, %lhs, %rhs;
	}
	xor.b32  	%r1136, %r1134, %r1135;
	add.s32 	%r1137, %r1131, %r1127;
	add.s32 	%r1138, %r1137, %r1136;
	add.s32 	%r1139, %r1138, 1986661051;
	add.s32 	%r1140, %r1139, %r1013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 30;
	shr.b32 	%rhs, %r1114, 2;
	add.u32 	%r1141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 19;
	shr.b32 	%rhs, %r1114, 13;
	add.u32 	%r1142, %lhs, %rhs;
	}
	xor.b32  	%r1143, %r1142, %r1141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 10;
	shr.b32 	%rhs, %r1114, 22;
	add.u32 	%r1144, %lhs, %rhs;
	}
	xor.b32  	%r1145, %r1143, %r1144;
	xor.b32  	%r1146, %r1114, %r1045;
	xor.b32  	%r1147, %r1114, %r1082;
	and.b32  	%r1148, %r1147, %r1146;
	xor.b32  	%r1149, %r1148, %r1114;
	add.s32 	%r1150, %r1139, %r1149;
	add.s32 	%r1151, %r1150, %r1145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1090, 15;
	shr.b32 	%rhs, %r1090, 17;
	add.u32 	%r1152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1090, 13;
	shr.b32 	%rhs, %r1090, 19;
	add.u32 	%r1153, %lhs, %rhs;
	}
	shr.u32 	%r1154, %r1090, 10;
	xor.b32  	%r1155, %r1152, %r1154;
	xor.b32  	%r1156, %r1155, %r1153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 25;
	shr.b32 	%rhs, %r667, 7;
	add.u32 	%r1157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 14;
	shr.b32 	%rhs, %r667, 18;
	add.u32 	%r1158, %lhs, %rhs;
	}
	shr.u32 	%r1159, %r667, 3;
	xor.b32  	%r1160, %r1157, %r1159;
	xor.b32  	%r1161, %r1160, %r1158;
	add.s32 	%r1162, %r920, %r641;
	add.s32 	%r1163, %r1162, %r1156;
	add.s32 	%r1164, %r1163, %r1161;
	xor.b32  	%r1165, %r1103, %r1071;
	and.b32  	%r1166, %r1140, %r1165;
	xor.b32  	%r1167, %r1166, %r1071;
	add.s32 	%r1168, %r1034, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 26;
	shr.b32 	%rhs, %r1140, 6;
	add.u32 	%r1169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 21;
	shr.b32 	%rhs, %r1140, 11;
	add.u32 	%r1170, %lhs, %rhs;
	}
	xor.b32  	%r1171, %r1170, %r1169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 7;
	shr.b32 	%rhs, %r1140, 25;
	add.u32 	%r1172, %lhs, %rhs;
	}
	xor.b32  	%r1173, %r1171, %r1172;
	add.s32 	%r1174, %r1168, %r1164;
	add.s32 	%r1175, %r1174, %r1173;
	add.s32 	%r1176, %r1175, -2117940946;
	add.s32 	%r1177, %r1176, %r1045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 30;
	shr.b32 	%rhs, %r1151, 2;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 19;
	shr.b32 	%rhs, %r1151, 13;
	add.u32 	%r1179, %lhs, %rhs;
	}
	xor.b32  	%r1180, %r1179, %r1178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 10;
	shr.b32 	%rhs, %r1151, 22;
	add.u32 	%r1181, %lhs, %rhs;
	}
	xor.b32  	%r1182, %r1180, %r1181;
	xor.b32  	%r1183, %r1151, %r1082;
	xor.b32  	%r1184, %r1151, %r1114;
	and.b32  	%r1185, %r1184, %r1183;
	xor.b32  	%r1186, %r1185, %r1151;
	add.s32 	%r1187, %r1176, %r1186;
	add.s32 	%r1188, %r1187, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 15;
	shr.b32 	%rhs, %r1127, 17;
	add.u32 	%r1189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 13;
	shr.b32 	%rhs, %r1127, 19;
	add.u32 	%r1190, %lhs, %rhs;
	}
	shr.u32 	%r1191, %r1127, 10;
	xor.b32  	%r1192, %r1189, %r1191;
	xor.b32  	%r1193, %r1192, %r1190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 25;
	shr.b32 	%rhs, %r697, 7;
	add.u32 	%r1194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 14;
	shr.b32 	%rhs, %r697, 18;
	add.u32 	%r1195, %lhs, %rhs;
	}
	shr.u32 	%r1196, %r697, 3;
	xor.b32  	%r1197, %r1194, %r1196;
	xor.b32  	%r1198, %r1197, %r1195;
	add.s32 	%r1199, %r952, %r667;
	add.s32 	%r1200, %r1199, %r1193;
	add.s32 	%r1201, %r1200, %r1198;
	xor.b32  	%r1202, %r1140, %r1103;
	and.b32  	%r1203, %r1177, %r1202;
	xor.b32  	%r1204, %r1203, %r1103;
	add.s32 	%r1205, %r1071, %r1204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 26;
	shr.b32 	%rhs, %r1177, 6;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 21;
	shr.b32 	%rhs, %r1177, 11;
	add.u32 	%r1207, %lhs, %rhs;
	}
	xor.b32  	%r1208, %r1207, %r1206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 7;
	shr.b32 	%rhs, %r1177, 25;
	add.u32 	%r1209, %lhs, %rhs;
	}
	xor.b32  	%r1210, %r1208, %r1209;
	add.s32 	%r1211, %r1205, %r1201;
	add.s32 	%r1212, %r1211, %r1210;
	add.s32 	%r1213, %r1212, -1838011259;
	add.s32 	%r1214, %r1213, %r1082;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 30;
	shr.b32 	%rhs, %r1188, 2;
	add.u32 	%r1215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 19;
	shr.b32 	%rhs, %r1188, 13;
	add.u32 	%r1216, %lhs, %rhs;
	}
	xor.b32  	%r1217, %r1216, %r1215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 10;
	shr.b32 	%rhs, %r1188, 22;
	add.u32 	%r1218, %lhs, %rhs;
	}
	xor.b32  	%r1219, %r1217, %r1218;
	xor.b32  	%r1220, %r1188, %r1114;
	xor.b32  	%r1221, %r1188, %r1151;
	and.b32  	%r1222, %r1221, %r1220;
	xor.b32  	%r1223, %r1222, %r1188;
	add.s32 	%r1224, %r1213, %r1223;
	add.s32 	%r1225, %r1224, %r1219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 13;
	shr.b32 	%rhs, %r1164, 19;
	add.u32 	%r1227, %lhs, %rhs;
	}
	shr.u32 	%r1228, %r1164, 10;
	xor.b32  	%r1229, %r1226, %r1228;
	xor.b32  	%r1230, %r1229, %r1227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 25;
	shr.b32 	%rhs, %r728, 7;
	add.u32 	%r1231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 14;
	shr.b32 	%rhs, %r728, 18;
	add.u32 	%r1232, %lhs, %rhs;
	}
	shr.u32 	%r1233, %r728, 3;
	xor.b32  	%r1234, %r1231, %r1233;
	xor.b32  	%r1235, %r1234, %r1232;
	add.s32 	%r1236, %r989, %r697;
	add.s32 	%r1237, %r1236, %r1230;
	add.s32 	%r1238, %r1237, %r1235;
	xor.b32  	%r1239, %r1177, %r1140;
	and.b32  	%r1240, %r1214, %r1239;
	xor.b32  	%r1241, %r1240, %r1140;
	add.s32 	%r1242, %r1103, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 26;
	shr.b32 	%rhs, %r1214, 6;
	add.u32 	%r1243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 21;
	shr.b32 	%rhs, %r1214, 11;
	add.u32 	%r1244, %lhs, %rhs;
	}
	xor.b32  	%r1245, %r1244, %r1243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 7;
	shr.b32 	%rhs, %r1214, 25;
	add.u32 	%r1246, %lhs, %rhs;
	}
	xor.b32  	%r1247, %r1245, %r1246;
	add.s32 	%r1248, %r1242, %r1238;
	add.s32 	%r1249, %r1248, %r1247;
	add.s32 	%r1250, %r1249, -1564481375;
	add.s32 	%r1251, %r1250, %r1114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 30;
	shr.b32 	%rhs, %r1225, 2;
	add.u32 	%r1252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 19;
	shr.b32 	%rhs, %r1225, 13;
	add.u32 	%r1253, %lhs, %rhs;
	}
	xor.b32  	%r1254, %r1253, %r1252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 10;
	shr.b32 	%rhs, %r1225, 22;
	add.u32 	%r1255, %lhs, %rhs;
	}
	xor.b32  	%r1256, %r1254, %r1255;
	xor.b32  	%r1257, %r1225, %r1151;
	xor.b32  	%r1258, %r1225, %r1188;
	and.b32  	%r1259, %r1258, %r1257;
	xor.b32  	%r1260, %r1259, %r1225;
	add.s32 	%r1261, %r1250, %r1260;
	add.s32 	%r1262, %r1261, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 15;
	shr.b32 	%rhs, %r1201, 17;
	add.u32 	%r1263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 13;
	shr.b32 	%rhs, %r1201, 19;
	add.u32 	%r1264, %lhs, %rhs;
	}
	shr.u32 	%r1265, %r1201, 10;
	xor.b32  	%r1266, %r1263, %r1265;
	xor.b32  	%r1267, %r1266, %r1264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 25;
	shr.b32 	%rhs, %r759, 7;
	add.u32 	%r1268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 14;
	shr.b32 	%rhs, %r759, 18;
	add.u32 	%r1269, %lhs, %rhs;
	}
	shr.u32 	%r1270, %r759, 3;
	xor.b32  	%r1271, %r1268, %r1270;
	xor.b32  	%r1272, %r1271, %r1269;
	add.s32 	%r1273, %r1021, %r728;
	add.s32 	%r1274, %r1273, %r1267;
	add.s32 	%r1275, %r1274, %r1272;
	xor.b32  	%r1276, %r1214, %r1177;
	and.b32  	%r1277, %r1251, %r1276;
	xor.b32  	%r1278, %r1277, %r1177;
	add.s32 	%r1279, %r1140, %r1278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 26;
	shr.b32 	%rhs, %r1251, 6;
	add.u32 	%r1280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 21;
	shr.b32 	%rhs, %r1251, 11;
	add.u32 	%r1281, %lhs, %rhs;
	}
	xor.b32  	%r1282, %r1281, %r1280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 7;
	shr.b32 	%rhs, %r1251, 25;
	add.u32 	%r1283, %lhs, %rhs;
	}
	xor.b32  	%r1284, %r1282, %r1283;
	add.s32 	%r1285, %r1279, %r1275;
	add.s32 	%r1286, %r1285, %r1284;
	add.s32 	%r1287, %r1286, -1474664885;
	add.s32 	%r1288, %r1287, %r1151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 30;
	shr.b32 	%rhs, %r1262, 2;
	add.u32 	%r1289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 19;
	shr.b32 	%rhs, %r1262, 13;
	add.u32 	%r1290, %lhs, %rhs;
	}
	xor.b32  	%r1291, %r1290, %r1289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 10;
	shr.b32 	%rhs, %r1262, 22;
	add.u32 	%r1292, %lhs, %rhs;
	}
	xor.b32  	%r1293, %r1291, %r1292;
	xor.b32  	%r1294, %r1262, %r1188;
	xor.b32  	%r1295, %r1262, %r1225;
	and.b32  	%r1296, %r1295, %r1294;
	xor.b32  	%r1297, %r1296, %r1262;
	add.s32 	%r1298, %r1287, %r1297;
	add.s32 	%r1299, %r1298, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 15;
	shr.b32 	%rhs, %r1238, 17;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 13;
	shr.b32 	%rhs, %r1238, 19;
	add.u32 	%r1301, %lhs, %rhs;
	}
	shr.u32 	%r1302, %r1238, 10;
	xor.b32  	%r1303, %r1300, %r1302;
	xor.b32  	%r1304, %r1303, %r1301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 25;
	shr.b32 	%rhs, %r790, 7;
	add.u32 	%r1305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 14;
	shr.b32 	%rhs, %r790, 18;
	add.u32 	%r1306, %lhs, %rhs;
	}
	shr.u32 	%r1307, %r790, 3;
	xor.b32  	%r1308, %r1305, %r1307;
	xor.b32  	%r1309, %r1308, %r1306;
	add.s32 	%r1310, %r1058, %r759;
	add.s32 	%r1311, %r1310, %r1304;
	add.s32 	%r1312, %r1311, %r1309;
	xor.b32  	%r1313, %r1251, %r1214;
	and.b32  	%r1314, %r1288, %r1313;
	xor.b32  	%r1315, %r1314, %r1214;
	add.s32 	%r1316, %r1177, %r1315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 26;
	shr.b32 	%rhs, %r1288, 6;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 21;
	shr.b32 	%rhs, %r1288, 11;
	add.u32 	%r1318, %lhs, %rhs;
	}
	xor.b32  	%r1319, %r1318, %r1317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 7;
	shr.b32 	%rhs, %r1288, 25;
	add.u32 	%r1320, %lhs, %rhs;
	}
	xor.b32  	%r1321, %r1319, %r1320;
	add.s32 	%r1322, %r1316, %r1312;
	add.s32 	%r1323, %r1322, %r1321;
	add.s32 	%r1324, %r1323, -1035236496;
	add.s32 	%r1325, %r1324, %r1188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 30;
	shr.b32 	%rhs, %r1299, 2;
	add.u32 	%r1326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 19;
	shr.b32 	%rhs, %r1299, 13;
	add.u32 	%r1327, %lhs, %rhs;
	}
	xor.b32  	%r1328, %r1327, %r1326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 10;
	shr.b32 	%rhs, %r1299, 22;
	add.u32 	%r1329, %lhs, %rhs;
	}
	xor.b32  	%r1330, %r1328, %r1329;
	xor.b32  	%r1331, %r1299, %r1225;
	xor.b32  	%r1332, %r1299, %r1262;
	and.b32  	%r1333, %r1332, %r1331;
	xor.b32  	%r1334, %r1333, %r1299;
	add.s32 	%r1335, %r1324, %r1334;
	add.s32 	%r1336, %r1335, %r1330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 15;
	shr.b32 	%rhs, %r1275, 17;
	add.u32 	%r1337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 13;
	shr.b32 	%rhs, %r1275, 19;
	add.u32 	%r1338, %lhs, %rhs;
	}
	shr.u32 	%r1339, %r1275, 10;
	xor.b32  	%r1340, %r1337, %r1339;
	xor.b32  	%r1341, %r1340, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 25;
	shr.b32 	%rhs, %r821, 7;
	add.u32 	%r1342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 14;
	shr.b32 	%rhs, %r821, 18;
	add.u32 	%r1343, %lhs, %rhs;
	}
	shr.u32 	%r1344, %r821, 3;
	xor.b32  	%r1345, %r1342, %r1344;
	xor.b32  	%r1346, %r1345, %r1343;
	add.s32 	%r1347, %r1090, %r790;
	add.s32 	%r1348, %r1347, %r1341;
	add.s32 	%r1349, %r1348, %r1346;
	xor.b32  	%r1350, %r1288, %r1251;
	and.b32  	%r1351, %r1325, %r1350;
	xor.b32  	%r1352, %r1351, %r1251;
	add.s32 	%r1353, %r1214, %r1352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 26;
	shr.b32 	%rhs, %r1325, 6;
	add.u32 	%r1354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 21;
	shr.b32 	%rhs, %r1325, 11;
	add.u32 	%r1355, %lhs, %rhs;
	}
	xor.b32  	%r1356, %r1355, %r1354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 7;
	shr.b32 	%rhs, %r1325, 25;
	add.u32 	%r1357, %lhs, %rhs;
	}
	xor.b32  	%r1358, %r1356, %r1357;
	add.s32 	%r1359, %r1353, %r1349;
	add.s32 	%r1360, %r1359, %r1358;
	add.s32 	%r1361, %r1360, -949202525;
	add.s32 	%r1362, %r1361, %r1225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 30;
	shr.b32 	%rhs, %r1336, 2;
	add.u32 	%r1363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 19;
	shr.b32 	%rhs, %r1336, 13;
	add.u32 	%r1364, %lhs, %rhs;
	}
	xor.b32  	%r1365, %r1364, %r1363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 10;
	shr.b32 	%rhs, %r1336, 22;
	add.u32 	%r1366, %lhs, %rhs;
	}
	xor.b32  	%r1367, %r1365, %r1366;
	xor.b32  	%r1368, %r1336, %r1262;
	xor.b32  	%r1369, %r1336, %r1299;
	and.b32  	%r1370, %r1369, %r1368;
	xor.b32  	%r1371, %r1370, %r1336;
	add.s32 	%r1372, %r1361, %r1371;
	add.s32 	%r1373, %r1372, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 15;
	shr.b32 	%rhs, %r1312, 17;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 13;
	shr.b32 	%rhs, %r1312, 19;
	add.u32 	%r1375, %lhs, %rhs;
	}
	shr.u32 	%r1376, %r1312, 10;
	xor.b32  	%r1377, %r1374, %r1376;
	xor.b32  	%r1378, %r1377, %r1375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 25;
	shr.b32 	%rhs, %r852, 7;
	add.u32 	%r1379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 14;
	shr.b32 	%rhs, %r852, 18;
	add.u32 	%r1380, %lhs, %rhs;
	}
	shr.u32 	%r1381, %r852, 3;
	xor.b32  	%r1382, %r1379, %r1381;
	xor.b32  	%r1383, %r1382, %r1380;
	add.s32 	%r1384, %r1127, %r821;
	add.s32 	%r1385, %r1384, %r1378;
	add.s32 	%r1386, %r1385, %r1383;
	xor.b32  	%r1387, %r1325, %r1288;
	and.b32  	%r1388, %r1362, %r1387;
	xor.b32  	%r1389, %r1388, %r1288;
	add.s32 	%r1390, %r1251, %r1389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1362, 26;
	shr.b32 	%rhs, %r1362, 6;
	add.u32 	%r1391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1362, 21;
	shr.b32 	%rhs, %r1362, 11;
	add.u32 	%r1392, %lhs, %rhs;
	}
	xor.b32  	%r1393, %r1392, %r1391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1362, 7;
	shr.b32 	%rhs, %r1362, 25;
	add.u32 	%r1394, %lhs, %rhs;
	}
	xor.b32  	%r1395, %r1393, %r1394;
	add.s32 	%r1396, %r1390, %r1386;
	add.s32 	%r1397, %r1396, %r1395;
	add.s32 	%r1398, %r1397, -778901479;
	add.s32 	%r1399, %r1398, %r1262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 30;
	shr.b32 	%rhs, %r1373, 2;
	add.u32 	%r1400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 19;
	shr.b32 	%rhs, %r1373, 13;
	add.u32 	%r1401, %lhs, %rhs;
	}
	xor.b32  	%r1402, %r1401, %r1400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 10;
	shr.b32 	%rhs, %r1373, 22;
	add.u32 	%r1403, %lhs, %rhs;
	}
	xor.b32  	%r1404, %r1402, %r1403;
	xor.b32  	%r1405, %r1373, %r1299;
	xor.b32  	%r1406, %r1373, %r1336;
	and.b32  	%r1407, %r1406, %r1405;
	xor.b32  	%r1408, %r1407, %r1373;
	add.s32 	%r1409, %r1398, %r1408;
	add.s32 	%r1410, %r1409, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 15;
	shr.b32 	%rhs, %r1349, 17;
	add.u32 	%r1411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 13;
	shr.b32 	%rhs, %r1349, 19;
	add.u32 	%r1412, %lhs, %rhs;
	}
	shr.u32 	%r1413, %r1349, 10;
	xor.b32  	%r1414, %r1411, %r1413;
	xor.b32  	%r1415, %r1414, %r1412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 25;
	shr.b32 	%rhs, %r883, 7;
	add.u32 	%r1416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 14;
	shr.b32 	%rhs, %r883, 18;
	add.u32 	%r1417, %lhs, %rhs;
	}
	shr.u32 	%r1418, %r883, 3;
	xor.b32  	%r1419, %r1416, %r1418;
	xor.b32  	%r1420, %r1419, %r1417;
	add.s32 	%r1421, %r1164, %r852;
	add.s32 	%r1422, %r1421, %r1415;
	add.s32 	%r1423, %r1422, %r1420;
	xor.b32  	%r1424, %r1362, %r1325;
	and.b32  	%r1425, %r1399, %r1424;
	xor.b32  	%r1426, %r1425, %r1325;
	add.s32 	%r1427, %r1288, %r1426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1399, 26;
	shr.b32 	%rhs, %r1399, 6;
	add.u32 	%r1428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1399, 21;
	shr.b32 	%rhs, %r1399, 11;
	add.u32 	%r1429, %lhs, %rhs;
	}
	xor.b32  	%r1430, %r1429, %r1428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1399, 7;
	shr.b32 	%rhs, %r1399, 25;
	add.u32 	%r1431, %lhs, %rhs;
	}
	xor.b32  	%r1432, %r1430, %r1431;
	add.s32 	%r1433, %r1427, %r1423;
	add.s32 	%r1434, %r1433, %r1432;
	add.s32 	%r1435, %r1434, -694614492;
	add.s32 	%r1436, %r1435, %r1299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 30;
	shr.b32 	%rhs, %r1410, 2;
	add.u32 	%r1437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 19;
	shr.b32 	%rhs, %r1410, 13;
	add.u32 	%r1438, %lhs, %rhs;
	}
	xor.b32  	%r1439, %r1438, %r1437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 10;
	shr.b32 	%rhs, %r1410, 22;
	add.u32 	%r1440, %lhs, %rhs;
	}
	xor.b32  	%r1441, %r1439, %r1440;
	xor.b32  	%r1442, %r1410, %r1336;
	xor.b32  	%r1443, %r1410, %r1373;
	and.b32  	%r1444, %r1443, %r1442;
	xor.b32  	%r1445, %r1444, %r1410;
	add.s32 	%r1446, %r1435, %r1445;
	add.s32 	%r1447, %r1446, %r1441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 15;
	shr.b32 	%rhs, %r1386, 17;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 13;
	shr.b32 	%rhs, %r1386, 19;
	add.u32 	%r1449, %lhs, %rhs;
	}
	shr.u32 	%r1450, %r1386, 10;
	xor.b32  	%r1451, %r1448, %r1450;
	xor.b32  	%r1452, %r1451, %r1449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 25;
	shr.b32 	%rhs, %r920, 7;
	add.u32 	%r1453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 14;
	shr.b32 	%rhs, %r920, 18;
	add.u32 	%r1454, %lhs, %rhs;
	}
	shr.u32 	%r1455, %r920, 3;
	xor.b32  	%r1456, %r1453, %r1455;
	xor.b32  	%r1457, %r1456, %r1454;
	add.s32 	%r1458, %r1201, %r883;
	add.s32 	%r1459, %r1458, %r1452;
	add.s32 	%r1460, %r1459, %r1457;
	xor.b32  	%r1461, %r1399, %r1362;
	and.b32  	%r1462, %r1436, %r1461;
	xor.b32  	%r1463, %r1462, %r1362;
	add.s32 	%r1464, %r1325, %r1463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 26;
	shr.b32 	%rhs, %r1436, 6;
	add.u32 	%r1465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 21;
	shr.b32 	%rhs, %r1436, 11;
	add.u32 	%r1466, %lhs, %rhs;
	}
	xor.b32  	%r1467, %r1466, %r1465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 7;
	shr.b32 	%rhs, %r1436, 25;
	add.u32 	%r1468, %lhs, %rhs;
	}
	xor.b32  	%r1469, %r1467, %r1468;
	add.s32 	%r1470, %r1464, %r1460;
	add.s32 	%r1471, %r1470, %r1469;
	add.s32 	%r1472, %r1471, -200395387;
	add.s32 	%r1473, %r1472, %r1336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 30;
	shr.b32 	%rhs, %r1447, 2;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 19;
	shr.b32 	%rhs, %r1447, 13;
	add.u32 	%r1475, %lhs, %rhs;
	}
	xor.b32  	%r1476, %r1475, %r1474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 10;
	shr.b32 	%rhs, %r1447, 22;
	add.u32 	%r1477, %lhs, %rhs;
	}
	xor.b32  	%r1478, %r1476, %r1477;
	xor.b32  	%r1479, %r1447, %r1373;
	xor.b32  	%r1480, %r1447, %r1410;
	and.b32  	%r1481, %r1480, %r1479;
	xor.b32  	%r1482, %r1481, %r1447;
	add.s32 	%r1483, %r1472, %r1482;
	add.s32 	%r1484, %r1483, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 15;
	shr.b32 	%rhs, %r1423, 17;
	add.u32 	%r1485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 13;
	shr.b32 	%rhs, %r1423, 19;
	add.u32 	%r1486, %lhs, %rhs;
	}
	shr.u32 	%r1487, %r1423, 10;
	xor.b32  	%r1488, %r1485, %r1487;
	xor.b32  	%r1489, %r1488, %r1486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 25;
	shr.b32 	%rhs, %r952, 7;
	add.u32 	%r1490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 14;
	shr.b32 	%rhs, %r952, 18;
	add.u32 	%r1491, %lhs, %rhs;
	}
	shr.u32 	%r1492, %r952, 3;
	xor.b32  	%r1493, %r1490, %r1492;
	xor.b32  	%r1494, %r1493, %r1491;
	add.s32 	%r1495, %r1238, %r920;
	add.s32 	%r1496, %r1495, %r1489;
	add.s32 	%r1497, %r1496, %r1494;
	xor.b32  	%r1498, %r1436, %r1399;
	and.b32  	%r1499, %r1473, %r1498;
	xor.b32  	%r1500, %r1499, %r1399;
	add.s32 	%r1501, %r1362, %r1500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 26;
	shr.b32 	%rhs, %r1473, 6;
	add.u32 	%r1502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 21;
	shr.b32 	%rhs, %r1473, 11;
	add.u32 	%r1503, %lhs, %rhs;
	}
	xor.b32  	%r1504, %r1503, %r1502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 7;
	shr.b32 	%rhs, %r1473, 25;
	add.u32 	%r1505, %lhs, %rhs;
	}
	xor.b32  	%r1506, %r1504, %r1505;
	add.s32 	%r1507, %r1501, %r1497;
	add.s32 	%r1508, %r1507, %r1506;
	add.s32 	%r1509, %r1508, 275423344;
	add.s32 	%r1510, %r1509, %r1373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 30;
	shr.b32 	%rhs, %r1484, 2;
	add.u32 	%r1511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 19;
	shr.b32 	%rhs, %r1484, 13;
	add.u32 	%r1512, %lhs, %rhs;
	}
	xor.b32  	%r1513, %r1512, %r1511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 10;
	shr.b32 	%rhs, %r1484, 22;
	add.u32 	%r1514, %lhs, %rhs;
	}
	xor.b32  	%r1515, %r1513, %r1514;
	xor.b32  	%r1516, %r1484, %r1410;
	xor.b32  	%r1517, %r1484, %r1447;
	and.b32  	%r1518, %r1517, %r1516;
	xor.b32  	%r1519, %r1518, %r1484;
	add.s32 	%r1520, %r1509, %r1519;
	add.s32 	%r1521, %r1520, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1460, 15;
	shr.b32 	%rhs, %r1460, 17;
	add.u32 	%r1522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1460, 13;
	shr.b32 	%rhs, %r1460, 19;
	add.u32 	%r1523, %lhs, %rhs;
	}
	shr.u32 	%r1524, %r1460, 10;
	xor.b32  	%r1525, %r1522, %r1524;
	xor.b32  	%r1526, %r1525, %r1523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 25;
	shr.b32 	%rhs, %r989, 7;
	add.u32 	%r1527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 14;
	shr.b32 	%rhs, %r989, 18;
	add.u32 	%r1528, %lhs, %rhs;
	}
	shr.u32 	%r1529, %r989, 3;
	xor.b32  	%r1530, %r1527, %r1529;
	xor.b32  	%r1531, %r1530, %r1528;
	add.s32 	%r1532, %r1275, %r952;
	add.s32 	%r1533, %r1532, %r1526;
	add.s32 	%r1534, %r1533, %r1531;
	xor.b32  	%r1535, %r1473, %r1436;
	and.b32  	%r1536, %r1510, %r1535;
	xor.b32  	%r1537, %r1536, %r1436;
	add.s32 	%r1538, %r1399, %r1537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1510, 26;
	shr.b32 	%rhs, %r1510, 6;
	add.u32 	%r1539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1510, 21;
	shr.b32 	%rhs, %r1510, 11;
	add.u32 	%r1540, %lhs, %rhs;
	}
	xor.b32  	%r1541, %r1540, %r1539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1510, 7;
	shr.b32 	%rhs, %r1510, 25;
	add.u32 	%r1542, %lhs, %rhs;
	}
	xor.b32  	%r1543, %r1541, %r1542;
	add.s32 	%r1544, %r1538, %r1534;
	add.s32 	%r1545, %r1544, %r1543;
	add.s32 	%r1546, %r1545, 430227734;
	add.s32 	%r1547, %r1546, %r1410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1521, 30;
	shr.b32 	%rhs, %r1521, 2;
	add.u32 	%r1548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1521, 19;
	shr.b32 	%rhs, %r1521, 13;
	add.u32 	%r1549, %lhs, %rhs;
	}
	xor.b32  	%r1550, %r1549, %r1548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1521, 10;
	shr.b32 	%rhs, %r1521, 22;
	add.u32 	%r1551, %lhs, %rhs;
	}
	xor.b32  	%r1552, %r1550, %r1551;
	xor.b32  	%r1553, %r1521, %r1447;
	xor.b32  	%r1554, %r1521, %r1484;
	and.b32  	%r1555, %r1554, %r1553;
	xor.b32  	%r1556, %r1555, %r1521;
	add.s32 	%r1557, %r1546, %r1556;
	add.s32 	%r1558, %r1557, %r1552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 15;
	shr.b32 	%rhs, %r1497, 17;
	add.u32 	%r1559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 13;
	shr.b32 	%rhs, %r1497, 19;
	add.u32 	%r1560, %lhs, %rhs;
	}
	shr.u32 	%r1561, %r1497, 10;
	xor.b32  	%r1562, %r1559, %r1561;
	xor.b32  	%r1563, %r1562, %r1560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 25;
	shr.b32 	%rhs, %r1021, 7;
	add.u32 	%r1564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 14;
	shr.b32 	%rhs, %r1021, 18;
	add.u32 	%r1565, %lhs, %rhs;
	}
	shr.u32 	%r1566, %r1021, 3;
	xor.b32  	%r1567, %r1564, %r1566;
	xor.b32  	%r1568, %r1567, %r1565;
	add.s32 	%r1569, %r1312, %r989;
	add.s32 	%r1570, %r1569, %r1563;
	add.s32 	%r1571, %r1570, %r1568;
	xor.b32  	%r1572, %r1510, %r1473;
	and.b32  	%r1573, %r1547, %r1572;
	xor.b32  	%r1574, %r1573, %r1473;
	add.s32 	%r1575, %r1436, %r1574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 26;
	shr.b32 	%rhs, %r1547, 6;
	add.u32 	%r1576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 21;
	shr.b32 	%rhs, %r1547, 11;
	add.u32 	%r1577, %lhs, %rhs;
	}
	xor.b32  	%r1578, %r1577, %r1576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 7;
	shr.b32 	%rhs, %r1547, 25;
	add.u32 	%r1579, %lhs, %rhs;
	}
	xor.b32  	%r1580, %r1578, %r1579;
	add.s32 	%r1581, %r1575, %r1571;
	add.s32 	%r1582, %r1581, %r1580;
	add.s32 	%r1583, %r1582, 506948616;
	add.s32 	%r1584, %r1583, %r1447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 30;
	shr.b32 	%rhs, %r1558, 2;
	add.u32 	%r1585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 19;
	shr.b32 	%rhs, %r1558, 13;
	add.u32 	%r1586, %lhs, %rhs;
	}
	xor.b32  	%r1587, %r1586, %r1585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 10;
	shr.b32 	%rhs, %r1558, 22;
	add.u32 	%r1588, %lhs, %rhs;
	}
	xor.b32  	%r1589, %r1587, %r1588;
	xor.b32  	%r1590, %r1558, %r1484;
	xor.b32  	%r1591, %r1558, %r1521;
	and.b32  	%r1592, %r1591, %r1590;
	xor.b32  	%r1593, %r1592, %r1558;
	add.s32 	%r1594, %r1583, %r1593;
	add.s32 	%r1595, %r1594, %r1589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1534, 15;
	shr.b32 	%rhs, %r1534, 17;
	add.u32 	%r1596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1534, 13;
	shr.b32 	%rhs, %r1534, 19;
	add.u32 	%r1597, %lhs, %rhs;
	}
	shr.u32 	%r1598, %r1534, 10;
	xor.b32  	%r1599, %r1596, %r1598;
	xor.b32  	%r1600, %r1599, %r1597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 25;
	shr.b32 	%rhs, %r1058, 7;
	add.u32 	%r1601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 14;
	shr.b32 	%rhs, %r1058, 18;
	add.u32 	%r1602, %lhs, %rhs;
	}
	shr.u32 	%r1603, %r1058, 3;
	xor.b32  	%r1604, %r1601, %r1603;
	xor.b32  	%r1605, %r1604, %r1602;
	add.s32 	%r1606, %r1349, %r1021;
	add.s32 	%r1607, %r1606, %r1600;
	add.s32 	%r1608, %r1607, %r1605;
	xor.b32  	%r1609, %r1547, %r1510;
	and.b32  	%r1610, %r1584, %r1609;
	xor.b32  	%r1611, %r1610, %r1510;
	add.s32 	%r1612, %r1473, %r1611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1584, 26;
	shr.b32 	%rhs, %r1584, 6;
	add.u32 	%r1613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1584, 21;
	shr.b32 	%rhs, %r1584, 11;
	add.u32 	%r1614, %lhs, %rhs;
	}
	xor.b32  	%r1615, %r1614, %r1613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1584, 7;
	shr.b32 	%rhs, %r1584, 25;
	add.u32 	%r1616, %lhs, %rhs;
	}
	xor.b32  	%r1617, %r1615, %r1616;
	add.s32 	%r1618, %r1612, %r1608;
	add.s32 	%r1619, %r1618, %r1617;
	add.s32 	%r1620, %r1619, 659060556;
	add.s32 	%r1621, %r1620, %r1484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 30;
	shr.b32 	%rhs, %r1595, 2;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 19;
	shr.b32 	%rhs, %r1595, 13;
	add.u32 	%r1623, %lhs, %rhs;
	}
	xor.b32  	%r1624, %r1623, %r1622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 10;
	shr.b32 	%rhs, %r1595, 22;
	add.u32 	%r1625, %lhs, %rhs;
	}
	xor.b32  	%r1626, %r1624, %r1625;
	xor.b32  	%r1627, %r1595, %r1521;
	xor.b32  	%r1628, %r1595, %r1558;
	and.b32  	%r1629, %r1628, %r1627;
	xor.b32  	%r1630, %r1629, %r1595;
	add.s32 	%r1631, %r1620, %r1630;
	add.s32 	%r1632, %r1631, %r1626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1571, 15;
	shr.b32 	%rhs, %r1571, 17;
	add.u32 	%r1633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1571, 13;
	shr.b32 	%rhs, %r1571, 19;
	add.u32 	%r1634, %lhs, %rhs;
	}
	shr.u32 	%r1635, %r1571, 10;
	xor.b32  	%r1636, %r1633, %r1635;
	xor.b32  	%r1637, %r1636, %r1634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1090, 25;
	shr.b32 	%rhs, %r1090, 7;
	add.u32 	%r1638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1090, 14;
	shr.b32 	%rhs, %r1090, 18;
	add.u32 	%r1639, %lhs, %rhs;
	}
	shr.u32 	%r1640, %r1090, 3;
	xor.b32  	%r1641, %r1638, %r1640;
	xor.b32  	%r1642, %r1641, %r1639;
	add.s32 	%r1643, %r1386, %r1058;
	add.s32 	%r1644, %r1643, %r1637;
	add.s32 	%r1645, %r1644, %r1642;
	xor.b32  	%r1646, %r1584, %r1547;
	and.b32  	%r1647, %r1621, %r1646;
	xor.b32  	%r1648, %r1647, %r1547;
	add.s32 	%r1649, %r1510, %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 26;
	shr.b32 	%rhs, %r1621, 6;
	add.u32 	%r1650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 21;
	shr.b32 	%rhs, %r1621, 11;
	add.u32 	%r1651, %lhs, %rhs;
	}
	xor.b32  	%r1652, %r1651, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 7;
	shr.b32 	%rhs, %r1621, 25;
	add.u32 	%r1653, %lhs, %rhs;
	}
	xor.b32  	%r1654, %r1652, %r1653;
	add.s32 	%r1655, %r1649, %r1645;
	add.s32 	%r1656, %r1655, %r1654;
	add.s32 	%r1657, %r1656, 883997877;
	add.s32 	%r1658, %r1657, %r1521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 30;
	shr.b32 	%rhs, %r1632, 2;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 19;
	shr.b32 	%rhs, %r1632, 13;
	add.u32 	%r1660, %lhs, %rhs;
	}
	xor.b32  	%r1661, %r1660, %r1659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 10;
	shr.b32 	%rhs, %r1632, 22;
	add.u32 	%r1662, %lhs, %rhs;
	}
	xor.b32  	%r1663, %r1661, %r1662;
	xor.b32  	%r1664, %r1632, %r1558;
	xor.b32  	%r1665, %r1632, %r1595;
	and.b32  	%r1666, %r1665, %r1664;
	xor.b32  	%r1667, %r1666, %r1632;
	add.s32 	%r1668, %r1657, %r1667;
	add.s32 	%r1669, %r1668, %r1663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 15;
	shr.b32 	%rhs, %r1608, 17;
	add.u32 	%r1670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 13;
	shr.b32 	%rhs, %r1608, 19;
	add.u32 	%r1671, %lhs, %rhs;
	}
	shr.u32 	%r1672, %r1608, 10;
	xor.b32  	%r1673, %r1670, %r1672;
	xor.b32  	%r1674, %r1673, %r1671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 25;
	shr.b32 	%rhs, %r1127, 7;
	add.u32 	%r1675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 14;
	shr.b32 	%rhs, %r1127, 18;
	add.u32 	%r1676, %lhs, %rhs;
	}
	shr.u32 	%r1677, %r1127, 3;
	xor.b32  	%r1678, %r1675, %r1677;
	xor.b32  	%r1679, %r1678, %r1676;
	add.s32 	%r1680, %r1423, %r1090;
	add.s32 	%r1681, %r1680, %r1674;
	add.s32 	%r1682, %r1681, %r1679;
	xor.b32  	%r1683, %r1621, %r1584;
	and.b32  	%r1684, %r1658, %r1683;
	xor.b32  	%r1685, %r1684, %r1584;
	add.s32 	%r1686, %r1547, %r1685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 26;
	shr.b32 	%rhs, %r1658, 6;
	add.u32 	%r1687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 21;
	shr.b32 	%rhs, %r1658, 11;
	add.u32 	%r1688, %lhs, %rhs;
	}
	xor.b32  	%r1689, %r1688, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 7;
	shr.b32 	%rhs, %r1658, 25;
	add.u32 	%r1690, %lhs, %rhs;
	}
	xor.b32  	%r1691, %r1689, %r1690;
	add.s32 	%r1692, %r1686, %r1682;
	add.s32 	%r1693, %r1692, %r1691;
	add.s32 	%r1694, %r1693, 958139571;
	add.s32 	%r1695, %r1694, %r1558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1669, 30;
	shr.b32 	%rhs, %r1669, 2;
	add.u32 	%r1696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1669, 19;
	shr.b32 	%rhs, %r1669, 13;
	add.u32 	%r1697, %lhs, %rhs;
	}
	xor.b32  	%r1698, %r1697, %r1696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1669, 10;
	shr.b32 	%rhs, %r1669, 22;
	add.u32 	%r1699, %lhs, %rhs;
	}
	xor.b32  	%r1700, %r1698, %r1699;
	xor.b32  	%r1701, %r1669, %r1595;
	xor.b32  	%r1702, %r1669, %r1632;
	and.b32  	%r1703, %r1702, %r1701;
	xor.b32  	%r1704, %r1703, %r1669;
	add.s32 	%r1705, %r1694, %r1704;
	add.s32 	%r1706, %r1705, %r1700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 15;
	shr.b32 	%rhs, %r1645, 17;
	add.u32 	%r1707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 13;
	shr.b32 	%rhs, %r1645, 19;
	add.u32 	%r1708, %lhs, %rhs;
	}
	shr.u32 	%r1709, %r1645, 10;
	xor.b32  	%r1710, %r1707, %r1709;
	xor.b32  	%r1711, %r1710, %r1708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 25;
	shr.b32 	%rhs, %r1164, 7;
	add.u32 	%r1712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 14;
	shr.b32 	%rhs, %r1164, 18;
	add.u32 	%r1713, %lhs, %rhs;
	}
	shr.u32 	%r1714, %r1164, 3;
	xor.b32  	%r1715, %r1712, %r1714;
	xor.b32  	%r1716, %r1715, %r1713;
	add.s32 	%r1717, %r1460, %r1127;
	add.s32 	%r1718, %r1717, %r1711;
	add.s32 	%r1719, %r1718, %r1716;
	xor.b32  	%r1720, %r1658, %r1621;
	and.b32  	%r1721, %r1695, %r1720;
	xor.b32  	%r1722, %r1721, %r1621;
	add.s32 	%r1723, %r1584, %r1722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 26;
	shr.b32 	%rhs, %r1695, 6;
	add.u32 	%r1724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 21;
	shr.b32 	%rhs, %r1695, 11;
	add.u32 	%r1725, %lhs, %rhs;
	}
	xor.b32  	%r1726, %r1725, %r1724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 7;
	shr.b32 	%rhs, %r1695, 25;
	add.u32 	%r1727, %lhs, %rhs;
	}
	xor.b32  	%r1728, %r1726, %r1727;
	add.s32 	%r1729, %r1723, %r1719;
	add.s32 	%r1730, %r1729, %r1728;
	add.s32 	%r1731, %r1730, 1322822218;
	add.s32 	%r1732, %r1731, %r1595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 30;
	shr.b32 	%rhs, %r1706, 2;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 19;
	shr.b32 	%rhs, %r1706, 13;
	add.u32 	%r1734, %lhs, %rhs;
	}
	xor.b32  	%r1735, %r1734, %r1733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 10;
	shr.b32 	%rhs, %r1706, 22;
	add.u32 	%r1736, %lhs, %rhs;
	}
	xor.b32  	%r1737, %r1735, %r1736;
	xor.b32  	%r1738, %r1706, %r1632;
	xor.b32  	%r1739, %r1706, %r1669;
	and.b32  	%r1740, %r1739, %r1738;
	xor.b32  	%r1741, %r1740, %r1706;
	add.s32 	%r1742, %r1731, %r1741;
	add.s32 	%r1743, %r1742, %r1737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 15;
	shr.b32 	%rhs, %r1682, 17;
	add.u32 	%r1744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 13;
	shr.b32 	%rhs, %r1682, 19;
	add.u32 	%r1745, %lhs, %rhs;
	}
	shr.u32 	%r1746, %r1682, 10;
	xor.b32  	%r1747, %r1744, %r1746;
	xor.b32  	%r1748, %r1747, %r1745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 25;
	shr.b32 	%rhs, %r1201, 7;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 14;
	shr.b32 	%rhs, %r1201, 18;
	add.u32 	%r1750, %lhs, %rhs;
	}
	shr.u32 	%r1751, %r1201, 3;
	xor.b32  	%r1752, %r1749, %r1751;
	xor.b32  	%r1753, %r1752, %r1750;
	add.s32 	%r1754, %r1497, %r1164;
	add.s32 	%r1755, %r1754, %r1748;
	add.s32 	%r1756, %r1755, %r1753;
	xor.b32  	%r1757, %r1695, %r1658;
	and.b32  	%r1758, %r1732, %r1757;
	xor.b32  	%r1759, %r1758, %r1658;
	add.s32 	%r1760, %r1621, %r1759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 26;
	shr.b32 	%rhs, %r1732, 6;
	add.u32 	%r1761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 21;
	shr.b32 	%rhs, %r1732, 11;
	add.u32 	%r1762, %lhs, %rhs;
	}
	xor.b32  	%r1763, %r1762, %r1761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 7;
	shr.b32 	%rhs, %r1732, 25;
	add.u32 	%r1764, %lhs, %rhs;
	}
	xor.b32  	%r1765, %r1763, %r1764;
	add.s32 	%r1766, %r1760, %r1756;
	add.s32 	%r1767, %r1766, %r1765;
	add.s32 	%r1768, %r1767, 1537002063;
	add.s32 	%r1769, %r1768, %r1632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 30;
	shr.b32 	%rhs, %r1743, 2;
	add.u32 	%r1770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 19;
	shr.b32 	%rhs, %r1743, 13;
	add.u32 	%r1771, %lhs, %rhs;
	}
	xor.b32  	%r1772, %r1771, %r1770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 10;
	shr.b32 	%rhs, %r1743, 22;
	add.u32 	%r1773, %lhs, %rhs;
	}
	xor.b32  	%r1774, %r1772, %r1773;
	xor.b32  	%r1775, %r1743, %r1669;
	xor.b32  	%r1776, %r1743, %r1706;
	and.b32  	%r1777, %r1776, %r1775;
	xor.b32  	%r1778, %r1777, %r1743;
	add.s32 	%r1779, %r1768, %r1778;
	add.s32 	%r1780, %r1779, %r1774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 15;
	shr.b32 	%rhs, %r1719, 17;
	add.u32 	%r1781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 13;
	shr.b32 	%rhs, %r1719, 19;
	add.u32 	%r1782, %lhs, %rhs;
	}
	shr.u32 	%r1783, %r1719, 10;
	xor.b32  	%r1784, %r1781, %r1783;
	xor.b32  	%r1785, %r1784, %r1782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 25;
	shr.b32 	%rhs, %r1238, 7;
	add.u32 	%r1786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 14;
	shr.b32 	%rhs, %r1238, 18;
	add.u32 	%r1787, %lhs, %rhs;
	}
	shr.u32 	%r1788, %r1238, 3;
	xor.b32  	%r1789, %r1786, %r1788;
	xor.b32  	%r1790, %r1789, %r1787;
	add.s32 	%r1791, %r1534, %r1201;
	add.s32 	%r1792, %r1791, %r1785;
	add.s32 	%r1793, %r1792, %r1790;
	xor.b32  	%r1794, %r1732, %r1695;
	and.b32  	%r1795, %r1769, %r1794;
	xor.b32  	%r1796, %r1795, %r1695;
	add.s32 	%r1797, %r1658, %r1796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 26;
	shr.b32 	%rhs, %r1769, 6;
	add.u32 	%r1798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 21;
	shr.b32 	%rhs, %r1769, 11;
	add.u32 	%r1799, %lhs, %rhs;
	}
	xor.b32  	%r1800, %r1799, %r1798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 7;
	shr.b32 	%rhs, %r1769, 25;
	add.u32 	%r1801, %lhs, %rhs;
	}
	xor.b32  	%r1802, %r1800, %r1801;
	add.s32 	%r1803, %r1797, %r1793;
	add.s32 	%r1804, %r1803, %r1802;
	add.s32 	%r1805, %r1804, 1747873779;
	add.s32 	%r1806, %r1805, %r1669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1780, 30;
	shr.b32 	%rhs, %r1780, 2;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1780, 19;
	shr.b32 	%rhs, %r1780, 13;
	add.u32 	%r1808, %lhs, %rhs;
	}
	xor.b32  	%r1809, %r1808, %r1807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1780, 10;
	shr.b32 	%rhs, %r1780, 22;
	add.u32 	%r1810, %lhs, %rhs;
	}
	xor.b32  	%r1811, %r1809, %r1810;
	xor.b32  	%r1812, %r1780, %r1706;
	xor.b32  	%r1813, %r1780, %r1743;
	and.b32  	%r1814, %r1813, %r1812;
	xor.b32  	%r1815, %r1814, %r1780;
	add.s32 	%r1816, %r1805, %r1815;
	add.s32 	%r1817, %r1816, %r1811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 15;
	shr.b32 	%rhs, %r1756, 17;
	add.u32 	%r1818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 13;
	shr.b32 	%rhs, %r1756, 19;
	add.u32 	%r1819, %lhs, %rhs;
	}
	shr.u32 	%r1820, %r1756, 10;
	xor.b32  	%r1821, %r1818, %r1820;
	xor.b32  	%r1822, %r1821, %r1819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 25;
	shr.b32 	%rhs, %r1275, 7;
	add.u32 	%r1823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 14;
	shr.b32 	%rhs, %r1275, 18;
	add.u32 	%r1824, %lhs, %rhs;
	}
	shr.u32 	%r1825, %r1275, 3;
	xor.b32  	%r1826, %r1823, %r1825;
	xor.b32  	%r1827, %r1826, %r1824;
	add.s32 	%r1828, %r1571, %r1238;
	add.s32 	%r1829, %r1828, %r1822;
	add.s32 	%r1830, %r1829, %r1827;
	xor.b32  	%r1831, %r1769, %r1732;
	and.b32  	%r1832, %r1806, %r1831;
	xor.b32  	%r1833, %r1832, %r1732;
	add.s32 	%r1834, %r1695, %r1833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 26;
	shr.b32 	%rhs, %r1806, 6;
	add.u32 	%r1835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 21;
	shr.b32 	%rhs, %r1806, 11;
	add.u32 	%r1836, %lhs, %rhs;
	}
	xor.b32  	%r1837, %r1836, %r1835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 7;
	shr.b32 	%rhs, %r1806, 25;
	add.u32 	%r1838, %lhs, %rhs;
	}
	xor.b32  	%r1839, %r1837, %r1838;
	add.s32 	%r1840, %r1834, %r1830;
	add.s32 	%r1841, %r1840, %r1839;
	add.s32 	%r1842, %r1841, 1955562222;
	add.s32 	%r1843, %r1842, %r1706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 30;
	shr.b32 	%rhs, %r1817, 2;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 19;
	shr.b32 	%rhs, %r1817, 13;
	add.u32 	%r1845, %lhs, %rhs;
	}
	xor.b32  	%r1846, %r1845, %r1844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 10;
	shr.b32 	%rhs, %r1817, 22;
	add.u32 	%r1847, %lhs, %rhs;
	}
	xor.b32  	%r1848, %r1846, %r1847;
	xor.b32  	%r1849, %r1817, %r1743;
	xor.b32  	%r1850, %r1817, %r1780;
	and.b32  	%r1851, %r1850, %r1849;
	xor.b32  	%r1852, %r1851, %r1817;
	add.s32 	%r1853, %r1842, %r1852;
	add.s32 	%r1854, %r1853, %r1848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 15;
	shr.b32 	%rhs, %r1793, 17;
	add.u32 	%r1855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 13;
	shr.b32 	%rhs, %r1793, 19;
	add.u32 	%r1856, %lhs, %rhs;
	}
	shr.u32 	%r1857, %r1793, 10;
	xor.b32  	%r1858, %r1855, %r1857;
	xor.b32  	%r1859, %r1858, %r1856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 25;
	shr.b32 	%rhs, %r1312, 7;
	add.u32 	%r1860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 14;
	shr.b32 	%rhs, %r1312, 18;
	add.u32 	%r1861, %lhs, %rhs;
	}
	shr.u32 	%r1862, %r1312, 3;
	xor.b32  	%r1863, %r1860, %r1862;
	xor.b32  	%r1864, %r1863, %r1861;
	add.s32 	%r1865, %r1608, %r1275;
	add.s32 	%r1866, %r1865, %r1859;
	add.s32 	%r1867, %r1866, %r1864;
	xor.b32  	%r1868, %r1806, %r1769;
	and.b32  	%r1869, %r1843, %r1868;
	xor.b32  	%r1870, %r1869, %r1769;
	add.s32 	%r1871, %r1732, %r1870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 26;
	shr.b32 	%rhs, %r1843, 6;
	add.u32 	%r1872, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 21;
	shr.b32 	%rhs, %r1843, 11;
	add.u32 	%r1873, %lhs, %rhs;
	}
	xor.b32  	%r1874, %r1873, %r1872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 7;
	shr.b32 	%rhs, %r1843, 25;
	add.u32 	%r1875, %lhs, %rhs;
	}
	xor.b32  	%r1876, %r1874, %r1875;
	add.s32 	%r1877, %r1871, %r1867;
	add.s32 	%r1878, %r1877, %r1876;
	add.s32 	%r1879, %r1878, 2024104815;
	add.s32 	%r1880, %r1879, %r1743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 30;
	shr.b32 	%rhs, %r1854, 2;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 19;
	shr.b32 	%rhs, %r1854, 13;
	add.u32 	%r1882, %lhs, %rhs;
	}
	xor.b32  	%r1883, %r1882, %r1881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 10;
	shr.b32 	%rhs, %r1854, 22;
	add.u32 	%r1884, %lhs, %rhs;
	}
	xor.b32  	%r1885, %r1883, %r1884;
	xor.b32  	%r1886, %r1854, %r1780;
	xor.b32  	%r1887, %r1854, %r1817;
	and.b32  	%r1888, %r1887, %r1886;
	xor.b32  	%r1889, %r1888, %r1854;
	add.s32 	%r1890, %r1879, %r1889;
	add.s32 	%r1891, %r1890, %r1885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 15;
	shr.b32 	%rhs, %r1830, 17;
	add.u32 	%r1892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 13;
	shr.b32 	%rhs, %r1830, 19;
	add.u32 	%r1893, %lhs, %rhs;
	}
	shr.u32 	%r1894, %r1830, 10;
	xor.b32  	%r1895, %r1892, %r1894;
	xor.b32  	%r1896, %r1895, %r1893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 25;
	shr.b32 	%rhs, %r1349, 7;
	add.u32 	%r1897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 14;
	shr.b32 	%rhs, %r1349, 18;
	add.u32 	%r1898, %lhs, %rhs;
	}
	shr.u32 	%r1899, %r1349, 3;
	xor.b32  	%r1900, %r1897, %r1899;
	xor.b32  	%r1901, %r1900, %r1898;
	add.s32 	%r1902, %r1645, %r1312;
	add.s32 	%r1903, %r1902, %r1896;
	add.s32 	%r1904, %r1903, %r1901;
	xor.b32  	%r1905, %r1843, %r1806;
	and.b32  	%r1906, %r1880, %r1905;
	xor.b32  	%r1907, %r1906, %r1806;
	add.s32 	%r1908, %r1769, %r1907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 26;
	shr.b32 	%rhs, %r1880, 6;
	add.u32 	%r1909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 21;
	shr.b32 	%rhs, %r1880, 11;
	add.u32 	%r1910, %lhs, %rhs;
	}
	xor.b32  	%r1911, %r1910, %r1909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 7;
	shr.b32 	%rhs, %r1880, 25;
	add.u32 	%r1912, %lhs, %rhs;
	}
	xor.b32  	%r1913, %r1911, %r1912;
	add.s32 	%r1914, %r1908, %r1904;
	add.s32 	%r1915, %r1914, %r1913;
	add.s32 	%r1916, %r1915, -2067236844;
	add.s32 	%r1917, %r1916, %r1780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 30;
	shr.b32 	%rhs, %r1891, 2;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 19;
	shr.b32 	%rhs, %r1891, 13;
	add.u32 	%r1919, %lhs, %rhs;
	}
	xor.b32  	%r1920, %r1919, %r1918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 10;
	shr.b32 	%rhs, %r1891, 22;
	add.u32 	%r1921, %lhs, %rhs;
	}
	xor.b32  	%r1922, %r1920, %r1921;
	xor.b32  	%r1923, %r1891, %r1817;
	xor.b32  	%r1924, %r1891, %r1854;
	and.b32  	%r1925, %r1924, %r1923;
	xor.b32  	%r1926, %r1925, %r1891;
	add.s32 	%r1927, %r1916, %r1926;
	add.s32 	%r1928, %r1927, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 15;
	shr.b32 	%rhs, %r1867, 17;
	add.u32 	%r1929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 13;
	shr.b32 	%rhs, %r1867, 19;
	add.u32 	%r1930, %lhs, %rhs;
	}
	shr.u32 	%r1931, %r1867, 10;
	xor.b32  	%r1932, %r1929, %r1931;
	xor.b32  	%r1933, %r1932, %r1930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 25;
	shr.b32 	%rhs, %r1386, 7;
	add.u32 	%r1934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 14;
	shr.b32 	%rhs, %r1386, 18;
	add.u32 	%r1935, %lhs, %rhs;
	}
	shr.u32 	%r1936, %r1386, 3;
	xor.b32  	%r1937, %r1934, %r1936;
	xor.b32  	%r1938, %r1937, %r1935;
	add.s32 	%r1939, %r1682, %r1349;
	add.s32 	%r1940, %r1939, %r1933;
	add.s32 	%r1941, %r1940, %r1938;
	xor.b32  	%r1942, %r1880, %r1843;
	and.b32  	%r1943, %r1917, %r1942;
	xor.b32  	%r1944, %r1943, %r1843;
	add.s32 	%r1945, %r1806, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 26;
	shr.b32 	%rhs, %r1917, 6;
	add.u32 	%r1946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 21;
	shr.b32 	%rhs, %r1917, 11;
	add.u32 	%r1947, %lhs, %rhs;
	}
	xor.b32  	%r1948, %r1947, %r1946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 7;
	shr.b32 	%rhs, %r1917, 25;
	add.u32 	%r1949, %lhs, %rhs;
	}
	xor.b32  	%r1950, %r1948, %r1949;
	add.s32 	%r1951, %r1945, %r1941;
	add.s32 	%r1952, %r1951, %r1950;
	add.s32 	%r1953, %r1952, -1933114872;
	add.s32 	%r1954, %r1953, %r1817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 30;
	shr.b32 	%rhs, %r1928, 2;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 19;
	shr.b32 	%rhs, %r1928, 13;
	add.u32 	%r1956, %lhs, %rhs;
	}
	xor.b32  	%r1957, %r1956, %r1955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 10;
	shr.b32 	%rhs, %r1928, 22;
	add.u32 	%r1958, %lhs, %rhs;
	}
	xor.b32  	%r1959, %r1957, %r1958;
	xor.b32  	%r1960, %r1928, %r1854;
	xor.b32  	%r1961, %r1928, %r1891;
	and.b32  	%r1962, %r1961, %r1960;
	xor.b32  	%r1963, %r1962, %r1928;
	add.s32 	%r1964, %r1953, %r1963;
	add.s32 	%r1965, %r1964, %r1959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1904, 15;
	shr.b32 	%rhs, %r1904, 17;
	add.u32 	%r1966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1904, 13;
	shr.b32 	%rhs, %r1904, 19;
	add.u32 	%r1967, %lhs, %rhs;
	}
	shr.u32 	%r1968, %r1904, 10;
	xor.b32  	%r1969, %r1966, %r1968;
	xor.b32  	%r1970, %r1969, %r1967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 25;
	shr.b32 	%rhs, %r1423, 7;
	add.u32 	%r1971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 14;
	shr.b32 	%rhs, %r1423, 18;
	add.u32 	%r1972, %lhs, %rhs;
	}
	shr.u32 	%r1973, %r1423, 3;
	xor.b32  	%r1974, %r1971, %r1973;
	xor.b32  	%r1975, %r1974, %r1972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 26;
	shr.b32 	%rhs, %r1954, 6;
	add.u32 	%r1976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 21;
	shr.b32 	%rhs, %r1954, 11;
	add.u32 	%r1977, %lhs, %rhs;
	}
	xor.b32  	%r1978, %r1977, %r1976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 7;
	shr.b32 	%rhs, %r1954, 25;
	add.u32 	%r1979, %lhs, %rhs;
	}
	xor.b32  	%r1980, %r1978, %r1979;
	xor.b32  	%r1981, %r1917, %r1880;
	and.b32  	%r1982, %r1954, %r1981;
	xor.b32  	%r1983, %r1982, %r1880;
	add.s32 	%r1984, %r1386, %r1719;
	add.s32 	%r1985, %r1984, %r1843;
	add.s32 	%r1986, %r1985, %r1983;
	add.s32 	%r1987, %r1986, %r1970;
	add.s32 	%r1988, %r1987, %r1975;
	add.s32 	%r1989, %r1988, %r1980;
	add.s32 	%r1990, %r1989, -1866530822;
	add.s32 	%r24, %r1990, %r1854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1965, 30;
	shr.b32 	%rhs, %r1965, 2;
	add.u32 	%r1991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1965, 19;
	shr.b32 	%rhs, %r1965, 13;
	add.u32 	%r1992, %lhs, %rhs;
	}
	xor.b32  	%r1993, %r1992, %r1991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1965, 10;
	shr.b32 	%rhs, %r1965, 22;
	add.u32 	%r1994, %lhs, %rhs;
	}
	xor.b32  	%r1995, %r1993, %r1994;
	xor.b32  	%r1996, %r1965, %r1891;
	xor.b32  	%r1997, %r1965, %r1928;
	and.b32  	%r1998, %r1997, %r1996;
	xor.b32  	%r1999, %r1998, %r1965;
	add.s32 	%r2000, %r1990, %r1999;
	add.s32 	%r25, %r2000, %r1995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 15;
	shr.b32 	%rhs, %r1941, 17;
	add.u32 	%r2001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 13;
	shr.b32 	%rhs, %r1941, 19;
	add.u32 	%r2002, %lhs, %rhs;
	}
	shr.u32 	%r2003, %r1941, 10;
	xor.b32  	%r2004, %r2001, %r2003;
	xor.b32  	%r2005, %r2004, %r2002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1460, 25;
	shr.b32 	%rhs, %r1460, 7;
	add.u32 	%r2006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1460, 14;
	shr.b32 	%rhs, %r1460, 18;
	add.u32 	%r2007, %lhs, %rhs;
	}
	shr.u32 	%r2008, %r1460, 3;
	xor.b32  	%r2009, %r2006, %r2008;
	xor.b32  	%r2010, %r2009, %r2007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 26;
	shr.b32 	%rhs, %r24, 6;
	add.u32 	%r2011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 21;
	shr.b32 	%rhs, %r24, 11;
	add.u32 	%r2012, %lhs, %rhs;
	}
	xor.b32  	%r2013, %r2012, %r2011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 7;
	shr.b32 	%rhs, %r24, 25;
	add.u32 	%r2014, %lhs, %rhs;
	}
	xor.b32  	%r2015, %r2013, %r2014;
	xor.b32  	%r2016, %r1954, %r1917;
	and.b32  	%r2017, %r24, %r2016;
	xor.b32  	%r2018, %r2017, %r1917;
	add.s32 	%r2019, %r1423, %r1756;
	add.s32 	%r2020, %r2019, %r1880;
	add.s32 	%r2021, %r2020, %r2018;
	add.s32 	%r2022, %r2021, %r2005;
	add.s32 	%r2023, %r2022, %r2010;
	add.s32 	%r2024, %r2023, %r2015;
	add.s32 	%r2025, %r2024, -1538233109;
	add.s32 	%r26, %r2025, %r1891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 30;
	shr.b32 	%rhs, %r25, 2;
	add.u32 	%r2026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 19;
	shr.b32 	%rhs, %r25, 13;
	add.u32 	%r2027, %lhs, %rhs;
	}
	xor.b32  	%r2028, %r2027, %r2026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 10;
	shr.b32 	%rhs, %r25, 22;
	add.u32 	%r2029, %lhs, %rhs;
	}
	xor.b32  	%r2030, %r2028, %r2029;
	xor.b32  	%r2031, %r25, %r1928;
	xor.b32  	%r2032, %r25, %r1965;
	and.b32  	%r2033, %r2032, %r2031;
	xor.b32  	%r2034, %r2033, %r25;
	add.s32 	%r2035, %r2025, %r2034;
	add.s32 	%r27, %r2035, %r2030;
	and.b32  	%r2036, %r2120, 31;
	shr.u32 	%r2037, %r25, %r2036;
	and.b32  	%r2038, %r2037, %r48;
	mul.wide.u32 	%rd22, %r2038, 4;
	add.s64 	%rd23, %rd63, %rd22;
	and.b32  	%r2039, %r25, 31;
	mov.u32 	%r2040, 1;
	shl.b32 	%r28, %r2040, %r2039;
	ld.global.u32 	%r2041, [%rd23];
	and.b32  	%r2042, %r2041, %r28;
	setp.eq.s32	%p3, %r2042, 0;
	@%p3 bra 	BB3_30;

	mov.u32 	%r2102, 1;
	ld.param.u64 	%rd52, [m01400_m04_param_7];
	ld.param.u32 	%r2101, [m01400_m04_param_25];
	and.b32  	%r2100, %r2101, 31;
	shr.u32 	%r2044, %r24, %r2100;
	and.b32  	%r2045, %r2044, %r48;
	mul.wide.u32 	%rd24, %r2045, 4;
	add.s64 	%rd25, %rd52, %rd24;
	and.b32  	%r2046, %r24, 31;
	shl.b32 	%r29, %r2102, %r2046;
	ld.global.u32 	%r2048, [%rd25];
	and.b32  	%r2049, %r2048, %r29;
	setp.eq.s32	%p4, %r2049, 0;
	@%p4 bra 	BB3_30;

	ld.param.u64 	%rd53, [m01400_m04_param_8];
	mov.u32 	%r2105, 1;
	ld.param.u32 	%r2104, [m01400_m04_param_25];
	and.b32  	%r2103, %r2104, 31;
	shr.u32 	%r2051, %r27, %r2103;
	and.b32  	%r2052, %r2051, %r48;
	mul.wide.u32 	%rd26, %r2052, 4;
	add.s64 	%rd27, %rd53, %rd26;
	and.b32  	%r2053, %r27, 31;
	shl.b32 	%r30, %r2105, %r2053;
	ld.global.u32 	%r2055, [%rd27];
	and.b32  	%r2056, %r2055, %r30;
	setp.eq.s32	%p5, %r2056, 0;
	@%p5 bra 	BB3_30;

	ld.param.u64 	%rd54, [m01400_m04_param_9];
	mov.u32 	%r2108, 1;
	ld.param.u32 	%r2107, [m01400_m04_param_25];
	and.b32  	%r2106, %r2107, 31;
	shr.u32 	%r2058, %r26, %r2106;
	and.b32  	%r2059, %r2058, %r48;
	mul.wide.u32 	%rd28, %r2059, 4;
	add.s64 	%rd29, %rd54, %rd28;
	and.b32  	%r2060, %r26, 31;
	shl.b32 	%r31, %r2108, %r2060;
	ld.global.u32 	%r2062, [%rd29];
	and.b32  	%r2063, %r2062, %r31;
	setp.eq.s32	%p6, %r2063, 0;
	@%p6 bra 	BB3_30;

	and.b32  	%r2112, %r25, 31;
	mov.u32 	%r2111, 1;
	shl.b32 	%r2110, %r2111, %r2112;
	ld.param.u64 	%rd55, [m01400_m04_param_10];
	ld.param.u32 	%r2109, [m01400_m04_param_26];
	and.b32  	%r2064, %r2109, 31;
	shr.u32 	%r2065, %r25, %r2064;
	and.b32  	%r2066, %r2065, %r48;
	mul.wide.u32 	%rd30, %r2066, 4;
	add.s64 	%rd31, %rd55, %rd30;
	ld.global.u32 	%r2067, [%rd31];
	and.b32  	%r2068, %r2067, %r2110;
	setp.eq.s32	%p7, %r2068, 0;
	@%p7 bra 	BB3_30;

	ld.param.u64 	%rd56, [m01400_m04_param_11];
	shr.u32 	%r2070, %r24, %r2064;
	and.b32  	%r2071, %r2070, %r48;
	mul.wide.u32 	%rd32, %r2071, 4;
	add.s64 	%rd33, %rd56, %rd32;
	ld.global.u32 	%r2072, [%rd33];
	and.b32  	%r2073, %r2072, %r29;
	setp.eq.s32	%p8, %r2073, 0;
	@%p8 bra 	BB3_30;

	ld.param.u64 	%rd57, [m01400_m04_param_12];
	shr.u32 	%r2075, %r27, %r2064;
	and.b32  	%r2076, %r2075, %r48;
	mul.wide.u32 	%rd34, %r2076, 4;
	add.s64 	%rd35, %rd57, %rd34;
	ld.global.u32 	%r2077, [%rd35];
	and.b32  	%r2078, %r2077, %r30;
	setp.eq.s32	%p9, %r2078, 0;
	@%p9 bra 	BB3_30;

	ld.param.u64 	%rd58, [m01400_m04_param_13];
	shr.u32 	%r2080, %r26, %r2064;
	and.b32  	%r2081, %r2080, %r48;
	mul.wide.u32 	%rd36, %r2081, 4;
	add.s64 	%rd37, %rd58, %rd36;
	ld.global.u32 	%r2082, [%rd37];
	and.b32  	%r2083, %r2082, %r31;
	setp.eq.s32	%p10, %r2083, 0;
	@%p10 bra 	BB3_30;

	setp.eq.s32	%p11, %r53, 0;
	mov.u32 	%r2123, 0;
	mov.u32 	%r2084, -1;
	mov.u32 	%r2122, %r53;
	@%p11 bra 	BB3_24;

BB3_12:
	ld.param.u64 	%rd59, [m01400_m04_param_15];
	mov.u32 	%r2124, 1;
	shr.u32 	%r34, %r2122, 1;
	add.s32 	%r2125, %r34, %r2123;
	cvt.u64.u32	%rd38, %r2125;
	cvt.u64.u32	%rd39, %r54;
	add.s64 	%rd3, %rd38, %rd39;
	shl.b64 	%rd40, %rd3, 5;
	add.s64 	%rd41, %rd59, %rd40;
	ld.global.u32 	%r36, [%rd41+24];
	setp.gt.u32	%p12, %r26, %r36;
	@%p12 bra 	BB3_22;

	setp.lt.u32	%p13, %r26, %r36;
	mov.u32 	%r2087, -1;
	@%p13 bra 	BB3_14;
	bra.uni 	BB3_15;

BB3_14:
	mov.u32 	%r2124, %r2087;
	bra.uni 	BB3_22;

BB3_15:
	mov.u32 	%r2124, 1;
	ld.global.u32 	%r37, [%rd41+8];
	setp.gt.u32	%p14, %r27, %r37;
	@%p14 bra 	BB3_22;

	setp.lt.u32	%p15, %r27, %r37;
	@%p15 bra 	BB3_17;
	bra.uni 	BB3_18;

BB3_17:
	mov.u32 	%r2124, %r2087;
	bra.uni 	BB3_22;

BB3_18:
	mov.u32 	%r2124, 1;
	ld.global.u32 	%r38, [%rd41+28];
	setp.gt.u32	%p16, %r24, %r38;
	@%p16 bra 	BB3_22;

	setp.lt.u32	%p17, %r24, %r38;
	mov.u32 	%r2124, %r2087;
	@%p17 bra 	BB3_22;

	mov.u32 	%r2124, 1;
	ld.global.u32 	%r39, [%rd41+12];
	setp.gt.u32	%p18, %r25, %r39;
	@%p18 bra 	BB3_22;

	setp.lt.u32	%p19, %r25, %r39;
	selp.b32	%r2124, -1, 0, %p19;

BB3_22:
	add.s32 	%r2093, %r34, 1;
	setp.gt.s32	%p20, %r2124, 0;
	selp.b32	%r2094, %r2093, 0, %p20;
	add.s32 	%r2123, %r2094, %r2123;
	selp.b32	%r2095, -1, 0, %p20;
	add.s32 	%r2096, %r2095, %r2122;
	shr.u32 	%r2122, %r2096, 1;
	setp.eq.s32	%p21, %r2124, 0;
	@%p21 bra 	BB3_25;

	setp.ne.s32	%p22, %r2122, 0;
	@%p22 bra 	BB3_12;

BB3_24:
	mov.u32 	%r2125, %r2084;

BB3_25:
	setp.eq.s32	%p23, %r2125, -1;
	@%p23 bra 	BB3_30;

	ld.param.u64 	%rd60, [m01400_m04_param_16];
	add.s32 	%r45, %r2125, %r54;
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd60, %rd48;
	atom.global.add.u32 	%r2098, [%rd49], 1;
	setp.ne.s32	%p24, %r2098, 0;
	@%p24 bra 	BB3_30;

	atom.global.add.u32 	%r46, [%rd17], 1;
	setp.lt.u32	%p25, %r46, %r53;
	@%p25 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	ld.param.u32 	%r2117, [m01400_m04_param_27];
	ld.param.u64 	%rd61, [m01400_m04_param_14];
	mul.wide.u32 	%rd50, %r46, 24;
	add.s64 	%rd51, %rd61, %rd50;
	st.global.v2.u32 	[%rd51+16], {%r2125, %r45};
	st.global.v2.u32 	[%rd51+8], {%r2121, %r2117};
	st.global.u64 	[%rd51], %rd1;
	bra.uni 	BB3_30;

BB3_28:
	atom.global.add.u32 	%r2099, [%rd17], -1;

BB3_30:
	ld.param.u32 	%r2118, [m01400_m04_param_30];
	add.s32 	%r2121, %r2121, 1;
	setp.lt.u32	%p26, %r2121, %r2118;
	@%p26 bra 	BB3_3;

BB3_31:
	ret;
}

	// .globl	m01400_m08
.entry m01400_m08(
	.param .u64 .ptr .global .align 4 m01400_m08_param_0,
	.param .u64 .ptr .global .align 4 m01400_m08_param_1,
	.param .u64 .ptr .global .align 4 m01400_m08_param_2,
	.param .u64 .ptr .const .align 4 m01400_m08_param_3,
	.param .u64 .ptr .global .align 1 m01400_m08_param_4,
	.param .u64 .ptr .global .align 1 m01400_m08_param_5,
	.param .u64 .ptr .global .align 4 m01400_m08_param_6,
	.param .u64 .ptr .global .align 4 m01400_m08_param_7,
	.param .u64 .ptr .global .align 4 m01400_m08_param_8,
	.param .u64 .ptr .global .align 4 m01400_m08_param_9,
	.param .u64 .ptr .global .align 4 m01400_m08_param_10,
	.param .u64 .ptr .global .align 4 m01400_m08_param_11,
	.param .u64 .ptr .global .align 4 m01400_m08_param_12,
	.param .u64 .ptr .global .align 4 m01400_m08_param_13,
	.param .u64 .ptr .global .align 8 m01400_m08_param_14,
	.param .u64 .ptr .global .align 4 m01400_m08_param_15,
	.param .u64 .ptr .global .align 4 m01400_m08_param_16,
	.param .u64 .ptr .global .align 4 m01400_m08_param_17,
	.param .u64 .ptr .global .align 1 m01400_m08_param_18,
	.param .u64 .ptr .global .align 4 m01400_m08_param_19,
	.param .u64 .ptr .global .align 16 m01400_m08_param_20,
	.param .u64 .ptr .global .align 16 m01400_m08_param_21,
	.param .u64 .ptr .global .align 16 m01400_m08_param_22,
	.param .u64 .ptr .global .align 16 m01400_m08_param_23,
	.param .u32 m01400_m08_param_24,
	.param .u32 m01400_m08_param_25,
	.param .u32 m01400_m08_param_26,
	.param .u32 m01400_m08_param_27,
	.param .u32 m01400_m08_param_28,
	.param .u32 m01400_m08_param_29,
	.param .u32 m01400_m08_param_30,
	.param .u32 m01400_m08_param_31,
	.param .u32 m01400_m08_param_32,
	.param .u32 m01400_m08_param_33,
	.param .u64 m01400_m08_param_34
)
{
	.reg .pred 	%p<27>;
	.reg .b32 	%r<2159>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd3, [m01400_m08_param_0];
	ld.param.u64 	%rd16, [m01400_m08_param_19];
	ld.param.u32 	%r56, [m01400_m08_param_24];
	ld.param.u32 	%r60, [m01400_m08_param_30];
	ld.param.u32 	%r61, [m01400_m08_param_31];
	ld.param.u32 	%r62, [m01400_m08_param_32];
	ld.param.u64 	%rd17, [m01400_m08_param_34];
	mov.b32	%r63, %envreg3;
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r65, %ntid.x;
	mad.lo.s32 	%r66, %r64, %r65, %r63;
	mov.u32 	%r67, %tid.x;
	add.s32 	%r1, %r66, %r67;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd17;
	@%p1 bra 	BB4_31;

	mul.wide.s32 	%rd18, %r1, 260;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.u32 	%r2, [%rd19+8];
	ld.global.u32 	%r3, [%rd19+16];
	ld.global.u32 	%r4, [%rd19+28];
	ld.global.u32 	%r5, [%rd19+60];
	setp.eq.s32	%p2, %r60, 0;
	@%p2 bra 	BB4_31;

	ld.global.u32 	%r6, [%rd19];
	ld.global.u32 	%r69, [%rd19+4];
	ld.global.u32 	%r70, [%rd19+12];
	ld.global.u32 	%r71, [%rd19+20];
	ld.global.u32 	%r72, [%rd19+24];
	mov.u32 	%r73, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 26;
	shr.b32 	%rhs, %r73, 6;
	add.u32 	%r74, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 21;
	shr.b32 	%rhs, %r73, 11;
	add.u32 	%r75, %lhs, %rhs;
	}
	xor.b32  	%r76, %r75, %r74;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 7;
	shr.b32 	%rhs, %r73, 25;
	add.u32 	%r77, %lhs, %rhs;
	}
	xor.b32  	%r7, %r76, %r77;
	mov.u32 	%r78, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r78, 19;
	shr.b32 	%rhs, %r78, 13;
	add.u32 	%r79, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r78, 30;
	shr.b32 	%rhs, %r78, 2;
	add.u32 	%r80, %lhs, %rhs;
	}
	xor.b32  	%r81, %r79, %r80;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r78, 10;
	shr.b32 	%rhs, %r78, 22;
	add.u32 	%r82, %lhs, %rhs;
	}
	xor.b32  	%r8, %r81, %r82;
	add.s32 	%r10, %r70, 985935396;
	add.s32 	%r11, %r71, 1508970993;
	mov.u32 	%r2154, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 13;
	shr.b32 	%rhs, %r2154, 19;
	add.u32 	%r83, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 15;
	shr.b32 	%rhs, %r2154, 17;
	add.u32 	%r84, %lhs, %rhs;
	}
	xor.b32  	%r13, %r83, %r84;
	shr.u32 	%r85, %r69, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r69, 25;
	shr.b32 	%rhs, %r69, 7;
	add.u32 	%r86, %lhs, %rhs;
	}
	xor.b32  	%r87, %r86, %r85;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r69, 14;
	shr.b32 	%rhs, %r69, 18;
	add.u32 	%r88, %lhs, %rhs;
	}
	xor.b32  	%r14, %r87, %r88;
	shr.u32 	%r89, %r5, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 15;
	shr.b32 	%rhs, %r5, 17;
	add.u32 	%r90, %lhs, %rhs;
	}
	xor.b32  	%r91, %r90, %r89;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 13;
	shr.b32 	%rhs, %r5, 19;
	add.u32 	%r92, %lhs, %rhs;
	}
	xor.b32  	%r93, %r91, %r92;
	shr.u32 	%r94, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r95, %lhs, %rhs;
	}
	xor.b32  	%r96, %r95, %r94;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r97, %lhs, %rhs;
	}
	xor.b32  	%r98, %r96, %r97;
	add.s32 	%r99, %r93, %r69;
	add.s32 	%r15, %r99, %r98;
	shr.u32 	%r100, %r70, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r70, 25;
	shr.b32 	%rhs, %r70, 7;
	add.u32 	%r101, %lhs, %rhs;
	}
	xor.b32  	%r102, %r101, %r100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r70, 14;
	shr.b32 	%rhs, %r70, 18;
	add.u32 	%r103, %lhs, %rhs;
	}
	xor.b32  	%r16, %r102, %r103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 15;
	shr.b32 	%rhs, %r15, 17;
	add.u32 	%r104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 13;
	shr.b32 	%rhs, %r15, 19;
	add.u32 	%r105, %lhs, %rhs;
	}
	shr.u32 	%r106, %r15, 10;
	xor.b32  	%r107, %r104, %r106;
	xor.b32  	%r108, %r107, %r105;
	shr.u32 	%r109, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r110, %lhs, %rhs;
	}
	xor.b32  	%r111, %r110, %r109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r112, %lhs, %rhs;
	}
	xor.b32  	%r113, %r111, %r112;
	add.s32 	%r114, %r108, %r70;
	add.s32 	%r17, %r114, %r113;
	shr.u32 	%r115, %r71, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 25;
	shr.b32 	%rhs, %r71, 7;
	add.u32 	%r116, %lhs, %rhs;
	}
	xor.b32  	%r117, %r116, %r115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 14;
	shr.b32 	%rhs, %r71, 18;
	add.u32 	%r118, %lhs, %rhs;
	}
	xor.b32  	%r18, %r117, %r118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 15;
	shr.b32 	%rhs, %r17, 17;
	add.u32 	%r119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 13;
	shr.b32 	%rhs, %r17, 19;
	add.u32 	%r120, %lhs, %rhs;
	}
	shr.u32 	%r121, %r17, 10;
	xor.b32  	%r122, %r119, %r121;
	xor.b32  	%r123, %r122, %r120;
	shr.u32 	%r124, %r72, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r72, 25;
	shr.b32 	%rhs, %r72, 7;
	add.u32 	%r125, %lhs, %rhs;
	}
	xor.b32  	%r126, %r125, %r124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r72, 14;
	shr.b32 	%rhs, %r72, 18;
	add.u32 	%r127, %lhs, %rhs;
	}
	xor.b32  	%r128, %r126, %r127;
	add.s32 	%r129, %r123, %r71;
	add.s32 	%r19, %r129, %r128;
	shr.u32 	%r130, %r4, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 25;
	shr.b32 	%rhs, %r4, 7;
	add.u32 	%r131, %lhs, %rhs;
	}
	xor.b32  	%r132, %r131, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 14;
	shr.b32 	%rhs, %r4, 18;
	add.u32 	%r133, %lhs, %rhs;
	}
	xor.b32  	%r20, %r132, %r133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 15;
	shr.b32 	%rhs, %r19, 17;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 13;
	shr.b32 	%rhs, %r19, 19;
	add.u32 	%r135, %lhs, %rhs;
	}
	shr.u32 	%r136, %r19, 10;
	xor.b32  	%r137, %r134, %r136;
	xor.b32  	%r22, %r137, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 14;
	shr.b32 	%rhs, %r2154, 18;
	add.u32 	%r138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 25;
	shr.b32 	%rhs, %r2154, 7;
	add.u32 	%r139, %lhs, %rhs;
	}
	xor.b32  	%r23, %r138, %r139;
	add.s32 	%r24, %r23, %r15;
	add.s32 	%r25, %r23, %r17;
	add.s32 	%r26, %r23, %r19;
	shr.u32 	%r140, %r5, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 25;
	shr.b32 	%rhs, %r5, 7;
	add.u32 	%r141, %lhs, %rhs;
	}
	xor.b32  	%r142, %r141, %r140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 14;
	shr.b32 	%rhs, %r5, 18;
	add.u32 	%r143, %lhs, %rhs;
	}
	xor.b32  	%r27, %r142, %r143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 25;
	shr.b32 	%rhs, %r15, 7;
	add.u32 	%r144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 14;
	shr.b32 	%rhs, %r15, 18;
	add.u32 	%r145, %lhs, %rhs;
	}
	shr.u32 	%r146, %r15, 3;
	xor.b32  	%r147, %r144, %r146;
	xor.b32  	%r28, %r147, %r145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 25;
	shr.b32 	%rhs, %r17, 7;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 14;
	shr.b32 	%rhs, %r17, 18;
	add.u32 	%r149, %lhs, %rhs;
	}
	shr.u32 	%r150, %r17, 3;
	xor.b32  	%r151, %r148, %r150;
	xor.b32  	%r29, %r151, %r149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 25;
	shr.b32 	%rhs, %r19, 7;
	add.u32 	%r152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 14;
	shr.b32 	%rhs, %r19, 18;
	add.u32 	%r153, %lhs, %rhs;
	}
	shr.u32 	%r154, %r19, 3;
	xor.b32  	%r155, %r152, %r154;
	xor.b32  	%r30, %r155, %r153;

BB4_3:
	ld.param.u32 	%r2153, [m01400_m08_param_25];
	add.s32 	%r2152, %r5, %r72;
	add.s32 	%r2151, %r72, -1841331548;
	add.s32 	%r2150, %r69, -1866785220;
	ld.param.u64 	%rd65, [m01400_m08_param_6];
	ld.param.u64 	%rd64, [m01400_m08_param_3];
	mul.wide.u32 	%rd22, %r2154, 4;
	add.s64 	%rd23, %rd64, %rd22;
	ld.const.u32 	%r156, [%rd23];
	or.b32  	%r157, %r156, %r6;
	add.s32 	%r158, %r157, %r7;
	add.s32 	%r159, %r158, %r8;
	add.s32 	%r160, %r158, 1665186679;
	add.s32 	%r161, %r159, -127882076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 26;
	shr.b32 	%rhs, %r160, 6;
	add.u32 	%r162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 21;
	shr.b32 	%rhs, %r160, 11;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r164, %r163, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 7;
	shr.b32 	%rhs, %r160, 25;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r164, %r165;
	and.b32  	%r167, %r160, -905233677;
	xor.b32  	%r168, %r167, -1694144372;
	add.s32 	%r169, %r2150, %r168;
	add.s32 	%r170, %r169, %r166;
	add.s32 	%r171, %r170, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 30;
	shr.b32 	%rhs, %r161, 2;
	add.u32 	%r172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 19;
	shr.b32 	%rhs, %r161, 13;
	add.u32 	%r173, %lhs, %rhs;
	}
	xor.b32  	%r174, %r173, %r172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 10;
	shr.b32 	%rhs, %r161, 22;
	add.u32 	%r175, %lhs, %rhs;
	}
	xor.b32  	%r176, %r174, %r175;
	xor.b32  	%r177, %r161, -1150833019;
	xor.b32  	%r178, %r161, 1779033703;
	and.b32  	%r179, %r178, %r177;
	xor.b32  	%r180, %r179, %r161;
	add.s32 	%r181, %r180, %r170;
	add.s32 	%r182, %r181, %r176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 26;
	shr.b32 	%rhs, %r171, 6;
	add.u32 	%r183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 21;
	shr.b32 	%rhs, %r171, 11;
	add.u32 	%r184, %lhs, %rhs;
	}
	xor.b32  	%r185, %r184, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 7;
	shr.b32 	%rhs, %r171, 25;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r187, %r185, %r186;
	xor.b32  	%r188, %r160, 1359893119;
	and.b32  	%r189, %r171, %r188;
	xor.b32  	%r190, %r189, 1359893119;
	add.s32 	%r191, %r2, %r190;
	add.s32 	%r192, %r191, %r187;
	xor.b32  	%r193, %r182, 1779033703;
	xor.b32  	%r194, %r182, %r161;
	and.b32  	%r195, %r194, %r193;
	xor.b32  	%r196, %r195, %r182;
	add.s32 	%r197, %r192, %r196;
	add.s32 	%r198, %r192, 204346080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 30;
	shr.b32 	%rhs, %r182, 2;
	add.u32 	%r199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 19;
	shr.b32 	%rhs, %r182, 13;
	add.u32 	%r200, %lhs, %rhs;
	}
	xor.b32  	%r201, %r200, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 10;
	shr.b32 	%rhs, %r182, 22;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r203, %r201, %r202;
	add.s32 	%r204, %r197, %r203;
	add.s32 	%r205, %r204, 1355179099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 26;
	shr.b32 	%rhs, %r198, 6;
	add.u32 	%r206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 21;
	shr.b32 	%rhs, %r198, 11;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r208, %r207, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 7;
	shr.b32 	%rhs, %r198, 25;
	add.u32 	%r209, %lhs, %rhs;
	}
	xor.b32  	%r210, %r208, %r209;
	xor.b32  	%r211, %r171, %r160;
	and.b32  	%r212, %r198, %r211;
	xor.b32  	%r213, %r212, %r160;
	add.s32 	%r214, %r10, %r213;
	add.s32 	%r215, %r214, %r210;
	add.s32 	%r216, %r215, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 30;
	shr.b32 	%rhs, %r205, 2;
	add.u32 	%r217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 19;
	shr.b32 	%rhs, %r205, 13;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r219, %r218, %r217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 10;
	shr.b32 	%rhs, %r205, 22;
	add.u32 	%r220, %lhs, %rhs;
	}
	xor.b32  	%r221, %r219, %r220;
	xor.b32  	%r222, %r205, %r161;
	xor.b32  	%r223, %r205, %r182;
	and.b32  	%r224, %r223, %r222;
	xor.b32  	%r225, %r224, %r205;
	add.s32 	%r226, %r225, %r215;
	add.s32 	%r227, %r226, %r221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 26;
	shr.b32 	%rhs, %r216, 6;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 21;
	shr.b32 	%rhs, %r216, 11;
	add.u32 	%r229, %lhs, %rhs;
	}
	xor.b32  	%r230, %r229, %r228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 7;
	shr.b32 	%rhs, %r216, 25;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r232, %r230, %r231;
	xor.b32  	%r233, %r198, %r171;
	and.b32  	%r234, %r216, %r233;
	xor.b32  	%r235, %r234, %r171;
	add.s32 	%r236, %r3, %r160;
	add.s32 	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r232;
	add.s32 	%r239, %r238, 961987163;
	add.s32 	%r240, %r239, %r161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 30;
	shr.b32 	%rhs, %r227, 2;
	add.u32 	%r241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 19;
	shr.b32 	%rhs, %r227, 13;
	add.u32 	%r242, %lhs, %rhs;
	}
	xor.b32  	%r243, %r242, %r241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 10;
	shr.b32 	%rhs, %r227, 22;
	add.u32 	%r244, %lhs, %rhs;
	}
	xor.b32  	%r245, %r243, %r244;
	xor.b32  	%r246, %r227, %r182;
	xor.b32  	%r247, %r227, %r205;
	and.b32  	%r248, %r247, %r246;
	xor.b32  	%r249, %r248, %r227;
	add.s32 	%r250, %r249, %r239;
	add.s32 	%r251, %r250, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 26;
	shr.b32 	%rhs, %r240, 6;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 21;
	shr.b32 	%rhs, %r240, 11;
	add.u32 	%r253, %lhs, %rhs;
	}
	xor.b32  	%r254, %r253, %r252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 7;
	shr.b32 	%rhs, %r240, 25;
	add.u32 	%r255, %lhs, %rhs;
	}
	xor.b32  	%r256, %r254, %r255;
	xor.b32  	%r257, %r216, %r198;
	and.b32  	%r258, %r240, %r257;
	xor.b32  	%r259, %r258, %r198;
	add.s32 	%r260, %r11, %r171;
	add.s32 	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r256;
	add.s32 	%r263, %r262, %r182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 30;
	shr.b32 	%rhs, %r251, 2;
	add.u32 	%r264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 19;
	shr.b32 	%rhs, %r251, 13;
	add.u32 	%r265, %lhs, %rhs;
	}
	xor.b32  	%r266, %r265, %r264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 10;
	shr.b32 	%rhs, %r251, 22;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r268, %r266, %r267;
	xor.b32  	%r269, %r251, %r205;
	xor.b32  	%r270, %r251, %r227;
	and.b32  	%r271, %r270, %r269;
	xor.b32  	%r272, %r271, %r251;
	add.s32 	%r273, %r272, %r262;
	add.s32 	%r274, %r273, %r268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 26;
	shr.b32 	%rhs, %r263, 6;
	add.u32 	%r275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 21;
	shr.b32 	%rhs, %r263, 11;
	add.u32 	%r276, %lhs, %rhs;
	}
	xor.b32  	%r277, %r276, %r275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 7;
	shr.b32 	%rhs, %r263, 25;
	add.u32 	%r278, %lhs, %rhs;
	}
	xor.b32  	%r279, %r277, %r278;
	xor.b32  	%r280, %r240, %r216;
	and.b32  	%r281, %r263, %r280;
	xor.b32  	%r282, %r281, %r216;
	add.s32 	%r283, %r2151, %r198;
	add.s32 	%r284, %r283, %r282;
	add.s32 	%r285, %r284, %r279;
	add.s32 	%r286, %r285, %r205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r274, 30;
	shr.b32 	%rhs, %r274, 2;
	add.u32 	%r287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r274, 19;
	shr.b32 	%rhs, %r274, 13;
	add.u32 	%r288, %lhs, %rhs;
	}
	xor.b32  	%r289, %r288, %r287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r274, 10;
	shr.b32 	%rhs, %r274, 22;
	add.u32 	%r290, %lhs, %rhs;
	}
	xor.b32  	%r291, %r289, %r290;
	xor.b32  	%r292, %r274, %r227;
	xor.b32  	%r293, %r274, %r251;
	and.b32  	%r294, %r293, %r292;
	xor.b32  	%r295, %r294, %r274;
	add.s32 	%r296, %r295, %r285;
	add.s32 	%r297, %r296, %r291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r286, 26;
	shr.b32 	%rhs, %r286, 6;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r286, 21;
	shr.b32 	%rhs, %r286, 11;
	add.u32 	%r299, %lhs, %rhs;
	}
	xor.b32  	%r300, %r299, %r298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r286, 7;
	shr.b32 	%rhs, %r286, 25;
	add.u32 	%r301, %lhs, %rhs;
	}
	xor.b32  	%r302, %r300, %r301;
	xor.b32  	%r303, %r263, %r240;
	and.b32  	%r304, %r286, %r303;
	xor.b32  	%r305, %r304, %r240;
	add.s32 	%r306, %r4, %r216;
	add.s32 	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r302;
	add.s32 	%r309, %r308, -1424204075;
	add.s32 	%r310, %r309, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 30;
	shr.b32 	%rhs, %r297, 2;
	add.u32 	%r311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 19;
	shr.b32 	%rhs, %r297, 13;
	add.u32 	%r312, %lhs, %rhs;
	}
	xor.b32  	%r313, %r312, %r311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 10;
	shr.b32 	%rhs, %r297, 22;
	add.u32 	%r314, %lhs, %rhs;
	}
	xor.b32  	%r315, %r313, %r314;
	xor.b32  	%r316, %r297, %r251;
	xor.b32  	%r317, %r297, %r274;
	and.b32  	%r318, %r317, %r316;
	xor.b32  	%r319, %r318, %r297;
	add.s32 	%r320, %r319, %r309;
	add.s32 	%r321, %r320, %r315;
	xor.b32  	%r322, %r286, %r263;
	and.b32  	%r323, %r310, %r322;
	xor.b32  	%r324, %r323, %r263;
	add.s32 	%r325, %r240, %r324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 26;
	shr.b32 	%rhs, %r310, 6;
	add.u32 	%r326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 21;
	shr.b32 	%rhs, %r310, 11;
	add.u32 	%r327, %lhs, %rhs;
	}
	xor.b32  	%r328, %r327, %r326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 7;
	shr.b32 	%rhs, %r310, 25;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r330, %r328, %r329;
	add.s32 	%r331, %r325, %r330;
	add.s32 	%r332, %r331, -670586216;
	add.s32 	%r333, %r332, %r251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 30;
	shr.b32 	%rhs, %r321, 2;
	add.u32 	%r334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 19;
	shr.b32 	%rhs, %r321, 13;
	add.u32 	%r335, %lhs, %rhs;
	}
	xor.b32  	%r336, %r335, %r334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 10;
	shr.b32 	%rhs, %r321, 22;
	add.u32 	%r337, %lhs, %rhs;
	}
	xor.b32  	%r338, %r336, %r337;
	xor.b32  	%r339, %r321, %r274;
	xor.b32  	%r340, %r321, %r297;
	and.b32  	%r341, %r340, %r339;
	xor.b32  	%r342, %r341, %r321;
	add.s32 	%r343, %r342, %r332;
	add.s32 	%r344, %r343, %r338;
	xor.b32  	%r345, %r310, %r286;
	and.b32  	%r346, %r333, %r345;
	xor.b32  	%r347, %r346, %r286;
	add.s32 	%r348, %r263, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 26;
	shr.b32 	%rhs, %r333, 6;
	add.u32 	%r349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 21;
	shr.b32 	%rhs, %r333, 11;
	add.u32 	%r350, %lhs, %rhs;
	}
	xor.b32  	%r351, %r350, %r349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 7;
	shr.b32 	%rhs, %r333, 25;
	add.u32 	%r352, %lhs, %rhs;
	}
	xor.b32  	%r353, %r351, %r352;
	add.s32 	%r354, %r348, %r353;
	add.s32 	%r355, %r354, 310598401;
	add.s32 	%r356, %r355, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r344, 30;
	shr.b32 	%rhs, %r344, 2;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r344, 19;
	shr.b32 	%rhs, %r344, 13;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r358, %r357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r344, 10;
	shr.b32 	%rhs, %r344, 22;
	add.u32 	%r360, %lhs, %rhs;
	}
	xor.b32  	%r361, %r359, %r360;
	xor.b32  	%r362, %r344, %r297;
	xor.b32  	%r363, %r344, %r321;
	and.b32  	%r364, %r363, %r362;
	xor.b32  	%r365, %r364, %r344;
	add.s32 	%r366, %r365, %r355;
	add.s32 	%r367, %r366, %r361;
	xor.b32  	%r368, %r333, %r310;
	and.b32  	%r369, %r356, %r368;
	xor.b32  	%r370, %r369, %r310;
	add.s32 	%r371, %r286, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 26;
	shr.b32 	%rhs, %r356, 6;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 21;
	shr.b32 	%rhs, %r356, 11;
	add.u32 	%r373, %lhs, %rhs;
	}
	xor.b32  	%r374, %r373, %r372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 7;
	shr.b32 	%rhs, %r356, 25;
	add.u32 	%r375, %lhs, %rhs;
	}
	xor.b32  	%r376, %r374, %r375;
	add.s32 	%r377, %r371, %r376;
	add.s32 	%r378, %r377, 607225278;
	add.s32 	%r379, %r378, %r297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 30;
	shr.b32 	%rhs, %r367, 2;
	add.u32 	%r380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 19;
	shr.b32 	%rhs, %r367, 13;
	add.u32 	%r381, %lhs, %rhs;
	}
	xor.b32  	%r382, %r381, %r380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 10;
	shr.b32 	%rhs, %r367, 22;
	add.u32 	%r383, %lhs, %rhs;
	}
	xor.b32  	%r384, %r382, %r383;
	xor.b32  	%r385, %r367, %r321;
	xor.b32  	%r386, %r367, %r344;
	and.b32  	%r387, %r386, %r385;
	xor.b32  	%r388, %r387, %r367;
	add.s32 	%r389, %r388, %r378;
	add.s32 	%r390, %r389, %r384;
	xor.b32  	%r391, %r356, %r333;
	and.b32  	%r392, %r379, %r391;
	xor.b32  	%r393, %r392, %r333;
	add.s32 	%r394, %r310, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 26;
	shr.b32 	%rhs, %r379, 6;
	add.u32 	%r395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 21;
	shr.b32 	%rhs, %r379, 11;
	add.u32 	%r396, %lhs, %rhs;
	}
	xor.b32  	%r397, %r396, %r395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 7;
	shr.b32 	%rhs, %r379, 25;
	add.u32 	%r398, %lhs, %rhs;
	}
	xor.b32  	%r399, %r397, %r398;
	add.s32 	%r400, %r394, %r399;
	add.s32 	%r401, %r400, 1426881987;
	add.s32 	%r402, %r401, %r321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 30;
	shr.b32 	%rhs, %r390, 2;
	add.u32 	%r403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 19;
	shr.b32 	%rhs, %r390, 13;
	add.u32 	%r404, %lhs, %rhs;
	}
	xor.b32  	%r405, %r404, %r403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 10;
	shr.b32 	%rhs, %r390, 22;
	add.u32 	%r406, %lhs, %rhs;
	}
	xor.b32  	%r407, %r405, %r406;
	xor.b32  	%r408, %r390, %r344;
	xor.b32  	%r409, %r390, %r367;
	and.b32  	%r410, %r409, %r408;
	xor.b32  	%r411, %r410, %r390;
	add.s32 	%r412, %r411, %r401;
	add.s32 	%r413, %r412, %r407;
	xor.b32  	%r414, %r379, %r356;
	and.b32  	%r415, %r402, %r414;
	xor.b32  	%r416, %r415, %r356;
	add.s32 	%r417, %r333, %r416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 26;
	shr.b32 	%rhs, %r402, 6;
	add.u32 	%r418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 21;
	shr.b32 	%rhs, %r402, 11;
	add.u32 	%r419, %lhs, %rhs;
	}
	xor.b32  	%r420, %r419, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 7;
	shr.b32 	%rhs, %r402, 25;
	add.u32 	%r421, %lhs, %rhs;
	}
	xor.b32  	%r422, %r420, %r421;
	add.s32 	%r423, %r417, %r422;
	add.s32 	%r424, %r423, 1925078388;
	add.s32 	%r425, %r424, %r344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 30;
	shr.b32 	%rhs, %r413, 2;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 19;
	shr.b32 	%rhs, %r413, 13;
	add.u32 	%r427, %lhs, %rhs;
	}
	xor.b32  	%r428, %r427, %r426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 10;
	shr.b32 	%rhs, %r413, 22;
	add.u32 	%r429, %lhs, %rhs;
	}
	xor.b32  	%r430, %r428, %r429;
	xor.b32  	%r431, %r413, %r367;
	xor.b32  	%r432, %r413, %r390;
	and.b32  	%r433, %r432, %r431;
	xor.b32  	%r434, %r433, %r413;
	add.s32 	%r435, %r434, %r424;
	add.s32 	%r436, %r435, %r430;
	xor.b32  	%r437, %r402, %r379;
	and.b32  	%r438, %r425, %r437;
	xor.b32  	%r439, %r438, %r379;
	add.s32 	%r440, %r356, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 26;
	shr.b32 	%rhs, %r425, 6;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 21;
	shr.b32 	%rhs, %r425, 11;
	add.u32 	%r442, %lhs, %rhs;
	}
	xor.b32  	%r443, %r442, %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 7;
	shr.b32 	%rhs, %r425, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	xor.b32  	%r445, %r443, %r444;
	add.s32 	%r446, %r440, %r445;
	add.s32 	%r447, %r446, -2132889090;
	add.s32 	%r448, %r447, %r367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 30;
	shr.b32 	%rhs, %r436, 2;
	add.u32 	%r449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 19;
	shr.b32 	%rhs, %r436, 13;
	add.u32 	%r450, %lhs, %rhs;
	}
	xor.b32  	%r451, %r450, %r449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 10;
	shr.b32 	%rhs, %r436, 22;
	add.u32 	%r452, %lhs, %rhs;
	}
	xor.b32  	%r453, %r451, %r452;
	xor.b32  	%r454, %r436, %r390;
	xor.b32  	%r455, %r436, %r413;
	and.b32  	%r456, %r455, %r454;
	xor.b32  	%r457, %r456, %r436;
	add.s32 	%r458, %r457, %r447;
	add.s32 	%r459, %r458, %r453;
	xor.b32  	%r460, %r425, %r402;
	and.b32  	%r461, %r448, %r460;
	xor.b32  	%r462, %r461, %r402;
	add.s32 	%r463, %r379, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 26;
	shr.b32 	%rhs, %r448, 6;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 21;
	shr.b32 	%rhs, %r448, 11;
	add.u32 	%r465, %lhs, %rhs;
	}
	xor.b32  	%r466, %r465, %r464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 7;
	shr.b32 	%rhs, %r448, 25;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r466, %r467;
	add.s32 	%r469, %r463, %r468;
	add.s32 	%r470, %r469, -1680079193;
	add.s32 	%r471, %r470, %r390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 30;
	shr.b32 	%rhs, %r459, 2;
	add.u32 	%r472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 19;
	shr.b32 	%rhs, %r459, 13;
	add.u32 	%r473, %lhs, %rhs;
	}
	xor.b32  	%r474, %r473, %r472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 10;
	shr.b32 	%rhs, %r459, 22;
	add.u32 	%r475, %lhs, %rhs;
	}
	xor.b32  	%r476, %r474, %r475;
	xor.b32  	%r477, %r459, %r413;
	xor.b32  	%r478, %r459, %r436;
	and.b32  	%r479, %r478, %r477;
	xor.b32  	%r480, %r479, %r459;
	add.s32 	%r481, %r480, %r470;
	add.s32 	%r482, %r481, %r476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 26;
	shr.b32 	%rhs, %r471, 6;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 21;
	shr.b32 	%rhs, %r471, 11;
	add.u32 	%r484, %lhs, %rhs;
	}
	xor.b32  	%r485, %r484, %r483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 7;
	shr.b32 	%rhs, %r471, 25;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r485, %r486;
	xor.b32  	%r488, %r448, %r425;
	and.b32  	%r489, %r471, %r488;
	xor.b32  	%r490, %r489, %r425;
	add.s32 	%r491, %r5, %r402;
	add.s32 	%r492, %r491, %r490;
	add.s32 	%r493, %r492, %r487;
	add.s32 	%r494, %r493, -1046744716;
	add.s32 	%r495, %r494, %r413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 30;
	shr.b32 	%rhs, %r482, 2;
	add.u32 	%r496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r497, %lhs, %rhs;
	}
	xor.b32  	%r498, %r497, %r496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 10;
	shr.b32 	%rhs, %r482, 22;
	add.u32 	%r499, %lhs, %rhs;
	}
	xor.b32  	%r500, %r498, %r499;
	xor.b32  	%r501, %r482, %r436;
	xor.b32  	%r502, %r482, %r459;
	and.b32  	%r503, %r502, %r501;
	xor.b32  	%r504, %r503, %r482;
	add.s32 	%r505, %r504, %r494;
	add.s32 	%r506, %r505, %r500;
	add.s32 	%r507, %r13, %r157;
	add.s32 	%r508, %r507, %r14;
	xor.b32  	%r509, %r471, %r448;
	and.b32  	%r510, %r495, %r509;
	xor.b32  	%r511, %r510, %r448;
	add.s32 	%r512, %r425, %r511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 26;
	shr.b32 	%rhs, %r495, 6;
	add.u32 	%r513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 21;
	shr.b32 	%rhs, %r495, 11;
	add.u32 	%r514, %lhs, %rhs;
	}
	xor.b32  	%r515, %r514, %r513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 7;
	shr.b32 	%rhs, %r495, 25;
	add.u32 	%r516, %lhs, %rhs;
	}
	xor.b32  	%r517, %r515, %r516;
	add.s32 	%r518, %r512, %r508;
	add.s32 	%r519, %r518, %r517;
	add.s32 	%r520, %r519, -459576895;
	add.s32 	%r521, %r520, %r436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 30;
	shr.b32 	%rhs, %r506, 2;
	add.u32 	%r522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 19;
	shr.b32 	%rhs, %r506, 13;
	add.u32 	%r523, %lhs, %rhs;
	}
	xor.b32  	%r524, %r523, %r522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 10;
	shr.b32 	%rhs, %r506, 22;
	add.u32 	%r525, %lhs, %rhs;
	}
	xor.b32  	%r526, %r524, %r525;
	xor.b32  	%r527, %r506, %r459;
	xor.b32  	%r528, %r506, %r482;
	and.b32  	%r529, %r528, %r527;
	xor.b32  	%r530, %r529, %r506;
	add.s32 	%r531, %r520, %r530;
	add.s32 	%r532, %r531, %r526;
	xor.b32  	%r533, %r495, %r471;
	and.b32  	%r534, %r521, %r533;
	xor.b32  	%r535, %r534, %r471;
	add.s32 	%r536, %r448, %r535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 26;
	shr.b32 	%rhs, %r521, 6;
	add.u32 	%r537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 21;
	shr.b32 	%rhs, %r521, 11;
	add.u32 	%r538, %lhs, %rhs;
	}
	xor.b32  	%r539, %r538, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 7;
	shr.b32 	%rhs, %r521, 25;
	add.u32 	%r540, %lhs, %rhs;
	}
	xor.b32  	%r541, %r539, %r540;
	add.s32 	%r542, %r536, %r15;
	add.s32 	%r543, %r542, %r541;
	add.s32 	%r544, %r543, -272742522;
	add.s32 	%r545, %r544, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 30;
	shr.b32 	%rhs, %r532, 2;
	add.u32 	%r546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 19;
	shr.b32 	%rhs, %r532, 13;
	add.u32 	%r547, %lhs, %rhs;
	}
	xor.b32  	%r548, %r547, %r546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 10;
	shr.b32 	%rhs, %r532, 22;
	add.u32 	%r549, %lhs, %rhs;
	}
	xor.b32  	%r550, %r548, %r549;
	xor.b32  	%r551, %r532, %r482;
	xor.b32  	%r552, %r532, %r506;
	and.b32  	%r553, %r552, %r551;
	xor.b32  	%r554, %r553, %r532;
	add.s32 	%r555, %r544, %r554;
	add.s32 	%r556, %r555, %r550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 15;
	shr.b32 	%rhs, %r508, 17;
	add.u32 	%r557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 13;
	shr.b32 	%rhs, %r508, 19;
	add.u32 	%r558, %lhs, %rhs;
	}
	shr.u32 	%r559, %r508, 10;
	xor.b32  	%r560, %r557, %r559;
	xor.b32  	%r561, %r560, %r558;
	add.s32 	%r562, %r561, %r2;
	add.s32 	%r563, %r562, %r16;
	xor.b32  	%r564, %r521, %r495;
	and.b32  	%r565, %r545, %r564;
	xor.b32  	%r566, %r565, %r495;
	add.s32 	%r567, %r471, %r566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 26;
	shr.b32 	%rhs, %r545, 6;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 21;
	shr.b32 	%rhs, %r545, 11;
	add.u32 	%r569, %lhs, %rhs;
	}
	xor.b32  	%r570, %r569, %r568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 7;
	shr.b32 	%rhs, %r545, 25;
	add.u32 	%r571, %lhs, %rhs;
	}
	xor.b32  	%r572, %r570, %r571;
	add.s32 	%r573, %r567, %r563;
	add.s32 	%r574, %r573, %r572;
	add.s32 	%r575, %r574, 264347078;
	add.s32 	%r576, %r575, %r482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 30;
	shr.b32 	%rhs, %r556, 2;
	add.u32 	%r577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 19;
	shr.b32 	%rhs, %r556, 13;
	add.u32 	%r578, %lhs, %rhs;
	}
	xor.b32  	%r579, %r578, %r577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 10;
	shr.b32 	%rhs, %r556, 22;
	add.u32 	%r580, %lhs, %rhs;
	}
	xor.b32  	%r581, %r579, %r580;
	xor.b32  	%r582, %r556, %r506;
	xor.b32  	%r583, %r556, %r532;
	and.b32  	%r584, %r583, %r582;
	xor.b32  	%r585, %r584, %r556;
	add.s32 	%r586, %r575, %r585;
	add.s32 	%r587, %r586, %r581;
	xor.b32  	%r588, %r545, %r521;
	and.b32  	%r589, %r576, %r588;
	xor.b32  	%r590, %r589, %r521;
	add.s32 	%r591, %r495, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 26;
	shr.b32 	%rhs, %r576, 6;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 21;
	shr.b32 	%rhs, %r576, 11;
	add.u32 	%r593, %lhs, %rhs;
	}
	xor.b32  	%r594, %r593, %r592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 7;
	shr.b32 	%rhs, %r576, 25;
	add.u32 	%r595, %lhs, %rhs;
	}
	xor.b32  	%r596, %r594, %r595;
	add.s32 	%r597, %r591, %r17;
	add.s32 	%r598, %r597, %r596;
	add.s32 	%r599, %r598, 604807628;
	add.s32 	%r600, %r599, %r506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 30;
	shr.b32 	%rhs, %r587, 2;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 19;
	shr.b32 	%rhs, %r587, 13;
	add.u32 	%r602, %lhs, %rhs;
	}
	xor.b32  	%r603, %r602, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 10;
	shr.b32 	%rhs, %r587, 22;
	add.u32 	%r604, %lhs, %rhs;
	}
	xor.b32  	%r605, %r603, %r604;
	xor.b32  	%r606, %r587, %r532;
	xor.b32  	%r607, %r587, %r556;
	and.b32  	%r608, %r607, %r606;
	xor.b32  	%r609, %r608, %r587;
	add.s32 	%r610, %r599, %r609;
	add.s32 	%r611, %r610, %r605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 15;
	shr.b32 	%rhs, %r563, 17;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 13;
	shr.b32 	%rhs, %r563, 19;
	add.u32 	%r613, %lhs, %rhs;
	}
	shr.u32 	%r614, %r563, 10;
	xor.b32  	%r615, %r612, %r614;
	xor.b32  	%r616, %r615, %r613;
	add.s32 	%r617, %r616, %r3;
	add.s32 	%r618, %r617, %r18;
	xor.b32  	%r619, %r576, %r545;
	and.b32  	%r620, %r600, %r619;
	xor.b32  	%r621, %r620, %r545;
	add.s32 	%r622, %r521, %r621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 26;
	shr.b32 	%rhs, %r600, 6;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 21;
	shr.b32 	%rhs, %r600, 11;
	add.u32 	%r624, %lhs, %rhs;
	}
	xor.b32  	%r625, %r624, %r623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 7;
	shr.b32 	%rhs, %r600, 25;
	add.u32 	%r626, %lhs, %rhs;
	}
	xor.b32  	%r627, %r625, %r626;
	add.s32 	%r628, %r622, %r618;
	add.s32 	%r629, %r628, %r627;
	add.s32 	%r630, %r629, 770255983;
	add.s32 	%r631, %r630, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 30;
	shr.b32 	%rhs, %r611, 2;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 19;
	shr.b32 	%rhs, %r611, 13;
	add.u32 	%r633, %lhs, %rhs;
	}
	xor.b32  	%r634, %r633, %r632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 10;
	shr.b32 	%rhs, %r611, 22;
	add.u32 	%r635, %lhs, %rhs;
	}
	xor.b32  	%r636, %r634, %r635;
	xor.b32  	%r637, %r611, %r556;
	xor.b32  	%r638, %r611, %r587;
	and.b32  	%r639, %r638, %r637;
	xor.b32  	%r640, %r639, %r611;
	add.s32 	%r641, %r630, %r640;
	add.s32 	%r642, %r641, %r636;
	xor.b32  	%r643, %r600, %r576;
	and.b32  	%r644, %r631, %r643;
	xor.b32  	%r645, %r644, %r576;
	add.s32 	%r646, %r545, %r645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 26;
	shr.b32 	%rhs, %r631, 6;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 21;
	shr.b32 	%rhs, %r631, 11;
	add.u32 	%r648, %lhs, %rhs;
	}
	xor.b32  	%r649, %r648, %r647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 7;
	shr.b32 	%rhs, %r631, 25;
	add.u32 	%r650, %lhs, %rhs;
	}
	xor.b32  	%r651, %r649, %r650;
	add.s32 	%r652, %r646, %r19;
	add.s32 	%r653, %r652, %r651;
	add.s32 	%r654, %r653, 1249150122;
	add.s32 	%r655, %r654, %r556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 30;
	shr.b32 	%rhs, %r642, 2;
	add.u32 	%r656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 19;
	shr.b32 	%rhs, %r642, 13;
	add.u32 	%r657, %lhs, %rhs;
	}
	xor.b32  	%r658, %r657, %r656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 10;
	shr.b32 	%rhs, %r642, 22;
	add.u32 	%r659, %lhs, %rhs;
	}
	xor.b32  	%r660, %r658, %r659;
	xor.b32  	%r661, %r642, %r587;
	xor.b32  	%r662, %r642, %r611;
	and.b32  	%r663, %r662, %r661;
	xor.b32  	%r664, %r663, %r642;
	add.s32 	%r665, %r654, %r664;
	add.s32 	%r666, %r665, %r660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 15;
	shr.b32 	%rhs, %r618, 17;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 13;
	shr.b32 	%rhs, %r618, 19;
	add.u32 	%r668, %lhs, %rhs;
	}
	shr.u32 	%r669, %r618, 10;
	xor.b32  	%r670, %r667, %r669;
	xor.b32  	%r671, %r670, %r668;
	add.s32 	%r672, %r2152, %r671;
	add.s32 	%r673, %r672, %r20;
	xor.b32  	%r674, %r631, %r600;
	and.b32  	%r675, %r655, %r674;
	xor.b32  	%r676, %r675, %r600;
	add.s32 	%r677, %r576, %r676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 26;
	shr.b32 	%rhs, %r655, 6;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 21;
	shr.b32 	%rhs, %r655, 11;
	add.u32 	%r679, %lhs, %rhs;
	}
	xor.b32  	%r680, %r679, %r678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 7;
	shr.b32 	%rhs, %r655, 25;
	add.u32 	%r681, %lhs, %rhs;
	}
	xor.b32  	%r682, %r680, %r681;
	add.s32 	%r683, %r677, %r673;
	add.s32 	%r684, %r683, %r682;
	add.s32 	%r685, %r684, 1555081692;
	add.s32 	%r686, %r685, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 30;
	shr.b32 	%rhs, %r666, 2;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 19;
	shr.b32 	%rhs, %r666, 13;
	add.u32 	%r688, %lhs, %rhs;
	}
	xor.b32  	%r689, %r688, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 10;
	shr.b32 	%rhs, %r666, 22;
	add.u32 	%r690, %lhs, %rhs;
	}
	xor.b32  	%r691, %r689, %r690;
	xor.b32  	%r692, %r666, %r611;
	xor.b32  	%r693, %r666, %r642;
	and.b32  	%r694, %r693, %r692;
	xor.b32  	%r695, %r694, %r666;
	add.s32 	%r696, %r685, %r695;
	add.s32 	%r697, %r696, %r691;
	add.s32 	%r698, %r508, %r4;
	add.s32 	%r699, %r698, %r22;
	add.s32 	%r700, %r699, %r23;
	xor.b32  	%r701, %r655, %r631;
	and.b32  	%r702, %r686, %r701;
	xor.b32  	%r703, %r702, %r631;
	add.s32 	%r704, %r600, %r703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 26;
	shr.b32 	%rhs, %r686, 6;
	add.u32 	%r705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 21;
	shr.b32 	%rhs, %r686, 11;
	add.u32 	%r706, %lhs, %rhs;
	}
	xor.b32  	%r707, %r706, %r705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 7;
	shr.b32 	%rhs, %r686, 25;
	add.u32 	%r708, %lhs, %rhs;
	}
	xor.b32  	%r709, %r707, %r708;
	add.s32 	%r710, %r704, %r700;
	add.s32 	%r711, %r710, %r709;
	add.s32 	%r712, %r711, 1996064986;
	add.s32 	%r713, %r712, %r611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 30;
	shr.b32 	%rhs, %r697, 2;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 19;
	shr.b32 	%rhs, %r697, 13;
	add.u32 	%r715, %lhs, %rhs;
	}
	xor.b32  	%r716, %r715, %r714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 10;
	shr.b32 	%rhs, %r697, 22;
	add.u32 	%r717, %lhs, %rhs;
	}
	xor.b32  	%r718, %r716, %r717;
	xor.b32  	%r719, %r697, %r642;
	xor.b32  	%r720, %r697, %r666;
	and.b32  	%r721, %r720, %r719;
	xor.b32  	%r722, %r721, %r697;
	add.s32 	%r723, %r712, %r722;
	add.s32 	%r724, %r723, %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 15;
	shr.b32 	%rhs, %r673, 17;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 13;
	shr.b32 	%rhs, %r673, 19;
	add.u32 	%r726, %lhs, %rhs;
	}
	shr.u32 	%r727, %r673, 10;
	xor.b32  	%r728, %r725, %r727;
	xor.b32  	%r729, %r728, %r726;
	add.s32 	%r730, %r24, %r729;
	xor.b32  	%r731, %r686, %r655;
	and.b32  	%r732, %r713, %r731;
	xor.b32  	%r733, %r732, %r655;
	add.s32 	%r734, %r631, %r733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 26;
	shr.b32 	%rhs, %r713, 6;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 21;
	shr.b32 	%rhs, %r713, 11;
	add.u32 	%r736, %lhs, %rhs;
	}
	xor.b32  	%r737, %r736, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 7;
	shr.b32 	%rhs, %r713, 25;
	add.u32 	%r738, %lhs, %rhs;
	}
	xor.b32  	%r739, %r737, %r738;
	add.s32 	%r740, %r734, %r730;
	add.s32 	%r741, %r740, %r739;
	add.s32 	%r742, %r741, -1740746414;
	add.s32 	%r743, %r742, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 30;
	shr.b32 	%rhs, %r724, 2;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 19;
	shr.b32 	%rhs, %r724, 13;
	add.u32 	%r745, %lhs, %rhs;
	}
	xor.b32  	%r746, %r745, %r744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 10;
	shr.b32 	%rhs, %r724, 22;
	add.u32 	%r747, %lhs, %rhs;
	}
	xor.b32  	%r748, %r746, %r747;
	xor.b32  	%r749, %r724, %r666;
	xor.b32  	%r750, %r724, %r697;
	and.b32  	%r751, %r750, %r749;
	xor.b32  	%r752, %r751, %r724;
	add.s32 	%r753, %r742, %r752;
	add.s32 	%r754, %r753, %r748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 15;
	shr.b32 	%rhs, %r700, 17;
	add.u32 	%r755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 13;
	shr.b32 	%rhs, %r700, 19;
	add.u32 	%r756, %lhs, %rhs;
	}
	shr.u32 	%r757, %r700, 10;
	xor.b32  	%r758, %r755, %r757;
	xor.b32  	%r759, %r758, %r756;
	add.s32 	%r760, %r23, %r563;
	add.s32 	%r761, %r760, %r759;
	xor.b32  	%r762, %r713, %r686;
	and.b32  	%r763, %r743, %r762;
	xor.b32  	%r764, %r763, %r686;
	add.s32 	%r765, %r655, %r764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 26;
	shr.b32 	%rhs, %r743, 6;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 21;
	shr.b32 	%rhs, %r743, 11;
	add.u32 	%r767, %lhs, %rhs;
	}
	xor.b32  	%r768, %r767, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 7;
	shr.b32 	%rhs, %r743, 25;
	add.u32 	%r769, %lhs, %rhs;
	}
	xor.b32  	%r770, %r768, %r769;
	add.s32 	%r771, %r765, %r761;
	add.s32 	%r772, %r771, %r770;
	add.s32 	%r773, %r772, -1473132947;
	add.s32 	%r774, %r773, %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 30;
	shr.b32 	%rhs, %r754, 2;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 19;
	shr.b32 	%rhs, %r754, 13;
	add.u32 	%r776, %lhs, %rhs;
	}
	xor.b32  	%r777, %r776, %r775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 10;
	shr.b32 	%rhs, %r754, 22;
	add.u32 	%r778, %lhs, %rhs;
	}
	xor.b32  	%r779, %r777, %r778;
	xor.b32  	%r780, %r754, %r697;
	xor.b32  	%r781, %r754, %r724;
	and.b32  	%r782, %r781, %r780;
	xor.b32  	%r783, %r782, %r754;
	add.s32 	%r784, %r773, %r783;
	add.s32 	%r785, %r784, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 15;
	shr.b32 	%rhs, %r730, 17;
	add.u32 	%r786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 13;
	shr.b32 	%rhs, %r730, 19;
	add.u32 	%r787, %lhs, %rhs;
	}
	shr.u32 	%r788, %r730, 10;
	xor.b32  	%r789, %r786, %r788;
	xor.b32  	%r790, %r789, %r787;
	add.s32 	%r791, %r25, %r790;
	xor.b32  	%r792, %r743, %r713;
	and.b32  	%r793, %r774, %r792;
	xor.b32  	%r794, %r793, %r713;
	add.s32 	%r795, %r686, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 26;
	shr.b32 	%rhs, %r774, 6;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 21;
	shr.b32 	%rhs, %r774, 11;
	add.u32 	%r797, %lhs, %rhs;
	}
	xor.b32  	%r798, %r797, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 7;
	shr.b32 	%rhs, %r774, 25;
	add.u32 	%r799, %lhs, %rhs;
	}
	xor.b32  	%r800, %r798, %r799;
	add.s32 	%r801, %r795, %r791;
	add.s32 	%r802, %r801, %r800;
	add.s32 	%r803, %r802, -1341970488;
	add.s32 	%r804, %r803, %r697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 30;
	shr.b32 	%rhs, %r785, 2;
	add.u32 	%r805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 19;
	shr.b32 	%rhs, %r785, 13;
	add.u32 	%r806, %lhs, %rhs;
	}
	xor.b32  	%r807, %r806, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 10;
	shr.b32 	%rhs, %r785, 22;
	add.u32 	%r808, %lhs, %rhs;
	}
	xor.b32  	%r809, %r807, %r808;
	xor.b32  	%r810, %r785, %r724;
	xor.b32  	%r811, %r785, %r754;
	and.b32  	%r812, %r811, %r810;
	xor.b32  	%r813, %r812, %r785;
	add.s32 	%r814, %r803, %r813;
	add.s32 	%r815, %r814, %r809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 15;
	shr.b32 	%rhs, %r761, 17;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 13;
	shr.b32 	%rhs, %r761, 19;
	add.u32 	%r817, %lhs, %rhs;
	}
	shr.u32 	%r818, %r761, 10;
	xor.b32  	%r819, %r816, %r818;
	xor.b32  	%r820, %r819, %r817;
	add.s32 	%r821, %r23, %r618;
	add.s32 	%r822, %r821, %r820;
	xor.b32  	%r823, %r774, %r743;
	and.b32  	%r824, %r804, %r823;
	xor.b32  	%r825, %r824, %r743;
	add.s32 	%r826, %r713, %r825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 26;
	shr.b32 	%rhs, %r804, 6;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 21;
	shr.b32 	%rhs, %r804, 11;
	add.u32 	%r828, %lhs, %rhs;
	}
	xor.b32  	%r829, %r828, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 7;
	shr.b32 	%rhs, %r804, 25;
	add.u32 	%r830, %lhs, %rhs;
	}
	xor.b32  	%r831, %r829, %r830;
	add.s32 	%r832, %r826, %r822;
	add.s32 	%r833, %r832, %r831;
	add.s32 	%r834, %r833, -1084653625;
	add.s32 	%r835, %r834, %r724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 30;
	shr.b32 	%rhs, %r815, 2;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 19;
	shr.b32 	%rhs, %r815, 13;
	add.u32 	%r837, %lhs, %rhs;
	}
	xor.b32  	%r838, %r837, %r836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 10;
	shr.b32 	%rhs, %r815, 22;
	add.u32 	%r839, %lhs, %rhs;
	}
	xor.b32  	%r840, %r838, %r839;
	xor.b32  	%r841, %r815, %r754;
	xor.b32  	%r842, %r815, %r785;
	and.b32  	%r843, %r842, %r841;
	xor.b32  	%r844, %r843, %r815;
	add.s32 	%r845, %r834, %r844;
	add.s32 	%r846, %r845, %r840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 15;
	shr.b32 	%rhs, %r791, 17;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 13;
	shr.b32 	%rhs, %r791, 19;
	add.u32 	%r848, %lhs, %rhs;
	}
	shr.u32 	%r849, %r791, 10;
	xor.b32  	%r850, %r847, %r849;
	xor.b32  	%r851, %r850, %r848;
	add.s32 	%r852, %r26, %r851;
	xor.b32  	%r853, %r804, %r774;
	and.b32  	%r854, %r835, %r853;
	xor.b32  	%r855, %r854, %r774;
	add.s32 	%r856, %r743, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 26;
	shr.b32 	%rhs, %r835, 6;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 21;
	shr.b32 	%rhs, %r835, 11;
	add.u32 	%r858, %lhs, %rhs;
	}
	xor.b32  	%r859, %r858, %r857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 7;
	shr.b32 	%rhs, %r835, 25;
	add.u32 	%r860, %lhs, %rhs;
	}
	xor.b32  	%r861, %r859, %r860;
	add.s32 	%r862, %r856, %r852;
	add.s32 	%r863, %r862, %r861;
	add.s32 	%r864, %r863, -958395405;
	add.s32 	%r865, %r864, %r754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 30;
	shr.b32 	%rhs, %r846, 2;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 19;
	shr.b32 	%rhs, %r846, 13;
	add.u32 	%r867, %lhs, %rhs;
	}
	xor.b32  	%r868, %r867, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 10;
	shr.b32 	%rhs, %r846, 22;
	add.u32 	%r869, %lhs, %rhs;
	}
	xor.b32  	%r870, %r868, %r869;
	xor.b32  	%r871, %r846, %r785;
	xor.b32  	%r872, %r846, %r815;
	and.b32  	%r873, %r872, %r871;
	xor.b32  	%r874, %r873, %r846;
	add.s32 	%r875, %r864, %r874;
	add.s32 	%r876, %r875, %r870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 15;
	shr.b32 	%rhs, %r822, 17;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 13;
	shr.b32 	%rhs, %r822, 19;
	add.u32 	%r878, %lhs, %rhs;
	}
	shr.u32 	%r879, %r822, 10;
	xor.b32  	%r880, %r877, %r879;
	xor.b32  	%r881, %r880, %r878;
	add.s32 	%r882, %r23, %r673;
	add.s32 	%r883, %r882, %r881;
	xor.b32  	%r884, %r835, %r804;
	and.b32  	%r885, %r865, %r884;
	xor.b32  	%r886, %r885, %r804;
	add.s32 	%r887, %r774, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 26;
	shr.b32 	%rhs, %r865, 6;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 21;
	shr.b32 	%rhs, %r865, 11;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r889, %r888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 7;
	shr.b32 	%rhs, %r865, 25;
	add.u32 	%r891, %lhs, %rhs;
	}
	xor.b32  	%r892, %r890, %r891;
	add.s32 	%r893, %r887, %r883;
	add.s32 	%r894, %r893, %r892;
	add.s32 	%r895, %r894, -710438585;
	add.s32 	%r896, %r895, %r785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 30;
	shr.b32 	%rhs, %r876, 2;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 19;
	shr.b32 	%rhs, %r876, 13;
	add.u32 	%r898, %lhs, %rhs;
	}
	xor.b32  	%r899, %r898, %r897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 10;
	shr.b32 	%rhs, %r876, 22;
	add.u32 	%r900, %lhs, %rhs;
	}
	xor.b32  	%r901, %r899, %r900;
	xor.b32  	%r902, %r876, %r815;
	xor.b32  	%r903, %r876, %r846;
	and.b32  	%r904, %r903, %r902;
	xor.b32  	%r905, %r904, %r876;
	add.s32 	%r906, %r895, %r905;
	add.s32 	%r907, %r906, %r901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 15;
	shr.b32 	%rhs, %r852, 17;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 13;
	shr.b32 	%rhs, %r852, 19;
	add.u32 	%r909, %lhs, %rhs;
	}
	shr.u32 	%r910, %r852, 10;
	xor.b32  	%r911, %r908, %r910;
	xor.b32  	%r912, %r911, %r909;
	add.s32 	%r913, %r912, %r700;
	add.s32 	%r914, %r913, %r27;
	xor.b32  	%r915, %r865, %r835;
	and.b32  	%r916, %r896, %r915;
	xor.b32  	%r917, %r916, %r835;
	add.s32 	%r918, %r804, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 26;
	shr.b32 	%rhs, %r896, 6;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 21;
	shr.b32 	%rhs, %r896, 11;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r920, %r919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 7;
	shr.b32 	%rhs, %r896, 25;
	add.u32 	%r922, %lhs, %rhs;
	}
	xor.b32  	%r923, %r921, %r922;
	add.s32 	%r924, %r918, %r914;
	add.s32 	%r925, %r924, %r923;
	add.s32 	%r926, %r925, 113926993;
	add.s32 	%r927, %r926, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 19;
	shr.b32 	%rhs, %r907, 13;
	add.u32 	%r929, %lhs, %rhs;
	}
	xor.b32  	%r930, %r929, %r928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 10;
	shr.b32 	%rhs, %r907, 22;
	add.u32 	%r931, %lhs, %rhs;
	}
	xor.b32  	%r932, %r930, %r931;
	xor.b32  	%r933, %r907, %r846;
	xor.b32  	%r934, %r907, %r876;
	and.b32  	%r935, %r934, %r933;
	xor.b32  	%r936, %r935, %r907;
	add.s32 	%r937, %r926, %r936;
	add.s32 	%r938, %r937, %r932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 15;
	shr.b32 	%rhs, %r883, 17;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 13;
	shr.b32 	%rhs, %r883, 19;
	add.u32 	%r940, %lhs, %rhs;
	}
	shr.u32 	%r941, %r883, 10;
	xor.b32  	%r942, %r939, %r941;
	xor.b32  	%r943, %r942, %r940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 25;
	shr.b32 	%rhs, %r508, 7;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 14;
	shr.b32 	%rhs, %r508, 18;
	add.u32 	%r945, %lhs, %rhs;
	}
	shr.u32 	%r946, %r508, 3;
	xor.b32  	%r947, %r944, %r946;
	xor.b32  	%r948, %r947, %r945;
	add.s32 	%r949, %r730, %r5;
	add.s32 	%r950, %r949, %r943;
	add.s32 	%r951, %r950, %r948;
	xor.b32  	%r952, %r896, %r865;
	and.b32  	%r953, %r927, %r952;
	xor.b32  	%r954, %r953, %r865;
	add.s32 	%r955, %r835, %r954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 26;
	shr.b32 	%rhs, %r927, 6;
	add.u32 	%r956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 21;
	shr.b32 	%rhs, %r927, 11;
	add.u32 	%r957, %lhs, %rhs;
	}
	xor.b32  	%r958, %r957, %r956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 7;
	shr.b32 	%rhs, %r927, 25;
	add.u32 	%r959, %lhs, %rhs;
	}
	xor.b32  	%r960, %r958, %r959;
	add.s32 	%r961, %r955, %r951;
	add.s32 	%r962, %r961, %r960;
	add.s32 	%r963, %r962, 338241895;
	add.s32 	%r964, %r963, %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 30;
	shr.b32 	%rhs, %r938, 2;
	add.u32 	%r965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 19;
	shr.b32 	%rhs, %r938, 13;
	add.u32 	%r966, %lhs, %rhs;
	}
	xor.b32  	%r967, %r966, %r965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 10;
	shr.b32 	%rhs, %r938, 22;
	add.u32 	%r968, %lhs, %rhs;
	}
	xor.b32  	%r969, %r967, %r968;
	xor.b32  	%r970, %r938, %r876;
	xor.b32  	%r971, %r938, %r907;
	and.b32  	%r972, %r971, %r970;
	xor.b32  	%r973, %r972, %r938;
	add.s32 	%r974, %r963, %r973;
	add.s32 	%r975, %r974, %r969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 15;
	shr.b32 	%rhs, %r914, 17;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 13;
	shr.b32 	%rhs, %r914, 19;
	add.u32 	%r977, %lhs, %rhs;
	}
	shr.u32 	%r978, %r914, 10;
	xor.b32  	%r979, %r976, %r978;
	xor.b32  	%r980, %r979, %r977;
	add.s32 	%r981, %r761, %r508;
	add.s32 	%r982, %r981, %r980;
	add.s32 	%r983, %r982, %r28;
	xor.b32  	%r984, %r927, %r896;
	and.b32  	%r985, %r964, %r984;
	xor.b32  	%r986, %r985, %r896;
	add.s32 	%r987, %r865, %r986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r964, 26;
	shr.b32 	%rhs, %r964, 6;
	add.u32 	%r988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r964, 21;
	shr.b32 	%rhs, %r964, 11;
	add.u32 	%r989, %lhs, %rhs;
	}
	xor.b32  	%r990, %r989, %r988;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r964, 7;
	shr.b32 	%rhs, %r964, 25;
	add.u32 	%r991, %lhs, %rhs;
	}
	xor.b32  	%r992, %r990, %r991;
	add.s32 	%r993, %r987, %r983;
	add.s32 	%r994, %r993, %r992;
	add.s32 	%r995, %r994, 666307205;
	add.s32 	%r996, %r995, %r876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 30;
	shr.b32 	%rhs, %r975, 2;
	add.u32 	%r997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 19;
	shr.b32 	%rhs, %r975, 13;
	add.u32 	%r998, %lhs, %rhs;
	}
	xor.b32  	%r999, %r998, %r997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 10;
	shr.b32 	%rhs, %r975, 22;
	add.u32 	%r1000, %lhs, %rhs;
	}
	xor.b32  	%r1001, %r999, %r1000;
	xor.b32  	%r1002, %r975, %r907;
	xor.b32  	%r1003, %r975, %r938;
	and.b32  	%r1004, %r1003, %r1002;
	xor.b32  	%r1005, %r1004, %r975;
	add.s32 	%r1006, %r995, %r1005;
	add.s32 	%r1007, %r1006, %r1001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 15;
	shr.b32 	%rhs, %r951, 17;
	add.u32 	%r1008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 13;
	shr.b32 	%rhs, %r951, 19;
	add.u32 	%r1009, %lhs, %rhs;
	}
	shr.u32 	%r1010, %r951, 10;
	xor.b32  	%r1011, %r1008, %r1010;
	xor.b32  	%r1012, %r1011, %r1009;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 25;
	shr.b32 	%rhs, %r563, 7;
	add.u32 	%r1013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 14;
	shr.b32 	%rhs, %r563, 18;
	add.u32 	%r1014, %lhs, %rhs;
	}
	shr.u32 	%r1015, %r563, 3;
	xor.b32  	%r1016, %r1013, %r1015;
	xor.b32  	%r1017, %r1016, %r1014;
	add.s32 	%r1018, %r791, %r15;
	add.s32 	%r1019, %r1018, %r1012;
	add.s32 	%r1020, %r1019, %r1017;
	xor.b32  	%r1021, %r964, %r927;
	and.b32  	%r1022, %r996, %r1021;
	xor.b32  	%r1023, %r1022, %r927;
	add.s32 	%r1024, %r896, %r1023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 26;
	shr.b32 	%rhs, %r996, 6;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 21;
	shr.b32 	%rhs, %r996, 11;
	add.u32 	%r1026, %lhs, %rhs;
	}
	xor.b32  	%r1027, %r1026, %r1025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 7;
	shr.b32 	%rhs, %r996, 25;
	add.u32 	%r1028, %lhs, %rhs;
	}
	xor.b32  	%r1029, %r1027, %r1028;
	add.s32 	%r1030, %r1024, %r1020;
	add.s32 	%r1031, %r1030, %r1029;
	add.s32 	%r1032, %r1031, 773529912;
	add.s32 	%r1033, %r1032, %r907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 30;
	shr.b32 	%rhs, %r1007, 2;
	add.u32 	%r1034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 19;
	shr.b32 	%rhs, %r1007, 13;
	add.u32 	%r1035, %lhs, %rhs;
	}
	xor.b32  	%r1036, %r1035, %r1034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 10;
	shr.b32 	%rhs, %r1007, 22;
	add.u32 	%r1037, %lhs, %rhs;
	}
	xor.b32  	%r1038, %r1036, %r1037;
	xor.b32  	%r1039, %r1007, %r938;
	xor.b32  	%r1040, %r1007, %r975;
	and.b32  	%r1041, %r1040, %r1039;
	xor.b32  	%r1042, %r1041, %r1007;
	add.s32 	%r1043, %r1032, %r1042;
	add.s32 	%r1044, %r1043, %r1038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 15;
	shr.b32 	%rhs, %r983, 17;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 13;
	shr.b32 	%rhs, %r983, 19;
	add.u32 	%r1046, %lhs, %rhs;
	}
	shr.u32 	%r1047, %r983, 10;
	xor.b32  	%r1048, %r1045, %r1047;
	xor.b32  	%r1049, %r1048, %r1046;
	add.s32 	%r1050, %r822, %r563;
	add.s32 	%r1051, %r1050, %r1049;
	add.s32 	%r1052, %r1051, %r29;
	xor.b32  	%r1053, %r996, %r964;
	and.b32  	%r1054, %r1033, %r1053;
	xor.b32  	%r1055, %r1054, %r964;
	add.s32 	%r1056, %r927, %r1055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 26;
	shr.b32 	%rhs, %r1033, 6;
	add.u32 	%r1057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 21;
	shr.b32 	%rhs, %r1033, 11;
	add.u32 	%r1058, %lhs, %rhs;
	}
	xor.b32  	%r1059, %r1058, %r1057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 7;
	shr.b32 	%rhs, %r1033, 25;
	add.u32 	%r1060, %lhs, %rhs;
	}
	xor.b32  	%r1061, %r1059, %r1060;
	add.s32 	%r1062, %r1056, %r1052;
	add.s32 	%r1063, %r1062, %r1061;
	add.s32 	%r1064, %r1063, 1294757372;
	add.s32 	%r1065, %r1064, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 30;
	shr.b32 	%rhs, %r1044, 2;
	add.u32 	%r1066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 19;
	shr.b32 	%rhs, %r1044, 13;
	add.u32 	%r1067, %lhs, %rhs;
	}
	xor.b32  	%r1068, %r1067, %r1066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 10;
	shr.b32 	%rhs, %r1044, 22;
	add.u32 	%r1069, %lhs, %rhs;
	}
	xor.b32  	%r1070, %r1068, %r1069;
	xor.b32  	%r1071, %r1044, %r975;
	xor.b32  	%r1072, %r1044, %r1007;
	and.b32  	%r1073, %r1072, %r1071;
	xor.b32  	%r1074, %r1073, %r1044;
	add.s32 	%r1075, %r1064, %r1074;
	add.s32 	%r1076, %r1075, %r1070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 15;
	shr.b32 	%rhs, %r1020, 17;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 13;
	shr.b32 	%rhs, %r1020, 19;
	add.u32 	%r1078, %lhs, %rhs;
	}
	shr.u32 	%r1079, %r1020, 10;
	xor.b32  	%r1080, %r1077, %r1079;
	xor.b32  	%r1081, %r1080, %r1078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 25;
	shr.b32 	%rhs, %r618, 7;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 14;
	shr.b32 	%rhs, %r618, 18;
	add.u32 	%r1083, %lhs, %rhs;
	}
	shr.u32 	%r1084, %r618, 3;
	xor.b32  	%r1085, %r1082, %r1084;
	xor.b32  	%r1086, %r1085, %r1083;
	add.s32 	%r1087, %r852, %r17;
	add.s32 	%r1088, %r1087, %r1081;
	add.s32 	%r1089, %r1088, %r1086;
	xor.b32  	%r1090, %r1033, %r996;
	and.b32  	%r1091, %r1065, %r1090;
	xor.b32  	%r1092, %r1091, %r996;
	add.s32 	%r1093, %r964, %r1092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 26;
	shr.b32 	%rhs, %r1065, 6;
	add.u32 	%r1094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 21;
	shr.b32 	%rhs, %r1065, 11;
	add.u32 	%r1095, %lhs, %rhs;
	}
	xor.b32  	%r1096, %r1095, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 7;
	shr.b32 	%rhs, %r1065, 25;
	add.u32 	%r1097, %lhs, %rhs;
	}
	xor.b32  	%r1098, %r1096, %r1097;
	add.s32 	%r1099, %r1093, %r1089;
	add.s32 	%r1100, %r1099, %r1098;
	add.s32 	%r1101, %r1100, 1396182291;
	add.s32 	%r1102, %r1101, %r975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 30;
	shr.b32 	%rhs, %r1076, 2;
	add.u32 	%r1103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 19;
	shr.b32 	%rhs, %r1076, 13;
	add.u32 	%r1104, %lhs, %rhs;
	}
	xor.b32  	%r1105, %r1104, %r1103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 10;
	shr.b32 	%rhs, %r1076, 22;
	add.u32 	%r1106, %lhs, %rhs;
	}
	xor.b32  	%r1107, %r1105, %r1106;
	xor.b32  	%r1108, %r1076, %r1007;
	xor.b32  	%r1109, %r1076, %r1044;
	and.b32  	%r1110, %r1109, %r1108;
	xor.b32  	%r1111, %r1110, %r1076;
	add.s32 	%r1112, %r1101, %r1111;
	add.s32 	%r1113, %r1112, %r1107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 15;
	shr.b32 	%rhs, %r1052, 17;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 13;
	shr.b32 	%rhs, %r1052, 19;
	add.u32 	%r1115, %lhs, %rhs;
	}
	shr.u32 	%r1116, %r1052, 10;
	xor.b32  	%r1117, %r1114, %r1116;
	xor.b32  	%r1118, %r1117, %r1115;
	add.s32 	%r1119, %r883, %r618;
	add.s32 	%r1120, %r1119, %r1118;
	add.s32 	%r1121, %r1120, %r30;
	xor.b32  	%r1122, %r1065, %r1033;
	and.b32  	%r1123, %r1102, %r1122;
	xor.b32  	%r1124, %r1123, %r1033;
	add.s32 	%r1125, %r996, %r1124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 26;
	shr.b32 	%rhs, %r1102, 6;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 21;
	shr.b32 	%rhs, %r1102, 11;
	add.u32 	%r1127, %lhs, %rhs;
	}
	xor.b32  	%r1128, %r1127, %r1126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 7;
	shr.b32 	%rhs, %r1102, 25;
	add.u32 	%r1129, %lhs, %rhs;
	}
	xor.b32  	%r1130, %r1128, %r1129;
	add.s32 	%r1131, %r1125, %r1121;
	add.s32 	%r1132, %r1131, %r1130;
	add.s32 	%r1133, %r1132, 1695183700;
	add.s32 	%r1134, %r1133, %r1007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 30;
	shr.b32 	%rhs, %r1113, 2;
	add.u32 	%r1135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 19;
	shr.b32 	%rhs, %r1113, 13;
	add.u32 	%r1136, %lhs, %rhs;
	}
	xor.b32  	%r1137, %r1136, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 10;
	shr.b32 	%rhs, %r1113, 22;
	add.u32 	%r1138, %lhs, %rhs;
	}
	xor.b32  	%r1139, %r1137, %r1138;
	xor.b32  	%r1140, %r1113, %r1044;
	xor.b32  	%r1141, %r1113, %r1076;
	and.b32  	%r1142, %r1141, %r1140;
	xor.b32  	%r1143, %r1142, %r1113;
	add.s32 	%r1144, %r1133, %r1143;
	add.s32 	%r1145, %r1144, %r1139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 15;
	shr.b32 	%rhs, %r1089, 17;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 13;
	shr.b32 	%rhs, %r1089, 19;
	add.u32 	%r1147, %lhs, %rhs;
	}
	shr.u32 	%r1148, %r1089, 10;
	xor.b32  	%r1149, %r1146, %r1148;
	xor.b32  	%r1150, %r1149, %r1147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 25;
	shr.b32 	%rhs, %r673, 7;
	add.u32 	%r1151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 14;
	shr.b32 	%rhs, %r673, 18;
	add.u32 	%r1152, %lhs, %rhs;
	}
	shr.u32 	%r1153, %r673, 3;
	xor.b32  	%r1154, %r1151, %r1153;
	xor.b32  	%r1155, %r1154, %r1152;
	add.s32 	%r1156, %r914, %r19;
	add.s32 	%r1157, %r1156, %r1150;
	add.s32 	%r1158, %r1157, %r1155;
	xor.b32  	%r1159, %r1102, %r1065;
	and.b32  	%r1160, %r1134, %r1159;
	xor.b32  	%r1161, %r1160, %r1065;
	add.s32 	%r1162, %r1033, %r1161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 26;
	shr.b32 	%rhs, %r1134, 6;
	add.u32 	%r1163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 21;
	shr.b32 	%rhs, %r1134, 11;
	add.u32 	%r1164, %lhs, %rhs;
	}
	xor.b32  	%r1165, %r1164, %r1163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 7;
	shr.b32 	%rhs, %r1134, 25;
	add.u32 	%r1166, %lhs, %rhs;
	}
	xor.b32  	%r1167, %r1165, %r1166;
	add.s32 	%r1168, %r1162, %r1158;
	add.s32 	%r1169, %r1168, %r1167;
	add.s32 	%r1170, %r1169, 1986661051;
	add.s32 	%r1171, %r1170, %r1044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 30;
	shr.b32 	%rhs, %r1145, 2;
	add.u32 	%r1172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 19;
	shr.b32 	%rhs, %r1145, 13;
	add.u32 	%r1173, %lhs, %rhs;
	}
	xor.b32  	%r1174, %r1173, %r1172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 10;
	shr.b32 	%rhs, %r1145, 22;
	add.u32 	%r1175, %lhs, %rhs;
	}
	xor.b32  	%r1176, %r1174, %r1175;
	xor.b32  	%r1177, %r1145, %r1076;
	xor.b32  	%r1178, %r1145, %r1113;
	and.b32  	%r1179, %r1178, %r1177;
	xor.b32  	%r1180, %r1179, %r1145;
	add.s32 	%r1181, %r1170, %r1180;
	add.s32 	%r1182, %r1181, %r1176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 15;
	shr.b32 	%rhs, %r1121, 17;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 13;
	shr.b32 	%rhs, %r1121, 19;
	add.u32 	%r1184, %lhs, %rhs;
	}
	shr.u32 	%r1185, %r1121, 10;
	xor.b32  	%r1186, %r1183, %r1185;
	xor.b32  	%r1187, %r1186, %r1184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 25;
	shr.b32 	%rhs, %r700, 7;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 14;
	shr.b32 	%rhs, %r700, 18;
	add.u32 	%r1189, %lhs, %rhs;
	}
	shr.u32 	%r1190, %r700, 3;
	xor.b32  	%r1191, %r1188, %r1190;
	xor.b32  	%r1192, %r1191, %r1189;
	add.s32 	%r1193, %r951, %r673;
	add.s32 	%r1194, %r1193, %r1187;
	add.s32 	%r1195, %r1194, %r1192;
	xor.b32  	%r1196, %r1134, %r1102;
	and.b32  	%r1197, %r1171, %r1196;
	xor.b32  	%r1198, %r1197, %r1102;
	add.s32 	%r1199, %r1065, %r1198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 26;
	shr.b32 	%rhs, %r1171, 6;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 21;
	shr.b32 	%rhs, %r1171, 11;
	add.u32 	%r1201, %lhs, %rhs;
	}
	xor.b32  	%r1202, %r1201, %r1200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 7;
	shr.b32 	%rhs, %r1171, 25;
	add.u32 	%r1203, %lhs, %rhs;
	}
	xor.b32  	%r1204, %r1202, %r1203;
	add.s32 	%r1205, %r1199, %r1195;
	add.s32 	%r1206, %r1205, %r1204;
	add.s32 	%r1207, %r1206, -2117940946;
	add.s32 	%r1208, %r1207, %r1076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 30;
	shr.b32 	%rhs, %r1182, 2;
	add.u32 	%r1209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 19;
	shr.b32 	%rhs, %r1182, 13;
	add.u32 	%r1210, %lhs, %rhs;
	}
	xor.b32  	%r1211, %r1210, %r1209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 10;
	shr.b32 	%rhs, %r1182, 22;
	add.u32 	%r1212, %lhs, %rhs;
	}
	xor.b32  	%r1213, %r1211, %r1212;
	xor.b32  	%r1214, %r1182, %r1113;
	xor.b32  	%r1215, %r1182, %r1145;
	and.b32  	%r1216, %r1215, %r1214;
	xor.b32  	%r1217, %r1216, %r1182;
	add.s32 	%r1218, %r1207, %r1217;
	add.s32 	%r1219, %r1218, %r1213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 15;
	shr.b32 	%rhs, %r1158, 17;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 13;
	shr.b32 	%rhs, %r1158, 19;
	add.u32 	%r1221, %lhs, %rhs;
	}
	shr.u32 	%r1222, %r1158, 10;
	xor.b32  	%r1223, %r1220, %r1222;
	xor.b32  	%r1224, %r1223, %r1221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 25;
	shr.b32 	%rhs, %r730, 7;
	add.u32 	%r1225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 14;
	shr.b32 	%rhs, %r730, 18;
	add.u32 	%r1226, %lhs, %rhs;
	}
	shr.u32 	%r1227, %r730, 3;
	xor.b32  	%r1228, %r1225, %r1227;
	xor.b32  	%r1229, %r1228, %r1226;
	add.s32 	%r1230, %r983, %r700;
	add.s32 	%r1231, %r1230, %r1224;
	add.s32 	%r1232, %r1231, %r1229;
	xor.b32  	%r1233, %r1171, %r1134;
	and.b32  	%r1234, %r1208, %r1233;
	xor.b32  	%r1235, %r1234, %r1134;
	add.s32 	%r1236, %r1102, %r1235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 26;
	shr.b32 	%rhs, %r1208, 6;
	add.u32 	%r1237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 21;
	shr.b32 	%rhs, %r1208, 11;
	add.u32 	%r1238, %lhs, %rhs;
	}
	xor.b32  	%r1239, %r1238, %r1237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 7;
	shr.b32 	%rhs, %r1208, 25;
	add.u32 	%r1240, %lhs, %rhs;
	}
	xor.b32  	%r1241, %r1239, %r1240;
	add.s32 	%r1242, %r1236, %r1232;
	add.s32 	%r1243, %r1242, %r1241;
	add.s32 	%r1244, %r1243, -1838011259;
	add.s32 	%r1245, %r1244, %r1113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 30;
	shr.b32 	%rhs, %r1219, 2;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 19;
	shr.b32 	%rhs, %r1219, 13;
	add.u32 	%r1247, %lhs, %rhs;
	}
	xor.b32  	%r1248, %r1247, %r1246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 10;
	shr.b32 	%rhs, %r1219, 22;
	add.u32 	%r1249, %lhs, %rhs;
	}
	xor.b32  	%r1250, %r1248, %r1249;
	xor.b32  	%r1251, %r1219, %r1145;
	xor.b32  	%r1252, %r1219, %r1182;
	and.b32  	%r1253, %r1252, %r1251;
	xor.b32  	%r1254, %r1253, %r1219;
	add.s32 	%r1255, %r1244, %r1254;
	add.s32 	%r1256, %r1255, %r1250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 15;
	shr.b32 	%rhs, %r1195, 17;
	add.u32 	%r1257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 13;
	shr.b32 	%rhs, %r1195, 19;
	add.u32 	%r1258, %lhs, %rhs;
	}
	shr.u32 	%r1259, %r1195, 10;
	xor.b32  	%r1260, %r1257, %r1259;
	xor.b32  	%r1261, %r1260, %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 25;
	shr.b32 	%rhs, %r761, 7;
	add.u32 	%r1262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 14;
	shr.b32 	%rhs, %r761, 18;
	add.u32 	%r1263, %lhs, %rhs;
	}
	shr.u32 	%r1264, %r761, 3;
	xor.b32  	%r1265, %r1262, %r1264;
	xor.b32  	%r1266, %r1265, %r1263;
	add.s32 	%r1267, %r1020, %r730;
	add.s32 	%r1268, %r1267, %r1261;
	add.s32 	%r1269, %r1268, %r1266;
	xor.b32  	%r1270, %r1208, %r1171;
	and.b32  	%r1271, %r1245, %r1270;
	xor.b32  	%r1272, %r1271, %r1171;
	add.s32 	%r1273, %r1134, %r1272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 26;
	shr.b32 	%rhs, %r1245, 6;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 21;
	shr.b32 	%rhs, %r1245, 11;
	add.u32 	%r1275, %lhs, %rhs;
	}
	xor.b32  	%r1276, %r1275, %r1274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 7;
	shr.b32 	%rhs, %r1245, 25;
	add.u32 	%r1277, %lhs, %rhs;
	}
	xor.b32  	%r1278, %r1276, %r1277;
	add.s32 	%r1279, %r1273, %r1269;
	add.s32 	%r1280, %r1279, %r1278;
	add.s32 	%r1281, %r1280, -1564481375;
	add.s32 	%r1282, %r1281, %r1145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 30;
	shr.b32 	%rhs, %r1256, 2;
	add.u32 	%r1283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 19;
	shr.b32 	%rhs, %r1256, 13;
	add.u32 	%r1284, %lhs, %rhs;
	}
	xor.b32  	%r1285, %r1284, %r1283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 10;
	shr.b32 	%rhs, %r1256, 22;
	add.u32 	%r1286, %lhs, %rhs;
	}
	xor.b32  	%r1287, %r1285, %r1286;
	xor.b32  	%r1288, %r1256, %r1182;
	xor.b32  	%r1289, %r1256, %r1219;
	and.b32  	%r1290, %r1289, %r1288;
	xor.b32  	%r1291, %r1290, %r1256;
	add.s32 	%r1292, %r1281, %r1291;
	add.s32 	%r1293, %r1292, %r1287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 15;
	shr.b32 	%rhs, %r1232, 17;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 13;
	shr.b32 	%rhs, %r1232, 19;
	add.u32 	%r1295, %lhs, %rhs;
	}
	shr.u32 	%r1296, %r1232, 10;
	xor.b32  	%r1297, %r1294, %r1296;
	xor.b32  	%r1298, %r1297, %r1295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 25;
	shr.b32 	%rhs, %r791, 7;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 14;
	shr.b32 	%rhs, %r791, 18;
	add.u32 	%r1300, %lhs, %rhs;
	}
	shr.u32 	%r1301, %r791, 3;
	xor.b32  	%r1302, %r1299, %r1301;
	xor.b32  	%r1303, %r1302, %r1300;
	add.s32 	%r1304, %r1052, %r761;
	add.s32 	%r1305, %r1304, %r1298;
	add.s32 	%r1306, %r1305, %r1303;
	xor.b32  	%r1307, %r1245, %r1208;
	and.b32  	%r1308, %r1282, %r1307;
	xor.b32  	%r1309, %r1308, %r1208;
	add.s32 	%r1310, %r1171, %r1309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 26;
	shr.b32 	%rhs, %r1282, 6;
	add.u32 	%r1311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 21;
	shr.b32 	%rhs, %r1282, 11;
	add.u32 	%r1312, %lhs, %rhs;
	}
	xor.b32  	%r1313, %r1312, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 7;
	shr.b32 	%rhs, %r1282, 25;
	add.u32 	%r1314, %lhs, %rhs;
	}
	xor.b32  	%r1315, %r1313, %r1314;
	add.s32 	%r1316, %r1310, %r1306;
	add.s32 	%r1317, %r1316, %r1315;
	add.s32 	%r1318, %r1317, -1474664885;
	add.s32 	%r1319, %r1318, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 30;
	shr.b32 	%rhs, %r1293, 2;
	add.u32 	%r1320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 19;
	shr.b32 	%rhs, %r1293, 13;
	add.u32 	%r1321, %lhs, %rhs;
	}
	xor.b32  	%r1322, %r1321, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 10;
	shr.b32 	%rhs, %r1293, 22;
	add.u32 	%r1323, %lhs, %rhs;
	}
	xor.b32  	%r1324, %r1322, %r1323;
	xor.b32  	%r1325, %r1293, %r1219;
	xor.b32  	%r1326, %r1293, %r1256;
	and.b32  	%r1327, %r1326, %r1325;
	xor.b32  	%r1328, %r1327, %r1293;
	add.s32 	%r1329, %r1318, %r1328;
	add.s32 	%r1330, %r1329, %r1324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 15;
	shr.b32 	%rhs, %r1269, 17;
	add.u32 	%r1331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 13;
	shr.b32 	%rhs, %r1269, 19;
	add.u32 	%r1332, %lhs, %rhs;
	}
	shr.u32 	%r1333, %r1269, 10;
	xor.b32  	%r1334, %r1331, %r1333;
	xor.b32  	%r1335, %r1334, %r1332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 25;
	shr.b32 	%rhs, %r822, 7;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 14;
	shr.b32 	%rhs, %r822, 18;
	add.u32 	%r1337, %lhs, %rhs;
	}
	shr.u32 	%r1338, %r822, 3;
	xor.b32  	%r1339, %r1336, %r1338;
	xor.b32  	%r1340, %r1339, %r1337;
	add.s32 	%r1341, %r1089, %r791;
	add.s32 	%r1342, %r1341, %r1335;
	add.s32 	%r1343, %r1342, %r1340;
	xor.b32  	%r1344, %r1282, %r1245;
	and.b32  	%r1345, %r1319, %r1344;
	xor.b32  	%r1346, %r1345, %r1245;
	add.s32 	%r1347, %r1208, %r1346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 26;
	shr.b32 	%rhs, %r1319, 6;
	add.u32 	%r1348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 21;
	shr.b32 	%rhs, %r1319, 11;
	add.u32 	%r1349, %lhs, %rhs;
	}
	xor.b32  	%r1350, %r1349, %r1348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 7;
	shr.b32 	%rhs, %r1319, 25;
	add.u32 	%r1351, %lhs, %rhs;
	}
	xor.b32  	%r1352, %r1350, %r1351;
	add.s32 	%r1353, %r1347, %r1343;
	add.s32 	%r1354, %r1353, %r1352;
	add.s32 	%r1355, %r1354, -1035236496;
	add.s32 	%r1356, %r1355, %r1219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 30;
	shr.b32 	%rhs, %r1330, 2;
	add.u32 	%r1357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 19;
	shr.b32 	%rhs, %r1330, 13;
	add.u32 	%r1358, %lhs, %rhs;
	}
	xor.b32  	%r1359, %r1358, %r1357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 10;
	shr.b32 	%rhs, %r1330, 22;
	add.u32 	%r1360, %lhs, %rhs;
	}
	xor.b32  	%r1361, %r1359, %r1360;
	xor.b32  	%r1362, %r1330, %r1256;
	xor.b32  	%r1363, %r1330, %r1293;
	and.b32  	%r1364, %r1363, %r1362;
	xor.b32  	%r1365, %r1364, %r1330;
	add.s32 	%r1366, %r1355, %r1365;
	add.s32 	%r1367, %r1366, %r1361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 15;
	shr.b32 	%rhs, %r1306, 17;
	add.u32 	%r1368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 13;
	shr.b32 	%rhs, %r1306, 19;
	add.u32 	%r1369, %lhs, %rhs;
	}
	shr.u32 	%r1370, %r1306, 10;
	xor.b32  	%r1371, %r1368, %r1370;
	xor.b32  	%r1372, %r1371, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 25;
	shr.b32 	%rhs, %r852, 7;
	add.u32 	%r1373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 14;
	shr.b32 	%rhs, %r852, 18;
	add.u32 	%r1374, %lhs, %rhs;
	}
	shr.u32 	%r1375, %r852, 3;
	xor.b32  	%r1376, %r1373, %r1375;
	xor.b32  	%r1377, %r1376, %r1374;
	add.s32 	%r1378, %r1121, %r822;
	add.s32 	%r1379, %r1378, %r1372;
	add.s32 	%r1380, %r1379, %r1377;
	xor.b32  	%r1381, %r1319, %r1282;
	and.b32  	%r1382, %r1356, %r1381;
	xor.b32  	%r1383, %r1382, %r1282;
	add.s32 	%r1384, %r1245, %r1383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 26;
	shr.b32 	%rhs, %r1356, 6;
	add.u32 	%r1385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 21;
	shr.b32 	%rhs, %r1356, 11;
	add.u32 	%r1386, %lhs, %rhs;
	}
	xor.b32  	%r1387, %r1386, %r1385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 7;
	shr.b32 	%rhs, %r1356, 25;
	add.u32 	%r1388, %lhs, %rhs;
	}
	xor.b32  	%r1389, %r1387, %r1388;
	add.s32 	%r1390, %r1384, %r1380;
	add.s32 	%r1391, %r1390, %r1389;
	add.s32 	%r1392, %r1391, -949202525;
	add.s32 	%r1393, %r1392, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 30;
	shr.b32 	%rhs, %r1367, 2;
	add.u32 	%r1394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 19;
	shr.b32 	%rhs, %r1367, 13;
	add.u32 	%r1395, %lhs, %rhs;
	}
	xor.b32  	%r1396, %r1395, %r1394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 10;
	shr.b32 	%rhs, %r1367, 22;
	add.u32 	%r1397, %lhs, %rhs;
	}
	xor.b32  	%r1398, %r1396, %r1397;
	xor.b32  	%r1399, %r1367, %r1293;
	xor.b32  	%r1400, %r1367, %r1330;
	and.b32  	%r1401, %r1400, %r1399;
	xor.b32  	%r1402, %r1401, %r1367;
	add.s32 	%r1403, %r1392, %r1402;
	add.s32 	%r1404, %r1403, %r1398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 15;
	shr.b32 	%rhs, %r1343, 17;
	add.u32 	%r1405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 13;
	shr.b32 	%rhs, %r1343, 19;
	add.u32 	%r1406, %lhs, %rhs;
	}
	shr.u32 	%r1407, %r1343, 10;
	xor.b32  	%r1408, %r1405, %r1407;
	xor.b32  	%r1409, %r1408, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 25;
	shr.b32 	%rhs, %r883, 7;
	add.u32 	%r1410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 14;
	shr.b32 	%rhs, %r883, 18;
	add.u32 	%r1411, %lhs, %rhs;
	}
	shr.u32 	%r1412, %r883, 3;
	xor.b32  	%r1413, %r1410, %r1412;
	xor.b32  	%r1414, %r1413, %r1411;
	add.s32 	%r1415, %r1158, %r852;
	add.s32 	%r1416, %r1415, %r1409;
	add.s32 	%r1417, %r1416, %r1414;
	xor.b32  	%r1418, %r1356, %r1319;
	and.b32  	%r1419, %r1393, %r1418;
	xor.b32  	%r1420, %r1419, %r1319;
	add.s32 	%r1421, %r1282, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 26;
	shr.b32 	%rhs, %r1393, 6;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 21;
	shr.b32 	%rhs, %r1393, 11;
	add.u32 	%r1423, %lhs, %rhs;
	}
	xor.b32  	%r1424, %r1423, %r1422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 7;
	shr.b32 	%rhs, %r1393, 25;
	add.u32 	%r1425, %lhs, %rhs;
	}
	xor.b32  	%r1426, %r1424, %r1425;
	add.s32 	%r1427, %r1421, %r1417;
	add.s32 	%r1428, %r1427, %r1426;
	add.s32 	%r1429, %r1428, -778901479;
	add.s32 	%r1430, %r1429, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 30;
	shr.b32 	%rhs, %r1404, 2;
	add.u32 	%r1431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 19;
	shr.b32 	%rhs, %r1404, 13;
	add.u32 	%r1432, %lhs, %rhs;
	}
	xor.b32  	%r1433, %r1432, %r1431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 10;
	shr.b32 	%rhs, %r1404, 22;
	add.u32 	%r1434, %lhs, %rhs;
	}
	xor.b32  	%r1435, %r1433, %r1434;
	xor.b32  	%r1436, %r1404, %r1330;
	xor.b32  	%r1437, %r1404, %r1367;
	and.b32  	%r1438, %r1437, %r1436;
	xor.b32  	%r1439, %r1438, %r1404;
	add.s32 	%r1440, %r1429, %r1439;
	add.s32 	%r1441, %r1440, %r1435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 15;
	shr.b32 	%rhs, %r1380, 17;
	add.u32 	%r1442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 13;
	shr.b32 	%rhs, %r1380, 19;
	add.u32 	%r1443, %lhs, %rhs;
	}
	shr.u32 	%r1444, %r1380, 10;
	xor.b32  	%r1445, %r1442, %r1444;
	xor.b32  	%r1446, %r1445, %r1443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 25;
	shr.b32 	%rhs, %r914, 7;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 14;
	shr.b32 	%rhs, %r914, 18;
	add.u32 	%r1448, %lhs, %rhs;
	}
	shr.u32 	%r1449, %r914, 3;
	xor.b32  	%r1450, %r1447, %r1449;
	xor.b32  	%r1451, %r1450, %r1448;
	add.s32 	%r1452, %r1195, %r883;
	add.s32 	%r1453, %r1452, %r1446;
	add.s32 	%r1454, %r1453, %r1451;
	xor.b32  	%r1455, %r1393, %r1356;
	and.b32  	%r1456, %r1430, %r1455;
	xor.b32  	%r1457, %r1456, %r1356;
	add.s32 	%r1458, %r1319, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 26;
	shr.b32 	%rhs, %r1430, 6;
	add.u32 	%r1459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 21;
	shr.b32 	%rhs, %r1430, 11;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r1460, %r1459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 7;
	shr.b32 	%rhs, %r1430, 25;
	add.u32 	%r1462, %lhs, %rhs;
	}
	xor.b32  	%r1463, %r1461, %r1462;
	add.s32 	%r1464, %r1458, %r1454;
	add.s32 	%r1465, %r1464, %r1463;
	add.s32 	%r1466, %r1465, -694614492;
	add.s32 	%r1467, %r1466, %r1330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 30;
	shr.b32 	%rhs, %r1441, 2;
	add.u32 	%r1468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 19;
	shr.b32 	%rhs, %r1441, 13;
	add.u32 	%r1469, %lhs, %rhs;
	}
	xor.b32  	%r1470, %r1469, %r1468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 10;
	shr.b32 	%rhs, %r1441, 22;
	add.u32 	%r1471, %lhs, %rhs;
	}
	xor.b32  	%r1472, %r1470, %r1471;
	xor.b32  	%r1473, %r1441, %r1367;
	xor.b32  	%r1474, %r1441, %r1404;
	and.b32  	%r1475, %r1474, %r1473;
	xor.b32  	%r1476, %r1475, %r1441;
	add.s32 	%r1477, %r1466, %r1476;
	add.s32 	%r1478, %r1477, %r1472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 15;
	shr.b32 	%rhs, %r1417, 17;
	add.u32 	%r1479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 13;
	shr.b32 	%rhs, %r1417, 19;
	add.u32 	%r1480, %lhs, %rhs;
	}
	shr.u32 	%r1481, %r1417, 10;
	xor.b32  	%r1482, %r1479, %r1481;
	xor.b32  	%r1483, %r1482, %r1480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 25;
	shr.b32 	%rhs, %r951, 7;
	add.u32 	%r1484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 14;
	shr.b32 	%rhs, %r951, 18;
	add.u32 	%r1485, %lhs, %rhs;
	}
	shr.u32 	%r1486, %r951, 3;
	xor.b32  	%r1487, %r1484, %r1486;
	xor.b32  	%r1488, %r1487, %r1485;
	add.s32 	%r1489, %r1232, %r914;
	add.s32 	%r1490, %r1489, %r1483;
	add.s32 	%r1491, %r1490, %r1488;
	xor.b32  	%r1492, %r1430, %r1393;
	and.b32  	%r1493, %r1467, %r1492;
	xor.b32  	%r1494, %r1493, %r1393;
	add.s32 	%r1495, %r1356, %r1494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 26;
	shr.b32 	%rhs, %r1467, 6;
	add.u32 	%r1496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 21;
	shr.b32 	%rhs, %r1467, 11;
	add.u32 	%r1497, %lhs, %rhs;
	}
	xor.b32  	%r1498, %r1497, %r1496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 7;
	shr.b32 	%rhs, %r1467, 25;
	add.u32 	%r1499, %lhs, %rhs;
	}
	xor.b32  	%r1500, %r1498, %r1499;
	add.s32 	%r1501, %r1495, %r1491;
	add.s32 	%r1502, %r1501, %r1500;
	add.s32 	%r1503, %r1502, -200395387;
	add.s32 	%r1504, %r1503, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 30;
	shr.b32 	%rhs, %r1478, 2;
	add.u32 	%r1505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 19;
	shr.b32 	%rhs, %r1478, 13;
	add.u32 	%r1506, %lhs, %rhs;
	}
	xor.b32  	%r1507, %r1506, %r1505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 10;
	shr.b32 	%rhs, %r1478, 22;
	add.u32 	%r1508, %lhs, %rhs;
	}
	xor.b32  	%r1509, %r1507, %r1508;
	xor.b32  	%r1510, %r1478, %r1404;
	xor.b32  	%r1511, %r1478, %r1441;
	and.b32  	%r1512, %r1511, %r1510;
	xor.b32  	%r1513, %r1512, %r1478;
	add.s32 	%r1514, %r1503, %r1513;
	add.s32 	%r1515, %r1514, %r1509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 15;
	shr.b32 	%rhs, %r1454, 17;
	add.u32 	%r1516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 13;
	shr.b32 	%rhs, %r1454, 19;
	add.u32 	%r1517, %lhs, %rhs;
	}
	shr.u32 	%r1518, %r1454, 10;
	xor.b32  	%r1519, %r1516, %r1518;
	xor.b32  	%r1520, %r1519, %r1517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 25;
	shr.b32 	%rhs, %r983, 7;
	add.u32 	%r1521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 14;
	shr.b32 	%rhs, %r983, 18;
	add.u32 	%r1522, %lhs, %rhs;
	}
	shr.u32 	%r1523, %r983, 3;
	xor.b32  	%r1524, %r1521, %r1523;
	xor.b32  	%r1525, %r1524, %r1522;
	add.s32 	%r1526, %r1269, %r951;
	add.s32 	%r1527, %r1526, %r1520;
	add.s32 	%r1528, %r1527, %r1525;
	xor.b32  	%r1529, %r1467, %r1430;
	and.b32  	%r1530, %r1504, %r1529;
	xor.b32  	%r1531, %r1530, %r1430;
	add.s32 	%r1532, %r1393, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 26;
	shr.b32 	%rhs, %r1504, 6;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 21;
	shr.b32 	%rhs, %r1504, 11;
	add.u32 	%r1534, %lhs, %rhs;
	}
	xor.b32  	%r1535, %r1534, %r1533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 7;
	shr.b32 	%rhs, %r1504, 25;
	add.u32 	%r1536, %lhs, %rhs;
	}
	xor.b32  	%r1537, %r1535, %r1536;
	add.s32 	%r1538, %r1532, %r1528;
	add.s32 	%r1539, %r1538, %r1537;
	add.s32 	%r1540, %r1539, 275423344;
	add.s32 	%r1541, %r1540, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 30;
	shr.b32 	%rhs, %r1515, 2;
	add.u32 	%r1542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 19;
	shr.b32 	%rhs, %r1515, 13;
	add.u32 	%r1543, %lhs, %rhs;
	}
	xor.b32  	%r1544, %r1543, %r1542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 10;
	shr.b32 	%rhs, %r1515, 22;
	add.u32 	%r1545, %lhs, %rhs;
	}
	xor.b32  	%r1546, %r1544, %r1545;
	xor.b32  	%r1547, %r1515, %r1441;
	xor.b32  	%r1548, %r1515, %r1478;
	and.b32  	%r1549, %r1548, %r1547;
	xor.b32  	%r1550, %r1549, %r1515;
	add.s32 	%r1551, %r1540, %r1550;
	add.s32 	%r1552, %r1551, %r1546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 15;
	shr.b32 	%rhs, %r1491, 17;
	add.u32 	%r1553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 13;
	shr.b32 	%rhs, %r1491, 19;
	add.u32 	%r1554, %lhs, %rhs;
	}
	shr.u32 	%r1555, %r1491, 10;
	xor.b32  	%r1556, %r1553, %r1555;
	xor.b32  	%r1557, %r1556, %r1554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 25;
	shr.b32 	%rhs, %r1020, 7;
	add.u32 	%r1558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 14;
	shr.b32 	%rhs, %r1020, 18;
	add.u32 	%r1559, %lhs, %rhs;
	}
	shr.u32 	%r1560, %r1020, 3;
	xor.b32  	%r1561, %r1558, %r1560;
	xor.b32  	%r1562, %r1561, %r1559;
	add.s32 	%r1563, %r1306, %r983;
	add.s32 	%r1564, %r1563, %r1557;
	add.s32 	%r1565, %r1564, %r1562;
	xor.b32  	%r1566, %r1504, %r1467;
	and.b32  	%r1567, %r1541, %r1566;
	xor.b32  	%r1568, %r1567, %r1467;
	add.s32 	%r1569, %r1430, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 26;
	shr.b32 	%rhs, %r1541, 6;
	add.u32 	%r1570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 21;
	shr.b32 	%rhs, %r1541, 11;
	add.u32 	%r1571, %lhs, %rhs;
	}
	xor.b32  	%r1572, %r1571, %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 7;
	shr.b32 	%rhs, %r1541, 25;
	add.u32 	%r1573, %lhs, %rhs;
	}
	xor.b32  	%r1574, %r1572, %r1573;
	add.s32 	%r1575, %r1569, %r1565;
	add.s32 	%r1576, %r1575, %r1574;
	add.s32 	%r1577, %r1576, 430227734;
	add.s32 	%r1578, %r1577, %r1441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 30;
	shr.b32 	%rhs, %r1552, 2;
	add.u32 	%r1579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 19;
	shr.b32 	%rhs, %r1552, 13;
	add.u32 	%r1580, %lhs, %rhs;
	}
	xor.b32  	%r1581, %r1580, %r1579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 10;
	shr.b32 	%rhs, %r1552, 22;
	add.u32 	%r1582, %lhs, %rhs;
	}
	xor.b32  	%r1583, %r1581, %r1582;
	xor.b32  	%r1584, %r1552, %r1478;
	xor.b32  	%r1585, %r1552, %r1515;
	and.b32  	%r1586, %r1585, %r1584;
	xor.b32  	%r1587, %r1586, %r1552;
	add.s32 	%r1588, %r1577, %r1587;
	add.s32 	%r1589, %r1588, %r1583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 15;
	shr.b32 	%rhs, %r1528, 17;
	add.u32 	%r1590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 13;
	shr.b32 	%rhs, %r1528, 19;
	add.u32 	%r1591, %lhs, %rhs;
	}
	shr.u32 	%r1592, %r1528, 10;
	xor.b32  	%r1593, %r1590, %r1592;
	xor.b32  	%r1594, %r1593, %r1591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 25;
	shr.b32 	%rhs, %r1052, 7;
	add.u32 	%r1595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 14;
	shr.b32 	%rhs, %r1052, 18;
	add.u32 	%r1596, %lhs, %rhs;
	}
	shr.u32 	%r1597, %r1052, 3;
	xor.b32  	%r1598, %r1595, %r1597;
	xor.b32  	%r1599, %r1598, %r1596;
	add.s32 	%r1600, %r1343, %r1020;
	add.s32 	%r1601, %r1600, %r1594;
	add.s32 	%r1602, %r1601, %r1599;
	xor.b32  	%r1603, %r1541, %r1504;
	and.b32  	%r1604, %r1578, %r1603;
	xor.b32  	%r1605, %r1604, %r1504;
	add.s32 	%r1606, %r1467, %r1605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 26;
	shr.b32 	%rhs, %r1578, 6;
	add.u32 	%r1607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 21;
	shr.b32 	%rhs, %r1578, 11;
	add.u32 	%r1608, %lhs, %rhs;
	}
	xor.b32  	%r1609, %r1608, %r1607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 7;
	shr.b32 	%rhs, %r1578, 25;
	add.u32 	%r1610, %lhs, %rhs;
	}
	xor.b32  	%r1611, %r1609, %r1610;
	add.s32 	%r1612, %r1606, %r1602;
	add.s32 	%r1613, %r1612, %r1611;
	add.s32 	%r1614, %r1613, 506948616;
	add.s32 	%r1615, %r1614, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 30;
	shr.b32 	%rhs, %r1589, 2;
	add.u32 	%r1616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 19;
	shr.b32 	%rhs, %r1589, 13;
	add.u32 	%r1617, %lhs, %rhs;
	}
	xor.b32  	%r1618, %r1617, %r1616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 10;
	shr.b32 	%rhs, %r1589, 22;
	add.u32 	%r1619, %lhs, %rhs;
	}
	xor.b32  	%r1620, %r1618, %r1619;
	xor.b32  	%r1621, %r1589, %r1515;
	xor.b32  	%r1622, %r1589, %r1552;
	and.b32  	%r1623, %r1622, %r1621;
	xor.b32  	%r1624, %r1623, %r1589;
	add.s32 	%r1625, %r1614, %r1624;
	add.s32 	%r1626, %r1625, %r1620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 15;
	shr.b32 	%rhs, %r1565, 17;
	add.u32 	%r1627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 13;
	shr.b32 	%rhs, %r1565, 19;
	add.u32 	%r1628, %lhs, %rhs;
	}
	shr.u32 	%r1629, %r1565, 10;
	xor.b32  	%r1630, %r1627, %r1629;
	xor.b32  	%r1631, %r1630, %r1628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 25;
	shr.b32 	%rhs, %r1089, 7;
	add.u32 	%r1632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 14;
	shr.b32 	%rhs, %r1089, 18;
	add.u32 	%r1633, %lhs, %rhs;
	}
	shr.u32 	%r1634, %r1089, 3;
	xor.b32  	%r1635, %r1632, %r1634;
	xor.b32  	%r1636, %r1635, %r1633;
	add.s32 	%r1637, %r1380, %r1052;
	add.s32 	%r1638, %r1637, %r1631;
	add.s32 	%r1639, %r1638, %r1636;
	xor.b32  	%r1640, %r1578, %r1541;
	and.b32  	%r1641, %r1615, %r1640;
	xor.b32  	%r1642, %r1641, %r1541;
	add.s32 	%r1643, %r1504, %r1642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 26;
	shr.b32 	%rhs, %r1615, 6;
	add.u32 	%r1644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 21;
	shr.b32 	%rhs, %r1615, 11;
	add.u32 	%r1645, %lhs, %rhs;
	}
	xor.b32  	%r1646, %r1645, %r1644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 7;
	shr.b32 	%rhs, %r1615, 25;
	add.u32 	%r1647, %lhs, %rhs;
	}
	xor.b32  	%r1648, %r1646, %r1647;
	add.s32 	%r1649, %r1643, %r1639;
	add.s32 	%r1650, %r1649, %r1648;
	add.s32 	%r1651, %r1650, 659060556;
	add.s32 	%r1652, %r1651, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 30;
	shr.b32 	%rhs, %r1626, 2;
	add.u32 	%r1653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 19;
	shr.b32 	%rhs, %r1626, 13;
	add.u32 	%r1654, %lhs, %rhs;
	}
	xor.b32  	%r1655, %r1654, %r1653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 10;
	shr.b32 	%rhs, %r1626, 22;
	add.u32 	%r1656, %lhs, %rhs;
	}
	xor.b32  	%r1657, %r1655, %r1656;
	xor.b32  	%r1658, %r1626, %r1552;
	xor.b32  	%r1659, %r1626, %r1589;
	and.b32  	%r1660, %r1659, %r1658;
	xor.b32  	%r1661, %r1660, %r1626;
	add.s32 	%r1662, %r1651, %r1661;
	add.s32 	%r1663, %r1662, %r1657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 15;
	shr.b32 	%rhs, %r1602, 17;
	add.u32 	%r1664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 13;
	shr.b32 	%rhs, %r1602, 19;
	add.u32 	%r1665, %lhs, %rhs;
	}
	shr.u32 	%r1666, %r1602, 10;
	xor.b32  	%r1667, %r1664, %r1666;
	xor.b32  	%r1668, %r1667, %r1665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 25;
	shr.b32 	%rhs, %r1121, 7;
	add.u32 	%r1669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 14;
	shr.b32 	%rhs, %r1121, 18;
	add.u32 	%r1670, %lhs, %rhs;
	}
	shr.u32 	%r1671, %r1121, 3;
	xor.b32  	%r1672, %r1669, %r1671;
	xor.b32  	%r1673, %r1672, %r1670;
	add.s32 	%r1674, %r1417, %r1089;
	add.s32 	%r1675, %r1674, %r1668;
	add.s32 	%r1676, %r1675, %r1673;
	xor.b32  	%r1677, %r1615, %r1578;
	and.b32  	%r1678, %r1652, %r1677;
	xor.b32  	%r1679, %r1678, %r1578;
	add.s32 	%r1680, %r1541, %r1679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 26;
	shr.b32 	%rhs, %r1652, 6;
	add.u32 	%r1681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 21;
	shr.b32 	%rhs, %r1652, 11;
	add.u32 	%r1682, %lhs, %rhs;
	}
	xor.b32  	%r1683, %r1682, %r1681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 7;
	shr.b32 	%rhs, %r1652, 25;
	add.u32 	%r1684, %lhs, %rhs;
	}
	xor.b32  	%r1685, %r1683, %r1684;
	add.s32 	%r1686, %r1680, %r1676;
	add.s32 	%r1687, %r1686, %r1685;
	add.s32 	%r1688, %r1687, 883997877;
	add.s32 	%r1689, %r1688, %r1552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 30;
	shr.b32 	%rhs, %r1663, 2;
	add.u32 	%r1690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 19;
	shr.b32 	%rhs, %r1663, 13;
	add.u32 	%r1691, %lhs, %rhs;
	}
	xor.b32  	%r1692, %r1691, %r1690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 10;
	shr.b32 	%rhs, %r1663, 22;
	add.u32 	%r1693, %lhs, %rhs;
	}
	xor.b32  	%r1694, %r1692, %r1693;
	xor.b32  	%r1695, %r1663, %r1589;
	xor.b32  	%r1696, %r1663, %r1626;
	and.b32  	%r1697, %r1696, %r1695;
	xor.b32  	%r1698, %r1697, %r1663;
	add.s32 	%r1699, %r1688, %r1698;
	add.s32 	%r1700, %r1699, %r1694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 15;
	shr.b32 	%rhs, %r1639, 17;
	add.u32 	%r1701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 13;
	shr.b32 	%rhs, %r1639, 19;
	add.u32 	%r1702, %lhs, %rhs;
	}
	shr.u32 	%r1703, %r1639, 10;
	xor.b32  	%r1704, %r1701, %r1703;
	xor.b32  	%r1705, %r1704, %r1702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 25;
	shr.b32 	%rhs, %r1158, 7;
	add.u32 	%r1706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 14;
	shr.b32 	%rhs, %r1158, 18;
	add.u32 	%r1707, %lhs, %rhs;
	}
	shr.u32 	%r1708, %r1158, 3;
	xor.b32  	%r1709, %r1706, %r1708;
	xor.b32  	%r1710, %r1709, %r1707;
	add.s32 	%r1711, %r1454, %r1121;
	add.s32 	%r1712, %r1711, %r1705;
	add.s32 	%r1713, %r1712, %r1710;
	xor.b32  	%r1714, %r1652, %r1615;
	and.b32  	%r1715, %r1689, %r1714;
	xor.b32  	%r1716, %r1715, %r1615;
	add.s32 	%r1717, %r1578, %r1716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 26;
	shr.b32 	%rhs, %r1689, 6;
	add.u32 	%r1718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 21;
	shr.b32 	%rhs, %r1689, 11;
	add.u32 	%r1719, %lhs, %rhs;
	}
	xor.b32  	%r1720, %r1719, %r1718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 7;
	shr.b32 	%rhs, %r1689, 25;
	add.u32 	%r1721, %lhs, %rhs;
	}
	xor.b32  	%r1722, %r1720, %r1721;
	add.s32 	%r1723, %r1717, %r1713;
	add.s32 	%r1724, %r1723, %r1722;
	add.s32 	%r1725, %r1724, 958139571;
	add.s32 	%r1726, %r1725, %r1589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 30;
	shr.b32 	%rhs, %r1700, 2;
	add.u32 	%r1727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 19;
	shr.b32 	%rhs, %r1700, 13;
	add.u32 	%r1728, %lhs, %rhs;
	}
	xor.b32  	%r1729, %r1728, %r1727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 10;
	shr.b32 	%rhs, %r1700, 22;
	add.u32 	%r1730, %lhs, %rhs;
	}
	xor.b32  	%r1731, %r1729, %r1730;
	xor.b32  	%r1732, %r1700, %r1626;
	xor.b32  	%r1733, %r1700, %r1663;
	and.b32  	%r1734, %r1733, %r1732;
	xor.b32  	%r1735, %r1734, %r1700;
	add.s32 	%r1736, %r1725, %r1735;
	add.s32 	%r1737, %r1736, %r1731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 15;
	shr.b32 	%rhs, %r1676, 17;
	add.u32 	%r1738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 13;
	shr.b32 	%rhs, %r1676, 19;
	add.u32 	%r1739, %lhs, %rhs;
	}
	shr.u32 	%r1740, %r1676, 10;
	xor.b32  	%r1741, %r1738, %r1740;
	xor.b32  	%r1742, %r1741, %r1739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 25;
	shr.b32 	%rhs, %r1195, 7;
	add.u32 	%r1743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 14;
	shr.b32 	%rhs, %r1195, 18;
	add.u32 	%r1744, %lhs, %rhs;
	}
	shr.u32 	%r1745, %r1195, 3;
	xor.b32  	%r1746, %r1743, %r1745;
	xor.b32  	%r1747, %r1746, %r1744;
	add.s32 	%r1748, %r1491, %r1158;
	add.s32 	%r1749, %r1748, %r1742;
	add.s32 	%r1750, %r1749, %r1747;
	xor.b32  	%r1751, %r1689, %r1652;
	and.b32  	%r1752, %r1726, %r1751;
	xor.b32  	%r1753, %r1752, %r1652;
	add.s32 	%r1754, %r1615, %r1753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 26;
	shr.b32 	%rhs, %r1726, 6;
	add.u32 	%r1755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 21;
	shr.b32 	%rhs, %r1726, 11;
	add.u32 	%r1756, %lhs, %rhs;
	}
	xor.b32  	%r1757, %r1756, %r1755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 7;
	shr.b32 	%rhs, %r1726, 25;
	add.u32 	%r1758, %lhs, %rhs;
	}
	xor.b32  	%r1759, %r1757, %r1758;
	add.s32 	%r1760, %r1754, %r1750;
	add.s32 	%r1761, %r1760, %r1759;
	add.s32 	%r1762, %r1761, 1322822218;
	add.s32 	%r1763, %r1762, %r1626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 30;
	shr.b32 	%rhs, %r1737, 2;
	add.u32 	%r1764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 19;
	shr.b32 	%rhs, %r1737, 13;
	add.u32 	%r1765, %lhs, %rhs;
	}
	xor.b32  	%r1766, %r1765, %r1764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 10;
	shr.b32 	%rhs, %r1737, 22;
	add.u32 	%r1767, %lhs, %rhs;
	}
	xor.b32  	%r1768, %r1766, %r1767;
	xor.b32  	%r1769, %r1737, %r1663;
	xor.b32  	%r1770, %r1737, %r1700;
	and.b32  	%r1771, %r1770, %r1769;
	xor.b32  	%r1772, %r1771, %r1737;
	add.s32 	%r1773, %r1762, %r1772;
	add.s32 	%r1774, %r1773, %r1768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 15;
	shr.b32 	%rhs, %r1713, 17;
	add.u32 	%r1775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 13;
	shr.b32 	%rhs, %r1713, 19;
	add.u32 	%r1776, %lhs, %rhs;
	}
	shr.u32 	%r1777, %r1713, 10;
	xor.b32  	%r1778, %r1775, %r1777;
	xor.b32  	%r1779, %r1778, %r1776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 25;
	shr.b32 	%rhs, %r1232, 7;
	add.u32 	%r1780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 14;
	shr.b32 	%rhs, %r1232, 18;
	add.u32 	%r1781, %lhs, %rhs;
	}
	shr.u32 	%r1782, %r1232, 3;
	xor.b32  	%r1783, %r1780, %r1782;
	xor.b32  	%r1784, %r1783, %r1781;
	add.s32 	%r1785, %r1528, %r1195;
	add.s32 	%r1786, %r1785, %r1779;
	add.s32 	%r1787, %r1786, %r1784;
	xor.b32  	%r1788, %r1726, %r1689;
	and.b32  	%r1789, %r1763, %r1788;
	xor.b32  	%r1790, %r1789, %r1689;
	add.s32 	%r1791, %r1652, %r1790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 26;
	shr.b32 	%rhs, %r1763, 6;
	add.u32 	%r1792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 21;
	shr.b32 	%rhs, %r1763, 11;
	add.u32 	%r1793, %lhs, %rhs;
	}
	xor.b32  	%r1794, %r1793, %r1792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 7;
	shr.b32 	%rhs, %r1763, 25;
	add.u32 	%r1795, %lhs, %rhs;
	}
	xor.b32  	%r1796, %r1794, %r1795;
	add.s32 	%r1797, %r1791, %r1787;
	add.s32 	%r1798, %r1797, %r1796;
	add.s32 	%r1799, %r1798, 1537002063;
	add.s32 	%r1800, %r1799, %r1663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 30;
	shr.b32 	%rhs, %r1774, 2;
	add.u32 	%r1801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 19;
	shr.b32 	%rhs, %r1774, 13;
	add.u32 	%r1802, %lhs, %rhs;
	}
	xor.b32  	%r1803, %r1802, %r1801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 10;
	shr.b32 	%rhs, %r1774, 22;
	add.u32 	%r1804, %lhs, %rhs;
	}
	xor.b32  	%r1805, %r1803, %r1804;
	xor.b32  	%r1806, %r1774, %r1700;
	xor.b32  	%r1807, %r1774, %r1737;
	and.b32  	%r1808, %r1807, %r1806;
	xor.b32  	%r1809, %r1808, %r1774;
	add.s32 	%r1810, %r1799, %r1809;
	add.s32 	%r1811, %r1810, %r1805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1750, 15;
	shr.b32 	%rhs, %r1750, 17;
	add.u32 	%r1812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1750, 13;
	shr.b32 	%rhs, %r1750, 19;
	add.u32 	%r1813, %lhs, %rhs;
	}
	shr.u32 	%r1814, %r1750, 10;
	xor.b32  	%r1815, %r1812, %r1814;
	xor.b32  	%r1816, %r1815, %r1813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 25;
	shr.b32 	%rhs, %r1269, 7;
	add.u32 	%r1817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 14;
	shr.b32 	%rhs, %r1269, 18;
	add.u32 	%r1818, %lhs, %rhs;
	}
	shr.u32 	%r1819, %r1269, 3;
	xor.b32  	%r1820, %r1817, %r1819;
	xor.b32  	%r1821, %r1820, %r1818;
	add.s32 	%r1822, %r1565, %r1232;
	add.s32 	%r1823, %r1822, %r1816;
	add.s32 	%r1824, %r1823, %r1821;
	xor.b32  	%r1825, %r1763, %r1726;
	and.b32  	%r1826, %r1800, %r1825;
	xor.b32  	%r1827, %r1826, %r1726;
	add.s32 	%r1828, %r1689, %r1827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 26;
	shr.b32 	%rhs, %r1800, 6;
	add.u32 	%r1829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 21;
	shr.b32 	%rhs, %r1800, 11;
	add.u32 	%r1830, %lhs, %rhs;
	}
	xor.b32  	%r1831, %r1830, %r1829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 7;
	shr.b32 	%rhs, %r1800, 25;
	add.u32 	%r1832, %lhs, %rhs;
	}
	xor.b32  	%r1833, %r1831, %r1832;
	add.s32 	%r1834, %r1828, %r1824;
	add.s32 	%r1835, %r1834, %r1833;
	add.s32 	%r1836, %r1835, 1747873779;
	add.s32 	%r1837, %r1836, %r1700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1811, 30;
	shr.b32 	%rhs, %r1811, 2;
	add.u32 	%r1838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1811, 19;
	shr.b32 	%rhs, %r1811, 13;
	add.u32 	%r1839, %lhs, %rhs;
	}
	xor.b32  	%r1840, %r1839, %r1838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1811, 10;
	shr.b32 	%rhs, %r1811, 22;
	add.u32 	%r1841, %lhs, %rhs;
	}
	xor.b32  	%r1842, %r1840, %r1841;
	xor.b32  	%r1843, %r1811, %r1737;
	xor.b32  	%r1844, %r1811, %r1774;
	and.b32  	%r1845, %r1844, %r1843;
	xor.b32  	%r1846, %r1845, %r1811;
	add.s32 	%r1847, %r1836, %r1846;
	add.s32 	%r1848, %r1847, %r1842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 15;
	shr.b32 	%rhs, %r1787, 17;
	add.u32 	%r1849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 13;
	shr.b32 	%rhs, %r1787, 19;
	add.u32 	%r1850, %lhs, %rhs;
	}
	shr.u32 	%r1851, %r1787, 10;
	xor.b32  	%r1852, %r1849, %r1851;
	xor.b32  	%r1853, %r1852, %r1850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 25;
	shr.b32 	%rhs, %r1306, 7;
	add.u32 	%r1854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 14;
	shr.b32 	%rhs, %r1306, 18;
	add.u32 	%r1855, %lhs, %rhs;
	}
	shr.u32 	%r1856, %r1306, 3;
	xor.b32  	%r1857, %r1854, %r1856;
	xor.b32  	%r1858, %r1857, %r1855;
	add.s32 	%r1859, %r1602, %r1269;
	add.s32 	%r1860, %r1859, %r1853;
	add.s32 	%r1861, %r1860, %r1858;
	xor.b32  	%r1862, %r1800, %r1763;
	and.b32  	%r1863, %r1837, %r1862;
	xor.b32  	%r1864, %r1863, %r1763;
	add.s32 	%r1865, %r1726, %r1864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 26;
	shr.b32 	%rhs, %r1837, 6;
	add.u32 	%r1866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 21;
	shr.b32 	%rhs, %r1837, 11;
	add.u32 	%r1867, %lhs, %rhs;
	}
	xor.b32  	%r1868, %r1867, %r1866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 7;
	shr.b32 	%rhs, %r1837, 25;
	add.u32 	%r1869, %lhs, %rhs;
	}
	xor.b32  	%r1870, %r1868, %r1869;
	add.s32 	%r1871, %r1865, %r1861;
	add.s32 	%r1872, %r1871, %r1870;
	add.s32 	%r1873, %r1872, 1955562222;
	add.s32 	%r1874, %r1873, %r1737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 30;
	shr.b32 	%rhs, %r1848, 2;
	add.u32 	%r1875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 19;
	shr.b32 	%rhs, %r1848, 13;
	add.u32 	%r1876, %lhs, %rhs;
	}
	xor.b32  	%r1877, %r1876, %r1875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 10;
	shr.b32 	%rhs, %r1848, 22;
	add.u32 	%r1878, %lhs, %rhs;
	}
	xor.b32  	%r1879, %r1877, %r1878;
	xor.b32  	%r1880, %r1848, %r1774;
	xor.b32  	%r1881, %r1848, %r1811;
	and.b32  	%r1882, %r1881, %r1880;
	xor.b32  	%r1883, %r1882, %r1848;
	add.s32 	%r1884, %r1873, %r1883;
	add.s32 	%r1885, %r1884, %r1879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 15;
	shr.b32 	%rhs, %r1824, 17;
	add.u32 	%r1886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 13;
	shr.b32 	%rhs, %r1824, 19;
	add.u32 	%r1887, %lhs, %rhs;
	}
	shr.u32 	%r1888, %r1824, 10;
	xor.b32  	%r1889, %r1886, %r1888;
	xor.b32  	%r1890, %r1889, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 25;
	shr.b32 	%rhs, %r1343, 7;
	add.u32 	%r1891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 14;
	shr.b32 	%rhs, %r1343, 18;
	add.u32 	%r1892, %lhs, %rhs;
	}
	shr.u32 	%r1893, %r1343, 3;
	xor.b32  	%r1894, %r1891, %r1893;
	xor.b32  	%r1895, %r1894, %r1892;
	add.s32 	%r1896, %r1639, %r1306;
	add.s32 	%r1897, %r1896, %r1890;
	add.s32 	%r1898, %r1897, %r1895;
	xor.b32  	%r1899, %r1837, %r1800;
	and.b32  	%r1900, %r1874, %r1899;
	xor.b32  	%r1901, %r1900, %r1800;
	add.s32 	%r1902, %r1763, %r1901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 26;
	shr.b32 	%rhs, %r1874, 6;
	add.u32 	%r1903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 21;
	shr.b32 	%rhs, %r1874, 11;
	add.u32 	%r1904, %lhs, %rhs;
	}
	xor.b32  	%r1905, %r1904, %r1903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 7;
	shr.b32 	%rhs, %r1874, 25;
	add.u32 	%r1906, %lhs, %rhs;
	}
	xor.b32  	%r1907, %r1905, %r1906;
	add.s32 	%r1908, %r1902, %r1898;
	add.s32 	%r1909, %r1908, %r1907;
	add.s32 	%r1910, %r1909, 2024104815;
	add.s32 	%r1911, %r1910, %r1774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 30;
	shr.b32 	%rhs, %r1885, 2;
	add.u32 	%r1912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 19;
	shr.b32 	%rhs, %r1885, 13;
	add.u32 	%r1913, %lhs, %rhs;
	}
	xor.b32  	%r1914, %r1913, %r1912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 10;
	shr.b32 	%rhs, %r1885, 22;
	add.u32 	%r1915, %lhs, %rhs;
	}
	xor.b32  	%r1916, %r1914, %r1915;
	xor.b32  	%r1917, %r1885, %r1811;
	xor.b32  	%r1918, %r1885, %r1848;
	and.b32  	%r1919, %r1918, %r1917;
	xor.b32  	%r1920, %r1919, %r1885;
	add.s32 	%r1921, %r1910, %r1920;
	add.s32 	%r1922, %r1921, %r1916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 15;
	shr.b32 	%rhs, %r1861, 17;
	add.u32 	%r1923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 13;
	shr.b32 	%rhs, %r1861, 19;
	add.u32 	%r1924, %lhs, %rhs;
	}
	shr.u32 	%r1925, %r1861, 10;
	xor.b32  	%r1926, %r1923, %r1925;
	xor.b32  	%r1927, %r1926, %r1924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 25;
	shr.b32 	%rhs, %r1380, 7;
	add.u32 	%r1928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 14;
	shr.b32 	%rhs, %r1380, 18;
	add.u32 	%r1929, %lhs, %rhs;
	}
	shr.u32 	%r1930, %r1380, 3;
	xor.b32  	%r1931, %r1928, %r1930;
	xor.b32  	%r1932, %r1931, %r1929;
	add.s32 	%r1933, %r1676, %r1343;
	add.s32 	%r1934, %r1933, %r1927;
	add.s32 	%r1935, %r1934, %r1932;
	xor.b32  	%r1936, %r1874, %r1837;
	and.b32  	%r1937, %r1911, %r1936;
	xor.b32  	%r1938, %r1937, %r1837;
	add.s32 	%r1939, %r1800, %r1938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 26;
	shr.b32 	%rhs, %r1911, 6;
	add.u32 	%r1940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 21;
	shr.b32 	%rhs, %r1911, 11;
	add.u32 	%r1941, %lhs, %rhs;
	}
	xor.b32  	%r1942, %r1941, %r1940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 7;
	shr.b32 	%rhs, %r1911, 25;
	add.u32 	%r1943, %lhs, %rhs;
	}
	xor.b32  	%r1944, %r1942, %r1943;
	add.s32 	%r1945, %r1939, %r1935;
	add.s32 	%r1946, %r1945, %r1944;
	add.s32 	%r1947, %r1946, -2067236844;
	add.s32 	%r1948, %r1947, %r1811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 30;
	shr.b32 	%rhs, %r1922, 2;
	add.u32 	%r1949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 19;
	shr.b32 	%rhs, %r1922, 13;
	add.u32 	%r1950, %lhs, %rhs;
	}
	xor.b32  	%r1951, %r1950, %r1949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 10;
	shr.b32 	%rhs, %r1922, 22;
	add.u32 	%r1952, %lhs, %rhs;
	}
	xor.b32  	%r1953, %r1951, %r1952;
	xor.b32  	%r1954, %r1922, %r1848;
	xor.b32  	%r1955, %r1922, %r1885;
	and.b32  	%r1956, %r1955, %r1954;
	xor.b32  	%r1957, %r1956, %r1922;
	add.s32 	%r1958, %r1947, %r1957;
	add.s32 	%r1959, %r1958, %r1953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 15;
	shr.b32 	%rhs, %r1898, 17;
	add.u32 	%r1960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 13;
	shr.b32 	%rhs, %r1898, 19;
	add.u32 	%r1961, %lhs, %rhs;
	}
	shr.u32 	%r1962, %r1898, 10;
	xor.b32  	%r1963, %r1960, %r1962;
	xor.b32  	%r1964, %r1963, %r1961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 25;
	shr.b32 	%rhs, %r1417, 7;
	add.u32 	%r1965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 14;
	shr.b32 	%rhs, %r1417, 18;
	add.u32 	%r1966, %lhs, %rhs;
	}
	shr.u32 	%r1967, %r1417, 3;
	xor.b32  	%r1968, %r1965, %r1967;
	xor.b32  	%r1969, %r1968, %r1966;
	add.s32 	%r1970, %r1713, %r1380;
	add.s32 	%r1971, %r1970, %r1964;
	add.s32 	%r1972, %r1971, %r1969;
	xor.b32  	%r1973, %r1911, %r1874;
	and.b32  	%r1974, %r1948, %r1973;
	xor.b32  	%r1975, %r1974, %r1874;
	add.s32 	%r1976, %r1837, %r1975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 26;
	shr.b32 	%rhs, %r1948, 6;
	add.u32 	%r1977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 21;
	shr.b32 	%rhs, %r1948, 11;
	add.u32 	%r1978, %lhs, %rhs;
	}
	xor.b32  	%r1979, %r1978, %r1977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 7;
	shr.b32 	%rhs, %r1948, 25;
	add.u32 	%r1980, %lhs, %rhs;
	}
	xor.b32  	%r1981, %r1979, %r1980;
	add.s32 	%r1982, %r1976, %r1972;
	add.s32 	%r1983, %r1982, %r1981;
	add.s32 	%r1984, %r1983, -1933114872;
	add.s32 	%r1985, %r1984, %r1848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 30;
	shr.b32 	%rhs, %r1959, 2;
	add.u32 	%r1986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 19;
	shr.b32 	%rhs, %r1959, 13;
	add.u32 	%r1987, %lhs, %rhs;
	}
	xor.b32  	%r1988, %r1987, %r1986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 10;
	shr.b32 	%rhs, %r1959, 22;
	add.u32 	%r1989, %lhs, %rhs;
	}
	xor.b32  	%r1990, %r1988, %r1989;
	xor.b32  	%r1991, %r1959, %r1885;
	xor.b32  	%r1992, %r1959, %r1922;
	and.b32  	%r1993, %r1992, %r1991;
	xor.b32  	%r1994, %r1993, %r1959;
	add.s32 	%r1995, %r1984, %r1994;
	add.s32 	%r1996, %r1995, %r1990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 15;
	shr.b32 	%rhs, %r1935, 17;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 13;
	shr.b32 	%rhs, %r1935, 19;
	add.u32 	%r1998, %lhs, %rhs;
	}
	shr.u32 	%r1999, %r1935, 10;
	xor.b32  	%r2000, %r1997, %r1999;
	xor.b32  	%r2001, %r2000, %r1998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 25;
	shr.b32 	%rhs, %r1454, 7;
	add.u32 	%r2002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 14;
	shr.b32 	%rhs, %r1454, 18;
	add.u32 	%r2003, %lhs, %rhs;
	}
	shr.u32 	%r2004, %r1454, 3;
	xor.b32  	%r2005, %r2002, %r2004;
	xor.b32  	%r2006, %r2005, %r2003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 26;
	shr.b32 	%rhs, %r1985, 6;
	add.u32 	%r2007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 21;
	shr.b32 	%rhs, %r1985, 11;
	add.u32 	%r2008, %lhs, %rhs;
	}
	xor.b32  	%r2009, %r2008, %r2007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 7;
	shr.b32 	%rhs, %r1985, 25;
	add.u32 	%r2010, %lhs, %rhs;
	}
	xor.b32  	%r2011, %r2009, %r2010;
	xor.b32  	%r2012, %r1948, %r1911;
	and.b32  	%r2013, %r1985, %r2012;
	xor.b32  	%r2014, %r2013, %r1911;
	add.s32 	%r2015, %r1417, %r1750;
	add.s32 	%r2016, %r2015, %r1874;
	add.s32 	%r2017, %r2016, %r2014;
	add.s32 	%r2018, %r2017, %r2001;
	add.s32 	%r2019, %r2018, %r2006;
	add.s32 	%r2020, %r2019, %r2011;
	add.s32 	%r2021, %r2020, -1866530822;
	add.s32 	%r32, %r2021, %r1885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 30;
	shr.b32 	%rhs, %r1996, 2;
	add.u32 	%r2022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 19;
	shr.b32 	%rhs, %r1996, 13;
	add.u32 	%r2023, %lhs, %rhs;
	}
	xor.b32  	%r2024, %r2023, %r2022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 10;
	shr.b32 	%rhs, %r1996, 22;
	add.u32 	%r2025, %lhs, %rhs;
	}
	xor.b32  	%r2026, %r2024, %r2025;
	xor.b32  	%r2027, %r1996, %r1922;
	xor.b32  	%r2028, %r1996, %r1959;
	and.b32  	%r2029, %r2028, %r2027;
	xor.b32  	%r2030, %r2029, %r1996;
	add.s32 	%r2031, %r2021, %r2030;
	add.s32 	%r33, %r2031, %r2026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 15;
	shr.b32 	%rhs, %r1972, 17;
	add.u32 	%r2032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 13;
	shr.b32 	%rhs, %r1972, 19;
	add.u32 	%r2033, %lhs, %rhs;
	}
	shr.u32 	%r2034, %r1972, 10;
	xor.b32  	%r2035, %r2032, %r2034;
	xor.b32  	%r2036, %r2035, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 25;
	shr.b32 	%rhs, %r1491, 7;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 14;
	shr.b32 	%rhs, %r1491, 18;
	add.u32 	%r2038, %lhs, %rhs;
	}
	shr.u32 	%r2039, %r1491, 3;
	xor.b32  	%r2040, %r2037, %r2039;
	xor.b32  	%r2041, %r2040, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 26;
	shr.b32 	%rhs, %r32, 6;
	add.u32 	%r2042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 21;
	shr.b32 	%rhs, %r32, 11;
	add.u32 	%r2043, %lhs, %rhs;
	}
	xor.b32  	%r2044, %r2043, %r2042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 7;
	shr.b32 	%rhs, %r32, 25;
	add.u32 	%r2045, %lhs, %rhs;
	}
	xor.b32  	%r2046, %r2044, %r2045;
	xor.b32  	%r2047, %r1985, %r1948;
	and.b32  	%r2048, %r32, %r2047;
	xor.b32  	%r2049, %r2048, %r1948;
	add.s32 	%r2050, %r1454, %r1787;
	add.s32 	%r2051, %r2050, %r1911;
	add.s32 	%r2052, %r2051, %r2049;
	add.s32 	%r2053, %r2052, %r2036;
	add.s32 	%r2054, %r2053, %r2041;
	add.s32 	%r2055, %r2054, %r2046;
	add.s32 	%r2056, %r2055, -1538233109;
	add.s32 	%r34, %r2056, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 30;
	shr.b32 	%rhs, %r33, 2;
	add.u32 	%r2057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 19;
	shr.b32 	%rhs, %r33, 13;
	add.u32 	%r2058, %lhs, %rhs;
	}
	xor.b32  	%r2059, %r2058, %r2057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 10;
	shr.b32 	%rhs, %r33, 22;
	add.u32 	%r2060, %lhs, %rhs;
	}
	xor.b32  	%r2061, %r2059, %r2060;
	xor.b32  	%r2062, %r33, %r1959;
	xor.b32  	%r2063, %r33, %r1996;
	and.b32  	%r2064, %r2063, %r2062;
	xor.b32  	%r2065, %r2064, %r33;
	add.s32 	%r2066, %r2056, %r2065;
	add.s32 	%r35, %r2066, %r2061;
	and.b32  	%r2067, %r2153, 31;
	shr.u32 	%r2068, %r33, %r2067;
	and.b32  	%r2069, %r2068, %r56;
	mul.wide.u32 	%rd24, %r2069, 4;
	add.s64 	%rd25, %rd65, %rd24;
	and.b32  	%r2070, %r33, 31;
	mov.u32 	%r2071, 1;
	shl.b32 	%r36, %r2071, %r2070;
	ld.global.u32 	%r2072, [%rd25];
	and.b32  	%r2073, %r2072, %r36;
	setp.eq.s32	%p3, %r2073, 0;
	@%p3 bra 	BB4_30;

	mov.u32 	%r2133, 1;
	ld.param.u64 	%rd54, [m01400_m08_param_7];
	ld.param.u32 	%r2132, [m01400_m08_param_25];
	and.b32  	%r2131, %r2132, 31;
	shr.u32 	%r2075, %r32, %r2131;
	and.b32  	%r2076, %r2075, %r56;
	mul.wide.u32 	%rd26, %r2076, 4;
	add.s64 	%rd27, %rd54, %rd26;
	and.b32  	%r2077, %r32, 31;
	shl.b32 	%r37, %r2133, %r2077;
	ld.global.u32 	%r2079, [%rd27];
	and.b32  	%r2080, %r2079, %r37;
	setp.eq.s32	%p4, %r2080, 0;
	@%p4 bra 	BB4_30;

	ld.param.u64 	%rd55, [m01400_m08_param_8];
	mov.u32 	%r2136, 1;
	ld.param.u32 	%r2135, [m01400_m08_param_25];
	and.b32  	%r2134, %r2135, 31;
	shr.u32 	%r2082, %r35, %r2134;
	and.b32  	%r2083, %r2082, %r56;
	mul.wide.u32 	%rd28, %r2083, 4;
	add.s64 	%rd29, %rd55, %rd28;
	and.b32  	%r2084, %r35, 31;
	shl.b32 	%r38, %r2136, %r2084;
	ld.global.u32 	%r2086, [%rd29];
	and.b32  	%r2087, %r2086, %r38;
	setp.eq.s32	%p5, %r2087, 0;
	@%p5 bra 	BB4_30;

	ld.param.u64 	%rd56, [m01400_m08_param_9];
	mov.u32 	%r2139, 1;
	ld.param.u32 	%r2138, [m01400_m08_param_25];
	and.b32  	%r2137, %r2138, 31;
	shr.u32 	%r2089, %r34, %r2137;
	and.b32  	%r2090, %r2089, %r56;
	mul.wide.u32 	%rd30, %r2090, 4;
	add.s64 	%rd31, %rd56, %rd30;
	and.b32  	%r2091, %r34, 31;
	shl.b32 	%r39, %r2139, %r2091;
	ld.global.u32 	%r2093, [%rd31];
	and.b32  	%r2094, %r2093, %r39;
	setp.eq.s32	%p6, %r2094, 0;
	@%p6 bra 	BB4_30;

	and.b32  	%r2143, %r33, 31;
	mov.u32 	%r2142, 1;
	shl.b32 	%r2141, %r2142, %r2143;
	ld.param.u64 	%rd57, [m01400_m08_param_10];
	ld.param.u32 	%r2140, [m01400_m08_param_26];
	and.b32  	%r2095, %r2140, 31;
	shr.u32 	%r2096, %r33, %r2095;
	and.b32  	%r2097, %r2096, %r56;
	mul.wide.u32 	%rd32, %r2097, 4;
	add.s64 	%rd33, %rd57, %rd32;
	ld.global.u32 	%r2098, [%rd33];
	and.b32  	%r2099, %r2098, %r2141;
	setp.eq.s32	%p7, %r2099, 0;
	@%p7 bra 	BB4_30;

	ld.param.u64 	%rd58, [m01400_m08_param_11];
	shr.u32 	%r2101, %r32, %r2095;
	and.b32  	%r2102, %r2101, %r56;
	mul.wide.u32 	%rd34, %r2102, 4;
	add.s64 	%rd35, %rd58, %rd34;
	ld.global.u32 	%r2103, [%rd35];
	and.b32  	%r2104, %r2103, %r37;
	setp.eq.s32	%p8, %r2104, 0;
	@%p8 bra 	BB4_30;

	ld.param.u64 	%rd59, [m01400_m08_param_12];
	shr.u32 	%r2106, %r35, %r2095;
	and.b32  	%r2107, %r2106, %r56;
	mul.wide.u32 	%rd36, %r2107, 4;
	add.s64 	%rd37, %rd59, %rd36;
	ld.global.u32 	%r2108, [%rd37];
	and.b32  	%r2109, %r2108, %r38;
	setp.eq.s32	%p9, %r2109, 0;
	@%p9 bra 	BB4_30;

	ld.param.u64 	%rd60, [m01400_m08_param_13];
	shr.u32 	%r2111, %r34, %r2095;
	and.b32  	%r2112, %r2111, %r56;
	mul.wide.u32 	%rd38, %r2112, 4;
	add.s64 	%rd39, %rd60, %rd38;
	ld.global.u32 	%r2113, [%rd39];
	and.b32  	%r2114, %r2113, %r39;
	setp.eq.s32	%p10, %r2114, 0;
	@%p10 bra 	BB4_30;

	setp.eq.s32	%p11, %r61, 0;
	mov.u32 	%r2156, 0;
	mov.u32 	%r2115, -1;
	mov.u32 	%r2155, %r61;
	@%p11 bra 	BB4_24;

BB4_12:
	ld.param.u64 	%rd61, [m01400_m08_param_15];
	mov.u32 	%r2157, 1;
	shr.u32 	%r42, %r2155, 1;
	add.s32 	%r2158, %r42, %r2156;
	cvt.u64.u32	%rd40, %r2158;
	cvt.u64.u32	%rd41, %r62;
	add.s64 	%rd2, %rd40, %rd41;
	shl.b64 	%rd42, %rd2, 5;
	add.s64 	%rd43, %rd61, %rd42;
	ld.global.u32 	%r44, [%rd43+24];
	setp.gt.u32	%p12, %r34, %r44;
	@%p12 bra 	BB4_22;

	setp.lt.u32	%p13, %r34, %r44;
	mov.u32 	%r2118, -1;
	@%p13 bra 	BB4_14;
	bra.uni 	BB4_15;

BB4_14:
	mov.u32 	%r2157, %r2118;
	bra.uni 	BB4_22;

BB4_15:
	mov.u32 	%r2157, 1;
	ld.global.u32 	%r45, [%rd43+8];
	setp.gt.u32	%p14, %r35, %r45;
	@%p14 bra 	BB4_22;

	setp.lt.u32	%p15, %r35, %r45;
	@%p15 bra 	BB4_17;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r2157, %r2118;
	bra.uni 	BB4_22;

BB4_18:
	mov.u32 	%r2157, 1;
	ld.global.u32 	%r46, [%rd43+28];
	setp.gt.u32	%p16, %r32, %r46;
	@%p16 bra 	BB4_22;

	setp.lt.u32	%p17, %r32, %r46;
	mov.u32 	%r2157, %r2118;
	@%p17 bra 	BB4_22;

	mov.u32 	%r2157, 1;
	ld.global.u32 	%r47, [%rd43+12];
	setp.gt.u32	%p18, %r33, %r47;
	@%p18 bra 	BB4_22;

	setp.lt.u32	%p19, %r33, %r47;
	selp.b32	%r2157, -1, 0, %p19;

BB4_22:
	add.s32 	%r2124, %r42, 1;
	setp.gt.s32	%p20, %r2157, 0;
	selp.b32	%r2125, %r2124, 0, %p20;
	add.s32 	%r2156, %r2125, %r2156;
	selp.b32	%r2126, -1, 0, %p20;
	add.s32 	%r2127, %r2126, %r2155;
	shr.u32 	%r2155, %r2127, 1;
	setp.eq.s32	%p21, %r2157, 0;
	@%p21 bra 	BB4_25;

	setp.ne.s32	%p22, %r2155, 0;
	@%p22 bra 	BB4_12;

BB4_24:
	mov.u32 	%r2158, %r2115;

BB4_25:
	setp.eq.s32	%p23, %r2158, -1;
	@%p23 bra 	BB4_30;

	ld.param.u64 	%rd62, [m01400_m08_param_16];
	add.s32 	%r53, %r2158, %r62;
	mul.wide.u32 	%rd50, %r53, 4;
	add.s64 	%rd51, %rd62, %rd50;
	atom.global.add.u32 	%r2129, [%rd51], 1;
	setp.ne.s32	%p24, %r2129, 0;
	@%p24 bra 	BB4_30;

	atom.global.add.u32 	%r54, [%rd16], 1;
	setp.lt.u32	%p25, %r54, %r61;
	@%p25 bra 	BB4_29;
	bra.uni 	BB4_28;

BB4_29:
	ld.param.u32 	%r2148, [m01400_m08_param_27];
	ld.param.u64 	%rd63, [m01400_m08_param_14];
	mul.wide.u32 	%rd52, %r54, 24;
	add.s64 	%rd53, %rd63, %rd52;
	st.global.v2.u32 	[%rd53+16], {%r2158, %r53};
	st.global.v2.u32 	[%rd53+8], {%r2154, %r2148};
	st.global.u64 	[%rd53], %rd1;
	bra.uni 	BB4_30;

BB4_28:
	atom.global.add.u32 	%r2130, [%rd16], -1;

BB4_30:
	ld.param.u32 	%r2149, [m01400_m08_param_30];
	add.s32 	%r2154, %r2154, 1;
	setp.lt.u32	%p26, %r2154, %r2149;
	@%p26 bra 	BB4_3;

BB4_31:
	ret;
}

	// .globl	m01400_m16
.entry m01400_m16(
	.param .u64 .ptr .global .align 4 m01400_m16_param_0,
	.param .u64 .ptr .global .align 4 m01400_m16_param_1,
	.param .u64 .ptr .global .align 4 m01400_m16_param_2,
	.param .u64 .ptr .const .align 4 m01400_m16_param_3,
	.param .u64 .ptr .global .align 1 m01400_m16_param_4,
	.param .u64 .ptr .global .align 1 m01400_m16_param_5,
	.param .u64 .ptr .global .align 4 m01400_m16_param_6,
	.param .u64 .ptr .global .align 4 m01400_m16_param_7,
	.param .u64 .ptr .global .align 4 m01400_m16_param_8,
	.param .u64 .ptr .global .align 4 m01400_m16_param_9,
	.param .u64 .ptr .global .align 4 m01400_m16_param_10,
	.param .u64 .ptr .global .align 4 m01400_m16_param_11,
	.param .u64 .ptr .global .align 4 m01400_m16_param_12,
	.param .u64 .ptr .global .align 4 m01400_m16_param_13,
	.param .u64 .ptr .global .align 8 m01400_m16_param_14,
	.param .u64 .ptr .global .align 4 m01400_m16_param_15,
	.param .u64 .ptr .global .align 4 m01400_m16_param_16,
	.param .u64 .ptr .global .align 4 m01400_m16_param_17,
	.param .u64 .ptr .global .align 1 m01400_m16_param_18,
	.param .u64 .ptr .global .align 4 m01400_m16_param_19,
	.param .u64 .ptr .global .align 16 m01400_m16_param_20,
	.param .u64 .ptr .global .align 16 m01400_m16_param_21,
	.param .u64 .ptr .global .align 16 m01400_m16_param_22,
	.param .u64 .ptr .global .align 16 m01400_m16_param_23,
	.param .u32 m01400_m16_param_24,
	.param .u32 m01400_m16_param_25,
	.param .u32 m01400_m16_param_26,
	.param .u32 m01400_m16_param_27,
	.param .u32 m01400_m16_param_28,
	.param .u32 m01400_m16_param_29,
	.param .u32 m01400_m16_param_30,
	.param .u32 m01400_m16_param_31,
	.param .u32 m01400_m16_param_32,
	.param .u32 m01400_m16_param_33,
	.param .u64 m01400_m16_param_34
)
{
	.reg .pred 	%p<27>;
	.reg .b32 	%r<2229>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd3, [m01400_m16_param_0];
	ld.param.u64 	%rd16, [m01400_m16_param_19];
	ld.param.u32 	%r71, [m01400_m16_param_24];
	ld.param.u32 	%r75, [m01400_m16_param_30];
	ld.param.u32 	%r76, [m01400_m16_param_31];
	ld.param.u32 	%r77, [m01400_m16_param_32];
	ld.param.u64 	%rd17, [m01400_m16_param_34];
	mov.b32	%r78, %envreg3;
	mov.u32 	%r79, %ctaid.x;
	mov.u32 	%r80, %ntid.x;
	mad.lo.s32 	%r81, %r79, %r80, %r78;
	mov.u32 	%r82, %tid.x;
	add.s32 	%r1, %r81, %r82;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd17;
	@%p1 bra 	BB5_31;

	mul.wide.s32 	%rd18, %r1, 260;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.u32 	%r2, [%rd19+28];
	ld.global.u32 	%r3, [%rd19+36];
	ld.global.u32 	%r4, [%rd19+44];
	ld.global.u32 	%r5, [%rd19+52];
	ld.global.u32 	%r6, [%rd19+56];
	ld.global.u32 	%r7, [%rd19+60];
	setp.eq.s32	%p2, %r75, 0;
	@%p2 bra 	BB5_31;

	ld.global.u32 	%r8, [%rd19];
	ld.global.u32 	%r84, [%rd19+4];
	ld.global.u32 	%r85, [%rd19+8];
	ld.global.u32 	%r86, [%rd19+12];
	ld.global.u32 	%r87, [%rd19+16];
	ld.global.u32 	%r88, [%rd19+20];
	ld.global.u32 	%r89, [%rd19+24];
	ld.global.u32 	%r90, [%rd19+32];
	ld.global.u32 	%r91, [%rd19+40];
	ld.global.u32 	%r92, [%rd19+48];
	mov.u32 	%r93, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r93, 26;
	shr.b32 	%rhs, %r93, 6;
	add.u32 	%r94, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r93, 21;
	shr.b32 	%rhs, %r93, 11;
	add.u32 	%r95, %lhs, %rhs;
	}
	xor.b32  	%r96, %r95, %r94;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r93, 7;
	shr.b32 	%rhs, %r93, 25;
	add.u32 	%r97, %lhs, %rhs;
	}
	xor.b32  	%r9, %r96, %r97;
	mov.u32 	%r98, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r98, 19;
	shr.b32 	%rhs, %r98, 13;
	add.u32 	%r99, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r98, 30;
	shr.b32 	%rhs, %r98, 2;
	add.u32 	%r100, %lhs, %rhs;
	}
	xor.b32  	%r101, %r99, %r100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r98, 10;
	shr.b32 	%rhs, %r98, 22;
	add.u32 	%r102, %lhs, %rhs;
	}
	xor.b32  	%r10, %r101, %r102;
	add.s32 	%r11, %r84, -1866785220;
	add.s32 	%r13, %r86, 985935396;
	add.s32 	%r15, %r88, 1508970993;
	shr.u32 	%r103, %r6, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 15;
	shr.b32 	%rhs, %r6, 17;
	add.u32 	%r104, %lhs, %rhs;
	}
	xor.b32  	%r105, %r104, %r103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 13;
	shr.b32 	%rhs, %r6, 19;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r20, %r105, %r106;
	shr.u32 	%r107, %r84, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r84, 25;
	shr.b32 	%rhs, %r84, 7;
	add.u32 	%r108, %lhs, %rhs;
	}
	xor.b32  	%r109, %r108, %r107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r84, 14;
	shr.b32 	%rhs, %r84, 18;
	add.u32 	%r110, %lhs, %rhs;
	}
	xor.b32  	%r21, %r109, %r110;
	shr.u32 	%r111, %r7, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 15;
	shr.b32 	%rhs, %r7, 17;
	add.u32 	%r112, %lhs, %rhs;
	}
	xor.b32  	%r113, %r112, %r111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 13;
	shr.b32 	%rhs, %r7, 19;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r115, %r113, %r114;
	shr.u32 	%r116, %r85, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r85, 25;
	shr.b32 	%rhs, %r85, 7;
	add.u32 	%r117, %lhs, %rhs;
	}
	xor.b32  	%r118, %r117, %r116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r85, 14;
	shr.b32 	%rhs, %r85, 18;
	add.u32 	%r119, %lhs, %rhs;
	}
	xor.b32  	%r120, %r118, %r119;
	add.s32 	%r121, %r91, %r84;
	add.s32 	%r122, %r121, %r115;
	add.s32 	%r22, %r122, %r120;
	shr.u32 	%r123, %r86, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r86, 25;
	shr.b32 	%rhs, %r86, 7;
	add.u32 	%r124, %lhs, %rhs;
	}
	xor.b32  	%r125, %r124, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r86, 14;
	shr.b32 	%rhs, %r86, 18;
	add.u32 	%r126, %lhs, %rhs;
	}
	xor.b32  	%r23, %r125, %r126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 15;
	shr.b32 	%rhs, %r22, 17;
	add.u32 	%r127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 13;
	shr.b32 	%rhs, %r22, 19;
	add.u32 	%r128, %lhs, %rhs;
	}
	shr.u32 	%r129, %r22, 10;
	xor.b32  	%r130, %r127, %r129;
	xor.b32  	%r131, %r130, %r128;
	shr.u32 	%r132, %r87, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 25;
	shr.b32 	%rhs, %r87, 7;
	add.u32 	%r133, %lhs, %rhs;
	}
	xor.b32  	%r134, %r133, %r132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 14;
	shr.b32 	%rhs, %r87, 18;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r136, %r134, %r135;
	add.s32 	%r137, %r92, %r86;
	add.s32 	%r138, %r137, %r131;
	add.s32 	%r25, %r138, %r136;
	shr.u32 	%r139, %r88, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r88, 25;
	shr.b32 	%rhs, %r88, 7;
	add.u32 	%r140, %lhs, %rhs;
	}
	xor.b32  	%r141, %r140, %r139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r88, 14;
	shr.b32 	%rhs, %r88, 18;
	add.u32 	%r142, %lhs, %rhs;
	}
	xor.b32  	%r26, %r141, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 15;
	shr.b32 	%rhs, %r25, 17;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 13;
	shr.b32 	%rhs, %r25, 19;
	add.u32 	%r144, %lhs, %rhs;
	}
	shr.u32 	%r145, %r25, 10;
	xor.b32  	%r146, %r143, %r145;
	xor.b32  	%r147, %r146, %r144;
	shr.u32 	%r148, %r89, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 25;
	shr.b32 	%rhs, %r89, 7;
	add.u32 	%r149, %lhs, %rhs;
	}
	xor.b32  	%r150, %r149, %r148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 14;
	shr.b32 	%rhs, %r89, 18;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r152, %r150, %r151;
	add.s32 	%r153, %r6, %r88;
	add.s32 	%r154, %r153, %r147;
	add.s32 	%r28, %r154, %r152;
	shr.u32 	%r155, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r156, %lhs, %rhs;
	}
	xor.b32  	%r157, %r156, %r155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r158, %lhs, %rhs;
	}
	xor.b32  	%r29, %r157, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 15;
	shr.b32 	%rhs, %r28, 17;
	add.u32 	%r159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 13;
	shr.b32 	%rhs, %r28, 19;
	add.u32 	%r160, %lhs, %rhs;
	}
	shr.u32 	%r161, %r28, 10;
	xor.b32  	%r162, %r159, %r161;
	xor.b32  	%r31, %r162, %r160;
	shr.u32 	%r163, %r90, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r90, 25;
	shr.b32 	%rhs, %r90, 7;
	add.u32 	%r164, %lhs, %rhs;
	}
	xor.b32  	%r165, %r164, %r163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r90, 14;
	shr.b32 	%rhs, %r90, 18;
	add.u32 	%r166, %lhs, %rhs;
	}
	xor.b32  	%r32, %r165, %r166;
	shr.u32 	%r167, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r168, %lhs, %rhs;
	}
	xor.b32  	%r169, %r168, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r33, %r169, %r170;
	shr.u32 	%r171, %r91, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r91, 25;
	shr.b32 	%rhs, %r91, 7;
	add.u32 	%r172, %lhs, %rhs;
	}
	xor.b32  	%r173, %r172, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r91, 14;
	shr.b32 	%rhs, %r91, 18;
	add.u32 	%r174, %lhs, %rhs;
	}
	xor.b32  	%r35, %r173, %r174;
	shr.u32 	%r175, %r4, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 25;
	shr.b32 	%rhs, %r4, 7;
	add.u32 	%r176, %lhs, %rhs;
	}
	xor.b32  	%r177, %r176, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 14;
	shr.b32 	%rhs, %r4, 18;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r36, %r177, %r178;
	shr.u32 	%r179, %r92, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r92, 25;
	shr.b32 	%rhs, %r92, 7;
	add.u32 	%r180, %lhs, %rhs;
	}
	xor.b32  	%r181, %r180, %r179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r92, 14;
	shr.b32 	%rhs, %r92, 18;
	add.u32 	%r182, %lhs, %rhs;
	}
	xor.b32  	%r38, %r181, %r182;
	shr.u32 	%r183, %r5, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 25;
	shr.b32 	%rhs, %r5, 7;
	add.u32 	%r184, %lhs, %rhs;
	}
	xor.b32  	%r185, %r184, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 14;
	shr.b32 	%rhs, %r5, 18;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r39, %r185, %r186;
	shr.u32 	%r187, %r6, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 25;
	shr.b32 	%rhs, %r6, 7;
	add.u32 	%r188, %lhs, %rhs;
	}
	xor.b32  	%r189, %r188, %r187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 14;
	shr.b32 	%rhs, %r6, 18;
	add.u32 	%r190, %lhs, %rhs;
	}
	xor.b32  	%r41, %r189, %r190;
	shr.u32 	%r191, %r7, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 25;
	shr.b32 	%rhs, %r7, 7;
	add.u32 	%r192, %lhs, %rhs;
	}
	xor.b32  	%r193, %r192, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 14;
	shr.b32 	%rhs, %r7, 18;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r42, %r193, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 25;
	shr.b32 	%rhs, %r22, 7;
	add.u32 	%r195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 14;
	shr.b32 	%rhs, %r22, 18;
	add.u32 	%r196, %lhs, %rhs;
	}
	shr.u32 	%r197, %r22, 3;
	xor.b32  	%r198, %r195, %r197;
	xor.b32  	%r43, %r198, %r196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 25;
	shr.b32 	%rhs, %r25, 7;
	add.u32 	%r199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 14;
	shr.b32 	%rhs, %r25, 18;
	add.u32 	%r200, %lhs, %rhs;
	}
	shr.u32 	%r201, %r25, 3;
	xor.b32  	%r202, %r199, %r201;
	xor.b32  	%r44, %r202, %r200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 25;
	shr.b32 	%rhs, %r28, 7;
	add.u32 	%r203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 14;
	shr.b32 	%rhs, %r28, 18;
	add.u32 	%r204, %lhs, %rhs;
	}
	shr.u32 	%r205, %r28, 3;
	xor.b32  	%r206, %r203, %r205;
	xor.b32  	%r45, %r206, %r204;
	mov.u32 	%r2224, 0;

BB5_3:
	ld.param.u32 	%r2223, [m01400_m16_param_25];
	add.s32 	%r2222, %r28, %r92;
	add.s32 	%r2221, %r25, %r91;
	add.s32 	%r2220, %r22, %r90;
	add.s32 	%r2219, %r7, %r89;
	add.s32 	%r2218, %r5, %r87;
	add.s32 	%r2217, %r4, %r85;
	add.s32 	%r2216, %r92, 1925078388;
	add.s32 	%r2215, %r91, 607225278;
	add.s32 	%r2214, %r90, -670586216;
	add.s32 	%r2213, %r89, -1841331548;
	add.s32 	%r2212, %r87, 961987163;
	add.s32 	%r2211, %r85, 1355179099;
	ld.param.u64 	%rd65, [m01400_m16_param_6];
	ld.param.u64 	%rd64, [m01400_m16_param_3];
	mul.wide.u32 	%rd22, %r2224, 4;
	add.s64 	%rd23, %rd64, %rd22;
	ld.const.u32 	%r207, [%rd23];
	or.b32  	%r208, %r207, %r8;
	add.s32 	%r209, %r208, %r9;
	add.s32 	%r210, %r209, %r10;
	add.s32 	%r211, %r209, 1665186679;
	add.s32 	%r212, %r210, -127882076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 26;
	shr.b32 	%rhs, %r211, 6;
	add.u32 	%r213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 21;
	shr.b32 	%rhs, %r211, 11;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r215, %r214, %r213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 7;
	shr.b32 	%rhs, %r211, 25;
	add.u32 	%r216, %lhs, %rhs;
	}
	xor.b32  	%r217, %r215, %r216;
	and.b32  	%r218, %r211, -905233677;
	xor.b32  	%r219, %r218, -1694144372;
	add.s32 	%r220, %r11, %r219;
	add.s32 	%r221, %r220, %r217;
	add.s32 	%r222, %r221, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 30;
	shr.b32 	%rhs, %r212, 2;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 19;
	shr.b32 	%rhs, %r212, 13;
	add.u32 	%r224, %lhs, %rhs;
	}
	xor.b32  	%r225, %r224, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 10;
	shr.b32 	%rhs, %r212, 22;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r227, %r225, %r226;
	xor.b32  	%r228, %r212, -1150833019;
	xor.b32  	%r229, %r212, 1779033703;
	and.b32  	%r230, %r229, %r228;
	xor.b32  	%r231, %r230, %r212;
	add.s32 	%r232, %r231, %r221;
	add.s32 	%r233, %r232, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 26;
	shr.b32 	%rhs, %r222, 6;
	add.u32 	%r234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 21;
	shr.b32 	%rhs, %r222, 11;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r236, %r235, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 7;
	shr.b32 	%rhs, %r222, 25;
	add.u32 	%r237, %lhs, %rhs;
	}
	xor.b32  	%r238, %r236, %r237;
	xor.b32  	%r239, %r211, 1359893119;
	and.b32  	%r240, %r222, %r239;
	xor.b32  	%r241, %r240, 1359893119;
	add.s32 	%r242, %r2211, %r241;
	add.s32 	%r243, %r242, %r238;
	add.s32 	%r244, %r243, -1150833019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 30;
	shr.b32 	%rhs, %r233, 2;
	add.u32 	%r245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 19;
	shr.b32 	%rhs, %r233, 13;
	add.u32 	%r246, %lhs, %rhs;
	}
	xor.b32  	%r247, %r246, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 10;
	shr.b32 	%rhs, %r233, 22;
	add.u32 	%r248, %lhs, %rhs;
	}
	xor.b32  	%r249, %r247, %r248;
	xor.b32  	%r250, %r233, 1779033703;
	xor.b32  	%r251, %r233, %r212;
	and.b32  	%r252, %r251, %r250;
	xor.b32  	%r253, %r252, %r233;
	add.s32 	%r254, %r253, %r243;
	add.s32 	%r255, %r254, %r249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 26;
	shr.b32 	%rhs, %r244, 6;
	add.u32 	%r256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 21;
	shr.b32 	%rhs, %r244, 11;
	add.u32 	%r257, %lhs, %rhs;
	}
	xor.b32  	%r258, %r257, %r256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 7;
	shr.b32 	%rhs, %r244, 25;
	add.u32 	%r259, %lhs, %rhs;
	}
	xor.b32  	%r260, %r258, %r259;
	xor.b32  	%r261, %r222, %r211;
	and.b32  	%r262, %r244, %r261;
	xor.b32  	%r263, %r262, %r211;
	add.s32 	%r264, %r13, %r263;
	add.s32 	%r265, %r264, %r260;
	add.s32 	%r266, %r265, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 30;
	shr.b32 	%rhs, %r255, 2;
	add.u32 	%r267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 19;
	shr.b32 	%rhs, %r255, 13;
	add.u32 	%r268, %lhs, %rhs;
	}
	xor.b32  	%r269, %r268, %r267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 10;
	shr.b32 	%rhs, %r255, 22;
	add.u32 	%r270, %lhs, %rhs;
	}
	xor.b32  	%r271, %r269, %r270;
	xor.b32  	%r272, %r255, %r212;
	xor.b32  	%r273, %r255, %r233;
	and.b32  	%r274, %r273, %r272;
	xor.b32  	%r275, %r274, %r255;
	add.s32 	%r276, %r275, %r265;
	add.s32 	%r277, %r276, %r271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r266, 26;
	shr.b32 	%rhs, %r266, 6;
	add.u32 	%r278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r266, 21;
	shr.b32 	%rhs, %r266, 11;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r280, %r279, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r266, 7;
	shr.b32 	%rhs, %r266, 25;
	add.u32 	%r281, %lhs, %rhs;
	}
	xor.b32  	%r282, %r280, %r281;
	xor.b32  	%r283, %r244, %r222;
	and.b32  	%r284, %r266, %r283;
	xor.b32  	%r285, %r284, %r222;
	add.s32 	%r286, %r2212, %r211;
	add.s32 	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r282;
	add.s32 	%r289, %r288, %r212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 30;
	shr.b32 	%rhs, %r277, 2;
	add.u32 	%r290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 19;
	shr.b32 	%rhs, %r277, 13;
	add.u32 	%r291, %lhs, %rhs;
	}
	xor.b32  	%r292, %r291, %r290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 10;
	shr.b32 	%rhs, %r277, 22;
	add.u32 	%r293, %lhs, %rhs;
	}
	xor.b32  	%r294, %r292, %r293;
	xor.b32  	%r295, %r277, %r233;
	xor.b32  	%r296, %r277, %r255;
	and.b32  	%r297, %r296, %r295;
	xor.b32  	%r298, %r297, %r277;
	add.s32 	%r299, %r298, %r288;
	add.s32 	%r300, %r299, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 26;
	shr.b32 	%rhs, %r289, 6;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 21;
	shr.b32 	%rhs, %r289, 11;
	add.u32 	%r302, %lhs, %rhs;
	}
	xor.b32  	%r303, %r302, %r301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 7;
	shr.b32 	%rhs, %r289, 25;
	add.u32 	%r304, %lhs, %rhs;
	}
	xor.b32  	%r305, %r303, %r304;
	xor.b32  	%r306, %r266, %r244;
	and.b32  	%r307, %r289, %r306;
	xor.b32  	%r308, %r307, %r244;
	add.s32 	%r309, %r15, %r222;
	add.s32 	%r310, %r309, %r308;
	add.s32 	%r311, %r310, %r305;
	add.s32 	%r312, %r311, %r233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 30;
	shr.b32 	%rhs, %r300, 2;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 19;
	shr.b32 	%rhs, %r300, 13;
	add.u32 	%r314, %lhs, %rhs;
	}
	xor.b32  	%r315, %r314, %r313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 10;
	shr.b32 	%rhs, %r300, 22;
	add.u32 	%r316, %lhs, %rhs;
	}
	xor.b32  	%r317, %r315, %r316;
	xor.b32  	%r318, %r300, %r255;
	xor.b32  	%r319, %r300, %r277;
	and.b32  	%r320, %r319, %r318;
	xor.b32  	%r321, %r320, %r300;
	add.s32 	%r322, %r321, %r311;
	add.s32 	%r323, %r322, %r317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 26;
	shr.b32 	%rhs, %r312, 6;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 21;
	shr.b32 	%rhs, %r312, 11;
	add.u32 	%r325, %lhs, %rhs;
	}
	xor.b32  	%r326, %r325, %r324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 7;
	shr.b32 	%rhs, %r312, 25;
	add.u32 	%r327, %lhs, %rhs;
	}
	xor.b32  	%r328, %r326, %r327;
	xor.b32  	%r329, %r289, %r266;
	and.b32  	%r330, %r312, %r329;
	xor.b32  	%r331, %r330, %r266;
	add.s32 	%r332, %r2213, %r244;
	add.s32 	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r328;
	add.s32 	%r335, %r334, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r323, 30;
	shr.b32 	%rhs, %r323, 2;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r323, 19;
	shr.b32 	%rhs, %r323, 13;
	add.u32 	%r337, %lhs, %rhs;
	}
	xor.b32  	%r338, %r337, %r336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r323, 10;
	shr.b32 	%rhs, %r323, 22;
	add.u32 	%r339, %lhs, %rhs;
	}
	xor.b32  	%r340, %r338, %r339;
	xor.b32  	%r341, %r323, %r277;
	xor.b32  	%r342, %r323, %r300;
	and.b32  	%r343, %r342, %r341;
	xor.b32  	%r344, %r343, %r323;
	add.s32 	%r345, %r344, %r334;
	add.s32 	%r346, %r345, %r340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 26;
	shr.b32 	%rhs, %r335, 6;
	add.u32 	%r347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 21;
	shr.b32 	%rhs, %r335, 11;
	add.u32 	%r348, %lhs, %rhs;
	}
	xor.b32  	%r349, %r348, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 7;
	shr.b32 	%rhs, %r335, 25;
	add.u32 	%r350, %lhs, %rhs;
	}
	xor.b32  	%r351, %r349, %r350;
	xor.b32  	%r352, %r312, %r289;
	and.b32  	%r353, %r335, %r352;
	xor.b32  	%r354, %r353, %r289;
	add.s32 	%r355, %r2, %r266;
	add.s32 	%r356, %r355, %r354;
	add.s32 	%r357, %r356, %r351;
	add.s32 	%r358, %r357, -1424204075;
	add.s32 	%r359, %r358, %r277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 30;
	shr.b32 	%rhs, %r346, 2;
	add.u32 	%r360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 19;
	shr.b32 	%rhs, %r346, 13;
	add.u32 	%r361, %lhs, %rhs;
	}
	xor.b32  	%r362, %r361, %r360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 10;
	shr.b32 	%rhs, %r346, 22;
	add.u32 	%r363, %lhs, %rhs;
	}
	xor.b32  	%r364, %r362, %r363;
	xor.b32  	%r365, %r346, %r300;
	xor.b32  	%r366, %r346, %r323;
	and.b32  	%r367, %r366, %r365;
	xor.b32  	%r368, %r367, %r346;
	add.s32 	%r369, %r368, %r358;
	add.s32 	%r370, %r369, %r364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 26;
	shr.b32 	%rhs, %r359, 6;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 21;
	shr.b32 	%rhs, %r359, 11;
	add.u32 	%r372, %lhs, %rhs;
	}
	xor.b32  	%r373, %r372, %r371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 7;
	shr.b32 	%rhs, %r359, 25;
	add.u32 	%r374, %lhs, %rhs;
	}
	xor.b32  	%r375, %r373, %r374;
	xor.b32  	%r376, %r335, %r312;
	and.b32  	%r377, %r359, %r376;
	xor.b32  	%r378, %r377, %r312;
	add.s32 	%r379, %r2214, %r289;
	add.s32 	%r380, %r379, %r378;
	add.s32 	%r381, %r380, %r375;
	add.s32 	%r382, %r381, %r300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 30;
	shr.b32 	%rhs, %r370, 2;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 19;
	shr.b32 	%rhs, %r370, 13;
	add.u32 	%r384, %lhs, %rhs;
	}
	xor.b32  	%r385, %r384, %r383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 10;
	shr.b32 	%rhs, %r370, 22;
	add.u32 	%r386, %lhs, %rhs;
	}
	xor.b32  	%r387, %r385, %r386;
	xor.b32  	%r388, %r370, %r323;
	xor.b32  	%r389, %r370, %r346;
	and.b32  	%r390, %r389, %r388;
	xor.b32  	%r391, %r390, %r370;
	add.s32 	%r392, %r391, %r381;
	add.s32 	%r393, %r392, %r387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 26;
	shr.b32 	%rhs, %r382, 6;
	add.u32 	%r394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 21;
	shr.b32 	%rhs, %r382, 11;
	add.u32 	%r395, %lhs, %rhs;
	}
	xor.b32  	%r396, %r395, %r394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 7;
	shr.b32 	%rhs, %r382, 25;
	add.u32 	%r397, %lhs, %rhs;
	}
	xor.b32  	%r398, %r396, %r397;
	xor.b32  	%r399, %r359, %r335;
	and.b32  	%r400, %r382, %r399;
	xor.b32  	%r401, %r400, %r335;
	add.s32 	%r402, %r3, %r312;
	add.s32 	%r403, %r402, %r401;
	add.s32 	%r404, %r403, %r398;
	add.s32 	%r405, %r404, 310598401;
	add.s32 	%r406, %r405, %r323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 30;
	shr.b32 	%rhs, %r393, 2;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 19;
	shr.b32 	%rhs, %r393, 13;
	add.u32 	%r408, %lhs, %rhs;
	}
	xor.b32  	%r409, %r408, %r407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 10;
	shr.b32 	%rhs, %r393, 22;
	add.u32 	%r410, %lhs, %rhs;
	}
	xor.b32  	%r411, %r409, %r410;
	xor.b32  	%r412, %r393, %r346;
	xor.b32  	%r413, %r393, %r370;
	and.b32  	%r414, %r413, %r412;
	xor.b32  	%r415, %r414, %r393;
	add.s32 	%r416, %r415, %r405;
	add.s32 	%r417, %r416, %r411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 26;
	shr.b32 	%rhs, %r406, 6;
	add.u32 	%r418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 21;
	shr.b32 	%rhs, %r406, 11;
	add.u32 	%r419, %lhs, %rhs;
	}
	xor.b32  	%r420, %r419, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 7;
	shr.b32 	%rhs, %r406, 25;
	add.u32 	%r421, %lhs, %rhs;
	}
	xor.b32  	%r422, %r420, %r421;
	xor.b32  	%r423, %r382, %r359;
	and.b32  	%r424, %r406, %r423;
	xor.b32  	%r425, %r424, %r359;
	add.s32 	%r426, %r2215, %r335;
	add.s32 	%r427, %r426, %r425;
	add.s32 	%r428, %r427, %r422;
	add.s32 	%r429, %r428, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 30;
	shr.b32 	%rhs, %r417, 2;
	add.u32 	%r430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 19;
	shr.b32 	%rhs, %r417, 13;
	add.u32 	%r431, %lhs, %rhs;
	}
	xor.b32  	%r432, %r431, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 10;
	shr.b32 	%rhs, %r417, 22;
	add.u32 	%r433, %lhs, %rhs;
	}
	xor.b32  	%r434, %r432, %r433;
	xor.b32  	%r435, %r417, %r370;
	xor.b32  	%r436, %r417, %r393;
	and.b32  	%r437, %r436, %r435;
	xor.b32  	%r438, %r437, %r417;
	add.s32 	%r439, %r438, %r428;
	add.s32 	%r440, %r439, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 26;
	shr.b32 	%rhs, %r429, 6;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 21;
	shr.b32 	%rhs, %r429, 11;
	add.u32 	%r442, %lhs, %rhs;
	}
	xor.b32  	%r443, %r442, %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 7;
	shr.b32 	%rhs, %r429, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	xor.b32  	%r445, %r443, %r444;
	xor.b32  	%r446, %r406, %r382;
	and.b32  	%r447, %r429, %r446;
	xor.b32  	%r448, %r447, %r382;
	add.s32 	%r449, %r4, %r359;
	add.s32 	%r450, %r449, %r448;
	add.s32 	%r451, %r450, %r445;
	add.s32 	%r452, %r451, 1426881987;
	add.s32 	%r453, %r452, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 30;
	shr.b32 	%rhs, %r440, 2;
	add.u32 	%r454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 19;
	shr.b32 	%rhs, %r440, 13;
	add.u32 	%r455, %lhs, %rhs;
	}
	xor.b32  	%r456, %r455, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 10;
	shr.b32 	%rhs, %r440, 22;
	add.u32 	%r457, %lhs, %rhs;
	}
	xor.b32  	%r458, %r456, %r457;
	xor.b32  	%r459, %r440, %r393;
	xor.b32  	%r460, %r440, %r417;
	and.b32  	%r461, %r460, %r459;
	xor.b32  	%r462, %r461, %r440;
	add.s32 	%r463, %r462, %r452;
	add.s32 	%r464, %r463, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 26;
	shr.b32 	%rhs, %r453, 6;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 21;
	shr.b32 	%rhs, %r453, 11;
	add.u32 	%r466, %lhs, %rhs;
	}
	xor.b32  	%r467, %r466, %r465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 7;
	shr.b32 	%rhs, %r453, 25;
	add.u32 	%r468, %lhs, %rhs;
	}
	xor.b32  	%r469, %r467, %r468;
	xor.b32  	%r470, %r429, %r406;
	and.b32  	%r471, %r453, %r470;
	xor.b32  	%r472, %r471, %r406;
	add.s32 	%r473, %r2216, %r382;
	add.s32 	%r474, %r473, %r472;
	add.s32 	%r475, %r474, %r469;
	add.s32 	%r476, %r475, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 30;
	shr.b32 	%rhs, %r464, 2;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 19;
	shr.b32 	%rhs, %r464, 13;
	add.u32 	%r478, %lhs, %rhs;
	}
	xor.b32  	%r479, %r478, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 10;
	shr.b32 	%rhs, %r464, 22;
	add.u32 	%r480, %lhs, %rhs;
	}
	xor.b32  	%r481, %r479, %r480;
	xor.b32  	%r482, %r464, %r417;
	xor.b32  	%r483, %r464, %r440;
	and.b32  	%r484, %r483, %r482;
	xor.b32  	%r485, %r484, %r464;
	add.s32 	%r486, %r485, %r475;
	add.s32 	%r487, %r486, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 26;
	shr.b32 	%rhs, %r476, 6;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 21;
	shr.b32 	%rhs, %r476, 11;
	add.u32 	%r489, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 7;
	shr.b32 	%rhs, %r476, 25;
	add.u32 	%r491, %lhs, %rhs;
	}
	xor.b32  	%r492, %r490, %r491;
	xor.b32  	%r493, %r453, %r429;
	and.b32  	%r494, %r476, %r493;
	xor.b32  	%r495, %r494, %r429;
	add.s32 	%r496, %r5, %r406;
	add.s32 	%r497, %r496, %r495;
	add.s32 	%r498, %r497, %r492;
	add.s32 	%r499, %r498, -2132889090;
	add.s32 	%r500, %r499, %r417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 30;
	shr.b32 	%rhs, %r487, 2;
	add.u32 	%r501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 19;
	shr.b32 	%rhs, %r487, 13;
	add.u32 	%r502, %lhs, %rhs;
	}
	xor.b32  	%r503, %r502, %r501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 10;
	shr.b32 	%rhs, %r487, 22;
	add.u32 	%r504, %lhs, %rhs;
	}
	xor.b32  	%r505, %r503, %r504;
	xor.b32  	%r506, %r487, %r440;
	xor.b32  	%r507, %r487, %r464;
	and.b32  	%r508, %r507, %r506;
	xor.b32  	%r509, %r508, %r487;
	add.s32 	%r510, %r509, %r499;
	add.s32 	%r511, %r510, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 26;
	shr.b32 	%rhs, %r500, 6;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 21;
	shr.b32 	%rhs, %r500, 11;
	add.u32 	%r513, %lhs, %rhs;
	}
	xor.b32  	%r514, %r513, %r512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 7;
	shr.b32 	%rhs, %r500, 25;
	add.u32 	%r515, %lhs, %rhs;
	}
	xor.b32  	%r516, %r514, %r515;
	xor.b32  	%r517, %r476, %r453;
	and.b32  	%r518, %r500, %r517;
	xor.b32  	%r519, %r518, %r453;
	add.s32 	%r520, %r6, %r429;
	add.s32 	%r521, %r520, %r519;
	add.s32 	%r522, %r521, %r516;
	add.s32 	%r523, %r522, -1680079193;
	add.s32 	%r524, %r523, %r440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 30;
	shr.b32 	%rhs, %r511, 2;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 19;
	shr.b32 	%rhs, %r511, 13;
	add.u32 	%r526, %lhs, %rhs;
	}
	xor.b32  	%r527, %r526, %r525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 10;
	shr.b32 	%rhs, %r511, 22;
	add.u32 	%r528, %lhs, %rhs;
	}
	xor.b32  	%r529, %r527, %r528;
	xor.b32  	%r530, %r511, %r464;
	xor.b32  	%r531, %r511, %r487;
	and.b32  	%r532, %r531, %r530;
	xor.b32  	%r533, %r532, %r511;
	add.s32 	%r534, %r533, %r523;
	add.s32 	%r535, %r534, %r529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 26;
	shr.b32 	%rhs, %r524, 6;
	add.u32 	%r536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 21;
	shr.b32 	%rhs, %r524, 11;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r537, %r536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 7;
	shr.b32 	%rhs, %r524, 25;
	add.u32 	%r539, %lhs, %rhs;
	}
	xor.b32  	%r540, %r538, %r539;
	xor.b32  	%r541, %r500, %r476;
	and.b32  	%r542, %r524, %r541;
	xor.b32  	%r543, %r542, %r476;
	add.s32 	%r544, %r7, %r453;
	add.s32 	%r545, %r544, %r543;
	add.s32 	%r546, %r545, %r540;
	add.s32 	%r547, %r546, -1046744716;
	add.s32 	%r548, %r547, %r464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 30;
	shr.b32 	%rhs, %r535, 2;
	add.u32 	%r549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 19;
	shr.b32 	%rhs, %r535, 13;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r550, %r549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 10;
	shr.b32 	%rhs, %r535, 22;
	add.u32 	%r552, %lhs, %rhs;
	}
	xor.b32  	%r553, %r551, %r552;
	xor.b32  	%r554, %r535, %r487;
	xor.b32  	%r555, %r535, %r511;
	and.b32  	%r556, %r555, %r554;
	xor.b32  	%r557, %r556, %r535;
	add.s32 	%r558, %r557, %r547;
	add.s32 	%r559, %r558, %r553;
	add.s32 	%r560, %r208, %r3;
	add.s32 	%r561, %r560, %r20;
	add.s32 	%r562, %r561, %r21;
	xor.b32  	%r563, %r524, %r500;
	and.b32  	%r564, %r548, %r563;
	xor.b32  	%r565, %r564, %r500;
	add.s32 	%r566, %r476, %r565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 26;
	shr.b32 	%rhs, %r548, 6;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 21;
	shr.b32 	%rhs, %r548, 11;
	add.u32 	%r568, %lhs, %rhs;
	}
	xor.b32  	%r569, %r568, %r567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 7;
	shr.b32 	%rhs, %r548, 25;
	add.u32 	%r570, %lhs, %rhs;
	}
	xor.b32  	%r571, %r569, %r570;
	add.s32 	%r572, %r566, %r562;
	add.s32 	%r573, %r572, %r571;
	add.s32 	%r574, %r573, -459576895;
	add.s32 	%r575, %r574, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 30;
	shr.b32 	%rhs, %r559, 2;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 19;
	shr.b32 	%rhs, %r559, 13;
	add.u32 	%r577, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 10;
	shr.b32 	%rhs, %r559, 22;
	add.u32 	%r579, %lhs, %rhs;
	}
	xor.b32  	%r580, %r578, %r579;
	xor.b32  	%r581, %r559, %r511;
	xor.b32  	%r582, %r559, %r535;
	and.b32  	%r583, %r582, %r581;
	xor.b32  	%r584, %r583, %r559;
	add.s32 	%r585, %r574, %r584;
	add.s32 	%r586, %r585, %r580;
	xor.b32  	%r587, %r548, %r524;
	and.b32  	%r588, %r575, %r587;
	xor.b32  	%r589, %r588, %r524;
	add.s32 	%r590, %r500, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 26;
	shr.b32 	%rhs, %r575, 6;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 21;
	shr.b32 	%rhs, %r575, 11;
	add.u32 	%r592, %lhs, %rhs;
	}
	xor.b32  	%r593, %r592, %r591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 7;
	shr.b32 	%rhs, %r575, 25;
	add.u32 	%r594, %lhs, %rhs;
	}
	xor.b32  	%r595, %r593, %r594;
	add.s32 	%r596, %r590, %r22;
	add.s32 	%r597, %r596, %r595;
	add.s32 	%r598, %r597, -272742522;
	add.s32 	%r599, %r598, %r511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 30;
	shr.b32 	%rhs, %r586, 2;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 19;
	shr.b32 	%rhs, %r586, 13;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r601, %r600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 10;
	shr.b32 	%rhs, %r586, 22;
	add.u32 	%r603, %lhs, %rhs;
	}
	xor.b32  	%r604, %r602, %r603;
	xor.b32  	%r605, %r586, %r535;
	xor.b32  	%r606, %r586, %r559;
	and.b32  	%r607, %r606, %r605;
	xor.b32  	%r608, %r607, %r586;
	add.s32 	%r609, %r598, %r608;
	add.s32 	%r610, %r609, %r604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 15;
	shr.b32 	%rhs, %r562, 17;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 13;
	shr.b32 	%rhs, %r562, 19;
	add.u32 	%r612, %lhs, %rhs;
	}
	shr.u32 	%r613, %r562, 10;
	xor.b32  	%r614, %r611, %r613;
	xor.b32  	%r615, %r614, %r612;
	add.s32 	%r616, %r2217, %r615;
	add.s32 	%r617, %r616, %r23;
	xor.b32  	%r618, %r575, %r548;
	and.b32  	%r619, %r599, %r618;
	xor.b32  	%r620, %r619, %r548;
	add.s32 	%r621, %r524, %r620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 26;
	shr.b32 	%rhs, %r599, 6;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 21;
	shr.b32 	%rhs, %r599, 11;
	add.u32 	%r623, %lhs, %rhs;
	}
	xor.b32  	%r624, %r623, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 7;
	shr.b32 	%rhs, %r599, 25;
	add.u32 	%r625, %lhs, %rhs;
	}
	xor.b32  	%r626, %r624, %r625;
	add.s32 	%r627, %r621, %r617;
	add.s32 	%r628, %r627, %r626;
	add.s32 	%r629, %r628, 264347078;
	add.s32 	%r630, %r629, %r535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 30;
	shr.b32 	%rhs, %r610, 2;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 19;
	shr.b32 	%rhs, %r610, 13;
	add.u32 	%r632, %lhs, %rhs;
	}
	xor.b32  	%r633, %r632, %r631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 10;
	shr.b32 	%rhs, %r610, 22;
	add.u32 	%r634, %lhs, %rhs;
	}
	xor.b32  	%r635, %r633, %r634;
	xor.b32  	%r636, %r610, %r559;
	xor.b32  	%r637, %r610, %r586;
	and.b32  	%r638, %r637, %r636;
	xor.b32  	%r639, %r638, %r610;
	add.s32 	%r640, %r629, %r639;
	add.s32 	%r641, %r640, %r635;
	xor.b32  	%r642, %r599, %r575;
	and.b32  	%r643, %r630, %r642;
	xor.b32  	%r644, %r643, %r575;
	add.s32 	%r645, %r548, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 26;
	shr.b32 	%rhs, %r630, 6;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 21;
	shr.b32 	%rhs, %r630, 11;
	add.u32 	%r647, %lhs, %rhs;
	}
	xor.b32  	%r648, %r647, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 7;
	shr.b32 	%rhs, %r630, 25;
	add.u32 	%r649, %lhs, %rhs;
	}
	xor.b32  	%r650, %r648, %r649;
	add.s32 	%r651, %r645, %r25;
	add.s32 	%r652, %r651, %r650;
	add.s32 	%r653, %r652, 604807628;
	add.s32 	%r654, %r653, %r559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 30;
	shr.b32 	%rhs, %r641, 2;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 19;
	shr.b32 	%rhs, %r641, 13;
	add.u32 	%r656, %lhs, %rhs;
	}
	xor.b32  	%r657, %r656, %r655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 10;
	shr.b32 	%rhs, %r641, 22;
	add.u32 	%r658, %lhs, %rhs;
	}
	xor.b32  	%r659, %r657, %r658;
	xor.b32  	%r660, %r641, %r586;
	xor.b32  	%r661, %r641, %r610;
	and.b32  	%r662, %r661, %r660;
	xor.b32  	%r663, %r662, %r641;
	add.s32 	%r664, %r653, %r663;
	add.s32 	%r665, %r664, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 15;
	shr.b32 	%rhs, %r617, 17;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 13;
	shr.b32 	%rhs, %r617, 19;
	add.u32 	%r667, %lhs, %rhs;
	}
	shr.u32 	%r668, %r617, 10;
	xor.b32  	%r669, %r666, %r668;
	xor.b32  	%r670, %r669, %r667;
	add.s32 	%r671, %r2218, %r670;
	add.s32 	%r672, %r671, %r26;
	xor.b32  	%r673, %r630, %r599;
	and.b32  	%r674, %r654, %r673;
	xor.b32  	%r675, %r674, %r599;
	add.s32 	%r676, %r575, %r675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 26;
	shr.b32 	%rhs, %r654, 6;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 21;
	shr.b32 	%rhs, %r654, 11;
	add.u32 	%r678, %lhs, %rhs;
	}
	xor.b32  	%r679, %r678, %r677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 7;
	shr.b32 	%rhs, %r654, 25;
	add.u32 	%r680, %lhs, %rhs;
	}
	xor.b32  	%r681, %r679, %r680;
	add.s32 	%r682, %r676, %r672;
	add.s32 	%r683, %r682, %r681;
	add.s32 	%r684, %r683, 770255983;
	add.s32 	%r685, %r684, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 30;
	shr.b32 	%rhs, %r665, 2;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 19;
	shr.b32 	%rhs, %r665, 13;
	add.u32 	%r687, %lhs, %rhs;
	}
	xor.b32  	%r688, %r687, %r686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 10;
	shr.b32 	%rhs, %r665, 22;
	add.u32 	%r689, %lhs, %rhs;
	}
	xor.b32  	%r690, %r688, %r689;
	xor.b32  	%r691, %r665, %r610;
	xor.b32  	%r692, %r665, %r641;
	and.b32  	%r693, %r692, %r691;
	xor.b32  	%r694, %r693, %r665;
	add.s32 	%r695, %r684, %r694;
	add.s32 	%r696, %r695, %r690;
	xor.b32  	%r697, %r654, %r630;
	and.b32  	%r698, %r685, %r697;
	xor.b32  	%r699, %r698, %r630;
	add.s32 	%r700, %r599, %r699;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 26;
	shr.b32 	%rhs, %r685, 6;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 21;
	shr.b32 	%rhs, %r685, 11;
	add.u32 	%r702, %lhs, %rhs;
	}
	xor.b32  	%r703, %r702, %r701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 7;
	shr.b32 	%rhs, %r685, 25;
	add.u32 	%r704, %lhs, %rhs;
	}
	xor.b32  	%r705, %r703, %r704;
	add.s32 	%r706, %r700, %r28;
	add.s32 	%r707, %r706, %r705;
	add.s32 	%r708, %r707, 1249150122;
	add.s32 	%r709, %r708, %r610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 30;
	shr.b32 	%rhs, %r696, 2;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 19;
	shr.b32 	%rhs, %r696, 13;
	add.u32 	%r711, %lhs, %rhs;
	}
	xor.b32  	%r712, %r711, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 10;
	shr.b32 	%rhs, %r696, 22;
	add.u32 	%r713, %lhs, %rhs;
	}
	xor.b32  	%r714, %r712, %r713;
	xor.b32  	%r715, %r696, %r641;
	xor.b32  	%r716, %r696, %r665;
	and.b32  	%r717, %r716, %r715;
	xor.b32  	%r718, %r717, %r696;
	add.s32 	%r719, %r708, %r718;
	add.s32 	%r720, %r719, %r714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 15;
	shr.b32 	%rhs, %r672, 17;
	add.u32 	%r721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 13;
	shr.b32 	%rhs, %r672, 19;
	add.u32 	%r722, %lhs, %rhs;
	}
	shr.u32 	%r723, %r672, 10;
	xor.b32  	%r724, %r721, %r723;
	xor.b32  	%r725, %r724, %r722;
	add.s32 	%r726, %r2219, %r725;
	add.s32 	%r727, %r726, %r29;
	xor.b32  	%r728, %r685, %r654;
	and.b32  	%r729, %r709, %r728;
	xor.b32  	%r730, %r729, %r654;
	add.s32 	%r731, %r630, %r730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 26;
	shr.b32 	%rhs, %r709, 6;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 21;
	shr.b32 	%rhs, %r709, 11;
	add.u32 	%r733, %lhs, %rhs;
	}
	xor.b32  	%r734, %r733, %r732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 7;
	shr.b32 	%rhs, %r709, 25;
	add.u32 	%r735, %lhs, %rhs;
	}
	xor.b32  	%r736, %r734, %r735;
	add.s32 	%r737, %r731, %r727;
	add.s32 	%r738, %r737, %r736;
	add.s32 	%r739, %r738, 1555081692;
	add.s32 	%r740, %r739, %r641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 30;
	shr.b32 	%rhs, %r720, 2;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 19;
	shr.b32 	%rhs, %r720, 13;
	add.u32 	%r742, %lhs, %rhs;
	}
	xor.b32  	%r743, %r742, %r741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 10;
	shr.b32 	%rhs, %r720, 22;
	add.u32 	%r744, %lhs, %rhs;
	}
	xor.b32  	%r745, %r743, %r744;
	xor.b32  	%r746, %r720, %r665;
	xor.b32  	%r747, %r720, %r696;
	and.b32  	%r748, %r747, %r746;
	xor.b32  	%r749, %r748, %r720;
	add.s32 	%r750, %r739, %r749;
	add.s32 	%r751, %r750, %r745;
	add.s32 	%r752, %r562, %r2;
	add.s32 	%r753, %r752, %r31;
	add.s32 	%r754, %r753, %r32;
	xor.b32  	%r755, %r709, %r685;
	and.b32  	%r756, %r740, %r755;
	xor.b32  	%r757, %r756, %r685;
	add.s32 	%r758, %r654, %r757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 26;
	shr.b32 	%rhs, %r740, 6;
	add.u32 	%r759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 21;
	shr.b32 	%rhs, %r740, 11;
	add.u32 	%r760, %lhs, %rhs;
	}
	xor.b32  	%r761, %r760, %r759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 7;
	shr.b32 	%rhs, %r740, 25;
	add.u32 	%r762, %lhs, %rhs;
	}
	xor.b32  	%r763, %r761, %r762;
	add.s32 	%r764, %r758, %r754;
	add.s32 	%r765, %r764, %r763;
	add.s32 	%r766, %r765, 1996064986;
	add.s32 	%r767, %r766, %r665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 30;
	shr.b32 	%rhs, %r751, 2;
	add.u32 	%r768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 19;
	shr.b32 	%rhs, %r751, 13;
	add.u32 	%r769, %lhs, %rhs;
	}
	xor.b32  	%r770, %r769, %r768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 10;
	shr.b32 	%rhs, %r751, 22;
	add.u32 	%r771, %lhs, %rhs;
	}
	xor.b32  	%r772, %r770, %r771;
	xor.b32  	%r773, %r751, %r696;
	xor.b32  	%r774, %r751, %r720;
	and.b32  	%r775, %r774, %r773;
	xor.b32  	%r776, %r775, %r751;
	add.s32 	%r777, %r766, %r776;
	add.s32 	%r778, %r777, %r772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r727, 15;
	shr.b32 	%rhs, %r727, 17;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r727, 13;
	shr.b32 	%rhs, %r727, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	shr.u32 	%r781, %r727, 10;
	xor.b32  	%r782, %r779, %r781;
	xor.b32  	%r783, %r782, %r780;
	add.s32 	%r784, %r2220, %r783;
	add.s32 	%r785, %r784, %r33;
	xor.b32  	%r786, %r740, %r709;
	and.b32  	%r787, %r767, %r786;
	xor.b32  	%r788, %r787, %r709;
	add.s32 	%r789, %r685, %r788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 26;
	shr.b32 	%rhs, %r767, 6;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 21;
	shr.b32 	%rhs, %r767, 11;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r791, %r790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 7;
	shr.b32 	%rhs, %r767, 25;
	add.u32 	%r793, %lhs, %rhs;
	}
	xor.b32  	%r794, %r792, %r793;
	add.s32 	%r795, %r789, %r785;
	add.s32 	%r796, %r795, %r794;
	add.s32 	%r797, %r796, -1740746414;
	add.s32 	%r798, %r797, %r696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 30;
	shr.b32 	%rhs, %r778, 2;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 19;
	shr.b32 	%rhs, %r778, 13;
	add.u32 	%r800, %lhs, %rhs;
	}
	xor.b32  	%r801, %r800, %r799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 10;
	shr.b32 	%rhs, %r778, 22;
	add.u32 	%r802, %lhs, %rhs;
	}
	xor.b32  	%r803, %r801, %r802;
	xor.b32  	%r804, %r778, %r720;
	xor.b32  	%r805, %r778, %r751;
	and.b32  	%r806, %r805, %r804;
	xor.b32  	%r807, %r806, %r778;
	add.s32 	%r808, %r797, %r807;
	add.s32 	%r809, %r808, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 15;
	shr.b32 	%rhs, %r754, 17;
	add.u32 	%r810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 13;
	shr.b32 	%rhs, %r754, 19;
	add.u32 	%r811, %lhs, %rhs;
	}
	shr.u32 	%r812, %r754, 10;
	xor.b32  	%r813, %r810, %r812;
	xor.b32  	%r814, %r813, %r811;
	add.s32 	%r815, %r617, %r3;
	add.s32 	%r816, %r815, %r814;
	add.s32 	%r817, %r816, %r35;
	xor.b32  	%r818, %r767, %r740;
	and.b32  	%r819, %r798, %r818;
	xor.b32  	%r820, %r819, %r740;
	add.s32 	%r821, %r709, %r820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 26;
	shr.b32 	%rhs, %r798, 6;
	add.u32 	%r822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 21;
	shr.b32 	%rhs, %r798, 11;
	add.u32 	%r823, %lhs, %rhs;
	}
	xor.b32  	%r824, %r823, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 7;
	shr.b32 	%rhs, %r798, 25;
	add.u32 	%r825, %lhs, %rhs;
	}
	xor.b32  	%r826, %r824, %r825;
	add.s32 	%r827, %r821, %r817;
	add.s32 	%r828, %r827, %r826;
	add.s32 	%r829, %r828, -1473132947;
	add.s32 	%r830, %r829, %r720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 30;
	shr.b32 	%rhs, %r809, 2;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 19;
	shr.b32 	%rhs, %r809, 13;
	add.u32 	%r832, %lhs, %rhs;
	}
	xor.b32  	%r833, %r832, %r831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 10;
	shr.b32 	%rhs, %r809, 22;
	add.u32 	%r834, %lhs, %rhs;
	}
	xor.b32  	%r835, %r833, %r834;
	xor.b32  	%r836, %r809, %r751;
	xor.b32  	%r837, %r809, %r778;
	and.b32  	%r838, %r837, %r836;
	xor.b32  	%r839, %r838, %r809;
	add.s32 	%r840, %r829, %r839;
	add.s32 	%r841, %r840, %r835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 15;
	shr.b32 	%rhs, %r785, 17;
	add.u32 	%r842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 13;
	shr.b32 	%rhs, %r785, 19;
	add.u32 	%r843, %lhs, %rhs;
	}
	shr.u32 	%r844, %r785, 10;
	xor.b32  	%r845, %r842, %r844;
	xor.b32  	%r846, %r845, %r843;
	add.s32 	%r847, %r2221, %r846;
	add.s32 	%r848, %r847, %r36;
	xor.b32  	%r849, %r798, %r767;
	and.b32  	%r850, %r830, %r849;
	xor.b32  	%r851, %r850, %r767;
	add.s32 	%r852, %r740, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 26;
	shr.b32 	%rhs, %r830, 6;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 21;
	shr.b32 	%rhs, %r830, 11;
	add.u32 	%r854, %lhs, %rhs;
	}
	xor.b32  	%r855, %r854, %r853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 7;
	shr.b32 	%rhs, %r830, 25;
	add.u32 	%r856, %lhs, %rhs;
	}
	xor.b32  	%r857, %r855, %r856;
	add.s32 	%r858, %r852, %r848;
	add.s32 	%r859, %r858, %r857;
	add.s32 	%r860, %r859, -1341970488;
	add.s32 	%r861, %r860, %r751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 30;
	shr.b32 	%rhs, %r841, 2;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 19;
	shr.b32 	%rhs, %r841, 13;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r863, %r862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 10;
	shr.b32 	%rhs, %r841, 22;
	add.u32 	%r865, %lhs, %rhs;
	}
	xor.b32  	%r866, %r864, %r865;
	xor.b32  	%r867, %r841, %r778;
	xor.b32  	%r868, %r841, %r809;
	and.b32  	%r869, %r868, %r867;
	xor.b32  	%r870, %r869, %r841;
	add.s32 	%r871, %r860, %r870;
	add.s32 	%r872, %r871, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 15;
	shr.b32 	%rhs, %r817, 17;
	add.u32 	%r873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 13;
	shr.b32 	%rhs, %r817, 19;
	add.u32 	%r874, %lhs, %rhs;
	}
	shr.u32 	%r875, %r817, 10;
	xor.b32  	%r876, %r873, %r875;
	xor.b32  	%r877, %r876, %r874;
	add.s32 	%r878, %r672, %r4;
	add.s32 	%r879, %r878, %r877;
	add.s32 	%r880, %r879, %r38;
	xor.b32  	%r881, %r830, %r798;
	and.b32  	%r882, %r861, %r881;
	xor.b32  	%r883, %r882, %r798;
	add.s32 	%r884, %r767, %r883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 26;
	shr.b32 	%rhs, %r861, 6;
	add.u32 	%r885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 21;
	shr.b32 	%rhs, %r861, 11;
	add.u32 	%r886, %lhs, %rhs;
	}
	xor.b32  	%r887, %r886, %r885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 7;
	shr.b32 	%rhs, %r861, 25;
	add.u32 	%r888, %lhs, %rhs;
	}
	xor.b32  	%r889, %r887, %r888;
	add.s32 	%r890, %r884, %r880;
	add.s32 	%r891, %r890, %r889;
	add.s32 	%r892, %r891, -1084653625;
	add.s32 	%r893, %r892, %r778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 30;
	shr.b32 	%rhs, %r872, 2;
	add.u32 	%r894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 19;
	shr.b32 	%rhs, %r872, 13;
	add.u32 	%r895, %lhs, %rhs;
	}
	xor.b32  	%r896, %r895, %r894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 10;
	shr.b32 	%rhs, %r872, 22;
	add.u32 	%r897, %lhs, %rhs;
	}
	xor.b32  	%r898, %r896, %r897;
	xor.b32  	%r899, %r872, %r809;
	xor.b32  	%r900, %r872, %r841;
	and.b32  	%r901, %r900, %r899;
	xor.b32  	%r902, %r901, %r872;
	add.s32 	%r903, %r892, %r902;
	add.s32 	%r904, %r903, %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 15;
	shr.b32 	%rhs, %r848, 17;
	add.u32 	%r905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 13;
	shr.b32 	%rhs, %r848, 19;
	add.u32 	%r906, %lhs, %rhs;
	}
	shr.u32 	%r907, %r848, 10;
	xor.b32  	%r908, %r905, %r907;
	xor.b32  	%r909, %r908, %r906;
	add.s32 	%r910, %r2222, %r909;
	add.s32 	%r911, %r910, %r39;
	xor.b32  	%r912, %r861, %r830;
	and.b32  	%r913, %r893, %r912;
	xor.b32  	%r914, %r913, %r830;
	add.s32 	%r915, %r798, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 26;
	shr.b32 	%rhs, %r893, 6;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 21;
	shr.b32 	%rhs, %r893, 11;
	add.u32 	%r917, %lhs, %rhs;
	}
	xor.b32  	%r918, %r917, %r916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 7;
	shr.b32 	%rhs, %r893, 25;
	add.u32 	%r919, %lhs, %rhs;
	}
	xor.b32  	%r920, %r918, %r919;
	add.s32 	%r921, %r915, %r911;
	add.s32 	%r922, %r921, %r920;
	add.s32 	%r923, %r922, -958395405;
	add.s32 	%r924, %r923, %r809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 30;
	shr.b32 	%rhs, %r904, 2;
	add.u32 	%r925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 19;
	shr.b32 	%rhs, %r904, 13;
	add.u32 	%r926, %lhs, %rhs;
	}
	xor.b32  	%r927, %r926, %r925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 10;
	shr.b32 	%rhs, %r904, 22;
	add.u32 	%r928, %lhs, %rhs;
	}
	xor.b32  	%r929, %r927, %r928;
	xor.b32  	%r930, %r904, %r841;
	xor.b32  	%r931, %r904, %r872;
	and.b32  	%r932, %r931, %r930;
	xor.b32  	%r933, %r932, %r904;
	add.s32 	%r934, %r923, %r933;
	add.s32 	%r935, %r934, %r929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 15;
	shr.b32 	%rhs, %r880, 17;
	add.u32 	%r936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 13;
	shr.b32 	%rhs, %r880, 19;
	add.u32 	%r937, %lhs, %rhs;
	}
	shr.u32 	%r938, %r880, 10;
	xor.b32  	%r939, %r936, %r938;
	xor.b32  	%r940, %r939, %r937;
	add.s32 	%r941, %r727, %r5;
	add.s32 	%r942, %r941, %r940;
	add.s32 	%r943, %r942, %r41;
	xor.b32  	%r944, %r893, %r861;
	and.b32  	%r945, %r924, %r944;
	xor.b32  	%r946, %r945, %r861;
	add.s32 	%r947, %r830, %r946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 26;
	shr.b32 	%rhs, %r924, 6;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 21;
	shr.b32 	%rhs, %r924, 11;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 7;
	shr.b32 	%rhs, %r924, 25;
	add.u32 	%r951, %lhs, %rhs;
	}
	xor.b32  	%r952, %r950, %r951;
	add.s32 	%r953, %r947, %r943;
	add.s32 	%r954, %r953, %r952;
	add.s32 	%r955, %r954, -710438585;
	add.s32 	%r956, %r955, %r841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 30;
	shr.b32 	%rhs, %r935, 2;
	add.u32 	%r957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 19;
	shr.b32 	%rhs, %r935, 13;
	add.u32 	%r958, %lhs, %rhs;
	}
	xor.b32  	%r959, %r958, %r957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 10;
	shr.b32 	%rhs, %r935, 22;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r959, %r960;
	xor.b32  	%r962, %r935, %r872;
	xor.b32  	%r963, %r935, %r904;
	and.b32  	%r964, %r963, %r962;
	xor.b32  	%r965, %r964, %r935;
	add.s32 	%r966, %r955, %r965;
	add.s32 	%r967, %r966, %r961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 15;
	shr.b32 	%rhs, %r911, 17;
	add.u32 	%r968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 13;
	shr.b32 	%rhs, %r911, 19;
	add.u32 	%r969, %lhs, %rhs;
	}
	shr.u32 	%r970, %r911, 10;
	xor.b32  	%r971, %r968, %r970;
	xor.b32  	%r972, %r971, %r969;
	add.s32 	%r973, %r754, %r6;
	add.s32 	%r974, %r973, %r972;
	add.s32 	%r975, %r974, %r42;
	xor.b32  	%r976, %r924, %r893;
	and.b32  	%r977, %r956, %r976;
	xor.b32  	%r978, %r977, %r893;
	add.s32 	%r979, %r861, %r978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 26;
	shr.b32 	%rhs, %r956, 6;
	add.u32 	%r980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 21;
	shr.b32 	%rhs, %r956, 11;
	add.u32 	%r981, %lhs, %rhs;
	}
	xor.b32  	%r982, %r981, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 7;
	shr.b32 	%rhs, %r956, 25;
	add.u32 	%r983, %lhs, %rhs;
	}
	xor.b32  	%r984, %r982, %r983;
	add.s32 	%r985, %r979, %r975;
	add.s32 	%r986, %r985, %r984;
	add.s32 	%r987, %r986, 113926993;
	add.s32 	%r988, %r987, %r872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 30;
	shr.b32 	%rhs, %r967, 2;
	add.u32 	%r989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 19;
	shr.b32 	%rhs, %r967, 13;
	add.u32 	%r990, %lhs, %rhs;
	}
	xor.b32  	%r991, %r990, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 10;
	shr.b32 	%rhs, %r967, 22;
	add.u32 	%r992, %lhs, %rhs;
	}
	xor.b32  	%r993, %r991, %r992;
	xor.b32  	%r994, %r967, %r904;
	xor.b32  	%r995, %r967, %r935;
	and.b32  	%r996, %r995, %r994;
	xor.b32  	%r997, %r996, %r967;
	add.s32 	%r998, %r987, %r997;
	add.s32 	%r999, %r998, %r993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 15;
	shr.b32 	%rhs, %r943, 17;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 13;
	shr.b32 	%rhs, %r943, 19;
	add.u32 	%r1001, %lhs, %rhs;
	}
	shr.u32 	%r1002, %r943, 10;
	xor.b32  	%r1003, %r1000, %r1002;
	xor.b32  	%r1004, %r1003, %r1001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 25;
	shr.b32 	%rhs, %r562, 7;
	add.u32 	%r1005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 14;
	shr.b32 	%rhs, %r562, 18;
	add.u32 	%r1006, %lhs, %rhs;
	}
	shr.u32 	%r1007, %r562, 3;
	xor.b32  	%r1008, %r1005, %r1007;
	xor.b32  	%r1009, %r1008, %r1006;
	add.s32 	%r1010, %r785, %r7;
	add.s32 	%r1011, %r1010, %r1004;
	add.s32 	%r1012, %r1011, %r1009;
	xor.b32  	%r1013, %r956, %r924;
	and.b32  	%r1014, %r988, %r1013;
	xor.b32  	%r1015, %r1014, %r924;
	add.s32 	%r1016, %r893, %r1015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 26;
	shr.b32 	%rhs, %r988, 6;
	add.u32 	%r1017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 21;
	shr.b32 	%rhs, %r988, 11;
	add.u32 	%r1018, %lhs, %rhs;
	}
	xor.b32  	%r1019, %r1018, %r1017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 7;
	shr.b32 	%rhs, %r988, 25;
	add.u32 	%r1020, %lhs, %rhs;
	}
	xor.b32  	%r1021, %r1019, %r1020;
	add.s32 	%r1022, %r1016, %r1012;
	add.s32 	%r1023, %r1022, %r1021;
	add.s32 	%r1024, %r1023, 338241895;
	add.s32 	%r1025, %r1024, %r904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 30;
	shr.b32 	%rhs, %r999, 2;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 19;
	shr.b32 	%rhs, %r999, 13;
	add.u32 	%r1027, %lhs, %rhs;
	}
	xor.b32  	%r1028, %r1027, %r1026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 10;
	shr.b32 	%rhs, %r999, 22;
	add.u32 	%r1029, %lhs, %rhs;
	}
	xor.b32  	%r1030, %r1028, %r1029;
	xor.b32  	%r1031, %r999, %r935;
	xor.b32  	%r1032, %r999, %r967;
	and.b32  	%r1033, %r1032, %r1031;
	xor.b32  	%r1034, %r1033, %r999;
	add.s32 	%r1035, %r1024, %r1034;
	add.s32 	%r1036, %r1035, %r1030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 15;
	shr.b32 	%rhs, %r975, 17;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 13;
	shr.b32 	%rhs, %r975, 19;
	add.u32 	%r1038, %lhs, %rhs;
	}
	shr.u32 	%r1039, %r975, 10;
	xor.b32  	%r1040, %r1037, %r1039;
	xor.b32  	%r1041, %r1040, %r1038;
	add.s32 	%r1042, %r817, %r562;
	add.s32 	%r1043, %r1042, %r1041;
	add.s32 	%r1044, %r1043, %r43;
	xor.b32  	%r1045, %r988, %r956;
	and.b32  	%r1046, %r1025, %r1045;
	xor.b32  	%r1047, %r1046, %r956;
	add.s32 	%r1048, %r924, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 26;
	shr.b32 	%rhs, %r1025, 6;
	add.u32 	%r1049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 21;
	shr.b32 	%rhs, %r1025, 11;
	add.u32 	%r1050, %lhs, %rhs;
	}
	xor.b32  	%r1051, %r1050, %r1049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 7;
	shr.b32 	%rhs, %r1025, 25;
	add.u32 	%r1052, %lhs, %rhs;
	}
	xor.b32  	%r1053, %r1051, %r1052;
	add.s32 	%r1054, %r1048, %r1044;
	add.s32 	%r1055, %r1054, %r1053;
	add.s32 	%r1056, %r1055, 666307205;
	add.s32 	%r1057, %r1056, %r935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 30;
	shr.b32 	%rhs, %r1036, 2;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 19;
	shr.b32 	%rhs, %r1036, 13;
	add.u32 	%r1059, %lhs, %rhs;
	}
	xor.b32  	%r1060, %r1059, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 10;
	shr.b32 	%rhs, %r1036, 22;
	add.u32 	%r1061, %lhs, %rhs;
	}
	xor.b32  	%r1062, %r1060, %r1061;
	xor.b32  	%r1063, %r1036, %r967;
	xor.b32  	%r1064, %r1036, %r999;
	and.b32  	%r1065, %r1064, %r1063;
	xor.b32  	%r1066, %r1065, %r1036;
	add.s32 	%r1067, %r1056, %r1066;
	add.s32 	%r1068, %r1067, %r1062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 15;
	shr.b32 	%rhs, %r1012, 17;
	add.u32 	%r1069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 13;
	shr.b32 	%rhs, %r1012, 19;
	add.u32 	%r1070, %lhs, %rhs;
	}
	shr.u32 	%r1071, %r1012, 10;
	xor.b32  	%r1072, %r1069, %r1071;
	xor.b32  	%r1073, %r1072, %r1070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 25;
	shr.b32 	%rhs, %r617, 7;
	add.u32 	%r1074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 14;
	shr.b32 	%rhs, %r617, 18;
	add.u32 	%r1075, %lhs, %rhs;
	}
	shr.u32 	%r1076, %r617, 3;
	xor.b32  	%r1077, %r1074, %r1076;
	xor.b32  	%r1078, %r1077, %r1075;
	add.s32 	%r1079, %r848, %r22;
	add.s32 	%r1080, %r1079, %r1073;
	add.s32 	%r1081, %r1080, %r1078;
	xor.b32  	%r1082, %r1025, %r988;
	and.b32  	%r1083, %r1057, %r1082;
	xor.b32  	%r1084, %r1083, %r988;
	add.s32 	%r1085, %r956, %r1084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 26;
	shr.b32 	%rhs, %r1057, 6;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 21;
	shr.b32 	%rhs, %r1057, 11;
	add.u32 	%r1087, %lhs, %rhs;
	}
	xor.b32  	%r1088, %r1087, %r1086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 7;
	shr.b32 	%rhs, %r1057, 25;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1088, %r1089;
	add.s32 	%r1091, %r1085, %r1081;
	add.s32 	%r1092, %r1091, %r1090;
	add.s32 	%r1093, %r1092, 773529912;
	add.s32 	%r1094, %r1093, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 30;
	shr.b32 	%rhs, %r1068, 2;
	add.u32 	%r1095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 19;
	shr.b32 	%rhs, %r1068, 13;
	add.u32 	%r1096, %lhs, %rhs;
	}
	xor.b32  	%r1097, %r1096, %r1095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 10;
	shr.b32 	%rhs, %r1068, 22;
	add.u32 	%r1098, %lhs, %rhs;
	}
	xor.b32  	%r1099, %r1097, %r1098;
	xor.b32  	%r1100, %r1068, %r999;
	xor.b32  	%r1101, %r1068, %r1036;
	and.b32  	%r1102, %r1101, %r1100;
	xor.b32  	%r1103, %r1102, %r1068;
	add.s32 	%r1104, %r1093, %r1103;
	add.s32 	%r1105, %r1104, %r1099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 15;
	shr.b32 	%rhs, %r1044, 17;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 13;
	shr.b32 	%rhs, %r1044, 19;
	add.u32 	%r1107, %lhs, %rhs;
	}
	shr.u32 	%r1108, %r1044, 10;
	xor.b32  	%r1109, %r1106, %r1108;
	xor.b32  	%r1110, %r1109, %r1107;
	add.s32 	%r1111, %r880, %r617;
	add.s32 	%r1112, %r1111, %r1110;
	add.s32 	%r1113, %r1112, %r44;
	xor.b32  	%r1114, %r1057, %r1025;
	and.b32  	%r1115, %r1094, %r1114;
	xor.b32  	%r1116, %r1115, %r1025;
	add.s32 	%r1117, %r988, %r1116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 26;
	shr.b32 	%rhs, %r1094, 6;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 21;
	shr.b32 	%rhs, %r1094, 11;
	add.u32 	%r1119, %lhs, %rhs;
	}
	xor.b32  	%r1120, %r1119, %r1118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 7;
	shr.b32 	%rhs, %r1094, 25;
	add.u32 	%r1121, %lhs, %rhs;
	}
	xor.b32  	%r1122, %r1120, %r1121;
	add.s32 	%r1123, %r1117, %r1113;
	add.s32 	%r1124, %r1123, %r1122;
	add.s32 	%r1125, %r1124, 1294757372;
	add.s32 	%r1126, %r1125, %r999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 30;
	shr.b32 	%rhs, %r1105, 2;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 19;
	shr.b32 	%rhs, %r1105, 13;
	add.u32 	%r1128, %lhs, %rhs;
	}
	xor.b32  	%r1129, %r1128, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 10;
	shr.b32 	%rhs, %r1105, 22;
	add.u32 	%r1130, %lhs, %rhs;
	}
	xor.b32  	%r1131, %r1129, %r1130;
	xor.b32  	%r1132, %r1105, %r1036;
	xor.b32  	%r1133, %r1105, %r1068;
	and.b32  	%r1134, %r1133, %r1132;
	xor.b32  	%r1135, %r1134, %r1105;
	add.s32 	%r1136, %r1125, %r1135;
	add.s32 	%r1137, %r1136, %r1131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 15;
	shr.b32 	%rhs, %r1081, 17;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 13;
	shr.b32 	%rhs, %r1081, 19;
	add.u32 	%r1139, %lhs, %rhs;
	}
	shr.u32 	%r1140, %r1081, 10;
	xor.b32  	%r1141, %r1138, %r1140;
	xor.b32  	%r1142, %r1141, %r1139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 25;
	shr.b32 	%rhs, %r672, 7;
	add.u32 	%r1143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 14;
	shr.b32 	%rhs, %r672, 18;
	add.u32 	%r1144, %lhs, %rhs;
	}
	shr.u32 	%r1145, %r672, 3;
	xor.b32  	%r1146, %r1143, %r1145;
	xor.b32  	%r1147, %r1146, %r1144;
	add.s32 	%r1148, %r911, %r25;
	add.s32 	%r1149, %r1148, %r1142;
	add.s32 	%r1150, %r1149, %r1147;
	xor.b32  	%r1151, %r1094, %r1057;
	and.b32  	%r1152, %r1126, %r1151;
	xor.b32  	%r1153, %r1152, %r1057;
	add.s32 	%r1154, %r1025, %r1153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 26;
	shr.b32 	%rhs, %r1126, 6;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 21;
	shr.b32 	%rhs, %r1126, 11;
	add.u32 	%r1156, %lhs, %rhs;
	}
	xor.b32  	%r1157, %r1156, %r1155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 7;
	shr.b32 	%rhs, %r1126, 25;
	add.u32 	%r1158, %lhs, %rhs;
	}
	xor.b32  	%r1159, %r1157, %r1158;
	add.s32 	%r1160, %r1154, %r1150;
	add.s32 	%r1161, %r1160, %r1159;
	add.s32 	%r1162, %r1161, 1396182291;
	add.s32 	%r1163, %r1162, %r1036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 30;
	shr.b32 	%rhs, %r1137, 2;
	add.u32 	%r1164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 19;
	shr.b32 	%rhs, %r1137, 13;
	add.u32 	%r1165, %lhs, %rhs;
	}
	xor.b32  	%r1166, %r1165, %r1164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 10;
	shr.b32 	%rhs, %r1137, 22;
	add.u32 	%r1167, %lhs, %rhs;
	}
	xor.b32  	%r1168, %r1166, %r1167;
	xor.b32  	%r1169, %r1137, %r1068;
	xor.b32  	%r1170, %r1137, %r1105;
	and.b32  	%r1171, %r1170, %r1169;
	xor.b32  	%r1172, %r1171, %r1137;
	add.s32 	%r1173, %r1162, %r1172;
	add.s32 	%r1174, %r1173, %r1168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 15;
	shr.b32 	%rhs, %r1113, 17;
	add.u32 	%r1175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 13;
	shr.b32 	%rhs, %r1113, 19;
	add.u32 	%r1176, %lhs, %rhs;
	}
	shr.u32 	%r1177, %r1113, 10;
	xor.b32  	%r1178, %r1175, %r1177;
	xor.b32  	%r1179, %r1178, %r1176;
	add.s32 	%r1180, %r943, %r672;
	add.s32 	%r1181, %r1180, %r1179;
	add.s32 	%r1182, %r1181, %r45;
	xor.b32  	%r1183, %r1126, %r1094;
	and.b32  	%r1184, %r1163, %r1183;
	xor.b32  	%r1185, %r1184, %r1094;
	add.s32 	%r1186, %r1057, %r1185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 26;
	shr.b32 	%rhs, %r1163, 6;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 21;
	shr.b32 	%rhs, %r1163, 11;
	add.u32 	%r1188, %lhs, %rhs;
	}
	xor.b32  	%r1189, %r1188, %r1187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 7;
	shr.b32 	%rhs, %r1163, 25;
	add.u32 	%r1190, %lhs, %rhs;
	}
	xor.b32  	%r1191, %r1189, %r1190;
	add.s32 	%r1192, %r1186, %r1182;
	add.s32 	%r1193, %r1192, %r1191;
	add.s32 	%r1194, %r1193, 1695183700;
	add.s32 	%r1195, %r1194, %r1068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 30;
	shr.b32 	%rhs, %r1174, 2;
	add.u32 	%r1196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 19;
	shr.b32 	%rhs, %r1174, 13;
	add.u32 	%r1197, %lhs, %rhs;
	}
	xor.b32  	%r1198, %r1197, %r1196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 10;
	shr.b32 	%rhs, %r1174, 22;
	add.u32 	%r1199, %lhs, %rhs;
	}
	xor.b32  	%r1200, %r1198, %r1199;
	xor.b32  	%r1201, %r1174, %r1105;
	xor.b32  	%r1202, %r1174, %r1137;
	and.b32  	%r1203, %r1202, %r1201;
	xor.b32  	%r1204, %r1203, %r1174;
	add.s32 	%r1205, %r1194, %r1204;
	add.s32 	%r1206, %r1205, %r1200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 15;
	shr.b32 	%rhs, %r1150, 17;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 13;
	shr.b32 	%rhs, %r1150, 19;
	add.u32 	%r1208, %lhs, %rhs;
	}
	shr.u32 	%r1209, %r1150, 10;
	xor.b32  	%r1210, %r1207, %r1209;
	xor.b32  	%r1211, %r1210, %r1208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r727, 25;
	shr.b32 	%rhs, %r727, 7;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r727, 14;
	shr.b32 	%rhs, %r727, 18;
	add.u32 	%r1213, %lhs, %rhs;
	}
	shr.u32 	%r1214, %r727, 3;
	xor.b32  	%r1215, %r1212, %r1214;
	xor.b32  	%r1216, %r1215, %r1213;
	add.s32 	%r1217, %r975, %r28;
	add.s32 	%r1218, %r1217, %r1211;
	add.s32 	%r1219, %r1218, %r1216;
	xor.b32  	%r1220, %r1163, %r1126;
	and.b32  	%r1221, %r1195, %r1220;
	xor.b32  	%r1222, %r1221, %r1126;
	add.s32 	%r1223, %r1094, %r1222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 26;
	shr.b32 	%rhs, %r1195, 6;
	add.u32 	%r1224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 21;
	shr.b32 	%rhs, %r1195, 11;
	add.u32 	%r1225, %lhs, %rhs;
	}
	xor.b32  	%r1226, %r1225, %r1224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 7;
	shr.b32 	%rhs, %r1195, 25;
	add.u32 	%r1227, %lhs, %rhs;
	}
	xor.b32  	%r1228, %r1226, %r1227;
	add.s32 	%r1229, %r1223, %r1219;
	add.s32 	%r1230, %r1229, %r1228;
	add.s32 	%r1231, %r1230, 1986661051;
	add.s32 	%r1232, %r1231, %r1105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 30;
	shr.b32 	%rhs, %r1206, 2;
	add.u32 	%r1233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 19;
	shr.b32 	%rhs, %r1206, 13;
	add.u32 	%r1234, %lhs, %rhs;
	}
	xor.b32  	%r1235, %r1234, %r1233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 10;
	shr.b32 	%rhs, %r1206, 22;
	add.u32 	%r1236, %lhs, %rhs;
	}
	xor.b32  	%r1237, %r1235, %r1236;
	xor.b32  	%r1238, %r1206, %r1137;
	xor.b32  	%r1239, %r1206, %r1174;
	and.b32  	%r1240, %r1239, %r1238;
	xor.b32  	%r1241, %r1240, %r1206;
	add.s32 	%r1242, %r1231, %r1241;
	add.s32 	%r1243, %r1242, %r1237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 15;
	shr.b32 	%rhs, %r1182, 17;
	add.u32 	%r1244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 13;
	shr.b32 	%rhs, %r1182, 19;
	add.u32 	%r1245, %lhs, %rhs;
	}
	shr.u32 	%r1246, %r1182, 10;
	xor.b32  	%r1247, %r1244, %r1246;
	xor.b32  	%r1248, %r1247, %r1245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 25;
	shr.b32 	%rhs, %r754, 7;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 14;
	shr.b32 	%rhs, %r754, 18;
	add.u32 	%r1250, %lhs, %rhs;
	}
	shr.u32 	%r1251, %r754, 3;
	xor.b32  	%r1252, %r1249, %r1251;
	xor.b32  	%r1253, %r1252, %r1250;
	add.s32 	%r1254, %r1012, %r727;
	add.s32 	%r1255, %r1254, %r1248;
	add.s32 	%r1256, %r1255, %r1253;
	xor.b32  	%r1257, %r1195, %r1163;
	and.b32  	%r1258, %r1232, %r1257;
	xor.b32  	%r1259, %r1258, %r1163;
	add.s32 	%r1260, %r1126, %r1259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 26;
	shr.b32 	%rhs, %r1232, 6;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 21;
	shr.b32 	%rhs, %r1232, 11;
	add.u32 	%r1262, %lhs, %rhs;
	}
	xor.b32  	%r1263, %r1262, %r1261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 7;
	shr.b32 	%rhs, %r1232, 25;
	add.u32 	%r1264, %lhs, %rhs;
	}
	xor.b32  	%r1265, %r1263, %r1264;
	add.s32 	%r1266, %r1260, %r1256;
	add.s32 	%r1267, %r1266, %r1265;
	add.s32 	%r1268, %r1267, -2117940946;
	add.s32 	%r1269, %r1268, %r1137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 30;
	shr.b32 	%rhs, %r1243, 2;
	add.u32 	%r1270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 19;
	shr.b32 	%rhs, %r1243, 13;
	add.u32 	%r1271, %lhs, %rhs;
	}
	xor.b32  	%r1272, %r1271, %r1270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 10;
	shr.b32 	%rhs, %r1243, 22;
	add.u32 	%r1273, %lhs, %rhs;
	}
	xor.b32  	%r1274, %r1272, %r1273;
	xor.b32  	%r1275, %r1243, %r1174;
	xor.b32  	%r1276, %r1243, %r1206;
	and.b32  	%r1277, %r1276, %r1275;
	xor.b32  	%r1278, %r1277, %r1243;
	add.s32 	%r1279, %r1268, %r1278;
	add.s32 	%r1280, %r1279, %r1274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 15;
	shr.b32 	%rhs, %r1219, 17;
	add.u32 	%r1281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 13;
	shr.b32 	%rhs, %r1219, 19;
	add.u32 	%r1282, %lhs, %rhs;
	}
	shr.u32 	%r1283, %r1219, 10;
	xor.b32  	%r1284, %r1281, %r1283;
	xor.b32  	%r1285, %r1284, %r1282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 25;
	shr.b32 	%rhs, %r785, 7;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 14;
	shr.b32 	%rhs, %r785, 18;
	add.u32 	%r1287, %lhs, %rhs;
	}
	shr.u32 	%r1288, %r785, 3;
	xor.b32  	%r1289, %r1286, %r1288;
	xor.b32  	%r1290, %r1289, %r1287;
	add.s32 	%r1291, %r1044, %r754;
	add.s32 	%r1292, %r1291, %r1285;
	add.s32 	%r1293, %r1292, %r1290;
	xor.b32  	%r1294, %r1232, %r1195;
	and.b32  	%r1295, %r1269, %r1294;
	xor.b32  	%r1296, %r1295, %r1195;
	add.s32 	%r1297, %r1163, %r1296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 26;
	shr.b32 	%rhs, %r1269, 6;
	add.u32 	%r1298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 21;
	shr.b32 	%rhs, %r1269, 11;
	add.u32 	%r1299, %lhs, %rhs;
	}
	xor.b32  	%r1300, %r1299, %r1298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 7;
	shr.b32 	%rhs, %r1269, 25;
	add.u32 	%r1301, %lhs, %rhs;
	}
	xor.b32  	%r1302, %r1300, %r1301;
	add.s32 	%r1303, %r1297, %r1293;
	add.s32 	%r1304, %r1303, %r1302;
	add.s32 	%r1305, %r1304, -1838011259;
	add.s32 	%r1306, %r1305, %r1174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 30;
	shr.b32 	%rhs, %r1280, 2;
	add.u32 	%r1307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 19;
	shr.b32 	%rhs, %r1280, 13;
	add.u32 	%r1308, %lhs, %rhs;
	}
	xor.b32  	%r1309, %r1308, %r1307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 10;
	shr.b32 	%rhs, %r1280, 22;
	add.u32 	%r1310, %lhs, %rhs;
	}
	xor.b32  	%r1311, %r1309, %r1310;
	xor.b32  	%r1312, %r1280, %r1206;
	xor.b32  	%r1313, %r1280, %r1243;
	and.b32  	%r1314, %r1313, %r1312;
	xor.b32  	%r1315, %r1314, %r1280;
	add.s32 	%r1316, %r1305, %r1315;
	add.s32 	%r1317, %r1316, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 15;
	shr.b32 	%rhs, %r1256, 17;
	add.u32 	%r1318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 13;
	shr.b32 	%rhs, %r1256, 19;
	add.u32 	%r1319, %lhs, %rhs;
	}
	shr.u32 	%r1320, %r1256, 10;
	xor.b32  	%r1321, %r1318, %r1320;
	xor.b32  	%r1322, %r1321, %r1319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 25;
	shr.b32 	%rhs, %r817, 7;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 14;
	shr.b32 	%rhs, %r817, 18;
	add.u32 	%r1324, %lhs, %rhs;
	}
	shr.u32 	%r1325, %r817, 3;
	xor.b32  	%r1326, %r1323, %r1325;
	xor.b32  	%r1327, %r1326, %r1324;
	add.s32 	%r1328, %r1081, %r785;
	add.s32 	%r1329, %r1328, %r1322;
	add.s32 	%r1330, %r1329, %r1327;
	xor.b32  	%r1331, %r1269, %r1232;
	and.b32  	%r1332, %r1306, %r1331;
	xor.b32  	%r1333, %r1332, %r1232;
	add.s32 	%r1334, %r1195, %r1333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 26;
	shr.b32 	%rhs, %r1306, 6;
	add.u32 	%r1335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 21;
	shr.b32 	%rhs, %r1306, 11;
	add.u32 	%r1336, %lhs, %rhs;
	}
	xor.b32  	%r1337, %r1336, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 7;
	shr.b32 	%rhs, %r1306, 25;
	add.u32 	%r1338, %lhs, %rhs;
	}
	xor.b32  	%r1339, %r1337, %r1338;
	add.s32 	%r1340, %r1334, %r1330;
	add.s32 	%r1341, %r1340, %r1339;
	add.s32 	%r1342, %r1341, -1564481375;
	add.s32 	%r1343, %r1342, %r1206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 30;
	shr.b32 	%rhs, %r1317, 2;
	add.u32 	%r1344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 19;
	shr.b32 	%rhs, %r1317, 13;
	add.u32 	%r1345, %lhs, %rhs;
	}
	xor.b32  	%r1346, %r1345, %r1344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 10;
	shr.b32 	%rhs, %r1317, 22;
	add.u32 	%r1347, %lhs, %rhs;
	}
	xor.b32  	%r1348, %r1346, %r1347;
	xor.b32  	%r1349, %r1317, %r1243;
	xor.b32  	%r1350, %r1317, %r1280;
	and.b32  	%r1351, %r1350, %r1349;
	xor.b32  	%r1352, %r1351, %r1317;
	add.s32 	%r1353, %r1342, %r1352;
	add.s32 	%r1354, %r1353, %r1348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 15;
	shr.b32 	%rhs, %r1293, 17;
	add.u32 	%r1355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 13;
	shr.b32 	%rhs, %r1293, 19;
	add.u32 	%r1356, %lhs, %rhs;
	}
	shr.u32 	%r1357, %r1293, 10;
	xor.b32  	%r1358, %r1355, %r1357;
	xor.b32  	%r1359, %r1358, %r1356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 25;
	shr.b32 	%rhs, %r848, 7;
	add.u32 	%r1360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 14;
	shr.b32 	%rhs, %r848, 18;
	add.u32 	%r1361, %lhs, %rhs;
	}
	shr.u32 	%r1362, %r848, 3;
	xor.b32  	%r1363, %r1360, %r1362;
	xor.b32  	%r1364, %r1363, %r1361;
	add.s32 	%r1365, %r1113, %r817;
	add.s32 	%r1366, %r1365, %r1359;
	add.s32 	%r1367, %r1366, %r1364;
	xor.b32  	%r1368, %r1306, %r1269;
	and.b32  	%r1369, %r1343, %r1368;
	xor.b32  	%r1370, %r1369, %r1269;
	add.s32 	%r1371, %r1232, %r1370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 26;
	shr.b32 	%rhs, %r1343, 6;
	add.u32 	%r1372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 21;
	shr.b32 	%rhs, %r1343, 11;
	add.u32 	%r1373, %lhs, %rhs;
	}
	xor.b32  	%r1374, %r1373, %r1372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 7;
	shr.b32 	%rhs, %r1343, 25;
	add.u32 	%r1375, %lhs, %rhs;
	}
	xor.b32  	%r1376, %r1374, %r1375;
	add.s32 	%r1377, %r1371, %r1367;
	add.s32 	%r1378, %r1377, %r1376;
	add.s32 	%r1379, %r1378, -1474664885;
	add.s32 	%r1380, %r1379, %r1243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 30;
	shr.b32 	%rhs, %r1354, 2;
	add.u32 	%r1381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 19;
	shr.b32 	%rhs, %r1354, 13;
	add.u32 	%r1382, %lhs, %rhs;
	}
	xor.b32  	%r1383, %r1382, %r1381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 10;
	shr.b32 	%rhs, %r1354, 22;
	add.u32 	%r1384, %lhs, %rhs;
	}
	xor.b32  	%r1385, %r1383, %r1384;
	xor.b32  	%r1386, %r1354, %r1280;
	xor.b32  	%r1387, %r1354, %r1317;
	and.b32  	%r1388, %r1387, %r1386;
	xor.b32  	%r1389, %r1388, %r1354;
	add.s32 	%r1390, %r1379, %r1389;
	add.s32 	%r1391, %r1390, %r1385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 15;
	shr.b32 	%rhs, %r1330, 17;
	add.u32 	%r1392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 13;
	shr.b32 	%rhs, %r1330, 19;
	add.u32 	%r1393, %lhs, %rhs;
	}
	shr.u32 	%r1394, %r1330, 10;
	xor.b32  	%r1395, %r1392, %r1394;
	xor.b32  	%r1396, %r1395, %r1393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 25;
	shr.b32 	%rhs, %r880, 7;
	add.u32 	%r1397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 14;
	shr.b32 	%rhs, %r880, 18;
	add.u32 	%r1398, %lhs, %rhs;
	}
	shr.u32 	%r1399, %r880, 3;
	xor.b32  	%r1400, %r1397, %r1399;
	xor.b32  	%r1401, %r1400, %r1398;
	add.s32 	%r1402, %r1150, %r848;
	add.s32 	%r1403, %r1402, %r1396;
	add.s32 	%r1404, %r1403, %r1401;
	xor.b32  	%r1405, %r1343, %r1306;
	and.b32  	%r1406, %r1380, %r1405;
	xor.b32  	%r1407, %r1406, %r1306;
	add.s32 	%r1408, %r1269, %r1407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 26;
	shr.b32 	%rhs, %r1380, 6;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 21;
	shr.b32 	%rhs, %r1380, 11;
	add.u32 	%r1410, %lhs, %rhs;
	}
	xor.b32  	%r1411, %r1410, %r1409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 7;
	shr.b32 	%rhs, %r1380, 25;
	add.u32 	%r1412, %lhs, %rhs;
	}
	xor.b32  	%r1413, %r1411, %r1412;
	add.s32 	%r1414, %r1408, %r1404;
	add.s32 	%r1415, %r1414, %r1413;
	add.s32 	%r1416, %r1415, -1035236496;
	add.s32 	%r1417, %r1416, %r1280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 30;
	shr.b32 	%rhs, %r1391, 2;
	add.u32 	%r1418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 19;
	shr.b32 	%rhs, %r1391, 13;
	add.u32 	%r1419, %lhs, %rhs;
	}
	xor.b32  	%r1420, %r1419, %r1418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 10;
	shr.b32 	%rhs, %r1391, 22;
	add.u32 	%r1421, %lhs, %rhs;
	}
	xor.b32  	%r1422, %r1420, %r1421;
	xor.b32  	%r1423, %r1391, %r1317;
	xor.b32  	%r1424, %r1391, %r1354;
	and.b32  	%r1425, %r1424, %r1423;
	xor.b32  	%r1426, %r1425, %r1391;
	add.s32 	%r1427, %r1416, %r1426;
	add.s32 	%r1428, %r1427, %r1422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 15;
	shr.b32 	%rhs, %r1367, 17;
	add.u32 	%r1429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 13;
	shr.b32 	%rhs, %r1367, 19;
	add.u32 	%r1430, %lhs, %rhs;
	}
	shr.u32 	%r1431, %r1367, 10;
	xor.b32  	%r1432, %r1429, %r1431;
	xor.b32  	%r1433, %r1432, %r1430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 25;
	shr.b32 	%rhs, %r911, 7;
	add.u32 	%r1434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 14;
	shr.b32 	%rhs, %r911, 18;
	add.u32 	%r1435, %lhs, %rhs;
	}
	shr.u32 	%r1436, %r911, 3;
	xor.b32  	%r1437, %r1434, %r1436;
	xor.b32  	%r1438, %r1437, %r1435;
	add.s32 	%r1439, %r1182, %r880;
	add.s32 	%r1440, %r1439, %r1433;
	add.s32 	%r1441, %r1440, %r1438;
	xor.b32  	%r1442, %r1380, %r1343;
	and.b32  	%r1443, %r1417, %r1442;
	xor.b32  	%r1444, %r1443, %r1343;
	add.s32 	%r1445, %r1306, %r1444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 26;
	shr.b32 	%rhs, %r1417, 6;
	add.u32 	%r1446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 21;
	shr.b32 	%rhs, %r1417, 11;
	add.u32 	%r1447, %lhs, %rhs;
	}
	xor.b32  	%r1448, %r1447, %r1446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 7;
	shr.b32 	%rhs, %r1417, 25;
	add.u32 	%r1449, %lhs, %rhs;
	}
	xor.b32  	%r1450, %r1448, %r1449;
	add.s32 	%r1451, %r1445, %r1441;
	add.s32 	%r1452, %r1451, %r1450;
	add.s32 	%r1453, %r1452, -949202525;
	add.s32 	%r1454, %r1453, %r1317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 30;
	shr.b32 	%rhs, %r1428, 2;
	add.u32 	%r1455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 19;
	shr.b32 	%rhs, %r1428, 13;
	add.u32 	%r1456, %lhs, %rhs;
	}
	xor.b32  	%r1457, %r1456, %r1455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 10;
	shr.b32 	%rhs, %r1428, 22;
	add.u32 	%r1458, %lhs, %rhs;
	}
	xor.b32  	%r1459, %r1457, %r1458;
	xor.b32  	%r1460, %r1428, %r1354;
	xor.b32  	%r1461, %r1428, %r1391;
	and.b32  	%r1462, %r1461, %r1460;
	xor.b32  	%r1463, %r1462, %r1428;
	add.s32 	%r1464, %r1453, %r1463;
	add.s32 	%r1465, %r1464, %r1459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 15;
	shr.b32 	%rhs, %r1404, 17;
	add.u32 	%r1466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 13;
	shr.b32 	%rhs, %r1404, 19;
	add.u32 	%r1467, %lhs, %rhs;
	}
	shr.u32 	%r1468, %r1404, 10;
	xor.b32  	%r1469, %r1466, %r1468;
	xor.b32  	%r1470, %r1469, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 25;
	shr.b32 	%rhs, %r943, 7;
	add.u32 	%r1471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 14;
	shr.b32 	%rhs, %r943, 18;
	add.u32 	%r1472, %lhs, %rhs;
	}
	shr.u32 	%r1473, %r943, 3;
	xor.b32  	%r1474, %r1471, %r1473;
	xor.b32  	%r1475, %r1474, %r1472;
	add.s32 	%r1476, %r1219, %r911;
	add.s32 	%r1477, %r1476, %r1470;
	add.s32 	%r1478, %r1477, %r1475;
	xor.b32  	%r1479, %r1417, %r1380;
	and.b32  	%r1480, %r1454, %r1479;
	xor.b32  	%r1481, %r1480, %r1380;
	add.s32 	%r1482, %r1343, %r1481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 26;
	shr.b32 	%rhs, %r1454, 6;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 21;
	shr.b32 	%rhs, %r1454, 11;
	add.u32 	%r1484, %lhs, %rhs;
	}
	xor.b32  	%r1485, %r1484, %r1483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1454, 7;
	shr.b32 	%rhs, %r1454, 25;
	add.u32 	%r1486, %lhs, %rhs;
	}
	xor.b32  	%r1487, %r1485, %r1486;
	add.s32 	%r1488, %r1482, %r1478;
	add.s32 	%r1489, %r1488, %r1487;
	add.s32 	%r1490, %r1489, -778901479;
	add.s32 	%r1491, %r1490, %r1354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 30;
	shr.b32 	%rhs, %r1465, 2;
	add.u32 	%r1492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 19;
	shr.b32 	%rhs, %r1465, 13;
	add.u32 	%r1493, %lhs, %rhs;
	}
	xor.b32  	%r1494, %r1493, %r1492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 10;
	shr.b32 	%rhs, %r1465, 22;
	add.u32 	%r1495, %lhs, %rhs;
	}
	xor.b32  	%r1496, %r1494, %r1495;
	xor.b32  	%r1497, %r1465, %r1391;
	xor.b32  	%r1498, %r1465, %r1428;
	and.b32  	%r1499, %r1498, %r1497;
	xor.b32  	%r1500, %r1499, %r1465;
	add.s32 	%r1501, %r1490, %r1500;
	add.s32 	%r1502, %r1501, %r1496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 15;
	shr.b32 	%rhs, %r1441, 17;
	add.u32 	%r1503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 13;
	shr.b32 	%rhs, %r1441, 19;
	add.u32 	%r1504, %lhs, %rhs;
	}
	shr.u32 	%r1505, %r1441, 10;
	xor.b32  	%r1506, %r1503, %r1505;
	xor.b32  	%r1507, %r1506, %r1504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 25;
	shr.b32 	%rhs, %r975, 7;
	add.u32 	%r1508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 14;
	shr.b32 	%rhs, %r975, 18;
	add.u32 	%r1509, %lhs, %rhs;
	}
	shr.u32 	%r1510, %r975, 3;
	xor.b32  	%r1511, %r1508, %r1510;
	xor.b32  	%r1512, %r1511, %r1509;
	add.s32 	%r1513, %r1256, %r943;
	add.s32 	%r1514, %r1513, %r1507;
	add.s32 	%r1515, %r1514, %r1512;
	xor.b32  	%r1516, %r1454, %r1417;
	and.b32  	%r1517, %r1491, %r1516;
	xor.b32  	%r1518, %r1517, %r1417;
	add.s32 	%r1519, %r1380, %r1518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 26;
	shr.b32 	%rhs, %r1491, 6;
	add.u32 	%r1520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 21;
	shr.b32 	%rhs, %r1491, 11;
	add.u32 	%r1521, %lhs, %rhs;
	}
	xor.b32  	%r1522, %r1521, %r1520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 7;
	shr.b32 	%rhs, %r1491, 25;
	add.u32 	%r1523, %lhs, %rhs;
	}
	xor.b32  	%r1524, %r1522, %r1523;
	add.s32 	%r1525, %r1519, %r1515;
	add.s32 	%r1526, %r1525, %r1524;
	add.s32 	%r1527, %r1526, -694614492;
	add.s32 	%r1528, %r1527, %r1391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 30;
	shr.b32 	%rhs, %r1502, 2;
	add.u32 	%r1529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 19;
	shr.b32 	%rhs, %r1502, 13;
	add.u32 	%r1530, %lhs, %rhs;
	}
	xor.b32  	%r1531, %r1530, %r1529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 10;
	shr.b32 	%rhs, %r1502, 22;
	add.u32 	%r1532, %lhs, %rhs;
	}
	xor.b32  	%r1533, %r1531, %r1532;
	xor.b32  	%r1534, %r1502, %r1428;
	xor.b32  	%r1535, %r1502, %r1465;
	and.b32  	%r1536, %r1535, %r1534;
	xor.b32  	%r1537, %r1536, %r1502;
	add.s32 	%r1538, %r1527, %r1537;
	add.s32 	%r1539, %r1538, %r1533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 15;
	shr.b32 	%rhs, %r1478, 17;
	add.u32 	%r1540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 13;
	shr.b32 	%rhs, %r1478, 19;
	add.u32 	%r1541, %lhs, %rhs;
	}
	shr.u32 	%r1542, %r1478, 10;
	xor.b32  	%r1543, %r1540, %r1542;
	xor.b32  	%r1544, %r1543, %r1541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 25;
	shr.b32 	%rhs, %r1012, 7;
	add.u32 	%r1545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 14;
	shr.b32 	%rhs, %r1012, 18;
	add.u32 	%r1546, %lhs, %rhs;
	}
	shr.u32 	%r1547, %r1012, 3;
	xor.b32  	%r1548, %r1545, %r1547;
	xor.b32  	%r1549, %r1548, %r1546;
	add.s32 	%r1550, %r1293, %r975;
	add.s32 	%r1551, %r1550, %r1544;
	add.s32 	%r1552, %r1551, %r1549;
	xor.b32  	%r1553, %r1491, %r1454;
	and.b32  	%r1554, %r1528, %r1553;
	xor.b32  	%r1555, %r1554, %r1454;
	add.s32 	%r1556, %r1417, %r1555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 26;
	shr.b32 	%rhs, %r1528, 6;
	add.u32 	%r1557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 21;
	shr.b32 	%rhs, %r1528, 11;
	add.u32 	%r1558, %lhs, %rhs;
	}
	xor.b32  	%r1559, %r1558, %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 7;
	shr.b32 	%rhs, %r1528, 25;
	add.u32 	%r1560, %lhs, %rhs;
	}
	xor.b32  	%r1561, %r1559, %r1560;
	add.s32 	%r1562, %r1556, %r1552;
	add.s32 	%r1563, %r1562, %r1561;
	add.s32 	%r1564, %r1563, -200395387;
	add.s32 	%r1565, %r1564, %r1428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 30;
	shr.b32 	%rhs, %r1539, 2;
	add.u32 	%r1566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 19;
	shr.b32 	%rhs, %r1539, 13;
	add.u32 	%r1567, %lhs, %rhs;
	}
	xor.b32  	%r1568, %r1567, %r1566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 10;
	shr.b32 	%rhs, %r1539, 22;
	add.u32 	%r1569, %lhs, %rhs;
	}
	xor.b32  	%r1570, %r1568, %r1569;
	xor.b32  	%r1571, %r1539, %r1465;
	xor.b32  	%r1572, %r1539, %r1502;
	and.b32  	%r1573, %r1572, %r1571;
	xor.b32  	%r1574, %r1573, %r1539;
	add.s32 	%r1575, %r1564, %r1574;
	add.s32 	%r1576, %r1575, %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 15;
	shr.b32 	%rhs, %r1515, 17;
	add.u32 	%r1577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 13;
	shr.b32 	%rhs, %r1515, 19;
	add.u32 	%r1578, %lhs, %rhs;
	}
	shr.u32 	%r1579, %r1515, 10;
	xor.b32  	%r1580, %r1577, %r1579;
	xor.b32  	%r1581, %r1580, %r1578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 25;
	shr.b32 	%rhs, %r1044, 7;
	add.u32 	%r1582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 14;
	shr.b32 	%rhs, %r1044, 18;
	add.u32 	%r1583, %lhs, %rhs;
	}
	shr.u32 	%r1584, %r1044, 3;
	xor.b32  	%r1585, %r1582, %r1584;
	xor.b32  	%r1586, %r1585, %r1583;
	add.s32 	%r1587, %r1330, %r1012;
	add.s32 	%r1588, %r1587, %r1581;
	add.s32 	%r1589, %r1588, %r1586;
	xor.b32  	%r1590, %r1528, %r1491;
	and.b32  	%r1591, %r1565, %r1590;
	xor.b32  	%r1592, %r1591, %r1491;
	add.s32 	%r1593, %r1454, %r1592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 26;
	shr.b32 	%rhs, %r1565, 6;
	add.u32 	%r1594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 21;
	shr.b32 	%rhs, %r1565, 11;
	add.u32 	%r1595, %lhs, %rhs;
	}
	xor.b32  	%r1596, %r1595, %r1594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 7;
	shr.b32 	%rhs, %r1565, 25;
	add.u32 	%r1597, %lhs, %rhs;
	}
	xor.b32  	%r1598, %r1596, %r1597;
	add.s32 	%r1599, %r1593, %r1589;
	add.s32 	%r1600, %r1599, %r1598;
	add.s32 	%r1601, %r1600, 275423344;
	add.s32 	%r1602, %r1601, %r1465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1576, 30;
	shr.b32 	%rhs, %r1576, 2;
	add.u32 	%r1603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1576, 19;
	shr.b32 	%rhs, %r1576, 13;
	add.u32 	%r1604, %lhs, %rhs;
	}
	xor.b32  	%r1605, %r1604, %r1603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1576, 10;
	shr.b32 	%rhs, %r1576, 22;
	add.u32 	%r1606, %lhs, %rhs;
	}
	xor.b32  	%r1607, %r1605, %r1606;
	xor.b32  	%r1608, %r1576, %r1502;
	xor.b32  	%r1609, %r1576, %r1539;
	and.b32  	%r1610, %r1609, %r1608;
	xor.b32  	%r1611, %r1610, %r1576;
	add.s32 	%r1612, %r1601, %r1611;
	add.s32 	%r1613, %r1612, %r1607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 15;
	shr.b32 	%rhs, %r1552, 17;
	add.u32 	%r1614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 13;
	shr.b32 	%rhs, %r1552, 19;
	add.u32 	%r1615, %lhs, %rhs;
	}
	shr.u32 	%r1616, %r1552, 10;
	xor.b32  	%r1617, %r1614, %r1616;
	xor.b32  	%r1618, %r1617, %r1615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 25;
	shr.b32 	%rhs, %r1081, 7;
	add.u32 	%r1619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 14;
	shr.b32 	%rhs, %r1081, 18;
	add.u32 	%r1620, %lhs, %rhs;
	}
	shr.u32 	%r1621, %r1081, 3;
	xor.b32  	%r1622, %r1619, %r1621;
	xor.b32  	%r1623, %r1622, %r1620;
	add.s32 	%r1624, %r1367, %r1044;
	add.s32 	%r1625, %r1624, %r1618;
	add.s32 	%r1626, %r1625, %r1623;
	xor.b32  	%r1627, %r1565, %r1528;
	and.b32  	%r1628, %r1602, %r1627;
	xor.b32  	%r1629, %r1628, %r1528;
	add.s32 	%r1630, %r1491, %r1629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 26;
	shr.b32 	%rhs, %r1602, 6;
	add.u32 	%r1631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 21;
	shr.b32 	%rhs, %r1602, 11;
	add.u32 	%r1632, %lhs, %rhs;
	}
	xor.b32  	%r1633, %r1632, %r1631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 7;
	shr.b32 	%rhs, %r1602, 25;
	add.u32 	%r1634, %lhs, %rhs;
	}
	xor.b32  	%r1635, %r1633, %r1634;
	add.s32 	%r1636, %r1630, %r1626;
	add.s32 	%r1637, %r1636, %r1635;
	add.s32 	%r1638, %r1637, 430227734;
	add.s32 	%r1639, %r1638, %r1502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1613, 30;
	shr.b32 	%rhs, %r1613, 2;
	add.u32 	%r1640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1613, 19;
	shr.b32 	%rhs, %r1613, 13;
	add.u32 	%r1641, %lhs, %rhs;
	}
	xor.b32  	%r1642, %r1641, %r1640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1613, 10;
	shr.b32 	%rhs, %r1613, 22;
	add.u32 	%r1643, %lhs, %rhs;
	}
	xor.b32  	%r1644, %r1642, %r1643;
	xor.b32  	%r1645, %r1613, %r1539;
	xor.b32  	%r1646, %r1613, %r1576;
	and.b32  	%r1647, %r1646, %r1645;
	xor.b32  	%r1648, %r1647, %r1613;
	add.s32 	%r1649, %r1638, %r1648;
	add.s32 	%r1650, %r1649, %r1644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 15;
	shr.b32 	%rhs, %r1589, 17;
	add.u32 	%r1651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 13;
	shr.b32 	%rhs, %r1589, 19;
	add.u32 	%r1652, %lhs, %rhs;
	}
	shr.u32 	%r1653, %r1589, 10;
	xor.b32  	%r1654, %r1651, %r1653;
	xor.b32  	%r1655, %r1654, %r1652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 25;
	shr.b32 	%rhs, %r1113, 7;
	add.u32 	%r1656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 14;
	shr.b32 	%rhs, %r1113, 18;
	add.u32 	%r1657, %lhs, %rhs;
	}
	shr.u32 	%r1658, %r1113, 3;
	xor.b32  	%r1659, %r1656, %r1658;
	xor.b32  	%r1660, %r1659, %r1657;
	add.s32 	%r1661, %r1404, %r1081;
	add.s32 	%r1662, %r1661, %r1655;
	add.s32 	%r1663, %r1662, %r1660;
	xor.b32  	%r1664, %r1602, %r1565;
	and.b32  	%r1665, %r1639, %r1664;
	xor.b32  	%r1666, %r1665, %r1565;
	add.s32 	%r1667, %r1528, %r1666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 26;
	shr.b32 	%rhs, %r1639, 6;
	add.u32 	%r1668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 21;
	shr.b32 	%rhs, %r1639, 11;
	add.u32 	%r1669, %lhs, %rhs;
	}
	xor.b32  	%r1670, %r1669, %r1668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 7;
	shr.b32 	%rhs, %r1639, 25;
	add.u32 	%r1671, %lhs, %rhs;
	}
	xor.b32  	%r1672, %r1670, %r1671;
	add.s32 	%r1673, %r1667, %r1663;
	add.s32 	%r1674, %r1673, %r1672;
	add.s32 	%r1675, %r1674, 506948616;
	add.s32 	%r1676, %r1675, %r1539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1650, 30;
	shr.b32 	%rhs, %r1650, 2;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1650, 19;
	shr.b32 	%rhs, %r1650, 13;
	add.u32 	%r1678, %lhs, %rhs;
	}
	xor.b32  	%r1679, %r1678, %r1677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1650, 10;
	shr.b32 	%rhs, %r1650, 22;
	add.u32 	%r1680, %lhs, %rhs;
	}
	xor.b32  	%r1681, %r1679, %r1680;
	xor.b32  	%r1682, %r1650, %r1576;
	xor.b32  	%r1683, %r1650, %r1613;
	and.b32  	%r1684, %r1683, %r1682;
	xor.b32  	%r1685, %r1684, %r1650;
	add.s32 	%r1686, %r1675, %r1685;
	add.s32 	%r1687, %r1686, %r1681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 15;
	shr.b32 	%rhs, %r1626, 17;
	add.u32 	%r1688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 13;
	shr.b32 	%rhs, %r1626, 19;
	add.u32 	%r1689, %lhs, %rhs;
	}
	shr.u32 	%r1690, %r1626, 10;
	xor.b32  	%r1691, %r1688, %r1690;
	xor.b32  	%r1692, %r1691, %r1689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 25;
	shr.b32 	%rhs, %r1150, 7;
	add.u32 	%r1693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 14;
	shr.b32 	%rhs, %r1150, 18;
	add.u32 	%r1694, %lhs, %rhs;
	}
	shr.u32 	%r1695, %r1150, 3;
	xor.b32  	%r1696, %r1693, %r1695;
	xor.b32  	%r1697, %r1696, %r1694;
	add.s32 	%r1698, %r1441, %r1113;
	add.s32 	%r1699, %r1698, %r1692;
	add.s32 	%r1700, %r1699, %r1697;
	xor.b32  	%r1701, %r1639, %r1602;
	and.b32  	%r1702, %r1676, %r1701;
	xor.b32  	%r1703, %r1702, %r1602;
	add.s32 	%r1704, %r1565, %r1703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 26;
	shr.b32 	%rhs, %r1676, 6;
	add.u32 	%r1705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 21;
	shr.b32 	%rhs, %r1676, 11;
	add.u32 	%r1706, %lhs, %rhs;
	}
	xor.b32  	%r1707, %r1706, %r1705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 7;
	shr.b32 	%rhs, %r1676, 25;
	add.u32 	%r1708, %lhs, %rhs;
	}
	xor.b32  	%r1709, %r1707, %r1708;
	add.s32 	%r1710, %r1704, %r1700;
	add.s32 	%r1711, %r1710, %r1709;
	add.s32 	%r1712, %r1711, 659060556;
	add.s32 	%r1713, %r1712, %r1576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 30;
	shr.b32 	%rhs, %r1687, 2;
	add.u32 	%r1714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 19;
	shr.b32 	%rhs, %r1687, 13;
	add.u32 	%r1715, %lhs, %rhs;
	}
	xor.b32  	%r1716, %r1715, %r1714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 10;
	shr.b32 	%rhs, %r1687, 22;
	add.u32 	%r1717, %lhs, %rhs;
	}
	xor.b32  	%r1718, %r1716, %r1717;
	xor.b32  	%r1719, %r1687, %r1613;
	xor.b32  	%r1720, %r1687, %r1650;
	and.b32  	%r1721, %r1720, %r1719;
	xor.b32  	%r1722, %r1721, %r1687;
	add.s32 	%r1723, %r1712, %r1722;
	add.s32 	%r1724, %r1723, %r1718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 15;
	shr.b32 	%rhs, %r1663, 17;
	add.u32 	%r1725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 13;
	shr.b32 	%rhs, %r1663, 19;
	add.u32 	%r1726, %lhs, %rhs;
	}
	shr.u32 	%r1727, %r1663, 10;
	xor.b32  	%r1728, %r1725, %r1727;
	xor.b32  	%r1729, %r1728, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 25;
	shr.b32 	%rhs, %r1182, 7;
	add.u32 	%r1730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 14;
	shr.b32 	%rhs, %r1182, 18;
	add.u32 	%r1731, %lhs, %rhs;
	}
	shr.u32 	%r1732, %r1182, 3;
	xor.b32  	%r1733, %r1730, %r1732;
	xor.b32  	%r1734, %r1733, %r1731;
	add.s32 	%r1735, %r1478, %r1150;
	add.s32 	%r1736, %r1735, %r1729;
	add.s32 	%r1737, %r1736, %r1734;
	xor.b32  	%r1738, %r1676, %r1639;
	and.b32  	%r1739, %r1713, %r1738;
	xor.b32  	%r1740, %r1739, %r1639;
	add.s32 	%r1741, %r1602, %r1740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 26;
	shr.b32 	%rhs, %r1713, 6;
	add.u32 	%r1742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 21;
	shr.b32 	%rhs, %r1713, 11;
	add.u32 	%r1743, %lhs, %rhs;
	}
	xor.b32  	%r1744, %r1743, %r1742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 7;
	shr.b32 	%rhs, %r1713, 25;
	add.u32 	%r1745, %lhs, %rhs;
	}
	xor.b32  	%r1746, %r1744, %r1745;
	add.s32 	%r1747, %r1741, %r1737;
	add.s32 	%r1748, %r1747, %r1746;
	add.s32 	%r1749, %r1748, 883997877;
	add.s32 	%r1750, %r1749, %r1613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1724, 30;
	shr.b32 	%rhs, %r1724, 2;
	add.u32 	%r1751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1724, 19;
	shr.b32 	%rhs, %r1724, 13;
	add.u32 	%r1752, %lhs, %rhs;
	}
	xor.b32  	%r1753, %r1752, %r1751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1724, 10;
	shr.b32 	%rhs, %r1724, 22;
	add.u32 	%r1754, %lhs, %rhs;
	}
	xor.b32  	%r1755, %r1753, %r1754;
	xor.b32  	%r1756, %r1724, %r1650;
	xor.b32  	%r1757, %r1724, %r1687;
	and.b32  	%r1758, %r1757, %r1756;
	xor.b32  	%r1759, %r1758, %r1724;
	add.s32 	%r1760, %r1749, %r1759;
	add.s32 	%r1761, %r1760, %r1755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 15;
	shr.b32 	%rhs, %r1700, 17;
	add.u32 	%r1762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 13;
	shr.b32 	%rhs, %r1700, 19;
	add.u32 	%r1763, %lhs, %rhs;
	}
	shr.u32 	%r1764, %r1700, 10;
	xor.b32  	%r1765, %r1762, %r1764;
	xor.b32  	%r1766, %r1765, %r1763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 25;
	shr.b32 	%rhs, %r1219, 7;
	add.u32 	%r1767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 14;
	shr.b32 	%rhs, %r1219, 18;
	add.u32 	%r1768, %lhs, %rhs;
	}
	shr.u32 	%r1769, %r1219, 3;
	xor.b32  	%r1770, %r1767, %r1769;
	xor.b32  	%r1771, %r1770, %r1768;
	add.s32 	%r1772, %r1515, %r1182;
	add.s32 	%r1773, %r1772, %r1766;
	add.s32 	%r1774, %r1773, %r1771;
	xor.b32  	%r1775, %r1713, %r1676;
	and.b32  	%r1776, %r1750, %r1775;
	xor.b32  	%r1777, %r1776, %r1676;
	add.s32 	%r1778, %r1639, %r1777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1750, 26;
	shr.b32 	%rhs, %r1750, 6;
	add.u32 	%r1779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1750, 21;
	shr.b32 	%rhs, %r1750, 11;
	add.u32 	%r1780, %lhs, %rhs;
	}
	xor.b32  	%r1781, %r1780, %r1779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1750, 7;
	shr.b32 	%rhs, %r1750, 25;
	add.u32 	%r1782, %lhs, %rhs;
	}
	xor.b32  	%r1783, %r1781, %r1782;
	add.s32 	%r1784, %r1778, %r1774;
	add.s32 	%r1785, %r1784, %r1783;
	add.s32 	%r1786, %r1785, 958139571;
	add.s32 	%r1787, %r1786, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1761, 30;
	shr.b32 	%rhs, %r1761, 2;
	add.u32 	%r1788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1761, 19;
	shr.b32 	%rhs, %r1761, 13;
	add.u32 	%r1789, %lhs, %rhs;
	}
	xor.b32  	%r1790, %r1789, %r1788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1761, 10;
	shr.b32 	%rhs, %r1761, 22;
	add.u32 	%r1791, %lhs, %rhs;
	}
	xor.b32  	%r1792, %r1790, %r1791;
	xor.b32  	%r1793, %r1761, %r1687;
	xor.b32  	%r1794, %r1761, %r1724;
	and.b32  	%r1795, %r1794, %r1793;
	xor.b32  	%r1796, %r1795, %r1761;
	add.s32 	%r1797, %r1786, %r1796;
	add.s32 	%r1798, %r1797, %r1792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 15;
	shr.b32 	%rhs, %r1737, 17;
	add.u32 	%r1799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 13;
	shr.b32 	%rhs, %r1737, 19;
	add.u32 	%r1800, %lhs, %rhs;
	}
	shr.u32 	%r1801, %r1737, 10;
	xor.b32  	%r1802, %r1799, %r1801;
	xor.b32  	%r1803, %r1802, %r1800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 25;
	shr.b32 	%rhs, %r1256, 7;
	add.u32 	%r1804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 14;
	shr.b32 	%rhs, %r1256, 18;
	add.u32 	%r1805, %lhs, %rhs;
	}
	shr.u32 	%r1806, %r1256, 3;
	xor.b32  	%r1807, %r1804, %r1806;
	xor.b32  	%r1808, %r1807, %r1805;
	add.s32 	%r1809, %r1552, %r1219;
	add.s32 	%r1810, %r1809, %r1803;
	add.s32 	%r1811, %r1810, %r1808;
	xor.b32  	%r1812, %r1750, %r1713;
	and.b32  	%r1813, %r1787, %r1812;
	xor.b32  	%r1814, %r1813, %r1713;
	add.s32 	%r1815, %r1676, %r1814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 26;
	shr.b32 	%rhs, %r1787, 6;
	add.u32 	%r1816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 21;
	shr.b32 	%rhs, %r1787, 11;
	add.u32 	%r1817, %lhs, %rhs;
	}
	xor.b32  	%r1818, %r1817, %r1816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 7;
	shr.b32 	%rhs, %r1787, 25;
	add.u32 	%r1819, %lhs, %rhs;
	}
	xor.b32  	%r1820, %r1818, %r1819;
	add.s32 	%r1821, %r1815, %r1811;
	add.s32 	%r1822, %r1821, %r1820;
	add.s32 	%r1823, %r1822, 1322822218;
	add.s32 	%r1824, %r1823, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1798, 30;
	shr.b32 	%rhs, %r1798, 2;
	add.u32 	%r1825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1798, 19;
	shr.b32 	%rhs, %r1798, 13;
	add.u32 	%r1826, %lhs, %rhs;
	}
	xor.b32  	%r1827, %r1826, %r1825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1798, 10;
	shr.b32 	%rhs, %r1798, 22;
	add.u32 	%r1828, %lhs, %rhs;
	}
	xor.b32  	%r1829, %r1827, %r1828;
	xor.b32  	%r1830, %r1798, %r1724;
	xor.b32  	%r1831, %r1798, %r1761;
	and.b32  	%r1832, %r1831, %r1830;
	xor.b32  	%r1833, %r1832, %r1798;
	add.s32 	%r1834, %r1823, %r1833;
	add.s32 	%r1835, %r1834, %r1829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 15;
	shr.b32 	%rhs, %r1774, 17;
	add.u32 	%r1836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 13;
	shr.b32 	%rhs, %r1774, 19;
	add.u32 	%r1837, %lhs, %rhs;
	}
	shr.u32 	%r1838, %r1774, 10;
	xor.b32  	%r1839, %r1836, %r1838;
	xor.b32  	%r1840, %r1839, %r1837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 25;
	shr.b32 	%rhs, %r1293, 7;
	add.u32 	%r1841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 14;
	shr.b32 	%rhs, %r1293, 18;
	add.u32 	%r1842, %lhs, %rhs;
	}
	shr.u32 	%r1843, %r1293, 3;
	xor.b32  	%r1844, %r1841, %r1843;
	xor.b32  	%r1845, %r1844, %r1842;
	add.s32 	%r1846, %r1589, %r1256;
	add.s32 	%r1847, %r1846, %r1840;
	add.s32 	%r1848, %r1847, %r1845;
	xor.b32  	%r1849, %r1787, %r1750;
	and.b32  	%r1850, %r1824, %r1849;
	xor.b32  	%r1851, %r1850, %r1750;
	add.s32 	%r1852, %r1713, %r1851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 26;
	shr.b32 	%rhs, %r1824, 6;
	add.u32 	%r1853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 21;
	shr.b32 	%rhs, %r1824, 11;
	add.u32 	%r1854, %lhs, %rhs;
	}
	xor.b32  	%r1855, %r1854, %r1853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 7;
	shr.b32 	%rhs, %r1824, 25;
	add.u32 	%r1856, %lhs, %rhs;
	}
	xor.b32  	%r1857, %r1855, %r1856;
	add.s32 	%r1858, %r1852, %r1848;
	add.s32 	%r1859, %r1858, %r1857;
	add.s32 	%r1860, %r1859, 1537002063;
	add.s32 	%r1861, %r1860, %r1724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 30;
	shr.b32 	%rhs, %r1835, 2;
	add.u32 	%r1862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 19;
	shr.b32 	%rhs, %r1835, 13;
	add.u32 	%r1863, %lhs, %rhs;
	}
	xor.b32  	%r1864, %r1863, %r1862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 10;
	shr.b32 	%rhs, %r1835, 22;
	add.u32 	%r1865, %lhs, %rhs;
	}
	xor.b32  	%r1866, %r1864, %r1865;
	xor.b32  	%r1867, %r1835, %r1761;
	xor.b32  	%r1868, %r1835, %r1798;
	and.b32  	%r1869, %r1868, %r1867;
	xor.b32  	%r1870, %r1869, %r1835;
	add.s32 	%r1871, %r1860, %r1870;
	add.s32 	%r1872, %r1871, %r1866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1811, 15;
	shr.b32 	%rhs, %r1811, 17;
	add.u32 	%r1873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1811, 13;
	shr.b32 	%rhs, %r1811, 19;
	add.u32 	%r1874, %lhs, %rhs;
	}
	shr.u32 	%r1875, %r1811, 10;
	xor.b32  	%r1876, %r1873, %r1875;
	xor.b32  	%r1877, %r1876, %r1874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 25;
	shr.b32 	%rhs, %r1330, 7;
	add.u32 	%r1878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 14;
	shr.b32 	%rhs, %r1330, 18;
	add.u32 	%r1879, %lhs, %rhs;
	}
	shr.u32 	%r1880, %r1330, 3;
	xor.b32  	%r1881, %r1878, %r1880;
	xor.b32  	%r1882, %r1881, %r1879;
	add.s32 	%r1883, %r1626, %r1293;
	add.s32 	%r1884, %r1883, %r1877;
	add.s32 	%r1885, %r1884, %r1882;
	xor.b32  	%r1886, %r1824, %r1787;
	and.b32  	%r1887, %r1861, %r1886;
	xor.b32  	%r1888, %r1887, %r1787;
	add.s32 	%r1889, %r1750, %r1888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 26;
	shr.b32 	%rhs, %r1861, 6;
	add.u32 	%r1890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 21;
	shr.b32 	%rhs, %r1861, 11;
	add.u32 	%r1891, %lhs, %rhs;
	}
	xor.b32  	%r1892, %r1891, %r1890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 7;
	shr.b32 	%rhs, %r1861, 25;
	add.u32 	%r1893, %lhs, %rhs;
	}
	xor.b32  	%r1894, %r1892, %r1893;
	add.s32 	%r1895, %r1889, %r1885;
	add.s32 	%r1896, %r1895, %r1894;
	add.s32 	%r1897, %r1896, 1747873779;
	add.s32 	%r1898, %r1897, %r1761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1872, 30;
	shr.b32 	%rhs, %r1872, 2;
	add.u32 	%r1899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1872, 19;
	shr.b32 	%rhs, %r1872, 13;
	add.u32 	%r1900, %lhs, %rhs;
	}
	xor.b32  	%r1901, %r1900, %r1899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1872, 10;
	shr.b32 	%rhs, %r1872, 22;
	add.u32 	%r1902, %lhs, %rhs;
	}
	xor.b32  	%r1903, %r1901, %r1902;
	xor.b32  	%r1904, %r1872, %r1798;
	xor.b32  	%r1905, %r1872, %r1835;
	and.b32  	%r1906, %r1905, %r1904;
	xor.b32  	%r1907, %r1906, %r1872;
	add.s32 	%r1908, %r1897, %r1907;
	add.s32 	%r1909, %r1908, %r1903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 15;
	shr.b32 	%rhs, %r1848, 17;
	add.u32 	%r1910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 13;
	shr.b32 	%rhs, %r1848, 19;
	add.u32 	%r1911, %lhs, %rhs;
	}
	shr.u32 	%r1912, %r1848, 10;
	xor.b32  	%r1913, %r1910, %r1912;
	xor.b32  	%r1914, %r1913, %r1911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 25;
	shr.b32 	%rhs, %r1367, 7;
	add.u32 	%r1915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 14;
	shr.b32 	%rhs, %r1367, 18;
	add.u32 	%r1916, %lhs, %rhs;
	}
	shr.u32 	%r1917, %r1367, 3;
	xor.b32  	%r1918, %r1915, %r1917;
	xor.b32  	%r1919, %r1918, %r1916;
	add.s32 	%r1920, %r1663, %r1330;
	add.s32 	%r1921, %r1920, %r1914;
	add.s32 	%r1922, %r1921, %r1919;
	xor.b32  	%r1923, %r1861, %r1824;
	and.b32  	%r1924, %r1898, %r1923;
	xor.b32  	%r1925, %r1924, %r1824;
	add.s32 	%r1926, %r1787, %r1925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 26;
	shr.b32 	%rhs, %r1898, 6;
	add.u32 	%r1927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 21;
	shr.b32 	%rhs, %r1898, 11;
	add.u32 	%r1928, %lhs, %rhs;
	}
	xor.b32  	%r1929, %r1928, %r1927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 7;
	shr.b32 	%rhs, %r1898, 25;
	add.u32 	%r1930, %lhs, %rhs;
	}
	xor.b32  	%r1931, %r1929, %r1930;
	add.s32 	%r1932, %r1926, %r1922;
	add.s32 	%r1933, %r1932, %r1931;
	add.s32 	%r1934, %r1933, 1955562222;
	add.s32 	%r1935, %r1934, %r1798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1909, 30;
	shr.b32 	%rhs, %r1909, 2;
	add.u32 	%r1936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1909, 19;
	shr.b32 	%rhs, %r1909, 13;
	add.u32 	%r1937, %lhs, %rhs;
	}
	xor.b32  	%r1938, %r1937, %r1936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1909, 10;
	shr.b32 	%rhs, %r1909, 22;
	add.u32 	%r1939, %lhs, %rhs;
	}
	xor.b32  	%r1940, %r1938, %r1939;
	xor.b32  	%r1941, %r1909, %r1835;
	xor.b32  	%r1942, %r1909, %r1872;
	and.b32  	%r1943, %r1942, %r1941;
	xor.b32  	%r1944, %r1943, %r1909;
	add.s32 	%r1945, %r1934, %r1944;
	add.s32 	%r1946, %r1945, %r1940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 15;
	shr.b32 	%rhs, %r1885, 17;
	add.u32 	%r1947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 13;
	shr.b32 	%rhs, %r1885, 19;
	add.u32 	%r1948, %lhs, %rhs;
	}
	shr.u32 	%r1949, %r1885, 10;
	xor.b32  	%r1950, %r1947, %r1949;
	xor.b32  	%r1951, %r1950, %r1948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 25;
	shr.b32 	%rhs, %r1404, 7;
	add.u32 	%r1952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 14;
	shr.b32 	%rhs, %r1404, 18;
	add.u32 	%r1953, %lhs, %rhs;
	}
	shr.u32 	%r1954, %r1404, 3;
	xor.b32  	%r1955, %r1952, %r1954;
	xor.b32  	%r1956, %r1955, %r1953;
	add.s32 	%r1957, %r1700, %r1367;
	add.s32 	%r1958, %r1957, %r1951;
	add.s32 	%r1959, %r1958, %r1956;
	xor.b32  	%r1960, %r1898, %r1861;
	and.b32  	%r1961, %r1935, %r1960;
	xor.b32  	%r1962, %r1961, %r1861;
	add.s32 	%r1963, %r1824, %r1962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 26;
	shr.b32 	%rhs, %r1935, 6;
	add.u32 	%r1964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 21;
	shr.b32 	%rhs, %r1935, 11;
	add.u32 	%r1965, %lhs, %rhs;
	}
	xor.b32  	%r1966, %r1965, %r1964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 7;
	shr.b32 	%rhs, %r1935, 25;
	add.u32 	%r1967, %lhs, %rhs;
	}
	xor.b32  	%r1968, %r1966, %r1967;
	add.s32 	%r1969, %r1963, %r1959;
	add.s32 	%r1970, %r1969, %r1968;
	add.s32 	%r1971, %r1970, 2024104815;
	add.s32 	%r1972, %r1971, %r1835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1946, 30;
	shr.b32 	%rhs, %r1946, 2;
	add.u32 	%r1973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1946, 19;
	shr.b32 	%rhs, %r1946, 13;
	add.u32 	%r1974, %lhs, %rhs;
	}
	xor.b32  	%r1975, %r1974, %r1973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1946, 10;
	shr.b32 	%rhs, %r1946, 22;
	add.u32 	%r1976, %lhs, %rhs;
	}
	xor.b32  	%r1977, %r1975, %r1976;
	xor.b32  	%r1978, %r1946, %r1872;
	xor.b32  	%r1979, %r1946, %r1909;
	and.b32  	%r1980, %r1979, %r1978;
	xor.b32  	%r1981, %r1980, %r1946;
	add.s32 	%r1982, %r1971, %r1981;
	add.s32 	%r1983, %r1982, %r1977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 15;
	shr.b32 	%rhs, %r1922, 17;
	add.u32 	%r1984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 13;
	shr.b32 	%rhs, %r1922, 19;
	add.u32 	%r1985, %lhs, %rhs;
	}
	shr.u32 	%r1986, %r1922, 10;
	xor.b32  	%r1987, %r1984, %r1986;
	xor.b32  	%r1988, %r1987, %r1985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 25;
	shr.b32 	%rhs, %r1441, 7;
	add.u32 	%r1989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 14;
	shr.b32 	%rhs, %r1441, 18;
	add.u32 	%r1990, %lhs, %rhs;
	}
	shr.u32 	%r1991, %r1441, 3;
	xor.b32  	%r1992, %r1989, %r1991;
	xor.b32  	%r1993, %r1992, %r1990;
	add.s32 	%r1994, %r1737, %r1404;
	add.s32 	%r1995, %r1994, %r1988;
	add.s32 	%r1996, %r1995, %r1993;
	xor.b32  	%r1997, %r1935, %r1898;
	and.b32  	%r1998, %r1972, %r1997;
	xor.b32  	%r1999, %r1998, %r1898;
	add.s32 	%r2000, %r1861, %r1999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 26;
	shr.b32 	%rhs, %r1972, 6;
	add.u32 	%r2001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 21;
	shr.b32 	%rhs, %r1972, 11;
	add.u32 	%r2002, %lhs, %rhs;
	}
	xor.b32  	%r2003, %r2002, %r2001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 7;
	shr.b32 	%rhs, %r1972, 25;
	add.u32 	%r2004, %lhs, %rhs;
	}
	xor.b32  	%r2005, %r2003, %r2004;
	add.s32 	%r2006, %r2000, %r1996;
	add.s32 	%r2007, %r2006, %r2005;
	add.s32 	%r2008, %r2007, -2067236844;
	add.s32 	%r2009, %r2008, %r1872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 30;
	shr.b32 	%rhs, %r1983, 2;
	add.u32 	%r2010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 19;
	shr.b32 	%rhs, %r1983, 13;
	add.u32 	%r2011, %lhs, %rhs;
	}
	xor.b32  	%r2012, %r2011, %r2010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 10;
	shr.b32 	%rhs, %r1983, 22;
	add.u32 	%r2013, %lhs, %rhs;
	}
	xor.b32  	%r2014, %r2012, %r2013;
	xor.b32  	%r2015, %r1983, %r1909;
	xor.b32  	%r2016, %r1983, %r1946;
	and.b32  	%r2017, %r2016, %r2015;
	xor.b32  	%r2018, %r2017, %r1983;
	add.s32 	%r2019, %r2008, %r2018;
	add.s32 	%r2020, %r2019, %r2014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 15;
	shr.b32 	%rhs, %r1959, 17;
	add.u32 	%r2021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 13;
	shr.b32 	%rhs, %r1959, 19;
	add.u32 	%r2022, %lhs, %rhs;
	}
	shr.u32 	%r2023, %r1959, 10;
	xor.b32  	%r2024, %r2021, %r2023;
	xor.b32  	%r2025, %r2024, %r2022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 25;
	shr.b32 	%rhs, %r1478, 7;
	add.u32 	%r2026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1478, 14;
	shr.b32 	%rhs, %r1478, 18;
	add.u32 	%r2027, %lhs, %rhs;
	}
	shr.u32 	%r2028, %r1478, 3;
	xor.b32  	%r2029, %r2026, %r2028;
	xor.b32  	%r2030, %r2029, %r2027;
	add.s32 	%r2031, %r1774, %r1441;
	add.s32 	%r2032, %r2031, %r2025;
	add.s32 	%r2033, %r2032, %r2030;
	xor.b32  	%r2034, %r1972, %r1935;
	and.b32  	%r2035, %r2009, %r2034;
	xor.b32  	%r2036, %r2035, %r1935;
	add.s32 	%r2037, %r1898, %r2036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 26;
	shr.b32 	%rhs, %r2009, 6;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 21;
	shr.b32 	%rhs, %r2009, 11;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2039, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 7;
	shr.b32 	%rhs, %r2009, 25;
	add.u32 	%r2041, %lhs, %rhs;
	}
	xor.b32  	%r2042, %r2040, %r2041;
	add.s32 	%r2043, %r2037, %r2033;
	add.s32 	%r2044, %r2043, %r2042;
	add.s32 	%r2045, %r2044, -1933114872;
	add.s32 	%r2046, %r2045, %r1909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 30;
	shr.b32 	%rhs, %r2020, 2;
	add.u32 	%r2047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 19;
	shr.b32 	%rhs, %r2020, 13;
	add.u32 	%r2048, %lhs, %rhs;
	}
	xor.b32  	%r2049, %r2048, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 10;
	shr.b32 	%rhs, %r2020, 22;
	add.u32 	%r2050, %lhs, %rhs;
	}
	xor.b32  	%r2051, %r2049, %r2050;
	xor.b32  	%r2052, %r2020, %r1946;
	xor.b32  	%r2053, %r2020, %r1983;
	and.b32  	%r2054, %r2053, %r2052;
	xor.b32  	%r2055, %r2054, %r2020;
	add.s32 	%r2056, %r2045, %r2055;
	add.s32 	%r2057, %r2056, %r2051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 15;
	shr.b32 	%rhs, %r1996, 17;
	add.u32 	%r2058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 13;
	shr.b32 	%rhs, %r1996, 19;
	add.u32 	%r2059, %lhs, %rhs;
	}
	shr.u32 	%r2060, %r1996, 10;
	xor.b32  	%r2061, %r2058, %r2060;
	xor.b32  	%r2062, %r2061, %r2059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 25;
	shr.b32 	%rhs, %r1515, 7;
	add.u32 	%r2063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 14;
	shr.b32 	%rhs, %r1515, 18;
	add.u32 	%r2064, %lhs, %rhs;
	}
	shr.u32 	%r2065, %r1515, 3;
	xor.b32  	%r2066, %r2063, %r2065;
	xor.b32  	%r2067, %r2066, %r2064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 26;
	shr.b32 	%rhs, %r2046, 6;
	add.u32 	%r2068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 21;
	shr.b32 	%rhs, %r2046, 11;
	add.u32 	%r2069, %lhs, %rhs;
	}
	xor.b32  	%r2070, %r2069, %r2068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 7;
	shr.b32 	%rhs, %r2046, 25;
	add.u32 	%r2071, %lhs, %rhs;
	}
	xor.b32  	%r2072, %r2070, %r2071;
	xor.b32  	%r2073, %r2009, %r1972;
	and.b32  	%r2074, %r2046, %r2073;
	xor.b32  	%r2075, %r2074, %r1972;
	add.s32 	%r2076, %r1478, %r1811;
	add.s32 	%r2077, %r2076, %r1935;
	add.s32 	%r2078, %r2077, %r2075;
	add.s32 	%r2079, %r2078, %r2062;
	add.s32 	%r2080, %r2079, %r2067;
	add.s32 	%r2081, %r2080, %r2072;
	add.s32 	%r2082, %r2081, -1866530822;
	add.s32 	%r47, %r2082, %r1946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2057, 30;
	shr.b32 	%rhs, %r2057, 2;
	add.u32 	%r2083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2057, 19;
	shr.b32 	%rhs, %r2057, 13;
	add.u32 	%r2084, %lhs, %rhs;
	}
	xor.b32  	%r2085, %r2084, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2057, 10;
	shr.b32 	%rhs, %r2057, 22;
	add.u32 	%r2086, %lhs, %rhs;
	}
	xor.b32  	%r2087, %r2085, %r2086;
	xor.b32  	%r2088, %r2057, %r1983;
	xor.b32  	%r2089, %r2057, %r2020;
	and.b32  	%r2090, %r2089, %r2088;
	xor.b32  	%r2091, %r2090, %r2057;
	add.s32 	%r2092, %r2082, %r2091;
	add.s32 	%r48, %r2092, %r2087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2033, 15;
	shr.b32 	%rhs, %r2033, 17;
	add.u32 	%r2093, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2033, 13;
	shr.b32 	%rhs, %r2033, 19;
	add.u32 	%r2094, %lhs, %rhs;
	}
	shr.u32 	%r2095, %r2033, 10;
	xor.b32  	%r2096, %r2093, %r2095;
	xor.b32  	%r2097, %r2096, %r2094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 25;
	shr.b32 	%rhs, %r1552, 7;
	add.u32 	%r2098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 14;
	shr.b32 	%rhs, %r1552, 18;
	add.u32 	%r2099, %lhs, %rhs;
	}
	shr.u32 	%r2100, %r1552, 3;
	xor.b32  	%r2101, %r2098, %r2100;
	xor.b32  	%r2102, %r2101, %r2099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 26;
	shr.b32 	%rhs, %r47, 6;
	add.u32 	%r2103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 21;
	shr.b32 	%rhs, %r47, 11;
	add.u32 	%r2104, %lhs, %rhs;
	}
	xor.b32  	%r2105, %r2104, %r2103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 7;
	shr.b32 	%rhs, %r47, 25;
	add.u32 	%r2106, %lhs, %rhs;
	}
	xor.b32  	%r2107, %r2105, %r2106;
	xor.b32  	%r2108, %r2046, %r2009;
	and.b32  	%r2109, %r47, %r2108;
	xor.b32  	%r2110, %r2109, %r2009;
	add.s32 	%r2111, %r1515, %r1848;
	add.s32 	%r2112, %r2111, %r1972;
	add.s32 	%r2113, %r2112, %r2110;
	add.s32 	%r2114, %r2113, %r2097;
	add.s32 	%r2115, %r2114, %r2102;
	add.s32 	%r2116, %r2115, %r2107;
	add.s32 	%r2117, %r2116, -1538233109;
	add.s32 	%r49, %r2117, %r1983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 30;
	shr.b32 	%rhs, %r48, 2;
	add.u32 	%r2118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 19;
	shr.b32 	%rhs, %r48, 13;
	add.u32 	%r2119, %lhs, %rhs;
	}
	xor.b32  	%r2120, %r2119, %r2118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 10;
	shr.b32 	%rhs, %r48, 22;
	add.u32 	%r2121, %lhs, %rhs;
	}
	xor.b32  	%r2122, %r2120, %r2121;
	xor.b32  	%r2123, %r48, %r2020;
	xor.b32  	%r2124, %r48, %r2057;
	and.b32  	%r2125, %r2124, %r2123;
	xor.b32  	%r2126, %r2125, %r48;
	add.s32 	%r2127, %r2117, %r2126;
	add.s32 	%r50, %r2127, %r2122;
	and.b32  	%r2128, %r2223, 31;
	shr.u32 	%r2129, %r48, %r2128;
	and.b32  	%r2130, %r2129, %r71;
	mul.wide.u32 	%rd24, %r2130, 4;
	add.s64 	%rd25, %rd65, %rd24;
	and.b32  	%r2131, %r48, 31;
	mov.u32 	%r2132, 1;
	shl.b32 	%r51, %r2132, %r2131;
	ld.global.u32 	%r2133, [%rd25];
	and.b32  	%r2134, %r2133, %r51;
	setp.eq.s32	%p3, %r2134, 0;
	@%p3 bra 	BB5_30;

	mov.u32 	%r2194, 1;
	ld.param.u64 	%rd54, [m01400_m16_param_7];
	ld.param.u32 	%r2193, [m01400_m16_param_25];
	and.b32  	%r2192, %r2193, 31;
	shr.u32 	%r2136, %r47, %r2192;
	and.b32  	%r2137, %r2136, %r71;
	mul.wide.u32 	%rd26, %r2137, 4;
	add.s64 	%rd27, %rd54, %rd26;
	and.b32  	%r2138, %r47, 31;
	shl.b32 	%r52, %r2194, %r2138;
	ld.global.u32 	%r2140, [%rd27];
	and.b32  	%r2141, %r2140, %r52;
	setp.eq.s32	%p4, %r2141, 0;
	@%p4 bra 	BB5_30;

	ld.param.u64 	%rd55, [m01400_m16_param_8];
	mov.u32 	%r2197, 1;
	ld.param.u32 	%r2196, [m01400_m16_param_25];
	and.b32  	%r2195, %r2196, 31;
	shr.u32 	%r2143, %r50, %r2195;
	and.b32  	%r2144, %r2143, %r71;
	mul.wide.u32 	%rd28, %r2144, 4;
	add.s64 	%rd29, %rd55, %rd28;
	and.b32  	%r2145, %r50, 31;
	shl.b32 	%r53, %r2197, %r2145;
	ld.global.u32 	%r2147, [%rd29];
	and.b32  	%r2148, %r2147, %r53;
	setp.eq.s32	%p5, %r2148, 0;
	@%p5 bra 	BB5_30;

	ld.param.u64 	%rd56, [m01400_m16_param_9];
	mov.u32 	%r2200, 1;
	ld.param.u32 	%r2199, [m01400_m16_param_25];
	and.b32  	%r2198, %r2199, 31;
	shr.u32 	%r2150, %r49, %r2198;
	and.b32  	%r2151, %r2150, %r71;
	mul.wide.u32 	%rd30, %r2151, 4;
	add.s64 	%rd31, %rd56, %rd30;
	and.b32  	%r2152, %r49, 31;
	shl.b32 	%r54, %r2200, %r2152;
	ld.global.u32 	%r2154, [%rd31];
	and.b32  	%r2155, %r2154, %r54;
	setp.eq.s32	%p6, %r2155, 0;
	@%p6 bra 	BB5_30;

	and.b32  	%r2204, %r48, 31;
	mov.u32 	%r2203, 1;
	shl.b32 	%r2202, %r2203, %r2204;
	ld.param.u64 	%rd57, [m01400_m16_param_10];
	ld.param.u32 	%r2201, [m01400_m16_param_26];
	and.b32  	%r2156, %r2201, 31;
	shr.u32 	%r2157, %r48, %r2156;
	and.b32  	%r2158, %r2157, %r71;
	mul.wide.u32 	%rd32, %r2158, 4;
	add.s64 	%rd33, %rd57, %rd32;
	ld.global.u32 	%r2159, [%rd33];
	and.b32  	%r2160, %r2159, %r2202;
	setp.eq.s32	%p7, %r2160, 0;
	@%p7 bra 	BB5_30;

	ld.param.u64 	%rd58, [m01400_m16_param_11];
	shr.u32 	%r2162, %r47, %r2156;
	and.b32  	%r2163, %r2162, %r71;
	mul.wide.u32 	%rd34, %r2163, 4;
	add.s64 	%rd35, %rd58, %rd34;
	ld.global.u32 	%r2164, [%rd35];
	and.b32  	%r2165, %r2164, %r52;
	setp.eq.s32	%p8, %r2165, 0;
	@%p8 bra 	BB5_30;

	ld.param.u64 	%rd59, [m01400_m16_param_12];
	shr.u32 	%r2167, %r50, %r2156;
	and.b32  	%r2168, %r2167, %r71;
	mul.wide.u32 	%rd36, %r2168, 4;
	add.s64 	%rd37, %rd59, %rd36;
	ld.global.u32 	%r2169, [%rd37];
	and.b32  	%r2170, %r2169, %r53;
	setp.eq.s32	%p9, %r2170, 0;
	@%p9 bra 	BB5_30;

	ld.param.u64 	%rd60, [m01400_m16_param_13];
	shr.u32 	%r2172, %r49, %r2156;
	and.b32  	%r2173, %r2172, %r71;
	mul.wide.u32 	%rd38, %r2173, 4;
	add.s64 	%rd39, %rd60, %rd38;
	ld.global.u32 	%r2174, [%rd39];
	and.b32  	%r2175, %r2174, %r54;
	setp.eq.s32	%p10, %r2175, 0;
	@%p10 bra 	BB5_30;

	setp.eq.s32	%p11, %r76, 0;
	mov.u32 	%r2226, 0;
	mov.u32 	%r2176, -1;
	mov.u32 	%r2225, %r76;
	@%p11 bra 	BB5_24;

BB5_12:
	ld.param.u64 	%rd61, [m01400_m16_param_15];
	mov.u32 	%r2227, 1;
	shr.u32 	%r57, %r2225, 1;
	add.s32 	%r2228, %r57, %r2226;
	cvt.u64.u32	%rd40, %r2228;
	cvt.u64.u32	%rd41, %r77;
	add.s64 	%rd2, %rd40, %rd41;
	shl.b64 	%rd42, %rd2, 5;
	add.s64 	%rd43, %rd61, %rd42;
	ld.global.u32 	%r59, [%rd43+24];
	setp.gt.u32	%p12, %r49, %r59;
	@%p12 bra 	BB5_22;

	setp.lt.u32	%p13, %r49, %r59;
	mov.u32 	%r2179, -1;
	@%p13 bra 	BB5_14;
	bra.uni 	BB5_15;

BB5_14:
	mov.u32 	%r2227, %r2179;
	bra.uni 	BB5_22;

BB5_15:
	mov.u32 	%r2227, 1;
	ld.global.u32 	%r60, [%rd43+8];
	setp.gt.u32	%p14, %r50, %r60;
	@%p14 bra 	BB5_22;

	setp.lt.u32	%p15, %r50, %r60;
	@%p15 bra 	BB5_17;
	bra.uni 	BB5_18;

BB5_17:
	mov.u32 	%r2227, %r2179;
	bra.uni 	BB5_22;

BB5_18:
	mov.u32 	%r2227, 1;
	ld.global.u32 	%r61, [%rd43+28];
	setp.gt.u32	%p16, %r47, %r61;
	@%p16 bra 	BB5_22;

	setp.lt.u32	%p17, %r47, %r61;
	mov.u32 	%r2227, %r2179;
	@%p17 bra 	BB5_22;

	mov.u32 	%r2227, 1;
	ld.global.u32 	%r62, [%rd43+12];
	setp.gt.u32	%p18, %r48, %r62;
	@%p18 bra 	BB5_22;

	setp.lt.u32	%p19, %r48, %r62;
	selp.b32	%r2227, -1, 0, %p19;

BB5_22:
	add.s32 	%r2185, %r57, 1;
	setp.gt.s32	%p20, %r2227, 0;
	selp.b32	%r2186, %r2185, 0, %p20;
	add.s32 	%r2226, %r2186, %r2226;
	selp.b32	%r2187, -1, 0, %p20;
	add.s32 	%r2188, %r2187, %r2225;
	shr.u32 	%r2225, %r2188, 1;
	setp.eq.s32	%p21, %r2227, 0;
	@%p21 bra 	BB5_25;

	setp.ne.s32	%p22, %r2225, 0;
	@%p22 bra 	BB5_12;

BB5_24:
	mov.u32 	%r2228, %r2176;

BB5_25:
	setp.eq.s32	%p23, %r2228, -1;
	@%p23 bra 	BB5_30;

	ld.param.u64 	%rd62, [m01400_m16_param_16];
	add.s32 	%r68, %r2228, %r77;
	mul.wide.u32 	%rd50, %r68, 4;
	add.s64 	%rd51, %rd62, %rd50;
	atom.global.add.u32 	%r2190, [%rd51], 1;
	setp.ne.s32	%p24, %r2190, 0;
	@%p24 bra 	BB5_30;

	atom.global.add.u32 	%r69, [%rd16], 1;
	setp.lt.u32	%p25, %r69, %r76;
	@%p25 bra 	BB5_29;
	bra.uni 	BB5_28;

BB5_29:
	ld.param.u32 	%r2209, [m01400_m16_param_27];
	ld.param.u64 	%rd63, [m01400_m16_param_14];
	mul.wide.u32 	%rd52, %r69, 24;
	add.s64 	%rd53, %rd63, %rd52;
	st.global.v2.u32 	[%rd53+16], {%r2228, %r68};
	st.global.v2.u32 	[%rd53+8], {%r2224, %r2209};
	st.global.u64 	[%rd53], %rd1;
	bra.uni 	BB5_30;

BB5_28:
	atom.global.add.u32 	%r2191, [%rd16], -1;

BB5_30:
	ld.param.u32 	%r2210, [m01400_m16_param_30];
	add.s32 	%r2224, %r2224, 1;
	setp.lt.u32	%p26, %r2224, %r2210;
	@%p26 bra 	BB5_3;

BB5_31:
	ret;
}

	// .globl	m01400_s04
.entry m01400_s04(
	.param .u64 .ptr .global .align 4 m01400_s04_param_0,
	.param .u64 .ptr .global .align 4 m01400_s04_param_1,
	.param .u64 .ptr .global .align 4 m01400_s04_param_2,
	.param .u64 .ptr .const .align 4 m01400_s04_param_3,
	.param .u64 .ptr .global .align 1 m01400_s04_param_4,
	.param .u64 .ptr .global .align 1 m01400_s04_param_5,
	.param .u64 .ptr .global .align 4 m01400_s04_param_6,
	.param .u64 .ptr .global .align 4 m01400_s04_param_7,
	.param .u64 .ptr .global .align 4 m01400_s04_param_8,
	.param .u64 .ptr .global .align 4 m01400_s04_param_9,
	.param .u64 .ptr .global .align 4 m01400_s04_param_10,
	.param .u64 .ptr .global .align 4 m01400_s04_param_11,
	.param .u64 .ptr .global .align 4 m01400_s04_param_12,
	.param .u64 .ptr .global .align 4 m01400_s04_param_13,
	.param .u64 .ptr .global .align 8 m01400_s04_param_14,
	.param .u64 .ptr .global .align 4 m01400_s04_param_15,
	.param .u64 .ptr .global .align 4 m01400_s04_param_16,
	.param .u64 .ptr .global .align 4 m01400_s04_param_17,
	.param .u64 .ptr .global .align 1 m01400_s04_param_18,
	.param .u64 .ptr .global .align 4 m01400_s04_param_19,
	.param .u64 .ptr .global .align 16 m01400_s04_param_20,
	.param .u64 .ptr .global .align 16 m01400_s04_param_21,
	.param .u64 .ptr .global .align 16 m01400_s04_param_22,
	.param .u64 .ptr .global .align 16 m01400_s04_param_23,
	.param .u32 m01400_s04_param_24,
	.param .u32 m01400_s04_param_25,
	.param .u32 m01400_s04_param_26,
	.param .u32 m01400_s04_param_27,
	.param .u32 m01400_s04_param_28,
	.param .u32 m01400_s04_param_29,
	.param .u32 m01400_s04_param_30,
	.param .u32 m01400_s04_param_31,
	.param .u32 m01400_s04_param_32,
	.param .u32 m01400_s04_param_33,
	.param .u64 m01400_s04_param_34
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<2079>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [m01400_s04_param_0];
	ld.param.u64 	%rd5, [m01400_s04_param_15];
	ld.param.u64 	%rd7, [m01400_s04_param_19];
	ld.param.u32 	%r52, [m01400_s04_param_30];
	ld.param.u32 	%r54, [m01400_s04_param_32];
	ld.param.u64 	%rd8, [m01400_s04_param_34];
	mov.b32	%r55, %envreg3;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %ntid.x;
	mad.lo.s32 	%r58, %r56, %r57, %r55;
	mov.u32 	%r59, %tid.x;
	add.s32 	%r1, %r58, %r59;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB6_10;

	mul.wide.s32 	%rd9, %r1, 260;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r2, [%rd10+8];
	ld.global.u32 	%r3, [%rd10+60];
	mul.wide.u32 	%rd11, %r54, 32;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r60, [%rd12+4];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r60, 30;
	shr.b32 	%rhs, %r60, 2;
	add.u32 	%r61, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r60, 19;
	shr.b32 	%rhs, %r60, 13;
	add.u32 	%r62, %lhs, %rhs;
	}
	xor.b32  	%r63, %r62, %r61;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r60, 10;
	shr.b32 	%rhs, %r60, 22;
	add.u32 	%r64, %lhs, %rhs;
	}
	xor.b32  	%r65, %r63, %r64;
	ld.global.u32 	%r4, [%rd12+12];
	xor.b32  	%r66, %r4, %r60;
	ld.global.u32 	%r5, [%rd12+8];
	xor.b32  	%r67, %r5, %r60;
	and.b32  	%r68, %r66, %r67;
	xor.b32  	%r69, %r68, %r60;
	ld.global.u32 	%r70, [%rd12+16];
	ld.global.u32 	%r71, [%rd12];
	sub.s32 	%r72, %r70, %r71;
	add.s32 	%r73, %r72, %r69;
	add.s32 	%r74, %r73, %r65;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 30;
	shr.b32 	%rhs, %r5, 2;
	add.u32 	%r75, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 19;
	shr.b32 	%rhs, %r5, 13;
	add.u32 	%r76, %lhs, %rhs;
	}
	xor.b32  	%r77, %r76, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 10;
	shr.b32 	%rhs, %r5, 22;
	add.u32 	%r78, %lhs, %rhs;
	}
	xor.b32  	%r79, %r77, %r78;
	xor.b32  	%r80, %r74, %r5;
	xor.b32  	%r81, %r4, %r5;
	and.b32  	%r82, %r80, %r81;
	xor.b32  	%r83, %r82, %r5;
	ld.global.u32 	%r84, [%rd12+20];
	sub.s32 	%r85, %r84, %r60;
	add.s32 	%r86, %r85, %r79;
	add.s32 	%r87, %r86, %r83;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 30;
	shr.b32 	%rhs, %r4, 2;
	add.u32 	%r88, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 19;
	shr.b32 	%rhs, %r4, 13;
	add.u32 	%r89, %lhs, %rhs;
	}
	xor.b32  	%r90, %r89, %r88;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 10;
	shr.b32 	%rhs, %r4, 22;
	add.u32 	%r91, %lhs, %rhs;
	}
	xor.b32  	%r92, %r90, %r91;
	xor.b32  	%r93, %r87, %r4;
	xor.b32  	%r94, %r74, %r4;
	and.b32  	%r95, %r93, %r94;
	xor.b32  	%r96, %r95, %r4;
	ld.global.u32 	%r6, [%rd12+24];
	sub.s32 	%r97, %r6, %r5;
	add.s32 	%r98, %r97, %r92;
	add.s32 	%r99, %r98, %r96;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r74, 30;
	shr.b32 	%rhs, %r74, 2;
	add.u32 	%r100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r74, 19;
	shr.b32 	%rhs, %r74, 13;
	add.u32 	%r101, %lhs, %rhs;
	}
	xor.b32  	%r102, %r101, %r100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r74, 10;
	shr.b32 	%rhs, %r74, 22;
	add.u32 	%r103, %lhs, %rhs;
	}
	xor.b32  	%r104, %r102, %r103;
	xor.b32  	%r105, %r99, %r74;
	xor.b32  	%r106, %r87, %r74;
	and.b32  	%r107, %r105, %r106;
	xor.b32  	%r108, %r107, %r74;
	ld.global.u32 	%r7, [%rd12+28];
	sub.s32 	%r109, %r7, %r4;
	add.s32 	%r110, %r109, %r104;
	add.s32 	%r8, %r110, %r108;
	setp.eq.s32	%p2, %r52, 0;
	@%p2 bra 	BB6_10;

	ld.global.u32 	%r9, [%rd10];
	ld.global.u32 	%r112, [%rd10+4];
	ld.global.u32 	%r113, [%rd10+12];
	mov.u32 	%r114, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 26;
	shr.b32 	%rhs, %r114, 6;
	add.u32 	%r115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 21;
	shr.b32 	%rhs, %r114, 11;
	add.u32 	%r116, %lhs, %rhs;
	}
	xor.b32  	%r117, %r116, %r115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 7;
	shr.b32 	%rhs, %r114, 25;
	add.u32 	%r118, %lhs, %rhs;
	}
	xor.b32  	%r10, %r117, %r118;
	mov.u32 	%r119, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r119, 19;
	shr.b32 	%rhs, %r119, 13;
	add.u32 	%r120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r119, 30;
	shr.b32 	%rhs, %r119, 2;
	add.u32 	%r121, %lhs, %rhs;
	}
	xor.b32  	%r122, %r120, %r121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r119, 10;
	shr.b32 	%rhs, %r119, 22;
	add.u32 	%r123, %lhs, %rhs;
	}
	xor.b32  	%r11, %r122, %r123;
	add.s32 	%r13, %r113, 985935396;
	mov.u32 	%r2078, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 13;
	shr.b32 	%rhs, %r2078, 19;
	add.u32 	%r124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 15;
	shr.b32 	%rhs, %r2078, 17;
	add.u32 	%r125, %lhs, %rhs;
	}
	xor.b32  	%r14, %r124, %r125;
	shr.u32 	%r126, %r112, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r112, 25;
	shr.b32 	%rhs, %r112, 7;
	add.u32 	%r127, %lhs, %rhs;
	}
	xor.b32  	%r128, %r127, %r126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r112, 14;
	shr.b32 	%rhs, %r112, 18;
	add.u32 	%r129, %lhs, %rhs;
	}
	xor.b32  	%r15, %r128, %r129;
	shr.u32 	%r130, %r3, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 15;
	shr.b32 	%rhs, %r3, 17;
	add.u32 	%r131, %lhs, %rhs;
	}
	xor.b32  	%r132, %r131, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 13;
	shr.b32 	%rhs, %r3, 19;
	add.u32 	%r133, %lhs, %rhs;
	}
	xor.b32  	%r134, %r132, %r133;
	shr.u32 	%r135, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r136, %lhs, %rhs;
	}
	xor.b32  	%r137, %r136, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r138, %lhs, %rhs;
	}
	xor.b32  	%r139, %r137, %r138;
	add.s32 	%r140, %r134, %r112;
	add.s32 	%r16, %r140, %r139;
	shr.u32 	%r141, %r113, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r113, 25;
	shr.b32 	%rhs, %r113, 7;
	add.u32 	%r142, %lhs, %rhs;
	}
	xor.b32  	%r143, %r142, %r141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r113, 14;
	shr.b32 	%rhs, %r113, 18;
	add.u32 	%r144, %lhs, %rhs;
	}
	xor.b32  	%r17, %r143, %r144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 15;
	shr.b32 	%rhs, %r16, 17;
	add.u32 	%r145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 13;
	shr.b32 	%rhs, %r16, 19;
	add.u32 	%r146, %lhs, %rhs;
	}
	shr.u32 	%r147, %r16, 10;
	xor.b32  	%r148, %r145, %r147;
	xor.b32  	%r149, %r148, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 14;
	shr.b32 	%rhs, %r2078, 18;
	add.u32 	%r150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 25;
	shr.b32 	%rhs, %r2078, 7;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r18, %r150, %r151;
	add.s32 	%r152, %r149, %r113;
	add.s32 	%r19, %r152, %r18;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 15;
	shr.b32 	%rhs, %r19, 17;
	add.u32 	%r153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 13;
	shr.b32 	%rhs, %r19, 19;
	add.u32 	%r154, %lhs, %rhs;
	}
	shr.u32 	%r155, %r19, 10;
	xor.b32  	%r156, %r153, %r155;
	xor.b32  	%r157, %r156, %r154;
	add.s32 	%r20, %r157, %r18;
	add.s32 	%r21, %r18, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 15;
	shr.b32 	%rhs, %r20, 17;
	add.u32 	%r158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 13;
	shr.b32 	%rhs, %r20, 19;
	add.u32 	%r159, %lhs, %rhs;
	}
	shr.u32 	%r160, %r20, 10;
	xor.b32  	%r161, %r158, %r160;
	xor.b32  	%r22, %r161, %r159;
	add.s32 	%r23, %r18, %r16;
	shr.u32 	%r162, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r164, %r163, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r24, %r164, %r165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 25;
	shr.b32 	%rhs, %r16, 7;
	add.u32 	%r166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 14;
	shr.b32 	%rhs, %r16, 18;
	add.u32 	%r167, %lhs, %rhs;
	}
	shr.u32 	%r168, %r16, 3;
	xor.b32  	%r169, %r166, %r168;
	xor.b32  	%r25, %r169, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 25;
	shr.b32 	%rhs, %r19, 7;
	add.u32 	%r170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 14;
	shr.b32 	%rhs, %r19, 18;
	add.u32 	%r171, %lhs, %rhs;
	}
	shr.u32 	%r172, %r19, 3;
	xor.b32  	%r173, %r170, %r172;
	xor.b32  	%r26, %r173, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 25;
	shr.b32 	%rhs, %r20, 7;
	add.u32 	%r174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 14;
	shr.b32 	%rhs, %r20, 18;
	add.u32 	%r175, %lhs, %rhs;
	}
	shr.u32 	%r176, %r20, 3;
	xor.b32  	%r177, %r174, %r176;
	xor.b32  	%r27, %r177, %r175;

BB6_3:
	add.s32 	%r2075, %r112, -1866785220;
	ld.param.u64 	%rd21, [m01400_s04_param_3];
	mul.wide.u32 	%rd15, %r2078, 4;
	add.s64 	%rd16, %rd21, %rd15;
	ld.const.u32 	%r178, [%rd16];
	or.b32  	%r179, %r178, %r9;
	add.s32 	%r180, %r179, %r10;
	add.s32 	%r181, %r180, -1108294083;
	add.s32 	%r182, %r180, 1665186679;
	add.s32 	%r183, %r181, %r11;
	add.s32 	%r184, %r183, 980412007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 26;
	shr.b32 	%rhs, %r182, 6;
	add.u32 	%r185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 21;
	shr.b32 	%rhs, %r182, 11;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r187, %r186, %r185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 7;
	shr.b32 	%rhs, %r182, 25;
	add.u32 	%r188, %lhs, %rhs;
	}
	xor.b32  	%r189, %r187, %r188;
	and.b32  	%r190, %r182, -905233677;
	xor.b32  	%r191, %r190, -1694144372;
	add.s32 	%r192, %r2075, %r191;
	add.s32 	%r193, %r192, %r189;
	add.s32 	%r194, %r193, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 30;
	shr.b32 	%rhs, %r184, 2;
	add.u32 	%r195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 19;
	shr.b32 	%rhs, %r184, 13;
	add.u32 	%r196, %lhs, %rhs;
	}
	xor.b32  	%r197, %r196, %r195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 10;
	shr.b32 	%rhs, %r184, 22;
	add.u32 	%r198, %lhs, %rhs;
	}
	xor.b32  	%r199, %r197, %r198;
	xor.b32  	%r200, %r184, -1150833019;
	xor.b32  	%r201, %r184, 1779033703;
	and.b32  	%r202, %r201, %r200;
	xor.b32  	%r203, %r202, %r184;
	add.s32 	%r204, %r203, %r193;
	add.s32 	%r205, %r204, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 26;
	shr.b32 	%rhs, %r194, 6;
	add.u32 	%r206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 21;
	shr.b32 	%rhs, %r194, 11;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r208, %r207, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 7;
	shr.b32 	%rhs, %r194, 25;
	add.u32 	%r209, %lhs, %rhs;
	}
	xor.b32  	%r210, %r208, %r209;
	xor.b32  	%r211, %r182, 1359893119;
	and.b32  	%r212, %r194, %r211;
	xor.b32  	%r213, %r212, 1359893119;
	add.s32 	%r214, %r2, %r213;
	add.s32 	%r215, %r214, %r210;
	add.s32 	%r216, %r215, 1355179099;
	add.s32 	%r217, %r215, 204346080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 30;
	shr.b32 	%rhs, %r205, 2;
	add.u32 	%r218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 19;
	shr.b32 	%rhs, %r205, 13;
	add.u32 	%r219, %lhs, %rhs;
	}
	xor.b32  	%r220, %r219, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 10;
	shr.b32 	%rhs, %r205, 22;
	add.u32 	%r221, %lhs, %rhs;
	}
	xor.b32  	%r222, %r220, %r221;
	xor.b32  	%r223, %r205, 1779033703;
	xor.b32  	%r224, %r205, %r184;
	and.b32  	%r225, %r224, %r223;
	xor.b32  	%r226, %r225, %r205;
	add.s32 	%r227, %r226, %r216;
	add.s32 	%r228, %r227, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 26;
	shr.b32 	%rhs, %r217, 6;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 21;
	shr.b32 	%rhs, %r217, 11;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r231, %r230, %r229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 7;
	shr.b32 	%rhs, %r217, 25;
	add.u32 	%r232, %lhs, %rhs;
	}
	xor.b32  	%r233, %r231, %r232;
	xor.b32  	%r234, %r194, %r182;
	and.b32  	%r235, %r217, %r234;
	xor.b32  	%r236, %r235, %r182;
	add.s32 	%r237, %r13, %r236;
	add.s32 	%r238, %r237, %r233;
	add.s32 	%r239, %r238, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 30;
	shr.b32 	%rhs, %r228, 2;
	add.u32 	%r240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 19;
	shr.b32 	%rhs, %r228, 13;
	add.u32 	%r241, %lhs, %rhs;
	}
	xor.b32  	%r242, %r241, %r240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 10;
	shr.b32 	%rhs, %r228, 22;
	add.u32 	%r243, %lhs, %rhs;
	}
	xor.b32  	%r244, %r242, %r243;
	xor.b32  	%r245, %r228, %r184;
	xor.b32  	%r246, %r228, %r205;
	and.b32  	%r247, %r246, %r245;
	xor.b32  	%r248, %r247, %r228;
	add.s32 	%r249, %r248, %r238;
	add.s32 	%r250, %r249, %r244;
	xor.b32  	%r251, %r217, %r194;
	and.b32  	%r252, %r239, %r251;
	xor.b32  	%r253, %r252, %r194;
	add.s32 	%r254, %r181, %r253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 26;
	shr.b32 	%rhs, %r239, 6;
	add.u32 	%r255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 21;
	shr.b32 	%rhs, %r239, 11;
	add.u32 	%r256, %lhs, %rhs;
	}
	xor.b32  	%r257, %r256, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 7;
	shr.b32 	%rhs, %r239, 25;
	add.u32 	%r258, %lhs, %rhs;
	}
	xor.b32  	%r259, %r257, %r258;
	add.s32 	%r260, %r254, %r259;
	add.s32 	%r261, %r260, -559499371;
	add.s32 	%r262, %r261, %r184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 30;
	shr.b32 	%rhs, %r250, 2;
	add.u32 	%r263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 19;
	shr.b32 	%rhs, %r250, 13;
	add.u32 	%r264, %lhs, %rhs;
	}
	xor.b32  	%r265, %r264, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 10;
	shr.b32 	%rhs, %r250, 22;
	add.u32 	%r266, %lhs, %rhs;
	}
	xor.b32  	%r267, %r265, %r266;
	xor.b32  	%r268, %r250, %r205;
	xor.b32  	%r269, %r250, %r228;
	and.b32  	%r270, %r269, %r268;
	xor.b32  	%r271, %r270, %r250;
	add.s32 	%r272, %r271, %r261;
	add.s32 	%r273, %r272, %r267;
	xor.b32  	%r274, %r239, %r217;
	and.b32  	%r275, %r262, %r274;
	xor.b32  	%r276, %r275, %r217;
	add.s32 	%r277, %r193, %r276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 26;
	shr.b32 	%rhs, %r262, 6;
	add.u32 	%r278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 21;
	shr.b32 	%rhs, %r262, 11;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r280, %r279, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 7;
	shr.b32 	%rhs, %r262, 25;
	add.u32 	%r281, %lhs, %rhs;
	}
	xor.b32  	%r282, %r280, %r281;
	add.s32 	%r283, %r277, %r282;
	add.s32 	%r284, %r283, -1772092061;
	add.s32 	%r285, %r284, %r205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 30;
	shr.b32 	%rhs, %r273, 2;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 19;
	shr.b32 	%rhs, %r273, 13;
	add.u32 	%r287, %lhs, %rhs;
	}
	xor.b32  	%r288, %r287, %r286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 10;
	shr.b32 	%rhs, %r273, 22;
	add.u32 	%r289, %lhs, %rhs;
	}
	xor.b32  	%r290, %r288, %r289;
	xor.b32  	%r291, %r273, %r228;
	xor.b32  	%r292, %r273, %r250;
	and.b32  	%r293, %r292, %r291;
	xor.b32  	%r294, %r293, %r273;
	add.s32 	%r295, %r294, %r284;
	add.s32 	%r296, %r295, %r290;
	xor.b32  	%r297, %r262, %r239;
	and.b32  	%r298, %r285, %r297;
	xor.b32  	%r299, %r298, %r239;
	add.s32 	%r300, %r216, %r299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 26;
	shr.b32 	%rhs, %r285, 6;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 21;
	shr.b32 	%rhs, %r285, 11;
	add.u32 	%r302, %lhs, %rhs;
	}
	xor.b32  	%r303, %r302, %r301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 7;
	shr.b32 	%rhs, %r285, 25;
	add.u32 	%r304, %lhs, %rhs;
	}
	xor.b32  	%r305, %r303, %r304;
	add.s32 	%r306, %r300, %r305;
	add.s32 	%r307, %r306, 1302802729;
	add.s32 	%r308, %r307, %r228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 30;
	shr.b32 	%rhs, %r296, 2;
	add.u32 	%r309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 19;
	shr.b32 	%rhs, %r296, 13;
	add.u32 	%r310, %lhs, %rhs;
	}
	xor.b32  	%r311, %r310, %r309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 10;
	shr.b32 	%rhs, %r296, 22;
	add.u32 	%r312, %lhs, %rhs;
	}
	xor.b32  	%r313, %r311, %r312;
	xor.b32  	%r314, %r296, %r250;
	xor.b32  	%r315, %r296, %r273;
	and.b32  	%r316, %r315, %r314;
	xor.b32  	%r317, %r316, %r296;
	add.s32 	%r318, %r317, %r307;
	add.s32 	%r319, %r318, %r313;
	xor.b32  	%r320, %r285, %r262;
	and.b32  	%r321, %r308, %r320;
	xor.b32  	%r322, %r321, %r262;
	add.s32 	%r323, %r238, %r322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r308, 26;
	shr.b32 	%rhs, %r308, 6;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r308, 21;
	shr.b32 	%rhs, %r308, 11;
	add.u32 	%r325, %lhs, %rhs;
	}
	xor.b32  	%r326, %r325, %r324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r308, 7;
	shr.b32 	%rhs, %r308, 25;
	add.u32 	%r327, %lhs, %rhs;
	}
	xor.b32  	%r328, %r326, %r327;
	add.s32 	%r329, %r323, %r328;
	add.s32 	%r330, %r329, 354829628;
	add.s32 	%r331, %r330, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 30;
	shr.b32 	%rhs, %r319, 2;
	add.u32 	%r332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 19;
	shr.b32 	%rhs, %r319, 13;
	add.u32 	%r333, %lhs, %rhs;
	}
	xor.b32  	%r334, %r333, %r332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 10;
	shr.b32 	%rhs, %r319, 22;
	add.u32 	%r335, %lhs, %rhs;
	}
	xor.b32  	%r336, %r334, %r335;
	xor.b32  	%r337, %r319, %r273;
	xor.b32  	%r338, %r319, %r296;
	and.b32  	%r339, %r338, %r337;
	xor.b32  	%r340, %r339, %r319;
	add.s32 	%r341, %r340, %r330;
	add.s32 	%r342, %r341, %r336;
	xor.b32  	%r343, %r308, %r285;
	and.b32  	%r344, %r331, %r343;
	xor.b32  	%r345, %r344, %r285;
	add.s32 	%r346, %r262, %r345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 26;
	shr.b32 	%rhs, %r331, 6;
	add.u32 	%r347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 21;
	shr.b32 	%rhs, %r331, 11;
	add.u32 	%r348, %lhs, %rhs;
	}
	xor.b32  	%r349, %r348, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 7;
	shr.b32 	%rhs, %r331, 25;
	add.u32 	%r350, %lhs, %rhs;
	}
	xor.b32  	%r351, %r349, %r350;
	add.s32 	%r352, %r346, %r351;
	add.s32 	%r353, %r352, -670586216;
	add.s32 	%r354, %r353, %r273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 30;
	shr.b32 	%rhs, %r342, 2;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 19;
	shr.b32 	%rhs, %r342, 13;
	add.u32 	%r356, %lhs, %rhs;
	}
	xor.b32  	%r357, %r356, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 10;
	shr.b32 	%rhs, %r342, 22;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r357, %r358;
	xor.b32  	%r360, %r342, %r296;
	xor.b32  	%r361, %r342, %r319;
	and.b32  	%r362, %r361, %r360;
	xor.b32  	%r363, %r362, %r342;
	add.s32 	%r364, %r363, %r353;
	add.s32 	%r365, %r364, %r359;
	xor.b32  	%r366, %r331, %r308;
	and.b32  	%r367, %r354, %r366;
	xor.b32  	%r368, %r367, %r308;
	add.s32 	%r369, %r285, %r368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 26;
	shr.b32 	%rhs, %r354, 6;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 21;
	shr.b32 	%rhs, %r354, 11;
	add.u32 	%r371, %lhs, %rhs;
	}
	xor.b32  	%r372, %r371, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 7;
	shr.b32 	%rhs, %r354, 25;
	add.u32 	%r373, %lhs, %rhs;
	}
	xor.b32  	%r374, %r372, %r373;
	add.s32 	%r375, %r369, %r374;
	add.s32 	%r376, %r375, 310598401;
	add.s32 	%r377, %r376, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 30;
	shr.b32 	%rhs, %r365, 2;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 19;
	shr.b32 	%rhs, %r365, 13;
	add.u32 	%r379, %lhs, %rhs;
	}
	xor.b32  	%r380, %r379, %r378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 10;
	shr.b32 	%rhs, %r365, 22;
	add.u32 	%r381, %lhs, %rhs;
	}
	xor.b32  	%r382, %r380, %r381;
	xor.b32  	%r383, %r365, %r319;
	xor.b32  	%r384, %r365, %r342;
	and.b32  	%r385, %r384, %r383;
	xor.b32  	%r386, %r385, %r365;
	add.s32 	%r387, %r386, %r376;
	add.s32 	%r388, %r387, %r382;
	xor.b32  	%r389, %r354, %r331;
	and.b32  	%r390, %r377, %r389;
	xor.b32  	%r391, %r390, %r331;
	add.s32 	%r392, %r308, %r391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 26;
	shr.b32 	%rhs, %r377, 6;
	add.u32 	%r393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 21;
	shr.b32 	%rhs, %r377, 11;
	add.u32 	%r394, %lhs, %rhs;
	}
	xor.b32  	%r395, %r394, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 7;
	shr.b32 	%rhs, %r377, 25;
	add.u32 	%r396, %lhs, %rhs;
	}
	xor.b32  	%r397, %r395, %r396;
	add.s32 	%r398, %r392, %r397;
	add.s32 	%r399, %r398, 607225278;
	add.s32 	%r400, %r399, %r319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 30;
	shr.b32 	%rhs, %r388, 2;
	add.u32 	%r401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 19;
	shr.b32 	%rhs, %r388, 13;
	add.u32 	%r402, %lhs, %rhs;
	}
	xor.b32  	%r403, %r402, %r401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 10;
	shr.b32 	%rhs, %r388, 22;
	add.u32 	%r404, %lhs, %rhs;
	}
	xor.b32  	%r405, %r403, %r404;
	xor.b32  	%r406, %r388, %r342;
	xor.b32  	%r407, %r388, %r365;
	and.b32  	%r408, %r407, %r406;
	xor.b32  	%r409, %r408, %r388;
	add.s32 	%r410, %r409, %r399;
	add.s32 	%r411, %r410, %r405;
	xor.b32  	%r412, %r377, %r354;
	and.b32  	%r413, %r400, %r412;
	xor.b32  	%r414, %r413, %r354;
	add.s32 	%r415, %r331, %r414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 26;
	shr.b32 	%rhs, %r400, 6;
	add.u32 	%r416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 21;
	shr.b32 	%rhs, %r400, 11;
	add.u32 	%r417, %lhs, %rhs;
	}
	xor.b32  	%r418, %r417, %r416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 7;
	shr.b32 	%rhs, %r400, 25;
	add.u32 	%r419, %lhs, %rhs;
	}
	xor.b32  	%r420, %r418, %r419;
	add.s32 	%r421, %r415, %r420;
	add.s32 	%r422, %r421, 1426881987;
	add.s32 	%r423, %r422, %r342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 30;
	shr.b32 	%rhs, %r411, 2;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 19;
	shr.b32 	%rhs, %r411, 13;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r425, %r424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 10;
	shr.b32 	%rhs, %r411, 22;
	add.u32 	%r427, %lhs, %rhs;
	}
	xor.b32  	%r428, %r426, %r427;
	xor.b32  	%r429, %r411, %r365;
	xor.b32  	%r430, %r411, %r388;
	and.b32  	%r431, %r430, %r429;
	xor.b32  	%r432, %r431, %r411;
	add.s32 	%r433, %r432, %r422;
	add.s32 	%r434, %r433, %r428;
	xor.b32  	%r435, %r400, %r377;
	and.b32  	%r436, %r423, %r435;
	xor.b32  	%r437, %r436, %r377;
	add.s32 	%r438, %r354, %r437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 26;
	shr.b32 	%rhs, %r423, 6;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 21;
	shr.b32 	%rhs, %r423, 11;
	add.u32 	%r440, %lhs, %rhs;
	}
	xor.b32  	%r441, %r440, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 7;
	shr.b32 	%rhs, %r423, 25;
	add.u32 	%r442, %lhs, %rhs;
	}
	xor.b32  	%r443, %r441, %r442;
	add.s32 	%r444, %r438, %r443;
	add.s32 	%r445, %r444, 1925078388;
	add.s32 	%r446, %r445, %r365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 30;
	shr.b32 	%rhs, %r434, 2;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 19;
	shr.b32 	%rhs, %r434, 13;
	add.u32 	%r448, %lhs, %rhs;
	}
	xor.b32  	%r449, %r448, %r447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 10;
	shr.b32 	%rhs, %r434, 22;
	add.u32 	%r450, %lhs, %rhs;
	}
	xor.b32  	%r451, %r449, %r450;
	xor.b32  	%r452, %r434, %r388;
	xor.b32  	%r453, %r434, %r411;
	and.b32  	%r454, %r453, %r452;
	xor.b32  	%r455, %r454, %r434;
	add.s32 	%r456, %r455, %r445;
	add.s32 	%r457, %r456, %r451;
	xor.b32  	%r458, %r423, %r400;
	and.b32  	%r459, %r446, %r458;
	xor.b32  	%r460, %r459, %r400;
	add.s32 	%r461, %r377, %r460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 26;
	shr.b32 	%rhs, %r446, 6;
	add.u32 	%r462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 21;
	shr.b32 	%rhs, %r446, 11;
	add.u32 	%r463, %lhs, %rhs;
	}
	xor.b32  	%r464, %r463, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 7;
	shr.b32 	%rhs, %r446, 25;
	add.u32 	%r465, %lhs, %rhs;
	}
	xor.b32  	%r466, %r464, %r465;
	add.s32 	%r467, %r461, %r466;
	add.s32 	%r468, %r467, -2132889090;
	add.s32 	%r469, %r468, %r388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 30;
	shr.b32 	%rhs, %r457, 2;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 19;
	shr.b32 	%rhs, %r457, 13;
	add.u32 	%r471, %lhs, %rhs;
	}
	xor.b32  	%r472, %r471, %r470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 10;
	shr.b32 	%rhs, %r457, 22;
	add.u32 	%r473, %lhs, %rhs;
	}
	xor.b32  	%r474, %r472, %r473;
	xor.b32  	%r475, %r457, %r411;
	xor.b32  	%r476, %r457, %r434;
	and.b32  	%r477, %r476, %r475;
	xor.b32  	%r478, %r477, %r457;
	add.s32 	%r479, %r478, %r468;
	add.s32 	%r480, %r479, %r474;
	xor.b32  	%r481, %r446, %r423;
	and.b32  	%r482, %r469, %r481;
	xor.b32  	%r483, %r482, %r423;
	add.s32 	%r484, %r400, %r483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 26;
	shr.b32 	%rhs, %r469, 6;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 21;
	shr.b32 	%rhs, %r469, 11;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r486, %r485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 7;
	shr.b32 	%rhs, %r469, 25;
	add.u32 	%r488, %lhs, %rhs;
	}
	xor.b32  	%r489, %r487, %r488;
	add.s32 	%r490, %r484, %r489;
	add.s32 	%r491, %r490, -1680079193;
	add.s32 	%r492, %r491, %r411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 30;
	shr.b32 	%rhs, %r480, 2;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 19;
	shr.b32 	%rhs, %r480, 13;
	add.u32 	%r494, %lhs, %rhs;
	}
	xor.b32  	%r495, %r494, %r493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 10;
	shr.b32 	%rhs, %r480, 22;
	add.u32 	%r496, %lhs, %rhs;
	}
	xor.b32  	%r497, %r495, %r496;
	xor.b32  	%r498, %r480, %r434;
	xor.b32  	%r499, %r480, %r457;
	and.b32  	%r500, %r499, %r498;
	xor.b32  	%r501, %r500, %r480;
	add.s32 	%r502, %r501, %r491;
	add.s32 	%r503, %r502, %r497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 26;
	shr.b32 	%rhs, %r492, 6;
	add.u32 	%r504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 21;
	shr.b32 	%rhs, %r492, 11;
	add.u32 	%r505, %lhs, %rhs;
	}
	xor.b32  	%r506, %r505, %r504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 7;
	shr.b32 	%rhs, %r492, 25;
	add.u32 	%r507, %lhs, %rhs;
	}
	xor.b32  	%r508, %r506, %r507;
	xor.b32  	%r509, %r469, %r446;
	and.b32  	%r510, %r492, %r509;
	xor.b32  	%r511, %r510, %r446;
	add.s32 	%r512, %r3, %r423;
	add.s32 	%r513, %r512, %r511;
	add.s32 	%r514, %r513, %r508;
	add.s32 	%r515, %r514, -1046744716;
	add.s32 	%r516, %r515, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 30;
	shr.b32 	%rhs, %r503, 2;
	add.u32 	%r517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 19;
	shr.b32 	%rhs, %r503, 13;
	add.u32 	%r518, %lhs, %rhs;
	}
	xor.b32  	%r519, %r518, %r517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 10;
	shr.b32 	%rhs, %r503, 22;
	add.u32 	%r520, %lhs, %rhs;
	}
	xor.b32  	%r521, %r519, %r520;
	xor.b32  	%r522, %r503, %r457;
	xor.b32  	%r523, %r503, %r480;
	and.b32  	%r524, %r523, %r522;
	xor.b32  	%r525, %r524, %r503;
	add.s32 	%r526, %r525, %r515;
	add.s32 	%r527, %r526, %r521;
	add.s32 	%r528, %r14, %r179;
	add.s32 	%r529, %r528, %r15;
	xor.b32  	%r530, %r492, %r469;
	and.b32  	%r531, %r516, %r530;
	xor.b32  	%r532, %r531, %r469;
	add.s32 	%r533, %r446, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 26;
	shr.b32 	%rhs, %r516, 6;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 21;
	shr.b32 	%rhs, %r516, 11;
	add.u32 	%r535, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 7;
	shr.b32 	%rhs, %r516, 25;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r536, %r537;
	add.s32 	%r539, %r533, %r529;
	add.s32 	%r540, %r539, %r538;
	add.s32 	%r541, %r540, -459576895;
	add.s32 	%r542, %r541, %r457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 30;
	shr.b32 	%rhs, %r527, 2;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 19;
	shr.b32 	%rhs, %r527, 13;
	add.u32 	%r544, %lhs, %rhs;
	}
	xor.b32  	%r545, %r544, %r543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 10;
	shr.b32 	%rhs, %r527, 22;
	add.u32 	%r546, %lhs, %rhs;
	}
	xor.b32  	%r547, %r545, %r546;
	xor.b32  	%r548, %r527, %r480;
	xor.b32  	%r549, %r527, %r503;
	and.b32  	%r550, %r549, %r548;
	xor.b32  	%r551, %r550, %r527;
	add.s32 	%r552, %r541, %r551;
	add.s32 	%r553, %r552, %r547;
	xor.b32  	%r554, %r516, %r492;
	and.b32  	%r555, %r542, %r554;
	xor.b32  	%r556, %r555, %r492;
	add.s32 	%r557, %r469, %r556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 26;
	shr.b32 	%rhs, %r542, 6;
	add.u32 	%r558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 21;
	shr.b32 	%rhs, %r542, 11;
	add.u32 	%r559, %lhs, %rhs;
	}
	xor.b32  	%r560, %r559, %r558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 7;
	shr.b32 	%rhs, %r542, 25;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r560, %r561;
	add.s32 	%r563, %r557, %r16;
	add.s32 	%r564, %r563, %r562;
	add.s32 	%r565, %r564, -272742522;
	add.s32 	%r566, %r565, %r480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 30;
	shr.b32 	%rhs, %r553, 2;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 19;
	shr.b32 	%rhs, %r553, 13;
	add.u32 	%r568, %lhs, %rhs;
	}
	xor.b32  	%r569, %r568, %r567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 10;
	shr.b32 	%rhs, %r553, 22;
	add.u32 	%r570, %lhs, %rhs;
	}
	xor.b32  	%r571, %r569, %r570;
	xor.b32  	%r572, %r553, %r503;
	xor.b32  	%r573, %r553, %r527;
	and.b32  	%r574, %r573, %r572;
	xor.b32  	%r575, %r574, %r553;
	add.s32 	%r576, %r565, %r575;
	add.s32 	%r577, %r576, %r571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 15;
	shr.b32 	%rhs, %r529, 17;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 13;
	shr.b32 	%rhs, %r529, 19;
	add.u32 	%r579, %lhs, %rhs;
	}
	shr.u32 	%r580, %r529, 10;
	xor.b32  	%r581, %r578, %r580;
	xor.b32  	%r582, %r581, %r579;
	add.s32 	%r583, %r582, %r2;
	add.s32 	%r584, %r583, %r17;
	xor.b32  	%r585, %r542, %r516;
	and.b32  	%r586, %r566, %r585;
	xor.b32  	%r587, %r586, %r516;
	add.s32 	%r588, %r492, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 26;
	shr.b32 	%rhs, %r566, 6;
	add.u32 	%r589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 21;
	shr.b32 	%rhs, %r566, 11;
	add.u32 	%r590, %lhs, %rhs;
	}
	xor.b32  	%r591, %r590, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 7;
	shr.b32 	%rhs, %r566, 25;
	add.u32 	%r592, %lhs, %rhs;
	}
	xor.b32  	%r593, %r591, %r592;
	add.s32 	%r594, %r588, %r584;
	add.s32 	%r595, %r594, %r593;
	add.s32 	%r596, %r595, 264347078;
	add.s32 	%r597, %r596, %r503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 30;
	shr.b32 	%rhs, %r577, 2;
	add.u32 	%r598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 19;
	shr.b32 	%rhs, %r577, 13;
	add.u32 	%r599, %lhs, %rhs;
	}
	xor.b32  	%r600, %r599, %r598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 10;
	shr.b32 	%rhs, %r577, 22;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r600, %r601;
	xor.b32  	%r603, %r577, %r527;
	xor.b32  	%r604, %r577, %r553;
	and.b32  	%r605, %r604, %r603;
	xor.b32  	%r606, %r605, %r577;
	add.s32 	%r607, %r596, %r606;
	add.s32 	%r608, %r607, %r602;
	xor.b32  	%r609, %r566, %r542;
	and.b32  	%r610, %r597, %r609;
	xor.b32  	%r611, %r610, %r542;
	add.s32 	%r612, %r516, %r611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 26;
	shr.b32 	%rhs, %r597, 6;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 21;
	shr.b32 	%rhs, %r597, 11;
	add.u32 	%r614, %lhs, %rhs;
	}
	xor.b32  	%r615, %r614, %r613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 7;
	shr.b32 	%rhs, %r597, 25;
	add.u32 	%r616, %lhs, %rhs;
	}
	xor.b32  	%r617, %r615, %r616;
	add.s32 	%r618, %r612, %r19;
	add.s32 	%r619, %r618, %r617;
	add.s32 	%r620, %r619, 604807628;
	add.s32 	%r621, %r620, %r527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 30;
	shr.b32 	%rhs, %r608, 2;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 19;
	shr.b32 	%rhs, %r608, 13;
	add.u32 	%r623, %lhs, %rhs;
	}
	xor.b32  	%r624, %r623, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 10;
	shr.b32 	%rhs, %r608, 22;
	add.u32 	%r625, %lhs, %rhs;
	}
	xor.b32  	%r626, %r624, %r625;
	xor.b32  	%r627, %r608, %r553;
	xor.b32  	%r628, %r608, %r577;
	and.b32  	%r629, %r628, %r627;
	xor.b32  	%r630, %r629, %r608;
	add.s32 	%r631, %r620, %r630;
	add.s32 	%r632, %r631, %r626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 15;
	shr.b32 	%rhs, %r584, 17;
	add.u32 	%r633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 13;
	shr.b32 	%rhs, %r584, 19;
	add.u32 	%r634, %lhs, %rhs;
	}
	shr.u32 	%r635, %r584, 10;
	xor.b32  	%r636, %r633, %r635;
	xor.b32  	%r637, %r636, %r634;
	add.s32 	%r638, %r637, %r18;
	xor.b32  	%r639, %r597, %r566;
	and.b32  	%r640, %r621, %r639;
	xor.b32  	%r641, %r640, %r566;
	add.s32 	%r642, %r542, %r641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 26;
	shr.b32 	%rhs, %r621, 6;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 21;
	shr.b32 	%rhs, %r621, 11;
	add.u32 	%r644, %lhs, %rhs;
	}
	xor.b32  	%r645, %r644, %r643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 7;
	shr.b32 	%rhs, %r621, 25;
	add.u32 	%r646, %lhs, %rhs;
	}
	xor.b32  	%r647, %r645, %r646;
	add.s32 	%r648, %r642, %r638;
	add.s32 	%r649, %r648, %r647;
	add.s32 	%r650, %r649, 770255983;
	add.s32 	%r651, %r650, %r553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 30;
	shr.b32 	%rhs, %r632, 2;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 19;
	shr.b32 	%rhs, %r632, 13;
	add.u32 	%r653, %lhs, %rhs;
	}
	xor.b32  	%r654, %r653, %r652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 10;
	shr.b32 	%rhs, %r632, 22;
	add.u32 	%r655, %lhs, %rhs;
	}
	xor.b32  	%r656, %r654, %r655;
	xor.b32  	%r657, %r632, %r577;
	xor.b32  	%r658, %r632, %r608;
	and.b32  	%r659, %r658, %r657;
	xor.b32  	%r660, %r659, %r632;
	add.s32 	%r661, %r650, %r660;
	add.s32 	%r662, %r661, %r656;
	xor.b32  	%r663, %r621, %r597;
	and.b32  	%r664, %r651, %r663;
	xor.b32  	%r665, %r664, %r597;
	add.s32 	%r666, %r566, %r665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 26;
	shr.b32 	%rhs, %r651, 6;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 21;
	shr.b32 	%rhs, %r651, 11;
	add.u32 	%r668, %lhs, %rhs;
	}
	xor.b32  	%r669, %r668, %r667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 7;
	shr.b32 	%rhs, %r651, 25;
	add.u32 	%r670, %lhs, %rhs;
	}
	xor.b32  	%r671, %r669, %r670;
	add.s32 	%r672, %r666, %r20;
	add.s32 	%r673, %r672, %r671;
	add.s32 	%r674, %r673, 1249150122;
	add.s32 	%r675, %r674, %r577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 30;
	shr.b32 	%rhs, %r662, 2;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 19;
	shr.b32 	%rhs, %r662, 13;
	add.u32 	%r677, %lhs, %rhs;
	}
	xor.b32  	%r678, %r677, %r676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 10;
	shr.b32 	%rhs, %r662, 22;
	add.u32 	%r679, %lhs, %rhs;
	}
	xor.b32  	%r680, %r678, %r679;
	xor.b32  	%r681, %r662, %r608;
	xor.b32  	%r682, %r662, %r632;
	and.b32  	%r683, %r682, %r681;
	xor.b32  	%r684, %r683, %r662;
	add.s32 	%r685, %r674, %r684;
	add.s32 	%r686, %r685, %r680;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 15;
	shr.b32 	%rhs, %r638, 17;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 13;
	shr.b32 	%rhs, %r638, 19;
	add.u32 	%r688, %lhs, %rhs;
	}
	shr.u32 	%r689, %r638, 10;
	xor.b32  	%r690, %r687, %r689;
	xor.b32  	%r691, %r690, %r688;
	add.s32 	%r692, %r21, %r691;
	xor.b32  	%r693, %r651, %r621;
	and.b32  	%r694, %r675, %r693;
	xor.b32  	%r695, %r694, %r621;
	add.s32 	%r696, %r597, %r695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 26;
	shr.b32 	%rhs, %r675, 6;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 21;
	shr.b32 	%rhs, %r675, 11;
	add.u32 	%r698, %lhs, %rhs;
	}
	xor.b32  	%r699, %r698, %r697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 7;
	shr.b32 	%rhs, %r675, 25;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r699, %r700;
	add.s32 	%r702, %r696, %r692;
	add.s32 	%r703, %r702, %r701;
	add.s32 	%r704, %r703, 1555081692;
	add.s32 	%r705, %r704, %r608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 30;
	shr.b32 	%rhs, %r686, 2;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 19;
	shr.b32 	%rhs, %r686, 13;
	add.u32 	%r707, %lhs, %rhs;
	}
	xor.b32  	%r708, %r707, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 10;
	shr.b32 	%rhs, %r686, 22;
	add.u32 	%r709, %lhs, %rhs;
	}
	xor.b32  	%r710, %r708, %r709;
	xor.b32  	%r711, %r686, %r632;
	xor.b32  	%r712, %r686, %r662;
	and.b32  	%r713, %r712, %r711;
	xor.b32  	%r714, %r713, %r686;
	add.s32 	%r715, %r704, %r714;
	add.s32 	%r716, %r715, %r710;
	add.s32 	%r717, %r18, %r529;
	add.s32 	%r718, %r717, %r22;
	xor.b32  	%r719, %r675, %r651;
	and.b32  	%r720, %r705, %r719;
	xor.b32  	%r721, %r720, %r651;
	add.s32 	%r722, %r621, %r721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 26;
	shr.b32 	%rhs, %r705, 6;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 21;
	shr.b32 	%rhs, %r705, 11;
	add.u32 	%r724, %lhs, %rhs;
	}
	xor.b32  	%r725, %r724, %r723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 7;
	shr.b32 	%rhs, %r705, 25;
	add.u32 	%r726, %lhs, %rhs;
	}
	xor.b32  	%r727, %r725, %r726;
	add.s32 	%r728, %r722, %r718;
	add.s32 	%r729, %r728, %r727;
	add.s32 	%r730, %r729, 1996064986;
	add.s32 	%r731, %r730, %r632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 30;
	shr.b32 	%rhs, %r716, 2;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 19;
	shr.b32 	%rhs, %r716, 13;
	add.u32 	%r733, %lhs, %rhs;
	}
	xor.b32  	%r734, %r733, %r732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 10;
	shr.b32 	%rhs, %r716, 22;
	add.u32 	%r735, %lhs, %rhs;
	}
	xor.b32  	%r736, %r734, %r735;
	xor.b32  	%r737, %r716, %r662;
	xor.b32  	%r738, %r716, %r686;
	and.b32  	%r739, %r738, %r737;
	xor.b32  	%r740, %r739, %r716;
	add.s32 	%r741, %r730, %r740;
	add.s32 	%r742, %r741, %r736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 15;
	shr.b32 	%rhs, %r692, 17;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 13;
	shr.b32 	%rhs, %r692, 19;
	add.u32 	%r744, %lhs, %rhs;
	}
	shr.u32 	%r745, %r692, 10;
	xor.b32  	%r746, %r743, %r745;
	xor.b32  	%r747, %r746, %r744;
	add.s32 	%r748, %r23, %r747;
	xor.b32  	%r749, %r705, %r675;
	and.b32  	%r750, %r731, %r749;
	xor.b32  	%r751, %r750, %r675;
	add.s32 	%r752, %r651, %r751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 26;
	shr.b32 	%rhs, %r731, 6;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 21;
	shr.b32 	%rhs, %r731, 11;
	add.u32 	%r754, %lhs, %rhs;
	}
	xor.b32  	%r755, %r754, %r753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 7;
	shr.b32 	%rhs, %r731, 25;
	add.u32 	%r756, %lhs, %rhs;
	}
	xor.b32  	%r757, %r755, %r756;
	add.s32 	%r758, %r752, %r748;
	add.s32 	%r759, %r758, %r757;
	add.s32 	%r760, %r759, -1740746414;
	add.s32 	%r761, %r760, %r662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 30;
	shr.b32 	%rhs, %r742, 2;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 19;
	shr.b32 	%rhs, %r742, 13;
	add.u32 	%r763, %lhs, %rhs;
	}
	xor.b32  	%r764, %r763, %r762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 10;
	shr.b32 	%rhs, %r742, 22;
	add.u32 	%r765, %lhs, %rhs;
	}
	xor.b32  	%r766, %r764, %r765;
	xor.b32  	%r767, %r742, %r686;
	xor.b32  	%r768, %r742, %r716;
	and.b32  	%r769, %r768, %r767;
	xor.b32  	%r770, %r769, %r742;
	add.s32 	%r771, %r760, %r770;
	add.s32 	%r772, %r771, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 15;
	shr.b32 	%rhs, %r718, 17;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 13;
	shr.b32 	%rhs, %r718, 19;
	add.u32 	%r774, %lhs, %rhs;
	}
	shr.u32 	%r775, %r718, 10;
	xor.b32  	%r776, %r773, %r775;
	xor.b32  	%r777, %r776, %r774;
	add.s32 	%r778, %r18, %r584;
	add.s32 	%r779, %r778, %r777;
	xor.b32  	%r780, %r731, %r705;
	and.b32  	%r781, %r761, %r780;
	xor.b32  	%r782, %r781, %r705;
	add.s32 	%r783, %r675, %r782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 26;
	shr.b32 	%rhs, %r761, 6;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 21;
	shr.b32 	%rhs, %r761, 11;
	add.u32 	%r785, %lhs, %rhs;
	}
	xor.b32  	%r786, %r785, %r784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 7;
	shr.b32 	%rhs, %r761, 25;
	add.u32 	%r787, %lhs, %rhs;
	}
	xor.b32  	%r788, %r786, %r787;
	add.s32 	%r789, %r783, %r779;
	add.s32 	%r790, %r789, %r788;
	add.s32 	%r791, %r790, -1473132947;
	add.s32 	%r792, %r791, %r686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 30;
	shr.b32 	%rhs, %r772, 2;
	add.u32 	%r793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 19;
	shr.b32 	%rhs, %r772, 13;
	add.u32 	%r794, %lhs, %rhs;
	}
	xor.b32  	%r795, %r794, %r793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 10;
	shr.b32 	%rhs, %r772, 22;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r795, %r796;
	xor.b32  	%r798, %r772, %r716;
	xor.b32  	%r799, %r772, %r742;
	and.b32  	%r800, %r799, %r798;
	xor.b32  	%r801, %r800, %r772;
	add.s32 	%r802, %r791, %r801;
	add.s32 	%r803, %r802, %r797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 15;
	shr.b32 	%rhs, %r748, 17;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 13;
	shr.b32 	%rhs, %r748, 19;
	add.u32 	%r805, %lhs, %rhs;
	}
	shr.u32 	%r806, %r748, 10;
	xor.b32  	%r807, %r804, %r806;
	xor.b32  	%r808, %r807, %r805;
	add.s32 	%r809, %r19, %r18;
	add.s32 	%r810, %r809, %r808;
	xor.b32  	%r811, %r761, %r731;
	and.b32  	%r812, %r792, %r811;
	xor.b32  	%r813, %r812, %r731;
	add.s32 	%r814, %r705, %r813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 26;
	shr.b32 	%rhs, %r792, 6;
	add.u32 	%r815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 21;
	shr.b32 	%rhs, %r792, 11;
	add.u32 	%r816, %lhs, %rhs;
	}
	xor.b32  	%r817, %r816, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 7;
	shr.b32 	%rhs, %r792, 25;
	add.u32 	%r818, %lhs, %rhs;
	}
	xor.b32  	%r819, %r817, %r818;
	add.s32 	%r820, %r814, %r810;
	add.s32 	%r821, %r820, %r819;
	add.s32 	%r822, %r821, -1341970488;
	add.s32 	%r823, %r822, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 30;
	shr.b32 	%rhs, %r803, 2;
	add.u32 	%r824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 19;
	shr.b32 	%rhs, %r803, 13;
	add.u32 	%r825, %lhs, %rhs;
	}
	xor.b32  	%r826, %r825, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 10;
	shr.b32 	%rhs, %r803, 22;
	add.u32 	%r827, %lhs, %rhs;
	}
	xor.b32  	%r828, %r826, %r827;
	xor.b32  	%r829, %r803, %r742;
	xor.b32  	%r830, %r803, %r772;
	and.b32  	%r831, %r830, %r829;
	xor.b32  	%r832, %r831, %r803;
	add.s32 	%r833, %r822, %r832;
	add.s32 	%r834, %r833, %r828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 15;
	shr.b32 	%rhs, %r779, 17;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 13;
	shr.b32 	%rhs, %r779, 19;
	add.u32 	%r836, %lhs, %rhs;
	}
	shr.u32 	%r837, %r779, 10;
	xor.b32  	%r838, %r835, %r837;
	xor.b32  	%r839, %r838, %r836;
	add.s32 	%r840, %r638, %r18;
	add.s32 	%r841, %r840, %r839;
	xor.b32  	%r842, %r792, %r761;
	and.b32  	%r843, %r823, %r842;
	xor.b32  	%r844, %r843, %r761;
	add.s32 	%r845, %r731, %r844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 26;
	shr.b32 	%rhs, %r823, 6;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 21;
	shr.b32 	%rhs, %r823, 11;
	add.u32 	%r847, %lhs, %rhs;
	}
	xor.b32  	%r848, %r847, %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 7;
	shr.b32 	%rhs, %r823, 25;
	add.u32 	%r849, %lhs, %rhs;
	}
	xor.b32  	%r850, %r848, %r849;
	add.s32 	%r851, %r845, %r841;
	add.s32 	%r852, %r851, %r850;
	add.s32 	%r853, %r852, -1084653625;
	add.s32 	%r854, %r853, %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 30;
	shr.b32 	%rhs, %r834, 2;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 19;
	shr.b32 	%rhs, %r834, 13;
	add.u32 	%r856, %lhs, %rhs;
	}
	xor.b32  	%r857, %r856, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 10;
	shr.b32 	%rhs, %r834, 22;
	add.u32 	%r858, %lhs, %rhs;
	}
	xor.b32  	%r859, %r857, %r858;
	xor.b32  	%r860, %r834, %r772;
	xor.b32  	%r861, %r834, %r803;
	and.b32  	%r862, %r861, %r860;
	xor.b32  	%r863, %r862, %r834;
	add.s32 	%r864, %r853, %r863;
	add.s32 	%r865, %r864, %r859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 15;
	shr.b32 	%rhs, %r810, 17;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 13;
	shr.b32 	%rhs, %r810, 19;
	add.u32 	%r867, %lhs, %rhs;
	}
	shr.u32 	%r868, %r810, 10;
	xor.b32  	%r869, %r866, %r868;
	xor.b32  	%r870, %r869, %r867;
	add.s32 	%r871, %r20, %r18;
	add.s32 	%r872, %r871, %r870;
	xor.b32  	%r873, %r823, %r792;
	and.b32  	%r874, %r854, %r873;
	xor.b32  	%r875, %r874, %r792;
	add.s32 	%r876, %r761, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 26;
	shr.b32 	%rhs, %r854, 6;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 21;
	shr.b32 	%rhs, %r854, 11;
	add.u32 	%r878, %lhs, %rhs;
	}
	xor.b32  	%r879, %r878, %r877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 7;
	shr.b32 	%rhs, %r854, 25;
	add.u32 	%r880, %lhs, %rhs;
	}
	xor.b32  	%r881, %r879, %r880;
	add.s32 	%r882, %r876, %r872;
	add.s32 	%r883, %r882, %r881;
	add.s32 	%r884, %r883, -958395405;
	add.s32 	%r885, %r884, %r772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 30;
	shr.b32 	%rhs, %r865, 2;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 19;
	shr.b32 	%rhs, %r865, 13;
	add.u32 	%r887, %lhs, %rhs;
	}
	xor.b32  	%r888, %r887, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 10;
	shr.b32 	%rhs, %r865, 22;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r888, %r889;
	xor.b32  	%r891, %r865, %r803;
	xor.b32  	%r892, %r865, %r834;
	and.b32  	%r893, %r892, %r891;
	xor.b32  	%r894, %r893, %r865;
	add.s32 	%r895, %r884, %r894;
	add.s32 	%r896, %r895, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 15;
	shr.b32 	%rhs, %r841, 17;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 13;
	shr.b32 	%rhs, %r841, 19;
	add.u32 	%r898, %lhs, %rhs;
	}
	shr.u32 	%r899, %r841, 10;
	xor.b32  	%r900, %r897, %r899;
	xor.b32  	%r901, %r900, %r898;
	add.s32 	%r902, %r692, %r18;
	add.s32 	%r903, %r902, %r901;
	xor.b32  	%r904, %r854, %r823;
	and.b32  	%r905, %r885, %r904;
	xor.b32  	%r906, %r905, %r823;
	add.s32 	%r907, %r792, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 26;
	shr.b32 	%rhs, %r885, 6;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 21;
	shr.b32 	%rhs, %r885, 11;
	add.u32 	%r909, %lhs, %rhs;
	}
	xor.b32  	%r910, %r909, %r908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 7;
	shr.b32 	%rhs, %r885, 25;
	add.u32 	%r911, %lhs, %rhs;
	}
	xor.b32  	%r912, %r910, %r911;
	add.s32 	%r913, %r907, %r903;
	add.s32 	%r914, %r913, %r912;
	add.s32 	%r915, %r914, -710438585;
	add.s32 	%r916, %r915, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 30;
	shr.b32 	%rhs, %r896, 2;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 19;
	shr.b32 	%rhs, %r896, 13;
	add.u32 	%r918, %lhs, %rhs;
	}
	xor.b32  	%r919, %r918, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 10;
	shr.b32 	%rhs, %r896, 22;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r919, %r920;
	xor.b32  	%r922, %r896, %r834;
	xor.b32  	%r923, %r896, %r865;
	and.b32  	%r924, %r923, %r922;
	xor.b32  	%r925, %r924, %r896;
	add.s32 	%r926, %r915, %r925;
	add.s32 	%r927, %r926, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 15;
	shr.b32 	%rhs, %r872, 17;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 13;
	shr.b32 	%rhs, %r872, 19;
	add.u32 	%r929, %lhs, %rhs;
	}
	shr.u32 	%r930, %r872, 10;
	xor.b32  	%r931, %r928, %r930;
	xor.b32  	%r932, %r931, %r929;
	add.s32 	%r933, %r932, %r718;
	add.s32 	%r934, %r933, %r24;
	xor.b32  	%r935, %r885, %r854;
	and.b32  	%r936, %r916, %r935;
	xor.b32  	%r937, %r936, %r854;
	add.s32 	%r938, %r823, %r937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 26;
	shr.b32 	%rhs, %r916, 6;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 21;
	shr.b32 	%rhs, %r916, 11;
	add.u32 	%r940, %lhs, %rhs;
	}
	xor.b32  	%r941, %r940, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 7;
	shr.b32 	%rhs, %r916, 25;
	add.u32 	%r942, %lhs, %rhs;
	}
	xor.b32  	%r943, %r941, %r942;
	add.s32 	%r944, %r938, %r934;
	add.s32 	%r945, %r944, %r943;
	add.s32 	%r946, %r945, 113926993;
	add.s32 	%r947, %r946, %r834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 30;
	shr.b32 	%rhs, %r927, 2;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 19;
	shr.b32 	%rhs, %r927, 13;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 10;
	shr.b32 	%rhs, %r927, 22;
	add.u32 	%r951, %lhs, %rhs;
	}
	xor.b32  	%r952, %r950, %r951;
	xor.b32  	%r953, %r927, %r865;
	xor.b32  	%r954, %r927, %r896;
	and.b32  	%r955, %r954, %r953;
	xor.b32  	%r956, %r955, %r927;
	add.s32 	%r957, %r946, %r956;
	add.s32 	%r958, %r957, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 15;
	shr.b32 	%rhs, %r903, 17;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 13;
	shr.b32 	%rhs, %r903, 19;
	add.u32 	%r960, %lhs, %rhs;
	}
	shr.u32 	%r961, %r903, 10;
	xor.b32  	%r962, %r959, %r961;
	xor.b32  	%r963, %r962, %r960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 25;
	shr.b32 	%rhs, %r529, 7;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 14;
	shr.b32 	%rhs, %r529, 18;
	add.u32 	%r965, %lhs, %rhs;
	}
	shr.u32 	%r966, %r529, 3;
	xor.b32  	%r967, %r964, %r966;
	xor.b32  	%r968, %r967, %r965;
	add.s32 	%r969, %r748, %r3;
	add.s32 	%r970, %r969, %r963;
	add.s32 	%r971, %r970, %r968;
	xor.b32  	%r972, %r916, %r885;
	and.b32  	%r973, %r947, %r972;
	xor.b32  	%r974, %r973, %r885;
	add.s32 	%r975, %r854, %r974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 26;
	shr.b32 	%rhs, %r947, 6;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 21;
	shr.b32 	%rhs, %r947, 11;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r977, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 7;
	shr.b32 	%rhs, %r947, 25;
	add.u32 	%r979, %lhs, %rhs;
	}
	xor.b32  	%r980, %r978, %r979;
	add.s32 	%r981, %r975, %r971;
	add.s32 	%r982, %r981, %r980;
	add.s32 	%r983, %r982, 338241895;
	add.s32 	%r984, %r983, %r865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 30;
	shr.b32 	%rhs, %r958, 2;
	add.u32 	%r985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 19;
	shr.b32 	%rhs, %r958, 13;
	add.u32 	%r986, %lhs, %rhs;
	}
	xor.b32  	%r987, %r986, %r985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 10;
	shr.b32 	%rhs, %r958, 22;
	add.u32 	%r988, %lhs, %rhs;
	}
	xor.b32  	%r989, %r987, %r988;
	xor.b32  	%r990, %r958, %r896;
	xor.b32  	%r991, %r958, %r927;
	and.b32  	%r992, %r991, %r990;
	xor.b32  	%r993, %r992, %r958;
	add.s32 	%r994, %r983, %r993;
	add.s32 	%r995, %r994, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 15;
	shr.b32 	%rhs, %r934, 17;
	add.u32 	%r996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 13;
	shr.b32 	%rhs, %r934, 19;
	add.u32 	%r997, %lhs, %rhs;
	}
	shr.u32 	%r998, %r934, 10;
	xor.b32  	%r999, %r996, %r998;
	xor.b32  	%r1000, %r999, %r997;
	add.s32 	%r1001, %r779, %r529;
	add.s32 	%r1002, %r1001, %r1000;
	add.s32 	%r1003, %r1002, %r25;
	xor.b32  	%r1004, %r947, %r916;
	and.b32  	%r1005, %r984, %r1004;
	xor.b32  	%r1006, %r1005, %r916;
	add.s32 	%r1007, %r885, %r1006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 26;
	shr.b32 	%rhs, %r984, 6;
	add.u32 	%r1008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 21;
	shr.b32 	%rhs, %r984, 11;
	add.u32 	%r1009, %lhs, %rhs;
	}
	xor.b32  	%r1010, %r1009, %r1008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 7;
	shr.b32 	%rhs, %r984, 25;
	add.u32 	%r1011, %lhs, %rhs;
	}
	xor.b32  	%r1012, %r1010, %r1011;
	add.s32 	%r1013, %r1007, %r1003;
	add.s32 	%r1014, %r1013, %r1012;
	add.s32 	%r1015, %r1014, 666307205;
	add.s32 	%r1016, %r1015, %r896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 30;
	shr.b32 	%rhs, %r995, 2;
	add.u32 	%r1017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 19;
	shr.b32 	%rhs, %r995, 13;
	add.u32 	%r1018, %lhs, %rhs;
	}
	xor.b32  	%r1019, %r1018, %r1017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 10;
	shr.b32 	%rhs, %r995, 22;
	add.u32 	%r1020, %lhs, %rhs;
	}
	xor.b32  	%r1021, %r1019, %r1020;
	xor.b32  	%r1022, %r995, %r927;
	xor.b32  	%r1023, %r995, %r958;
	and.b32  	%r1024, %r1023, %r1022;
	xor.b32  	%r1025, %r1024, %r995;
	add.s32 	%r1026, %r1015, %r1025;
	add.s32 	%r1027, %r1026, %r1021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 15;
	shr.b32 	%rhs, %r971, 17;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 13;
	shr.b32 	%rhs, %r971, 19;
	add.u32 	%r1029, %lhs, %rhs;
	}
	shr.u32 	%r1030, %r971, 10;
	xor.b32  	%r1031, %r1028, %r1030;
	xor.b32  	%r1032, %r1031, %r1029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 25;
	shr.b32 	%rhs, %r584, 7;
	add.u32 	%r1033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 14;
	shr.b32 	%rhs, %r584, 18;
	add.u32 	%r1034, %lhs, %rhs;
	}
	shr.u32 	%r1035, %r584, 3;
	xor.b32  	%r1036, %r1033, %r1035;
	xor.b32  	%r1037, %r1036, %r1034;
	add.s32 	%r1038, %r810, %r16;
	add.s32 	%r1039, %r1038, %r1032;
	add.s32 	%r1040, %r1039, %r1037;
	xor.b32  	%r1041, %r984, %r947;
	and.b32  	%r1042, %r1016, %r1041;
	xor.b32  	%r1043, %r1042, %r947;
	add.s32 	%r1044, %r916, %r1043;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 26;
	shr.b32 	%rhs, %r1016, 6;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 21;
	shr.b32 	%rhs, %r1016, 11;
	add.u32 	%r1046, %lhs, %rhs;
	}
	xor.b32  	%r1047, %r1046, %r1045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 7;
	shr.b32 	%rhs, %r1016, 25;
	add.u32 	%r1048, %lhs, %rhs;
	}
	xor.b32  	%r1049, %r1047, %r1048;
	add.s32 	%r1050, %r1044, %r1040;
	add.s32 	%r1051, %r1050, %r1049;
	add.s32 	%r1052, %r1051, 773529912;
	add.s32 	%r1053, %r1052, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 30;
	shr.b32 	%rhs, %r1027, 2;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 19;
	shr.b32 	%rhs, %r1027, 13;
	add.u32 	%r1055, %lhs, %rhs;
	}
	xor.b32  	%r1056, %r1055, %r1054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 10;
	shr.b32 	%rhs, %r1027, 22;
	add.u32 	%r1057, %lhs, %rhs;
	}
	xor.b32  	%r1058, %r1056, %r1057;
	xor.b32  	%r1059, %r1027, %r958;
	xor.b32  	%r1060, %r1027, %r995;
	and.b32  	%r1061, %r1060, %r1059;
	xor.b32  	%r1062, %r1061, %r1027;
	add.s32 	%r1063, %r1052, %r1062;
	add.s32 	%r1064, %r1063, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 15;
	shr.b32 	%rhs, %r1003, 17;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 13;
	shr.b32 	%rhs, %r1003, 19;
	add.u32 	%r1066, %lhs, %rhs;
	}
	shr.u32 	%r1067, %r1003, 10;
	xor.b32  	%r1068, %r1065, %r1067;
	xor.b32  	%r1069, %r1068, %r1066;
	add.s32 	%r1070, %r841, %r584;
	add.s32 	%r1071, %r1070, %r1069;
	add.s32 	%r1072, %r1071, %r26;
	xor.b32  	%r1073, %r1016, %r984;
	and.b32  	%r1074, %r1053, %r1073;
	xor.b32  	%r1075, %r1074, %r984;
	add.s32 	%r1076, %r947, %r1075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 26;
	shr.b32 	%rhs, %r1053, 6;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 21;
	shr.b32 	%rhs, %r1053, 11;
	add.u32 	%r1078, %lhs, %rhs;
	}
	xor.b32  	%r1079, %r1078, %r1077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 7;
	shr.b32 	%rhs, %r1053, 25;
	add.u32 	%r1080, %lhs, %rhs;
	}
	xor.b32  	%r1081, %r1079, %r1080;
	add.s32 	%r1082, %r1076, %r1072;
	add.s32 	%r1083, %r1082, %r1081;
	add.s32 	%r1084, %r1083, 1294757372;
	add.s32 	%r1085, %r1084, %r958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 30;
	shr.b32 	%rhs, %r1064, 2;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 19;
	shr.b32 	%rhs, %r1064, 13;
	add.u32 	%r1087, %lhs, %rhs;
	}
	xor.b32  	%r1088, %r1087, %r1086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 10;
	shr.b32 	%rhs, %r1064, 22;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1088, %r1089;
	xor.b32  	%r1091, %r1064, %r995;
	xor.b32  	%r1092, %r1064, %r1027;
	and.b32  	%r1093, %r1092, %r1091;
	xor.b32  	%r1094, %r1093, %r1064;
	add.s32 	%r1095, %r1084, %r1094;
	add.s32 	%r1096, %r1095, %r1090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 15;
	shr.b32 	%rhs, %r1040, 17;
	add.u32 	%r1097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 13;
	shr.b32 	%rhs, %r1040, 19;
	add.u32 	%r1098, %lhs, %rhs;
	}
	shr.u32 	%r1099, %r1040, 10;
	xor.b32  	%r1100, %r1097, %r1099;
	xor.b32  	%r1101, %r1100, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 25;
	shr.b32 	%rhs, %r638, 7;
	add.u32 	%r1102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 14;
	shr.b32 	%rhs, %r638, 18;
	add.u32 	%r1103, %lhs, %rhs;
	}
	shr.u32 	%r1104, %r638, 3;
	xor.b32  	%r1105, %r1102, %r1104;
	xor.b32  	%r1106, %r1105, %r1103;
	add.s32 	%r1107, %r872, %r19;
	add.s32 	%r1108, %r1107, %r1101;
	add.s32 	%r1109, %r1108, %r1106;
	xor.b32  	%r1110, %r1053, %r1016;
	and.b32  	%r1111, %r1085, %r1110;
	xor.b32  	%r1112, %r1111, %r1016;
	add.s32 	%r1113, %r984, %r1112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 26;
	shr.b32 	%rhs, %r1085, 6;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 21;
	shr.b32 	%rhs, %r1085, 11;
	add.u32 	%r1115, %lhs, %rhs;
	}
	xor.b32  	%r1116, %r1115, %r1114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 7;
	shr.b32 	%rhs, %r1085, 25;
	add.u32 	%r1117, %lhs, %rhs;
	}
	xor.b32  	%r1118, %r1116, %r1117;
	add.s32 	%r1119, %r1113, %r1109;
	add.s32 	%r1120, %r1119, %r1118;
	add.s32 	%r1121, %r1120, 1396182291;
	add.s32 	%r1122, %r1121, %r995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 30;
	shr.b32 	%rhs, %r1096, 2;
	add.u32 	%r1123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 19;
	shr.b32 	%rhs, %r1096, 13;
	add.u32 	%r1124, %lhs, %rhs;
	}
	xor.b32  	%r1125, %r1124, %r1123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 10;
	shr.b32 	%rhs, %r1096, 22;
	add.u32 	%r1126, %lhs, %rhs;
	}
	xor.b32  	%r1127, %r1125, %r1126;
	xor.b32  	%r1128, %r1096, %r1027;
	xor.b32  	%r1129, %r1096, %r1064;
	and.b32  	%r1130, %r1129, %r1128;
	xor.b32  	%r1131, %r1130, %r1096;
	add.s32 	%r1132, %r1121, %r1131;
	add.s32 	%r1133, %r1132, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 15;
	shr.b32 	%rhs, %r1072, 17;
	add.u32 	%r1134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 13;
	shr.b32 	%rhs, %r1072, 19;
	add.u32 	%r1135, %lhs, %rhs;
	}
	shr.u32 	%r1136, %r1072, 10;
	xor.b32  	%r1137, %r1134, %r1136;
	xor.b32  	%r1138, %r1137, %r1135;
	add.s32 	%r1139, %r903, %r638;
	add.s32 	%r1140, %r1139, %r1138;
	add.s32 	%r1141, %r1140, %r27;
	xor.b32  	%r1142, %r1085, %r1053;
	and.b32  	%r1143, %r1122, %r1142;
	xor.b32  	%r1144, %r1143, %r1053;
	add.s32 	%r1145, %r1016, %r1144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 26;
	shr.b32 	%rhs, %r1122, 6;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 21;
	shr.b32 	%rhs, %r1122, 11;
	add.u32 	%r1147, %lhs, %rhs;
	}
	xor.b32  	%r1148, %r1147, %r1146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 7;
	shr.b32 	%rhs, %r1122, 25;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1148, %r1149;
	add.s32 	%r1151, %r1145, %r1141;
	add.s32 	%r1152, %r1151, %r1150;
	add.s32 	%r1153, %r1152, 1695183700;
	add.s32 	%r1154, %r1153, %r1027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 30;
	shr.b32 	%rhs, %r1133, 2;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 19;
	shr.b32 	%rhs, %r1133, 13;
	add.u32 	%r1156, %lhs, %rhs;
	}
	xor.b32  	%r1157, %r1156, %r1155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 10;
	shr.b32 	%rhs, %r1133, 22;
	add.u32 	%r1158, %lhs, %rhs;
	}
	xor.b32  	%r1159, %r1157, %r1158;
	xor.b32  	%r1160, %r1133, %r1064;
	xor.b32  	%r1161, %r1133, %r1096;
	and.b32  	%r1162, %r1161, %r1160;
	xor.b32  	%r1163, %r1162, %r1133;
	add.s32 	%r1164, %r1153, %r1163;
	add.s32 	%r1165, %r1164, %r1159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 15;
	shr.b32 	%rhs, %r1109, 17;
	add.u32 	%r1166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 13;
	shr.b32 	%rhs, %r1109, 19;
	add.u32 	%r1167, %lhs, %rhs;
	}
	shr.u32 	%r1168, %r1109, 10;
	xor.b32  	%r1169, %r1166, %r1168;
	xor.b32  	%r1170, %r1169, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 25;
	shr.b32 	%rhs, %r692, 7;
	add.u32 	%r1171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 14;
	shr.b32 	%rhs, %r692, 18;
	add.u32 	%r1172, %lhs, %rhs;
	}
	shr.u32 	%r1173, %r692, 3;
	xor.b32  	%r1174, %r1171, %r1173;
	xor.b32  	%r1175, %r1174, %r1172;
	add.s32 	%r1176, %r934, %r20;
	add.s32 	%r1177, %r1176, %r1170;
	add.s32 	%r1178, %r1177, %r1175;
	xor.b32  	%r1179, %r1122, %r1085;
	and.b32  	%r1180, %r1154, %r1179;
	xor.b32  	%r1181, %r1180, %r1085;
	add.s32 	%r1182, %r1053, %r1181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 26;
	shr.b32 	%rhs, %r1154, 6;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 21;
	shr.b32 	%rhs, %r1154, 11;
	add.u32 	%r1184, %lhs, %rhs;
	}
	xor.b32  	%r1185, %r1184, %r1183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 7;
	shr.b32 	%rhs, %r1154, 25;
	add.u32 	%r1186, %lhs, %rhs;
	}
	xor.b32  	%r1187, %r1185, %r1186;
	add.s32 	%r1188, %r1182, %r1178;
	add.s32 	%r1189, %r1188, %r1187;
	add.s32 	%r1190, %r1189, 1986661051;
	add.s32 	%r1191, %r1190, %r1064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 30;
	shr.b32 	%rhs, %r1165, 2;
	add.u32 	%r1192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 19;
	shr.b32 	%rhs, %r1165, 13;
	add.u32 	%r1193, %lhs, %rhs;
	}
	xor.b32  	%r1194, %r1193, %r1192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 10;
	shr.b32 	%rhs, %r1165, 22;
	add.u32 	%r1195, %lhs, %rhs;
	}
	xor.b32  	%r1196, %r1194, %r1195;
	xor.b32  	%r1197, %r1165, %r1096;
	xor.b32  	%r1198, %r1165, %r1133;
	and.b32  	%r1199, %r1198, %r1197;
	xor.b32  	%r1200, %r1199, %r1165;
	add.s32 	%r1201, %r1190, %r1200;
	add.s32 	%r1202, %r1201, %r1196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 15;
	shr.b32 	%rhs, %r1141, 17;
	add.u32 	%r1203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 13;
	shr.b32 	%rhs, %r1141, 19;
	add.u32 	%r1204, %lhs, %rhs;
	}
	shr.u32 	%r1205, %r1141, 10;
	xor.b32  	%r1206, %r1203, %r1205;
	xor.b32  	%r1207, %r1206, %r1204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 25;
	shr.b32 	%rhs, %r718, 7;
	add.u32 	%r1208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 14;
	shr.b32 	%rhs, %r718, 18;
	add.u32 	%r1209, %lhs, %rhs;
	}
	shr.u32 	%r1210, %r718, 3;
	xor.b32  	%r1211, %r1208, %r1210;
	xor.b32  	%r1212, %r1211, %r1209;
	add.s32 	%r1213, %r971, %r692;
	add.s32 	%r1214, %r1213, %r1207;
	add.s32 	%r1215, %r1214, %r1212;
	xor.b32  	%r1216, %r1154, %r1122;
	and.b32  	%r1217, %r1191, %r1216;
	xor.b32  	%r1218, %r1217, %r1122;
	add.s32 	%r1219, %r1085, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1191, 26;
	shr.b32 	%rhs, %r1191, 6;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1191, 21;
	shr.b32 	%rhs, %r1191, 11;
	add.u32 	%r1221, %lhs, %rhs;
	}
	xor.b32  	%r1222, %r1221, %r1220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1191, 7;
	shr.b32 	%rhs, %r1191, 25;
	add.u32 	%r1223, %lhs, %rhs;
	}
	xor.b32  	%r1224, %r1222, %r1223;
	add.s32 	%r1225, %r1219, %r1215;
	add.s32 	%r1226, %r1225, %r1224;
	add.s32 	%r1227, %r1226, -2117940946;
	add.s32 	%r1228, %r1227, %r1096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 30;
	shr.b32 	%rhs, %r1202, 2;
	add.u32 	%r1229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 19;
	shr.b32 	%rhs, %r1202, 13;
	add.u32 	%r1230, %lhs, %rhs;
	}
	xor.b32  	%r1231, %r1230, %r1229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 10;
	shr.b32 	%rhs, %r1202, 22;
	add.u32 	%r1232, %lhs, %rhs;
	}
	xor.b32  	%r1233, %r1231, %r1232;
	xor.b32  	%r1234, %r1202, %r1133;
	xor.b32  	%r1235, %r1202, %r1165;
	and.b32  	%r1236, %r1235, %r1234;
	xor.b32  	%r1237, %r1236, %r1202;
	add.s32 	%r1238, %r1227, %r1237;
	add.s32 	%r1239, %r1238, %r1233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 15;
	shr.b32 	%rhs, %r1178, 17;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 13;
	shr.b32 	%rhs, %r1178, 19;
	add.u32 	%r1241, %lhs, %rhs;
	}
	shr.u32 	%r1242, %r1178, 10;
	xor.b32  	%r1243, %r1240, %r1242;
	xor.b32  	%r1244, %r1243, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 25;
	shr.b32 	%rhs, %r748, 7;
	add.u32 	%r1245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 14;
	shr.b32 	%rhs, %r748, 18;
	add.u32 	%r1246, %lhs, %rhs;
	}
	shr.u32 	%r1247, %r748, 3;
	xor.b32  	%r1248, %r1245, %r1247;
	xor.b32  	%r1249, %r1248, %r1246;
	add.s32 	%r1250, %r1003, %r718;
	add.s32 	%r1251, %r1250, %r1244;
	add.s32 	%r1252, %r1251, %r1249;
	xor.b32  	%r1253, %r1191, %r1154;
	and.b32  	%r1254, %r1228, %r1253;
	xor.b32  	%r1255, %r1254, %r1154;
	add.s32 	%r1256, %r1122, %r1255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 26;
	shr.b32 	%rhs, %r1228, 6;
	add.u32 	%r1257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 21;
	shr.b32 	%rhs, %r1228, 11;
	add.u32 	%r1258, %lhs, %rhs;
	}
	xor.b32  	%r1259, %r1258, %r1257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 7;
	shr.b32 	%rhs, %r1228, 25;
	add.u32 	%r1260, %lhs, %rhs;
	}
	xor.b32  	%r1261, %r1259, %r1260;
	add.s32 	%r1262, %r1256, %r1252;
	add.s32 	%r1263, %r1262, %r1261;
	add.s32 	%r1264, %r1263, -1838011259;
	add.s32 	%r1265, %r1264, %r1133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1239, 30;
	shr.b32 	%rhs, %r1239, 2;
	add.u32 	%r1266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1239, 19;
	shr.b32 	%rhs, %r1239, 13;
	add.u32 	%r1267, %lhs, %rhs;
	}
	xor.b32  	%r1268, %r1267, %r1266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1239, 10;
	shr.b32 	%rhs, %r1239, 22;
	add.u32 	%r1269, %lhs, %rhs;
	}
	xor.b32  	%r1270, %r1268, %r1269;
	xor.b32  	%r1271, %r1239, %r1165;
	xor.b32  	%r1272, %r1239, %r1202;
	and.b32  	%r1273, %r1272, %r1271;
	xor.b32  	%r1274, %r1273, %r1239;
	add.s32 	%r1275, %r1264, %r1274;
	add.s32 	%r1276, %r1275, %r1270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 15;
	shr.b32 	%rhs, %r1215, 17;
	add.u32 	%r1277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 13;
	shr.b32 	%rhs, %r1215, 19;
	add.u32 	%r1278, %lhs, %rhs;
	}
	shr.u32 	%r1279, %r1215, 10;
	xor.b32  	%r1280, %r1277, %r1279;
	xor.b32  	%r1281, %r1280, %r1278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 25;
	shr.b32 	%rhs, %r779, 7;
	add.u32 	%r1282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 14;
	shr.b32 	%rhs, %r779, 18;
	add.u32 	%r1283, %lhs, %rhs;
	}
	shr.u32 	%r1284, %r779, 3;
	xor.b32  	%r1285, %r1282, %r1284;
	xor.b32  	%r1286, %r1285, %r1283;
	add.s32 	%r1287, %r1040, %r748;
	add.s32 	%r1288, %r1287, %r1281;
	add.s32 	%r1289, %r1288, %r1286;
	xor.b32  	%r1290, %r1228, %r1191;
	and.b32  	%r1291, %r1265, %r1290;
	xor.b32  	%r1292, %r1291, %r1191;
	add.s32 	%r1293, %r1154, %r1292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 26;
	shr.b32 	%rhs, %r1265, 6;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 21;
	shr.b32 	%rhs, %r1265, 11;
	add.u32 	%r1295, %lhs, %rhs;
	}
	xor.b32  	%r1296, %r1295, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 7;
	shr.b32 	%rhs, %r1265, 25;
	add.u32 	%r1297, %lhs, %rhs;
	}
	xor.b32  	%r1298, %r1296, %r1297;
	add.s32 	%r1299, %r1293, %r1289;
	add.s32 	%r1300, %r1299, %r1298;
	add.s32 	%r1301, %r1300, -1564481375;
	add.s32 	%r1302, %r1301, %r1165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 30;
	shr.b32 	%rhs, %r1276, 2;
	add.u32 	%r1303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 19;
	shr.b32 	%rhs, %r1276, 13;
	add.u32 	%r1304, %lhs, %rhs;
	}
	xor.b32  	%r1305, %r1304, %r1303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 10;
	shr.b32 	%rhs, %r1276, 22;
	add.u32 	%r1306, %lhs, %rhs;
	}
	xor.b32  	%r1307, %r1305, %r1306;
	xor.b32  	%r1308, %r1276, %r1202;
	xor.b32  	%r1309, %r1276, %r1239;
	and.b32  	%r1310, %r1309, %r1308;
	xor.b32  	%r1311, %r1310, %r1276;
	add.s32 	%r1312, %r1301, %r1311;
	add.s32 	%r1313, %r1312, %r1307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 15;
	shr.b32 	%rhs, %r1252, 17;
	add.u32 	%r1314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 13;
	shr.b32 	%rhs, %r1252, 19;
	add.u32 	%r1315, %lhs, %rhs;
	}
	shr.u32 	%r1316, %r1252, 10;
	xor.b32  	%r1317, %r1314, %r1316;
	xor.b32  	%r1318, %r1317, %r1315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 25;
	shr.b32 	%rhs, %r810, 7;
	add.u32 	%r1319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 14;
	shr.b32 	%rhs, %r810, 18;
	add.u32 	%r1320, %lhs, %rhs;
	}
	shr.u32 	%r1321, %r810, 3;
	xor.b32  	%r1322, %r1319, %r1321;
	xor.b32  	%r1323, %r1322, %r1320;
	add.s32 	%r1324, %r1072, %r779;
	add.s32 	%r1325, %r1324, %r1318;
	add.s32 	%r29, %r1325, %r1323;
	xor.b32  	%r1326, %r1265, %r1228;
	and.b32  	%r1327, %r1302, %r1326;
	xor.b32  	%r1328, %r1327, %r1228;
	add.s32 	%r1329, %r1191, %r1328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1302, 26;
	shr.b32 	%rhs, %r1302, 6;
	add.u32 	%r1330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1302, 21;
	shr.b32 	%rhs, %r1302, 11;
	add.u32 	%r1331, %lhs, %rhs;
	}
	xor.b32  	%r1332, %r1331, %r1330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1302, 7;
	shr.b32 	%rhs, %r1302, 25;
	add.u32 	%r1333, %lhs, %rhs;
	}
	xor.b32  	%r1334, %r1332, %r1333;
	add.s32 	%r1335, %r1329, %r29;
	add.s32 	%r1336, %r1335, %r1334;
	add.s32 	%r1337, %r1336, -1474664885;
	add.s32 	%r1338, %r1337, %r1202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 30;
	shr.b32 	%rhs, %r1313, 2;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 19;
	shr.b32 	%rhs, %r1313, 13;
	add.u32 	%r1340, %lhs, %rhs;
	}
	xor.b32  	%r1341, %r1340, %r1339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 10;
	shr.b32 	%rhs, %r1313, 22;
	add.u32 	%r1342, %lhs, %rhs;
	}
	xor.b32  	%r1343, %r1341, %r1342;
	xor.b32  	%r1344, %r1313, %r1239;
	xor.b32  	%r1345, %r1313, %r1276;
	and.b32  	%r1346, %r1345, %r1344;
	xor.b32  	%r1347, %r1346, %r1313;
	add.s32 	%r1348, %r1337, %r1347;
	add.s32 	%r1349, %r1348, %r1343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 15;
	shr.b32 	%rhs, %r1289, 17;
	add.u32 	%r1350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 13;
	shr.b32 	%rhs, %r1289, 19;
	add.u32 	%r1351, %lhs, %rhs;
	}
	shr.u32 	%r1352, %r1289, 10;
	xor.b32  	%r1353, %r1350, %r1352;
	xor.b32  	%r1354, %r1353, %r1351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 25;
	shr.b32 	%rhs, %r841, 7;
	add.u32 	%r1355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 14;
	shr.b32 	%rhs, %r841, 18;
	add.u32 	%r1356, %lhs, %rhs;
	}
	shr.u32 	%r1357, %r841, 3;
	xor.b32  	%r1358, %r1355, %r1357;
	xor.b32  	%r1359, %r1358, %r1356;
	add.s32 	%r1360, %r1109, %r810;
	add.s32 	%r1361, %r1360, %r1354;
	add.s32 	%r30, %r1361, %r1359;
	xor.b32  	%r1362, %r1302, %r1265;
	and.b32  	%r1363, %r1338, %r1362;
	xor.b32  	%r1364, %r1363, %r1265;
	add.s32 	%r1365, %r1228, %r1364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 26;
	shr.b32 	%rhs, %r1338, 6;
	add.u32 	%r1366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 21;
	shr.b32 	%rhs, %r1338, 11;
	add.u32 	%r1367, %lhs, %rhs;
	}
	xor.b32  	%r1368, %r1367, %r1366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 7;
	shr.b32 	%rhs, %r1338, 25;
	add.u32 	%r1369, %lhs, %rhs;
	}
	xor.b32  	%r1370, %r1368, %r1369;
	add.s32 	%r1371, %r1365, %r30;
	add.s32 	%r1372, %r1371, %r1370;
	add.s32 	%r1373, %r1372, -1035236496;
	add.s32 	%r1374, %r1373, %r1239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 30;
	shr.b32 	%rhs, %r1349, 2;
	add.u32 	%r1375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 19;
	shr.b32 	%rhs, %r1349, 13;
	add.u32 	%r1376, %lhs, %rhs;
	}
	xor.b32  	%r1377, %r1376, %r1375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 10;
	shr.b32 	%rhs, %r1349, 22;
	add.u32 	%r1378, %lhs, %rhs;
	}
	xor.b32  	%r1379, %r1377, %r1378;
	xor.b32  	%r1380, %r1349, %r1276;
	xor.b32  	%r1381, %r1349, %r1313;
	and.b32  	%r1382, %r1381, %r1380;
	xor.b32  	%r1383, %r1382, %r1349;
	add.s32 	%r1384, %r1373, %r1383;
	add.s32 	%r1385, %r1384, %r1379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 15;
	shr.b32 	%rhs, %r29, 17;
	add.u32 	%r1386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 13;
	shr.b32 	%rhs, %r29, 19;
	add.u32 	%r1387, %lhs, %rhs;
	}
	shr.u32 	%r1388, %r29, 10;
	xor.b32  	%r1389, %r1386, %r1388;
	xor.b32  	%r1390, %r1389, %r1387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 25;
	shr.b32 	%rhs, %r872, 7;
	add.u32 	%r1391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 14;
	shr.b32 	%rhs, %r872, 18;
	add.u32 	%r1392, %lhs, %rhs;
	}
	shr.u32 	%r1393, %r872, 3;
	xor.b32  	%r1394, %r1391, %r1393;
	xor.b32  	%r1395, %r1394, %r1392;
	add.s32 	%r1396, %r1141, %r841;
	add.s32 	%r1397, %r1396, %r1390;
	add.s32 	%r31, %r1397, %r1395;
	xor.b32  	%r1398, %r1338, %r1302;
	and.b32  	%r1399, %r1374, %r1398;
	xor.b32  	%r1400, %r1399, %r1302;
	add.s32 	%r1401, %r1265, %r1400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 26;
	shr.b32 	%rhs, %r1374, 6;
	add.u32 	%r1402, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 21;
	shr.b32 	%rhs, %r1374, 11;
	add.u32 	%r1403, %lhs, %rhs;
	}
	xor.b32  	%r1404, %r1403, %r1402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 7;
	shr.b32 	%rhs, %r1374, 25;
	add.u32 	%r1405, %lhs, %rhs;
	}
	xor.b32  	%r1406, %r1404, %r1405;
	add.s32 	%r1407, %r1401, %r31;
	add.s32 	%r1408, %r1407, %r1406;
	add.s32 	%r1409, %r1408, -949202525;
	add.s32 	%r1410, %r1409, %r1276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 30;
	shr.b32 	%rhs, %r1385, 2;
	add.u32 	%r1411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 19;
	shr.b32 	%rhs, %r1385, 13;
	add.u32 	%r1412, %lhs, %rhs;
	}
	xor.b32  	%r1413, %r1412, %r1411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 10;
	shr.b32 	%rhs, %r1385, 22;
	add.u32 	%r1414, %lhs, %rhs;
	}
	xor.b32  	%r1415, %r1413, %r1414;
	xor.b32  	%r1416, %r1385, %r1313;
	xor.b32  	%r1417, %r1385, %r1349;
	and.b32  	%r1418, %r1417, %r1416;
	xor.b32  	%r1419, %r1418, %r1385;
	add.s32 	%r1420, %r1409, %r1419;
	add.s32 	%r1421, %r1420, %r1415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 15;
	shr.b32 	%rhs, %r30, 17;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 13;
	shr.b32 	%rhs, %r30, 19;
	add.u32 	%r1423, %lhs, %rhs;
	}
	shr.u32 	%r1424, %r30, 10;
	xor.b32  	%r1425, %r1422, %r1424;
	xor.b32  	%r1426, %r1425, %r1423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 25;
	shr.b32 	%rhs, %r903, 7;
	add.u32 	%r1427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 14;
	shr.b32 	%rhs, %r903, 18;
	add.u32 	%r1428, %lhs, %rhs;
	}
	shr.u32 	%r1429, %r903, 3;
	xor.b32  	%r1430, %r1427, %r1429;
	xor.b32  	%r1431, %r1430, %r1428;
	add.s32 	%r1432, %r1178, %r872;
	add.s32 	%r1433, %r1432, %r1426;
	add.s32 	%r32, %r1433, %r1431;
	xor.b32  	%r1434, %r1374, %r1338;
	and.b32  	%r1435, %r1410, %r1434;
	xor.b32  	%r1436, %r1435, %r1338;
	add.s32 	%r1437, %r1302, %r1436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 26;
	shr.b32 	%rhs, %r1410, 6;
	add.u32 	%r1438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 21;
	shr.b32 	%rhs, %r1410, 11;
	add.u32 	%r1439, %lhs, %rhs;
	}
	xor.b32  	%r1440, %r1439, %r1438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 7;
	shr.b32 	%rhs, %r1410, 25;
	add.u32 	%r1441, %lhs, %rhs;
	}
	xor.b32  	%r1442, %r1440, %r1441;
	add.s32 	%r1443, %r1437, %r32;
	add.s32 	%r1444, %r1443, %r1442;
	add.s32 	%r1445, %r1444, -778901479;
	add.s32 	%r1446, %r1445, %r1313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 30;
	shr.b32 	%rhs, %r1421, 2;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 19;
	shr.b32 	%rhs, %r1421, 13;
	add.u32 	%r1448, %lhs, %rhs;
	}
	xor.b32  	%r1449, %r1448, %r1447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 10;
	shr.b32 	%rhs, %r1421, 22;
	add.u32 	%r1450, %lhs, %rhs;
	}
	xor.b32  	%r1451, %r1449, %r1450;
	xor.b32  	%r1452, %r1421, %r1349;
	xor.b32  	%r1453, %r1421, %r1385;
	and.b32  	%r1454, %r1453, %r1452;
	xor.b32  	%r1455, %r1454, %r1421;
	add.s32 	%r1456, %r1445, %r1455;
	add.s32 	%r1457, %r1456, %r1451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 15;
	shr.b32 	%rhs, %r31, 17;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 13;
	shr.b32 	%rhs, %r31, 19;
	add.u32 	%r1459, %lhs, %rhs;
	}
	shr.u32 	%r1460, %r31, 10;
	xor.b32  	%r1461, %r1458, %r1460;
	xor.b32  	%r1462, %r1461, %r1459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 25;
	shr.b32 	%rhs, %r934, 7;
	add.u32 	%r1463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 14;
	shr.b32 	%rhs, %r934, 18;
	add.u32 	%r1464, %lhs, %rhs;
	}
	shr.u32 	%r1465, %r934, 3;
	xor.b32  	%r1466, %r1463, %r1465;
	xor.b32  	%r1467, %r1466, %r1464;
	add.s32 	%r1468, %r1215, %r903;
	add.s32 	%r1469, %r1468, %r1462;
	add.s32 	%r33, %r1469, %r1467;
	xor.b32  	%r1470, %r1410, %r1374;
	and.b32  	%r1471, %r1446, %r1470;
	xor.b32  	%r1472, %r1471, %r1374;
	add.s32 	%r1473, %r1338, %r1472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 26;
	shr.b32 	%rhs, %r1446, 6;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 21;
	shr.b32 	%rhs, %r1446, 11;
	add.u32 	%r1475, %lhs, %rhs;
	}
	xor.b32  	%r1476, %r1475, %r1474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 7;
	shr.b32 	%rhs, %r1446, 25;
	add.u32 	%r1477, %lhs, %rhs;
	}
	xor.b32  	%r1478, %r1476, %r1477;
	add.s32 	%r1479, %r1473, %r33;
	add.s32 	%r1480, %r1479, %r1478;
	add.s32 	%r1481, %r1480, -694614492;
	add.s32 	%r1482, %r1481, %r1349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 30;
	shr.b32 	%rhs, %r1457, 2;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 19;
	shr.b32 	%rhs, %r1457, 13;
	add.u32 	%r1484, %lhs, %rhs;
	}
	xor.b32  	%r1485, %r1484, %r1483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 10;
	shr.b32 	%rhs, %r1457, 22;
	add.u32 	%r1486, %lhs, %rhs;
	}
	xor.b32  	%r1487, %r1485, %r1486;
	xor.b32  	%r1488, %r1457, %r1385;
	xor.b32  	%r1489, %r1457, %r1421;
	and.b32  	%r1490, %r1489, %r1488;
	xor.b32  	%r1491, %r1490, %r1457;
	add.s32 	%r1492, %r1481, %r1491;
	add.s32 	%r1493, %r1492, %r1487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 15;
	shr.b32 	%rhs, %r32, 17;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 13;
	shr.b32 	%rhs, %r32, 19;
	add.u32 	%r1495, %lhs, %rhs;
	}
	shr.u32 	%r1496, %r32, 10;
	xor.b32  	%r1497, %r1494, %r1496;
	xor.b32  	%r1498, %r1497, %r1495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 25;
	shr.b32 	%rhs, %r971, 7;
	add.u32 	%r1499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 14;
	shr.b32 	%rhs, %r971, 18;
	add.u32 	%r1500, %lhs, %rhs;
	}
	shr.u32 	%r1501, %r971, 3;
	xor.b32  	%r1502, %r1499, %r1501;
	xor.b32  	%r1503, %r1502, %r1500;
	add.s32 	%r1504, %r1252, %r934;
	add.s32 	%r1505, %r1504, %r1498;
	add.s32 	%r34, %r1505, %r1503;
	xor.b32  	%r1506, %r1446, %r1410;
	and.b32  	%r1507, %r1482, %r1506;
	xor.b32  	%r1508, %r1507, %r1410;
	add.s32 	%r1509, %r1374, %r1508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 26;
	shr.b32 	%rhs, %r1482, 6;
	add.u32 	%r1510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 21;
	shr.b32 	%rhs, %r1482, 11;
	add.u32 	%r1511, %lhs, %rhs;
	}
	xor.b32  	%r1512, %r1511, %r1510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 7;
	shr.b32 	%rhs, %r1482, 25;
	add.u32 	%r1513, %lhs, %rhs;
	}
	xor.b32  	%r1514, %r1512, %r1513;
	add.s32 	%r1515, %r1509, %r34;
	add.s32 	%r1516, %r1515, %r1514;
	add.s32 	%r1517, %r1516, -200395387;
	add.s32 	%r1518, %r1517, %r1385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1493, 30;
	shr.b32 	%rhs, %r1493, 2;
	add.u32 	%r1519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1493, 19;
	shr.b32 	%rhs, %r1493, 13;
	add.u32 	%r1520, %lhs, %rhs;
	}
	xor.b32  	%r1521, %r1520, %r1519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1493, 10;
	shr.b32 	%rhs, %r1493, 22;
	add.u32 	%r1522, %lhs, %rhs;
	}
	xor.b32  	%r1523, %r1521, %r1522;
	xor.b32  	%r1524, %r1493, %r1421;
	xor.b32  	%r1525, %r1493, %r1457;
	and.b32  	%r1526, %r1525, %r1524;
	xor.b32  	%r1527, %r1526, %r1493;
	add.s32 	%r1528, %r1517, %r1527;
	add.s32 	%r1529, %r1528, %r1523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 15;
	shr.b32 	%rhs, %r33, 17;
	add.u32 	%r1530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 13;
	shr.b32 	%rhs, %r33, 19;
	add.u32 	%r1531, %lhs, %rhs;
	}
	shr.u32 	%r1532, %r33, 10;
	xor.b32  	%r1533, %r1530, %r1532;
	xor.b32  	%r1534, %r1533, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 25;
	shr.b32 	%rhs, %r1003, 7;
	add.u32 	%r1535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 14;
	shr.b32 	%rhs, %r1003, 18;
	add.u32 	%r1536, %lhs, %rhs;
	}
	shr.u32 	%r1537, %r1003, 3;
	xor.b32  	%r1538, %r1535, %r1537;
	xor.b32  	%r1539, %r1538, %r1536;
	add.s32 	%r1540, %r1289, %r971;
	add.s32 	%r1541, %r1540, %r1534;
	add.s32 	%r1542, %r1541, %r1539;
	xor.b32  	%r1543, %r1482, %r1446;
	and.b32  	%r1544, %r1518, %r1543;
	xor.b32  	%r1545, %r1544, %r1446;
	add.s32 	%r1546, %r1410, %r1545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 26;
	shr.b32 	%rhs, %r1518, 6;
	add.u32 	%r1547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 21;
	shr.b32 	%rhs, %r1518, 11;
	add.u32 	%r1548, %lhs, %rhs;
	}
	xor.b32  	%r1549, %r1548, %r1547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 7;
	shr.b32 	%rhs, %r1518, 25;
	add.u32 	%r1550, %lhs, %rhs;
	}
	xor.b32  	%r1551, %r1549, %r1550;
	add.s32 	%r1552, %r1546, %r1542;
	add.s32 	%r1553, %r1552, %r1551;
	add.s32 	%r1554, %r1553, 275423344;
	add.s32 	%r1555, %r1554, %r1421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 30;
	shr.b32 	%rhs, %r1529, 2;
	add.u32 	%r1556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 19;
	shr.b32 	%rhs, %r1529, 13;
	add.u32 	%r1557, %lhs, %rhs;
	}
	xor.b32  	%r1558, %r1557, %r1556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 10;
	shr.b32 	%rhs, %r1529, 22;
	add.u32 	%r1559, %lhs, %rhs;
	}
	xor.b32  	%r1560, %r1558, %r1559;
	xor.b32  	%r1561, %r1529, %r1457;
	xor.b32  	%r1562, %r1529, %r1493;
	and.b32  	%r1563, %r1562, %r1561;
	xor.b32  	%r1564, %r1563, %r1529;
	add.s32 	%r1565, %r1554, %r1564;
	add.s32 	%r1566, %r1565, %r1560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 15;
	shr.b32 	%rhs, %r34, 17;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 13;
	shr.b32 	%rhs, %r34, 19;
	add.u32 	%r1568, %lhs, %rhs;
	}
	shr.u32 	%r1569, %r34, 10;
	xor.b32  	%r1570, %r1567, %r1569;
	xor.b32  	%r1571, %r1570, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 25;
	shr.b32 	%rhs, %r1040, 7;
	add.u32 	%r1572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 14;
	shr.b32 	%rhs, %r1040, 18;
	add.u32 	%r1573, %lhs, %rhs;
	}
	shr.u32 	%r1574, %r1040, 3;
	xor.b32  	%r1575, %r1572, %r1574;
	xor.b32  	%r1576, %r1575, %r1573;
	add.s32 	%r1577, %r29, %r1003;
	add.s32 	%r1578, %r1577, %r1571;
	add.s32 	%r1579, %r1578, %r1576;
	xor.b32  	%r1580, %r1518, %r1482;
	and.b32  	%r1581, %r1555, %r1580;
	xor.b32  	%r1582, %r1581, %r1482;
	add.s32 	%r1583, %r1446, %r1582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1555, 26;
	shr.b32 	%rhs, %r1555, 6;
	add.u32 	%r1584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1555, 21;
	shr.b32 	%rhs, %r1555, 11;
	add.u32 	%r1585, %lhs, %rhs;
	}
	xor.b32  	%r1586, %r1585, %r1584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1555, 7;
	shr.b32 	%rhs, %r1555, 25;
	add.u32 	%r1587, %lhs, %rhs;
	}
	xor.b32  	%r1588, %r1586, %r1587;
	add.s32 	%r1589, %r1583, %r1579;
	add.s32 	%r1590, %r1589, %r1588;
	add.s32 	%r1591, %r1590, 430227734;
	add.s32 	%r1592, %r1591, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 30;
	shr.b32 	%rhs, %r1566, 2;
	add.u32 	%r1593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 19;
	shr.b32 	%rhs, %r1566, 13;
	add.u32 	%r1594, %lhs, %rhs;
	}
	xor.b32  	%r1595, %r1594, %r1593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 10;
	shr.b32 	%rhs, %r1566, 22;
	add.u32 	%r1596, %lhs, %rhs;
	}
	xor.b32  	%r1597, %r1595, %r1596;
	xor.b32  	%r1598, %r1566, %r1493;
	xor.b32  	%r1599, %r1566, %r1529;
	and.b32  	%r1600, %r1599, %r1598;
	xor.b32  	%r1601, %r1600, %r1566;
	add.s32 	%r1602, %r1591, %r1601;
	add.s32 	%r1603, %r1602, %r1597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1542, 15;
	shr.b32 	%rhs, %r1542, 17;
	add.u32 	%r1604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1542, 13;
	shr.b32 	%rhs, %r1542, 19;
	add.u32 	%r1605, %lhs, %rhs;
	}
	shr.u32 	%r1606, %r1542, 10;
	xor.b32  	%r1607, %r1604, %r1606;
	xor.b32  	%r1608, %r1607, %r1605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 25;
	shr.b32 	%rhs, %r1072, 7;
	add.u32 	%r1609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 14;
	shr.b32 	%rhs, %r1072, 18;
	add.u32 	%r1610, %lhs, %rhs;
	}
	shr.u32 	%r1611, %r1072, 3;
	xor.b32  	%r1612, %r1609, %r1611;
	xor.b32  	%r1613, %r1612, %r1610;
	add.s32 	%r1614, %r30, %r1040;
	add.s32 	%r1615, %r1614, %r1608;
	add.s32 	%r1616, %r1615, %r1613;
	xor.b32  	%r1617, %r1555, %r1518;
	and.b32  	%r1618, %r1592, %r1617;
	xor.b32  	%r1619, %r1618, %r1518;
	add.s32 	%r1620, %r1482, %r1619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 26;
	shr.b32 	%rhs, %r1592, 6;
	add.u32 	%r1621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 21;
	shr.b32 	%rhs, %r1592, 11;
	add.u32 	%r1622, %lhs, %rhs;
	}
	xor.b32  	%r1623, %r1622, %r1621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 7;
	shr.b32 	%rhs, %r1592, 25;
	add.u32 	%r1624, %lhs, %rhs;
	}
	xor.b32  	%r1625, %r1623, %r1624;
	add.s32 	%r1626, %r1620, %r1616;
	add.s32 	%r1627, %r1626, %r1625;
	add.s32 	%r1628, %r1627, 506948616;
	add.s32 	%r1629, %r1628, %r1493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 30;
	shr.b32 	%rhs, %r1603, 2;
	add.u32 	%r1630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 19;
	shr.b32 	%rhs, %r1603, 13;
	add.u32 	%r1631, %lhs, %rhs;
	}
	xor.b32  	%r1632, %r1631, %r1630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 10;
	shr.b32 	%rhs, %r1603, 22;
	add.u32 	%r1633, %lhs, %rhs;
	}
	xor.b32  	%r1634, %r1632, %r1633;
	xor.b32  	%r1635, %r1603, %r1529;
	xor.b32  	%r1636, %r1603, %r1566;
	and.b32  	%r1637, %r1636, %r1635;
	xor.b32  	%r1638, %r1637, %r1603;
	add.s32 	%r1639, %r1628, %r1638;
	add.s32 	%r1640, %r1639, %r1634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 15;
	shr.b32 	%rhs, %r1579, 17;
	add.u32 	%r1641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 13;
	shr.b32 	%rhs, %r1579, 19;
	add.u32 	%r1642, %lhs, %rhs;
	}
	shr.u32 	%r1643, %r1579, 10;
	xor.b32  	%r1644, %r1641, %r1643;
	xor.b32  	%r1645, %r1644, %r1642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 25;
	shr.b32 	%rhs, %r1109, 7;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 14;
	shr.b32 	%rhs, %r1109, 18;
	add.u32 	%r1647, %lhs, %rhs;
	}
	shr.u32 	%r1648, %r1109, 3;
	xor.b32  	%r1649, %r1646, %r1648;
	xor.b32  	%r1650, %r1649, %r1647;
	add.s32 	%r1651, %r31, %r1072;
	add.s32 	%r1652, %r1651, %r1645;
	add.s32 	%r35, %r1652, %r1650;
	xor.b32  	%r1653, %r1592, %r1555;
	and.b32  	%r1654, %r1629, %r1653;
	xor.b32  	%r1655, %r1654, %r1555;
	add.s32 	%r1656, %r1518, %r1655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 26;
	shr.b32 	%rhs, %r1629, 6;
	add.u32 	%r1657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 21;
	shr.b32 	%rhs, %r1629, 11;
	add.u32 	%r1658, %lhs, %rhs;
	}
	xor.b32  	%r1659, %r1658, %r1657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 7;
	shr.b32 	%rhs, %r1629, 25;
	add.u32 	%r1660, %lhs, %rhs;
	}
	xor.b32  	%r1661, %r1659, %r1660;
	add.s32 	%r1662, %r1656, %r35;
	add.s32 	%r1663, %r1662, %r1661;
	add.s32 	%r1664, %r1663, 659060556;
	add.s32 	%r1665, %r1664, %r1529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 30;
	shr.b32 	%rhs, %r1640, 2;
	add.u32 	%r1666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 19;
	shr.b32 	%rhs, %r1640, 13;
	add.u32 	%r1667, %lhs, %rhs;
	}
	xor.b32  	%r1668, %r1667, %r1666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 10;
	shr.b32 	%rhs, %r1640, 22;
	add.u32 	%r1669, %lhs, %rhs;
	}
	xor.b32  	%r1670, %r1668, %r1669;
	xor.b32  	%r1671, %r1640, %r1566;
	xor.b32  	%r1672, %r1640, %r1603;
	and.b32  	%r1673, %r1672, %r1671;
	xor.b32  	%r1674, %r1673, %r1640;
	add.s32 	%r1675, %r1664, %r1674;
	add.s32 	%r1676, %r1675, %r1670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 15;
	shr.b32 	%rhs, %r1616, 17;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 13;
	shr.b32 	%rhs, %r1616, 19;
	add.u32 	%r1678, %lhs, %rhs;
	}
	shr.u32 	%r1679, %r1616, 10;
	xor.b32  	%r1680, %r1677, %r1679;
	xor.b32  	%r1681, %r1680, %r1678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 25;
	shr.b32 	%rhs, %r1141, 7;
	add.u32 	%r1682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 14;
	shr.b32 	%rhs, %r1141, 18;
	add.u32 	%r1683, %lhs, %rhs;
	}
	shr.u32 	%r1684, %r1141, 3;
	xor.b32  	%r1685, %r1682, %r1684;
	xor.b32  	%r1686, %r1685, %r1683;
	add.s32 	%r1687, %r32, %r1109;
	add.s32 	%r1688, %r1687, %r1681;
	add.s32 	%r36, %r1688, %r1686;
	xor.b32  	%r1689, %r1629, %r1592;
	and.b32  	%r1690, %r1665, %r1689;
	xor.b32  	%r1691, %r1690, %r1592;
	add.s32 	%r1692, %r1555, %r1691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1665, 26;
	shr.b32 	%rhs, %r1665, 6;
	add.u32 	%r1693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1665, 21;
	shr.b32 	%rhs, %r1665, 11;
	add.u32 	%r1694, %lhs, %rhs;
	}
	xor.b32  	%r1695, %r1694, %r1693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1665, 7;
	shr.b32 	%rhs, %r1665, 25;
	add.u32 	%r1696, %lhs, %rhs;
	}
	xor.b32  	%r1697, %r1695, %r1696;
	add.s32 	%r1698, %r1692, %r36;
	add.s32 	%r1699, %r1698, %r1697;
	add.s32 	%r1700, %r1699, 883997877;
	add.s32 	%r1701, %r1700, %r1566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 30;
	shr.b32 	%rhs, %r1676, 2;
	add.u32 	%r1702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 19;
	shr.b32 	%rhs, %r1676, 13;
	add.u32 	%r1703, %lhs, %rhs;
	}
	xor.b32  	%r1704, %r1703, %r1702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 10;
	shr.b32 	%rhs, %r1676, 22;
	add.u32 	%r1705, %lhs, %rhs;
	}
	xor.b32  	%r1706, %r1704, %r1705;
	xor.b32  	%r1707, %r1676, %r1603;
	xor.b32  	%r1708, %r1676, %r1640;
	and.b32  	%r1709, %r1708, %r1707;
	xor.b32  	%r1710, %r1709, %r1676;
	add.s32 	%r1711, %r1700, %r1710;
	add.s32 	%r1712, %r1711, %r1706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r35, 15;
	shr.b32 	%rhs, %r35, 17;
	add.u32 	%r1713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r35, 13;
	shr.b32 	%rhs, %r35, 19;
	add.u32 	%r1714, %lhs, %rhs;
	}
	shr.u32 	%r1715, %r35, 10;
	xor.b32  	%r1716, %r1713, %r1715;
	xor.b32  	%r1717, %r1716, %r1714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 25;
	shr.b32 	%rhs, %r1178, 7;
	add.u32 	%r1718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 14;
	shr.b32 	%rhs, %r1178, 18;
	add.u32 	%r1719, %lhs, %rhs;
	}
	shr.u32 	%r1720, %r1178, 3;
	xor.b32  	%r1721, %r1718, %r1720;
	xor.b32  	%r1722, %r1721, %r1719;
	add.s32 	%r1723, %r33, %r1141;
	add.s32 	%r1724, %r1723, %r1717;
	add.s32 	%r37, %r1724, %r1722;
	xor.b32  	%r1725, %r1665, %r1629;
	and.b32  	%r1726, %r1701, %r1725;
	xor.b32  	%r1727, %r1726, %r1629;
	add.s32 	%r1728, %r1592, %r1727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 26;
	shr.b32 	%rhs, %r1701, 6;
	add.u32 	%r1729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 21;
	shr.b32 	%rhs, %r1701, 11;
	add.u32 	%r1730, %lhs, %rhs;
	}
	xor.b32  	%r1731, %r1730, %r1729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 7;
	shr.b32 	%rhs, %r1701, 25;
	add.u32 	%r1732, %lhs, %rhs;
	}
	xor.b32  	%r1733, %r1731, %r1732;
	add.s32 	%r1734, %r1728, %r37;
	add.s32 	%r1735, %r1734, %r1733;
	add.s32 	%r1736, %r1735, 958139571;
	add.s32 	%r1737, %r1736, %r1603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1712, 30;
	shr.b32 	%rhs, %r1712, 2;
	add.u32 	%r1738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1712, 19;
	shr.b32 	%rhs, %r1712, 13;
	add.u32 	%r1739, %lhs, %rhs;
	}
	xor.b32  	%r1740, %r1739, %r1738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1712, 10;
	shr.b32 	%rhs, %r1712, 22;
	add.u32 	%r1741, %lhs, %rhs;
	}
	xor.b32  	%r1742, %r1740, %r1741;
	xor.b32  	%r1743, %r1712, %r1640;
	xor.b32  	%r1744, %r1712, %r1676;
	and.b32  	%r1745, %r1744, %r1743;
	xor.b32  	%r1746, %r1745, %r1712;
	add.s32 	%r1747, %r1736, %r1746;
	add.s32 	%r1748, %r1747, %r1742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 15;
	shr.b32 	%rhs, %r36, 17;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 13;
	shr.b32 	%rhs, %r36, 19;
	add.u32 	%r1750, %lhs, %rhs;
	}
	shr.u32 	%r1751, %r36, 10;
	xor.b32  	%r1752, %r1749, %r1751;
	xor.b32  	%r1753, %r1752, %r1750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 25;
	shr.b32 	%rhs, %r1215, 7;
	add.u32 	%r1754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 14;
	shr.b32 	%rhs, %r1215, 18;
	add.u32 	%r1755, %lhs, %rhs;
	}
	shr.u32 	%r1756, %r1215, 3;
	xor.b32  	%r1757, %r1754, %r1756;
	xor.b32  	%r1758, %r1757, %r1755;
	add.s32 	%r1759, %r34, %r1178;
	add.s32 	%r1760, %r1759, %r1753;
	add.s32 	%r38, %r1760, %r1758;
	xor.b32  	%r1761, %r1701, %r1665;
	and.b32  	%r1762, %r1737, %r1761;
	xor.b32  	%r1763, %r1762, %r1665;
	add.s32 	%r1764, %r1629, %r1763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 26;
	shr.b32 	%rhs, %r1737, 6;
	add.u32 	%r1765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 21;
	shr.b32 	%rhs, %r1737, 11;
	add.u32 	%r1766, %lhs, %rhs;
	}
	xor.b32  	%r1767, %r1766, %r1765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 7;
	shr.b32 	%rhs, %r1737, 25;
	add.u32 	%r1768, %lhs, %rhs;
	}
	xor.b32  	%r1769, %r1767, %r1768;
	add.s32 	%r1770, %r1764, %r38;
	add.s32 	%r1771, %r1770, %r1769;
	add.s32 	%r1772, %r1771, 1322822218;
	add.s32 	%r39, %r1772, %r1640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 30;
	shr.b32 	%rhs, %r1748, 2;
	add.u32 	%r1773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 19;
	shr.b32 	%rhs, %r1748, 13;
	add.u32 	%r1774, %lhs, %rhs;
	}
	xor.b32  	%r1775, %r1774, %r1773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 10;
	shr.b32 	%rhs, %r1748, 22;
	add.u32 	%r1776, %lhs, %rhs;
	}
	xor.b32  	%r1777, %r1775, %r1776;
	xor.b32  	%r1778, %r1748, %r1676;
	xor.b32  	%r1779, %r1748, %r1712;
	and.b32  	%r1780, %r1779, %r1778;
	xor.b32  	%r1781, %r1780, %r1748;
	add.s32 	%r1782, %r1772, %r1781;
	add.s32 	%r40, %r1782, %r1777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 15;
	shr.b32 	%rhs, %r37, 17;
	add.u32 	%r1783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 13;
	shr.b32 	%rhs, %r37, 19;
	add.u32 	%r1784, %lhs, %rhs;
	}
	shr.u32 	%r1785, %r37, 10;
	xor.b32  	%r1786, %r1783, %r1785;
	xor.b32  	%r1787, %r1786, %r1784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 25;
	shr.b32 	%rhs, %r1252, 7;
	add.u32 	%r1788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 14;
	shr.b32 	%rhs, %r1252, 18;
	add.u32 	%r1789, %lhs, %rhs;
	}
	shr.u32 	%r1790, %r1252, 3;
	xor.b32  	%r1791, %r1788, %r1790;
	xor.b32  	%r1792, %r1791, %r1789;
	add.s32 	%r1793, %r1542, %r1215;
	add.s32 	%r1794, %r1793, %r1787;
	add.s32 	%r41, %r1794, %r1792;
	xor.b32  	%r1795, %r1737, %r1701;
	and.b32  	%r1796, %r39, %r1795;
	xor.b32  	%r1797, %r1796, %r1701;
	add.s32 	%r1798, %r1665, %r1797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 26;
	shr.b32 	%rhs, %r39, 6;
	add.u32 	%r1799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 21;
	shr.b32 	%rhs, %r39, 11;
	add.u32 	%r1800, %lhs, %rhs;
	}
	xor.b32  	%r1801, %r1800, %r1799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 7;
	shr.b32 	%rhs, %r39, 25;
	add.u32 	%r1802, %lhs, %rhs;
	}
	xor.b32  	%r1803, %r1801, %r1802;
	add.s32 	%r1804, %r1798, %r41;
	add.s32 	%r1805, %r1804, %r1803;
	add.s32 	%r1806, %r1805, 1537002063;
	add.s32 	%r42, %r1806, %r1676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 30;
	shr.b32 	%rhs, %r40, 2;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 19;
	shr.b32 	%rhs, %r40, 13;
	add.u32 	%r1808, %lhs, %rhs;
	}
	xor.b32  	%r1809, %r1808, %r1807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 10;
	shr.b32 	%rhs, %r40, 22;
	add.u32 	%r1810, %lhs, %rhs;
	}
	xor.b32  	%r1811, %r1809, %r1810;
	xor.b32  	%r1812, %r40, %r1712;
	xor.b32  	%r1813, %r40, %r1748;
	and.b32  	%r1814, %r1813, %r1812;
	xor.b32  	%r1815, %r1814, %r40;
	add.s32 	%r1816, %r1806, %r1815;
	add.s32 	%r43, %r1816, %r1811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 15;
	shr.b32 	%rhs, %r38, 17;
	add.u32 	%r1817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 13;
	shr.b32 	%rhs, %r38, 19;
	add.u32 	%r1818, %lhs, %rhs;
	}
	shr.u32 	%r1819, %r38, 10;
	xor.b32  	%r1820, %r1817, %r1819;
	xor.b32  	%r1821, %r1820, %r1818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 25;
	shr.b32 	%rhs, %r1289, 7;
	add.u32 	%r1822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 14;
	shr.b32 	%rhs, %r1289, 18;
	add.u32 	%r1823, %lhs, %rhs;
	}
	shr.u32 	%r1824, %r1289, 3;
	xor.b32  	%r1825, %r1822, %r1824;
	xor.b32  	%r1826, %r1825, %r1823;
	add.s32 	%r1827, %r1579, %r1252;
	add.s32 	%r1828, %r1827, %r1821;
	add.s32 	%r44, %r1828, %r1826;
	xor.b32  	%r1829, %r39, %r1737;
	and.b32  	%r1830, %r42, %r1829;
	xor.b32  	%r1831, %r1830, %r1737;
	add.s32 	%r1832, %r1701, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 26;
	shr.b32 	%rhs, %r42, 6;
	add.u32 	%r1833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 21;
	shr.b32 	%rhs, %r42, 11;
	add.u32 	%r1834, %lhs, %rhs;
	}
	xor.b32  	%r1835, %r1834, %r1833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 7;
	shr.b32 	%rhs, %r42, 25;
	add.u32 	%r1836, %lhs, %rhs;
	}
	xor.b32  	%r1837, %r1835, %r1836;
	add.s32 	%r1838, %r1832, %r44;
	add.s32 	%r1839, %r1838, %r1837;
	add.s32 	%r1840, %r1839, 1747873779;
	add.s32 	%r45, %r1840, %r1712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r43, 30;
	shr.b32 	%rhs, %r43, 2;
	add.u32 	%r1841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r43, 19;
	shr.b32 	%rhs, %r43, 13;
	add.u32 	%r1842, %lhs, %rhs;
	}
	xor.b32  	%r1843, %r1842, %r1841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r43, 10;
	shr.b32 	%rhs, %r43, 22;
	add.u32 	%r1844, %lhs, %rhs;
	}
	xor.b32  	%r1845, %r1843, %r1844;
	xor.b32  	%r1846, %r43, %r1748;
	xor.b32  	%r1847, %r43, %r40;
	and.b32  	%r1848, %r1847, %r1846;
	xor.b32  	%r1849, %r1848, %r43;
	add.s32 	%r1850, %r1840, %r1849;
	add.s32 	%r46, %r1850, %r1845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 15;
	shr.b32 	%rhs, %r41, 17;
	add.u32 	%r1851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 13;
	shr.b32 	%rhs, %r41, 19;
	add.u32 	%r1852, %lhs, %rhs;
	}
	shr.u32 	%r1853, %r41, 10;
	xor.b32  	%r1854, %r1851, %r1853;
	xor.b32  	%r1855, %r1854, %r1852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 25;
	shr.b32 	%rhs, %r29, 7;
	add.u32 	%r1856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 14;
	shr.b32 	%rhs, %r29, 18;
	add.u32 	%r1857, %lhs, %rhs;
	}
	shr.u32 	%r1858, %r29, 3;
	xor.b32  	%r1859, %r1856, %r1858;
	xor.b32  	%r1860, %r1859, %r1857;
	add.s32 	%r1861, %r1616, %r1289;
	add.s32 	%r1862, %r1861, %r1855;
	add.s32 	%r47, %r1862, %r1860;
	xor.b32  	%r1863, %r42, %r39;
	and.b32  	%r1864, %r45, %r1863;
	xor.b32  	%r1865, %r1864, %r39;
	add.s32 	%r1866, %r1737, %r1865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r45, 26;
	shr.b32 	%rhs, %r45, 6;
	add.u32 	%r1867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r45, 21;
	shr.b32 	%rhs, %r45, 11;
	add.u32 	%r1868, %lhs, %rhs;
	}
	xor.b32  	%r1869, %r1868, %r1867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r45, 7;
	shr.b32 	%rhs, %r45, 25;
	add.u32 	%r1870, %lhs, %rhs;
	}
	xor.b32  	%r1871, %r1869, %r1870;
	add.s32 	%r1872, %r1866, %r47;
	add.s32 	%r1873, %r1872, %r1871;
	add.s32 	%r1874, %r1873, 1955562222;
	add.s32 	%r48, %r1874, %r1748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 30;
	shr.b32 	%rhs, %r46, 2;
	add.u32 	%r1875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 19;
	shr.b32 	%rhs, %r46, 13;
	add.u32 	%r1876, %lhs, %rhs;
	}
	xor.b32  	%r1877, %r1876, %r1875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 10;
	shr.b32 	%rhs, %r46, 22;
	add.u32 	%r1878, %lhs, %rhs;
	}
	xor.b32  	%r1879, %r1877, %r1878;
	xor.b32  	%r1880, %r46, %r40;
	xor.b32  	%r1881, %r46, %r43;
	and.b32  	%r1882, %r1881, %r1880;
	xor.b32  	%r1883, %r1882, %r46;
	add.s32 	%r1884, %r1874, %r1883;
	add.s32 	%r1885, %r1884, %r1879;
	setp.ne.s32	%p3, %r1885, %r8;
	@%p3 bra 	BB6_9;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 15;
	shr.b32 	%rhs, %r44, 17;
	add.u32 	%r1886, %lhs, %rhs;
	}
	shr.u32 	%r1887, %r44, 10;
	xor.b32  	%r1888, %r1886, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 13;
	shr.b32 	%rhs, %r44, 19;
	add.u32 	%r1889, %lhs, %rhs;
	}
	xor.b32  	%r1890, %r1888, %r1889;
	shr.u32 	%r1891, %r30, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 25;
	shr.b32 	%rhs, %r30, 7;
	add.u32 	%r1892, %lhs, %rhs;
	}
	xor.b32  	%r1893, %r1892, %r1891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 14;
	shr.b32 	%rhs, %r30, 18;
	add.u32 	%r1894, %lhs, %rhs;
	}
	xor.b32  	%r1895, %r1893, %r1894;
	add.s32 	%r1896, %r35, %r29;
	add.s32 	%r1897, %r1896, %r1890;
	add.s32 	%r1898, %r1897, %r1895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 21;
	shr.b32 	%rhs, %r48, 11;
	add.u32 	%r1899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 26;
	shr.b32 	%rhs, %r48, 6;
	add.u32 	%r1900, %lhs, %rhs;
	}
	xor.b32  	%r1901, %r1899, %r1900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 7;
	shr.b32 	%rhs, %r48, 25;
	add.u32 	%r1902, %lhs, %rhs;
	}
	xor.b32  	%r1903, %r1901, %r1902;
	xor.b32  	%r1904, %r45, %r42;
	and.b32  	%r1905, %r48, %r1904;
	xor.b32  	%r1906, %r1905, %r42;
	add.s32 	%r1907, %r39, %r1906;
	add.s32 	%r1908, %r1907, %r1898;
	add.s32 	%r1909, %r1908, %r1903;
	add.s32 	%r1910, %r1909, 2024104815;
	add.s32 	%r1911, %r1910, %r40;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 19;
	shr.b32 	%rhs, %r8, 13;
	add.u32 	%r1912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 30;
	shr.b32 	%rhs, %r8, 2;
	add.u32 	%r1913, %lhs, %rhs;
	}
	xor.b32  	%r1914, %r1912, %r1913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 10;
	shr.b32 	%rhs, %r8, 22;
	add.u32 	%r1915, %lhs, %rhs;
	}
	xor.b32  	%r1916, %r1914, %r1915;
	xor.b32  	%r1917, %r46, %r8;
	xor.b32  	%r1918, %r43, %r8;
	and.b32  	%r1919, %r1917, %r1918;
	xor.b32  	%r1920, %r1919, %r8;
	add.s32 	%r1921, %r1910, %r1920;
	add.s32 	%r1922, %r1921, %r1916;
	shr.u32 	%r1923, %r47, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 15;
	shr.b32 	%rhs, %r47, 17;
	add.u32 	%r1924, %lhs, %rhs;
	}
	xor.b32  	%r1925, %r1924, %r1923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 13;
	shr.b32 	%rhs, %r47, 19;
	add.u32 	%r1926, %lhs, %rhs;
	}
	xor.b32  	%r1927, %r1925, %r1926;
	shr.u32 	%r1928, %r31, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 25;
	shr.b32 	%rhs, %r31, 7;
	add.u32 	%r1929, %lhs, %rhs;
	}
	xor.b32  	%r1930, %r1929, %r1928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 14;
	shr.b32 	%rhs, %r31, 18;
	add.u32 	%r1931, %lhs, %rhs;
	}
	xor.b32  	%r1932, %r1930, %r1931;
	add.s32 	%r1933, %r36, %r30;
	add.s32 	%r1934, %r1933, %r1927;
	add.s32 	%r1935, %r1934, %r1932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 26;
	shr.b32 	%rhs, %r1911, 6;
	add.u32 	%r1936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 21;
	shr.b32 	%rhs, %r1911, 11;
	add.u32 	%r1937, %lhs, %rhs;
	}
	xor.b32  	%r1938, %r1937, %r1936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 7;
	shr.b32 	%rhs, %r1911, 25;
	add.u32 	%r1939, %lhs, %rhs;
	}
	xor.b32  	%r1940, %r1938, %r1939;
	xor.b32  	%r1941, %r48, %r45;
	and.b32  	%r1942, %r1911, %r1941;
	xor.b32  	%r1943, %r1942, %r45;
	add.s32 	%r1944, %r42, %r1943;
	add.s32 	%r1945, %r1944, %r1935;
	add.s32 	%r1946, %r1945, %r1940;
	add.s32 	%r1947, %r1946, -2067236844;
	add.s32 	%r1948, %r1947, %r43;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 30;
	shr.b32 	%rhs, %r1922, 2;
	add.u32 	%r1949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 19;
	shr.b32 	%rhs, %r1922, 13;
	add.u32 	%r1950, %lhs, %rhs;
	}
	xor.b32  	%r1951, %r1950, %r1949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1922, 10;
	shr.b32 	%rhs, %r1922, 22;
	add.u32 	%r1952, %lhs, %rhs;
	}
	xor.b32  	%r1953, %r1951, %r1952;
	xor.b32  	%r1954, %r1922, %r46;
	xor.b32  	%r1955, %r1922, %r8;
	and.b32  	%r1956, %r1955, %r1954;
	xor.b32  	%r1957, %r1956, %r1922;
	add.s32 	%r1958, %r1947, %r1957;
	add.s32 	%r1959, %r1958, %r1953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 15;
	shr.b32 	%rhs, %r1898, 17;
	add.u32 	%r1960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 13;
	shr.b32 	%rhs, %r1898, 19;
	add.u32 	%r1961, %lhs, %rhs;
	}
	shr.u32 	%r1962, %r1898, 10;
	xor.b32  	%r1963, %r1960, %r1962;
	xor.b32  	%r1964, %r1963, %r1961;
	shr.u32 	%r1965, %r32, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 25;
	shr.b32 	%rhs, %r32, 7;
	add.u32 	%r1966, %lhs, %rhs;
	}
	xor.b32  	%r1967, %r1966, %r1965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 14;
	shr.b32 	%rhs, %r32, 18;
	add.u32 	%r1968, %lhs, %rhs;
	}
	xor.b32  	%r1969, %r1967, %r1968;
	add.s32 	%r1970, %r37, %r31;
	add.s32 	%r1971, %r1970, %r1964;
	add.s32 	%r1972, %r1971, %r1969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 26;
	shr.b32 	%rhs, %r1948, 6;
	add.u32 	%r1973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 21;
	shr.b32 	%rhs, %r1948, 11;
	add.u32 	%r1974, %lhs, %rhs;
	}
	xor.b32  	%r1975, %r1974, %r1973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 7;
	shr.b32 	%rhs, %r1948, 25;
	add.u32 	%r1976, %lhs, %rhs;
	}
	xor.b32  	%r1977, %r1975, %r1976;
	xor.b32  	%r1978, %r1911, %r48;
	and.b32  	%r1979, %r1948, %r1978;
	xor.b32  	%r1980, %r1979, %r48;
	add.s32 	%r1981, %r45, %r1980;
	add.s32 	%r1982, %r1981, %r1972;
	add.s32 	%r1983, %r1982, %r1977;
	add.s32 	%r1984, %r1983, -1933114872;
	add.s32 	%r1985, %r1984, %r46;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 30;
	shr.b32 	%rhs, %r1959, 2;
	add.u32 	%r1986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 19;
	shr.b32 	%rhs, %r1959, 13;
	add.u32 	%r1987, %lhs, %rhs;
	}
	xor.b32  	%r1988, %r1987, %r1986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 10;
	shr.b32 	%rhs, %r1959, 22;
	add.u32 	%r1989, %lhs, %rhs;
	}
	xor.b32  	%r1990, %r1988, %r1989;
	xor.b32  	%r1991, %r1959, %r8;
	xor.b32  	%r1992, %r1959, %r1922;
	and.b32  	%r1993, %r1992, %r1991;
	xor.b32  	%r1994, %r1993, %r1959;
	add.s32 	%r1995, %r1984, %r1994;
	add.s32 	%r1996, %r1995, %r1990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 15;
	shr.b32 	%rhs, %r1935, 17;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 13;
	shr.b32 	%rhs, %r1935, 19;
	add.u32 	%r1998, %lhs, %rhs;
	}
	shr.u32 	%r1999, %r1935, 10;
	xor.b32  	%r2000, %r1997, %r1999;
	xor.b32  	%r2001, %r2000, %r1998;
	shr.u32 	%r2002, %r33, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 25;
	shr.b32 	%rhs, %r33, 7;
	add.u32 	%r2003, %lhs, %rhs;
	}
	xor.b32  	%r2004, %r2003, %r2002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 14;
	shr.b32 	%rhs, %r33, 18;
	add.u32 	%r2005, %lhs, %rhs;
	}
	xor.b32  	%r2006, %r2004, %r2005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 26;
	shr.b32 	%rhs, %r1985, 6;
	add.u32 	%r2007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 21;
	shr.b32 	%rhs, %r1985, 11;
	add.u32 	%r2008, %lhs, %rhs;
	}
	xor.b32  	%r2009, %r2008, %r2007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 7;
	shr.b32 	%rhs, %r1985, 25;
	add.u32 	%r2010, %lhs, %rhs;
	}
	xor.b32  	%r2011, %r2009, %r2010;
	xor.b32  	%r2012, %r1948, %r1911;
	and.b32  	%r2013, %r1985, %r2012;
	xor.b32  	%r2014, %r2013, %r1911;
	add.s32 	%r2015, %r32, %r38;
	add.s32 	%r2016, %r2015, %r48;
	add.s32 	%r2017, %r2016, %r2014;
	add.s32 	%r2018, %r2017, %r2001;
	add.s32 	%r2019, %r2018, %r2006;
	add.s32 	%r2020, %r2019, %r2011;
	add.s32 	%r2021, %r2020, -1866530822;
	add.s32 	%r2022, %r2021, %r8;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 30;
	shr.b32 	%rhs, %r1996, 2;
	add.u32 	%r2023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 19;
	shr.b32 	%rhs, %r1996, 13;
	add.u32 	%r2024, %lhs, %rhs;
	}
	xor.b32  	%r2025, %r2024, %r2023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 10;
	shr.b32 	%rhs, %r1996, 22;
	add.u32 	%r2026, %lhs, %rhs;
	}
	xor.b32  	%r2027, %r2025, %r2026;
	xor.b32  	%r2028, %r1996, %r1922;
	xor.b32  	%r2029, %r1996, %r1959;
	and.b32  	%r2030, %r2029, %r2028;
	xor.b32  	%r2031, %r2030, %r1996;
	add.s32 	%r2032, %r2021, %r2031;
	add.s32 	%r2033, %r2032, %r2027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 15;
	shr.b32 	%rhs, %r1972, 17;
	add.u32 	%r2034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 13;
	shr.b32 	%rhs, %r1972, 19;
	add.u32 	%r2035, %lhs, %rhs;
	}
	shr.u32 	%r2036, %r1972, 10;
	xor.b32  	%r2037, %r2034, %r2036;
	xor.b32  	%r2038, %r2037, %r2035;
	shr.u32 	%r2039, %r34, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 25;
	shr.b32 	%rhs, %r34, 7;
	add.u32 	%r2040, %lhs, %rhs;
	}
	xor.b32  	%r2041, %r2040, %r2039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 14;
	shr.b32 	%rhs, %r34, 18;
	add.u32 	%r2042, %lhs, %rhs;
	}
	xor.b32  	%r2043, %r2041, %r2042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 26;
	shr.b32 	%rhs, %r2022, 6;
	add.u32 	%r2044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 21;
	shr.b32 	%rhs, %r2022, 11;
	add.u32 	%r2045, %lhs, %rhs;
	}
	xor.b32  	%r2046, %r2045, %r2044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 7;
	shr.b32 	%rhs, %r2022, 25;
	add.u32 	%r2047, %lhs, %rhs;
	}
	xor.b32  	%r2048, %r2046, %r2047;
	xor.b32  	%r2049, %r1985, %r1948;
	and.b32  	%r2050, %r2022, %r2049;
	xor.b32  	%r2051, %r2050, %r1948;
	add.s32 	%r2052, %r33, %r41;
	add.s32 	%r2053, %r2052, %r1911;
	add.s32 	%r2054, %r2053, %r2051;
	add.s32 	%r2055, %r2054, %r2038;
	add.s32 	%r2056, %r2055, %r2043;
	add.s32 	%r2057, %r2056, %r2048;
	add.s32 	%r2058, %r2057, -1538233109;
	add.s32 	%r2059, %r2058, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2033, 30;
	shr.b32 	%rhs, %r2033, 2;
	add.u32 	%r2060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2033, 19;
	shr.b32 	%rhs, %r2033, 13;
	add.u32 	%r2061, %lhs, %rhs;
	}
	xor.b32  	%r2062, %r2061, %r2060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2033, 10;
	shr.b32 	%rhs, %r2033, 22;
	add.u32 	%r2063, %lhs, %rhs;
	}
	xor.b32  	%r2064, %r2062, %r2063;
	xor.b32  	%r2065, %r2033, %r1959;
	xor.b32  	%r2066, %r2033, %r1996;
	and.b32  	%r2067, %r2066, %r2065;
	xor.b32  	%r2068, %r2067, %r2033;
	add.s32 	%r2069, %r2058, %r2068;
	add.s32 	%r2070, %r2069, %r2064;
	setp.eq.s32	%p4, %r2033, %r4;
	setp.eq.s32	%p5, %r2022, %r7;
	and.pred  	%p6, %p4, %p5;
	setp.eq.s32	%p7, %r2070, %r5;
	and.pred  	%p8, %p6, %p7;
	setp.eq.s32	%p9, %r2059, %r6;
	and.pred  	%p10, %p8, %p9;
	@!%p10 bra 	BB6_9;
	bra.uni 	BB6_5;

BB6_5:
	ld.param.u64 	%rd22, [m01400_s04_param_16];
	mul.wide.u32 	%rd17, %r54, 4;
	add.s64 	%rd18, %rd22, %rd17;
	atom.global.add.u32 	%r2071, [%rd18], 1;
	setp.ne.s32	%p11, %r2071, 0;
	@%p11 bra 	BB6_9;

	ld.param.u32 	%r2076, [m01400_s04_param_31];
	atom.global.add.u32 	%r49, [%rd7], 1;
	setp.lt.u32	%p12, %r49, %r2076;
	@%p12 bra 	BB6_8;
	bra.uni 	BB6_7;

BB6_8:
	ld.param.u32 	%r2077, [m01400_s04_param_27];
	ld.param.u64 	%rd23, [m01400_s04_param_14];
	mul.wide.u32 	%rd19, %r49, 24;
	add.s64 	%rd20, %rd23, %rd19;
	mov.u32 	%r2073, 0;
	st.global.v2.u32 	[%rd20+16], {%r2073, %r54};
	st.global.v2.u32 	[%rd20+8], {%r2078, %r2077};
	st.global.u64 	[%rd20], %rd1;
	bra.uni 	BB6_9;

BB6_7:
	atom.global.add.u32 	%r2072, [%rd7], -1;

BB6_9:
	ld.param.u32 	%r2074, [m01400_s04_param_30];
	add.s32 	%r2078, %r2078, 1;
	setp.lt.u32	%p13, %r2078, %r2074;
	@%p13 bra 	BB6_3;

BB6_10:
	ret;
}

	// .globl	m01400_s08
.entry m01400_s08(
	.param .u64 .ptr .global .align 4 m01400_s08_param_0,
	.param .u64 .ptr .global .align 4 m01400_s08_param_1,
	.param .u64 .ptr .global .align 4 m01400_s08_param_2,
	.param .u64 .ptr .const .align 4 m01400_s08_param_3,
	.param .u64 .ptr .global .align 1 m01400_s08_param_4,
	.param .u64 .ptr .global .align 1 m01400_s08_param_5,
	.param .u64 .ptr .global .align 4 m01400_s08_param_6,
	.param .u64 .ptr .global .align 4 m01400_s08_param_7,
	.param .u64 .ptr .global .align 4 m01400_s08_param_8,
	.param .u64 .ptr .global .align 4 m01400_s08_param_9,
	.param .u64 .ptr .global .align 4 m01400_s08_param_10,
	.param .u64 .ptr .global .align 4 m01400_s08_param_11,
	.param .u64 .ptr .global .align 4 m01400_s08_param_12,
	.param .u64 .ptr .global .align 4 m01400_s08_param_13,
	.param .u64 .ptr .global .align 8 m01400_s08_param_14,
	.param .u64 .ptr .global .align 4 m01400_s08_param_15,
	.param .u64 .ptr .global .align 4 m01400_s08_param_16,
	.param .u64 .ptr .global .align 4 m01400_s08_param_17,
	.param .u64 .ptr .global .align 1 m01400_s08_param_18,
	.param .u64 .ptr .global .align 4 m01400_s08_param_19,
	.param .u64 .ptr .global .align 16 m01400_s08_param_20,
	.param .u64 .ptr .global .align 16 m01400_s08_param_21,
	.param .u64 .ptr .global .align 16 m01400_s08_param_22,
	.param .u64 .ptr .global .align 16 m01400_s08_param_23,
	.param .u32 m01400_s08_param_24,
	.param .u32 m01400_s08_param_25,
	.param .u32 m01400_s08_param_26,
	.param .u32 m01400_s08_param_27,
	.param .u32 m01400_s08_param_28,
	.param .u32 m01400_s08_param_29,
	.param .u32 m01400_s08_param_30,
	.param .u32 m01400_s08_param_31,
	.param .u32 m01400_s08_param_32,
	.param .u32 m01400_s08_param_33,
	.param .u64 m01400_s08_param_34
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<2112>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [m01400_s08_param_0];
	ld.param.u64 	%rd5, [m01400_s08_param_15];
	ld.param.u64 	%rd7, [m01400_s08_param_19];
	ld.param.u32 	%r60, [m01400_s08_param_30];
	ld.param.u32 	%r62, [m01400_s08_param_32];
	ld.param.u64 	%rd8, [m01400_s08_param_34];
	mov.b32	%r63, %envreg3;
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r65, %ntid.x;
	mad.lo.s32 	%r66, %r64, %r65, %r63;
	mov.u32 	%r67, %tid.x;
	add.s32 	%r1, %r66, %r67;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB7_10;

	mul.wide.s32 	%rd9, %r1, 260;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r2, [%rd10+8];
	ld.global.u32 	%r3, [%rd10+16];
	ld.global.u32 	%r4, [%rd10+28];
	ld.global.u32 	%r5, [%rd10+60];
	mul.wide.u32 	%rd11, %r62, 32;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r68, [%rd12+4];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 30;
	shr.b32 	%rhs, %r68, 2;
	add.u32 	%r69, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 19;
	shr.b32 	%rhs, %r68, 13;
	add.u32 	%r70, %lhs, %rhs;
	}
	xor.b32  	%r71, %r70, %r69;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 10;
	shr.b32 	%rhs, %r68, 22;
	add.u32 	%r72, %lhs, %rhs;
	}
	xor.b32  	%r73, %r71, %r72;
	ld.global.u32 	%r6, [%rd12+12];
	xor.b32  	%r74, %r6, %r68;
	ld.global.u32 	%r7, [%rd12+8];
	xor.b32  	%r75, %r7, %r68;
	and.b32  	%r76, %r74, %r75;
	xor.b32  	%r77, %r76, %r68;
	ld.global.u32 	%r78, [%rd12+16];
	ld.global.u32 	%r79, [%rd12];
	sub.s32 	%r80, %r78, %r79;
	add.s32 	%r81, %r80, %r77;
	add.s32 	%r82, %r81, %r73;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 30;
	shr.b32 	%rhs, %r7, 2;
	add.u32 	%r83, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 19;
	shr.b32 	%rhs, %r7, 13;
	add.u32 	%r84, %lhs, %rhs;
	}
	xor.b32  	%r85, %r84, %r83;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 10;
	shr.b32 	%rhs, %r7, 22;
	add.u32 	%r86, %lhs, %rhs;
	}
	xor.b32  	%r87, %r85, %r86;
	xor.b32  	%r88, %r82, %r7;
	xor.b32  	%r89, %r6, %r7;
	and.b32  	%r90, %r88, %r89;
	xor.b32  	%r91, %r90, %r7;
	ld.global.u32 	%r92, [%rd12+20];
	sub.s32 	%r93, %r92, %r68;
	add.s32 	%r94, %r93, %r87;
	add.s32 	%r95, %r94, %r91;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 30;
	shr.b32 	%rhs, %r6, 2;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 19;
	shr.b32 	%rhs, %r6, 13;
	add.u32 	%r97, %lhs, %rhs;
	}
	xor.b32  	%r98, %r97, %r96;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 10;
	shr.b32 	%rhs, %r6, 22;
	add.u32 	%r99, %lhs, %rhs;
	}
	xor.b32  	%r100, %r98, %r99;
	xor.b32  	%r101, %r95, %r6;
	xor.b32  	%r102, %r82, %r6;
	and.b32  	%r103, %r101, %r102;
	xor.b32  	%r104, %r103, %r6;
	ld.global.u32 	%r8, [%rd12+24];
	sub.s32 	%r105, %r8, %r7;
	add.s32 	%r106, %r105, %r100;
	add.s32 	%r107, %r106, %r104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r82, 30;
	shr.b32 	%rhs, %r82, 2;
	add.u32 	%r108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r82, 19;
	shr.b32 	%rhs, %r82, 13;
	add.u32 	%r109, %lhs, %rhs;
	}
	xor.b32  	%r110, %r109, %r108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r82, 10;
	shr.b32 	%rhs, %r82, 22;
	add.u32 	%r111, %lhs, %rhs;
	}
	xor.b32  	%r112, %r110, %r111;
	xor.b32  	%r113, %r107, %r82;
	xor.b32  	%r114, %r95, %r82;
	and.b32  	%r115, %r113, %r114;
	xor.b32  	%r116, %r115, %r82;
	ld.global.u32 	%r9, [%rd12+28];
	sub.s32 	%r117, %r9, %r6;
	add.s32 	%r118, %r117, %r112;
	add.s32 	%r10, %r118, %r116;
	setp.eq.s32	%p2, %r60, 0;
	@%p2 bra 	BB7_10;

	ld.global.u32 	%r11, [%rd10];
	ld.global.u32 	%r120, [%rd10+4];
	ld.global.u32 	%r121, [%rd10+12];
	ld.global.u32 	%r122, [%rd10+20];
	ld.global.u32 	%r123, [%rd10+24];
	mov.u32 	%r124, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r124, 26;
	shr.b32 	%rhs, %r124, 6;
	add.u32 	%r125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r124, 21;
	shr.b32 	%rhs, %r124, 11;
	add.u32 	%r126, %lhs, %rhs;
	}
	xor.b32  	%r127, %r126, %r125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r124, 7;
	shr.b32 	%rhs, %r124, 25;
	add.u32 	%r128, %lhs, %rhs;
	}
	xor.b32  	%r12, %r127, %r128;
	mov.u32 	%r129, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 19;
	shr.b32 	%rhs, %r129, 13;
	add.u32 	%r130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 30;
	shr.b32 	%rhs, %r129, 2;
	add.u32 	%r131, %lhs, %rhs;
	}
	xor.b32  	%r132, %r130, %r131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 10;
	shr.b32 	%rhs, %r129, 22;
	add.u32 	%r133, %lhs, %rhs;
	}
	xor.b32  	%r13, %r132, %r133;
	add.s32 	%r15, %r121, 985935396;
	add.s32 	%r16, %r122, 1508970993;
	mov.u32 	%r2111, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 13;
	shr.b32 	%rhs, %r2111, 19;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 15;
	shr.b32 	%rhs, %r2111, 17;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r18, %r134, %r135;
	shr.u32 	%r136, %r120, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r120, 25;
	shr.b32 	%rhs, %r120, 7;
	add.u32 	%r137, %lhs, %rhs;
	}
	xor.b32  	%r138, %r137, %r136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r120, 14;
	shr.b32 	%rhs, %r120, 18;
	add.u32 	%r139, %lhs, %rhs;
	}
	xor.b32  	%r19, %r138, %r139;
	shr.u32 	%r140, %r5, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 15;
	shr.b32 	%rhs, %r5, 17;
	add.u32 	%r141, %lhs, %rhs;
	}
	xor.b32  	%r142, %r141, %r140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 13;
	shr.b32 	%rhs, %r5, 19;
	add.u32 	%r143, %lhs, %rhs;
	}
	xor.b32  	%r144, %r142, %r143;
	shr.u32 	%r145, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r146, %lhs, %rhs;
	}
	xor.b32  	%r147, %r146, %r145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r148, %lhs, %rhs;
	}
	xor.b32  	%r149, %r147, %r148;
	add.s32 	%r150, %r144, %r120;
	add.s32 	%r20, %r150, %r149;
	shr.u32 	%r151, %r121, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 25;
	shr.b32 	%rhs, %r121, 7;
	add.u32 	%r152, %lhs, %rhs;
	}
	xor.b32  	%r153, %r152, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 14;
	shr.b32 	%rhs, %r121, 18;
	add.u32 	%r154, %lhs, %rhs;
	}
	xor.b32  	%r21, %r153, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 15;
	shr.b32 	%rhs, %r20, 17;
	add.u32 	%r155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 13;
	shr.b32 	%rhs, %r20, 19;
	add.u32 	%r156, %lhs, %rhs;
	}
	shr.u32 	%r157, %r20, 10;
	xor.b32  	%r158, %r155, %r157;
	xor.b32  	%r159, %r158, %r156;
	shr.u32 	%r160, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r161, %lhs, %rhs;
	}
	xor.b32  	%r162, %r161, %r160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r164, %r162, %r163;
	add.s32 	%r165, %r159, %r121;
	add.s32 	%r22, %r165, %r164;
	shr.u32 	%r166, %r122, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r122, 25;
	shr.b32 	%rhs, %r122, 7;
	add.u32 	%r167, %lhs, %rhs;
	}
	xor.b32  	%r168, %r167, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r122, 14;
	shr.b32 	%rhs, %r122, 18;
	add.u32 	%r169, %lhs, %rhs;
	}
	xor.b32  	%r23, %r168, %r169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 15;
	shr.b32 	%rhs, %r22, 17;
	add.u32 	%r170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 13;
	shr.b32 	%rhs, %r22, 19;
	add.u32 	%r171, %lhs, %rhs;
	}
	shr.u32 	%r172, %r22, 10;
	xor.b32  	%r173, %r170, %r172;
	xor.b32  	%r174, %r173, %r171;
	shr.u32 	%r175, %r123, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 25;
	shr.b32 	%rhs, %r123, 7;
	add.u32 	%r176, %lhs, %rhs;
	}
	xor.b32  	%r177, %r176, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 14;
	shr.b32 	%rhs, %r123, 18;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r179, %r177, %r178;
	add.s32 	%r180, %r174, %r122;
	add.s32 	%r24, %r180, %r179;
	shr.u32 	%r181, %r4, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 25;
	shr.b32 	%rhs, %r4, 7;
	add.u32 	%r182, %lhs, %rhs;
	}
	xor.b32  	%r183, %r182, %r181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 14;
	shr.b32 	%rhs, %r4, 18;
	add.u32 	%r184, %lhs, %rhs;
	}
	xor.b32  	%r25, %r183, %r184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 15;
	shr.b32 	%rhs, %r24, 17;
	add.u32 	%r185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 13;
	shr.b32 	%rhs, %r24, 19;
	add.u32 	%r186, %lhs, %rhs;
	}
	shr.u32 	%r187, %r24, 10;
	xor.b32  	%r188, %r185, %r187;
	xor.b32  	%r27, %r188, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 14;
	shr.b32 	%rhs, %r2111, 18;
	add.u32 	%r189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 25;
	shr.b32 	%rhs, %r2111, 7;
	add.u32 	%r190, %lhs, %rhs;
	}
	xor.b32  	%r28, %r189, %r190;
	add.s32 	%r29, %r28, %r20;
	add.s32 	%r30, %r28, %r22;
	add.s32 	%r31, %r28, %r24;
	shr.u32 	%r191, %r5, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 25;
	shr.b32 	%rhs, %r5, 7;
	add.u32 	%r192, %lhs, %rhs;
	}
	xor.b32  	%r193, %r192, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 14;
	shr.b32 	%rhs, %r5, 18;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r32, %r193, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 25;
	shr.b32 	%rhs, %r20, 7;
	add.u32 	%r195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 14;
	shr.b32 	%rhs, %r20, 18;
	add.u32 	%r196, %lhs, %rhs;
	}
	shr.u32 	%r197, %r20, 3;
	xor.b32  	%r198, %r195, %r197;
	xor.b32  	%r33, %r198, %r196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 25;
	shr.b32 	%rhs, %r22, 7;
	add.u32 	%r199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 14;
	shr.b32 	%rhs, %r22, 18;
	add.u32 	%r200, %lhs, %rhs;
	}
	shr.u32 	%r201, %r22, 3;
	xor.b32  	%r202, %r199, %r201;
	xor.b32  	%r34, %r202, %r200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 25;
	shr.b32 	%rhs, %r24, 7;
	add.u32 	%r203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 14;
	shr.b32 	%rhs, %r24, 18;
	add.u32 	%r204, %lhs, %rhs;
	}
	shr.u32 	%r205, %r24, 3;
	xor.b32  	%r206, %r203, %r205;
	xor.b32  	%r35, %r206, %r204;

BB7_3:
	add.s32 	%r2108, %r5, %r123;
	add.s32 	%r2107, %r123, -1841331548;
	add.s32 	%r2106, %r120, -1866785220;
	ld.param.u64 	%rd21, [m01400_s08_param_3];
	mul.wide.u32 	%rd15, %r2111, 4;
	add.s64 	%rd16, %rd21, %rd15;
	ld.const.u32 	%r207, [%rd16];
	or.b32  	%r208, %r207, %r11;
	add.s32 	%r209, %r208, %r12;
	add.s32 	%r210, %r209, %r13;
	add.s32 	%r211, %r209, 1665186679;
	add.s32 	%r212, %r210, -127882076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 26;
	shr.b32 	%rhs, %r211, 6;
	add.u32 	%r213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 21;
	shr.b32 	%rhs, %r211, 11;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r215, %r214, %r213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 7;
	shr.b32 	%rhs, %r211, 25;
	add.u32 	%r216, %lhs, %rhs;
	}
	xor.b32  	%r217, %r215, %r216;
	and.b32  	%r218, %r211, -905233677;
	xor.b32  	%r219, %r218, -1694144372;
	add.s32 	%r220, %r2106, %r219;
	add.s32 	%r221, %r220, %r217;
	add.s32 	%r222, %r221, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 30;
	shr.b32 	%rhs, %r212, 2;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 19;
	shr.b32 	%rhs, %r212, 13;
	add.u32 	%r224, %lhs, %rhs;
	}
	xor.b32  	%r225, %r224, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 10;
	shr.b32 	%rhs, %r212, 22;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r227, %r225, %r226;
	xor.b32  	%r228, %r212, -1150833019;
	xor.b32  	%r229, %r212, 1779033703;
	and.b32  	%r230, %r229, %r228;
	xor.b32  	%r231, %r230, %r212;
	add.s32 	%r232, %r231, %r221;
	add.s32 	%r233, %r232, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 26;
	shr.b32 	%rhs, %r222, 6;
	add.u32 	%r234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 21;
	shr.b32 	%rhs, %r222, 11;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r236, %r235, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 7;
	shr.b32 	%rhs, %r222, 25;
	add.u32 	%r237, %lhs, %rhs;
	}
	xor.b32  	%r238, %r236, %r237;
	xor.b32  	%r239, %r211, 1359893119;
	and.b32  	%r240, %r222, %r239;
	xor.b32  	%r241, %r240, 1359893119;
	add.s32 	%r242, %r2, %r241;
	add.s32 	%r243, %r242, %r238;
	xor.b32  	%r244, %r233, 1779033703;
	xor.b32  	%r245, %r233, %r212;
	and.b32  	%r246, %r245, %r244;
	xor.b32  	%r247, %r246, %r233;
	add.s32 	%r248, %r243, %r247;
	add.s32 	%r249, %r243, 204346080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 30;
	shr.b32 	%rhs, %r233, 2;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 19;
	shr.b32 	%rhs, %r233, 13;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r252, %r251, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 10;
	shr.b32 	%rhs, %r233, 22;
	add.u32 	%r253, %lhs, %rhs;
	}
	xor.b32  	%r254, %r252, %r253;
	add.s32 	%r255, %r248, %r254;
	add.s32 	%r256, %r255, 1355179099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 26;
	shr.b32 	%rhs, %r249, 6;
	add.u32 	%r257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 21;
	shr.b32 	%rhs, %r249, 11;
	add.u32 	%r258, %lhs, %rhs;
	}
	xor.b32  	%r259, %r258, %r257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r260, %lhs, %rhs;
	}
	xor.b32  	%r261, %r259, %r260;
	xor.b32  	%r262, %r222, %r211;
	and.b32  	%r263, %r249, %r262;
	xor.b32  	%r264, %r263, %r211;
	add.s32 	%r265, %r15, %r264;
	add.s32 	%r266, %r265, %r261;
	add.s32 	%r267, %r266, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 30;
	shr.b32 	%rhs, %r256, 2;
	add.u32 	%r268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 19;
	shr.b32 	%rhs, %r256, 13;
	add.u32 	%r269, %lhs, %rhs;
	}
	xor.b32  	%r270, %r269, %r268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 10;
	shr.b32 	%rhs, %r256, 22;
	add.u32 	%r271, %lhs, %rhs;
	}
	xor.b32  	%r272, %r270, %r271;
	xor.b32  	%r273, %r256, %r212;
	xor.b32  	%r274, %r256, %r233;
	and.b32  	%r275, %r274, %r273;
	xor.b32  	%r276, %r275, %r256;
	add.s32 	%r277, %r276, %r266;
	add.s32 	%r278, %r277, %r272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 26;
	shr.b32 	%rhs, %r267, 6;
	add.u32 	%r279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 21;
	shr.b32 	%rhs, %r267, 11;
	add.u32 	%r280, %lhs, %rhs;
	}
	xor.b32  	%r281, %r280, %r279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 7;
	shr.b32 	%rhs, %r267, 25;
	add.u32 	%r282, %lhs, %rhs;
	}
	xor.b32  	%r283, %r281, %r282;
	xor.b32  	%r284, %r249, %r222;
	and.b32  	%r285, %r267, %r284;
	xor.b32  	%r286, %r285, %r222;
	add.s32 	%r287, %r3, %r211;
	add.s32 	%r288, %r287, %r286;
	add.s32 	%r289, %r288, %r283;
	add.s32 	%r290, %r289, 961987163;
	add.s32 	%r291, %r290, %r212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 30;
	shr.b32 	%rhs, %r278, 2;
	add.u32 	%r292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 19;
	shr.b32 	%rhs, %r278, 13;
	add.u32 	%r293, %lhs, %rhs;
	}
	xor.b32  	%r294, %r293, %r292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 10;
	shr.b32 	%rhs, %r278, 22;
	add.u32 	%r295, %lhs, %rhs;
	}
	xor.b32  	%r296, %r294, %r295;
	xor.b32  	%r297, %r278, %r233;
	xor.b32  	%r298, %r278, %r256;
	and.b32  	%r299, %r298, %r297;
	xor.b32  	%r300, %r299, %r278;
	add.s32 	%r301, %r300, %r290;
	add.s32 	%r302, %r301, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 26;
	shr.b32 	%rhs, %r291, 6;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 21;
	shr.b32 	%rhs, %r291, 11;
	add.u32 	%r304, %lhs, %rhs;
	}
	xor.b32  	%r305, %r304, %r303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 7;
	shr.b32 	%rhs, %r291, 25;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r307, %r305, %r306;
	xor.b32  	%r308, %r267, %r249;
	and.b32  	%r309, %r291, %r308;
	xor.b32  	%r310, %r309, %r249;
	add.s32 	%r311, %r16, %r222;
	add.s32 	%r312, %r311, %r310;
	add.s32 	%r313, %r312, %r307;
	add.s32 	%r314, %r313, %r233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 30;
	shr.b32 	%rhs, %r302, 2;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 19;
	shr.b32 	%rhs, %r302, 13;
	add.u32 	%r316, %lhs, %rhs;
	}
	xor.b32  	%r317, %r316, %r315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 10;
	shr.b32 	%rhs, %r302, 22;
	add.u32 	%r318, %lhs, %rhs;
	}
	xor.b32  	%r319, %r317, %r318;
	xor.b32  	%r320, %r302, %r256;
	xor.b32  	%r321, %r302, %r278;
	and.b32  	%r322, %r321, %r320;
	xor.b32  	%r323, %r322, %r302;
	add.s32 	%r324, %r323, %r313;
	add.s32 	%r325, %r324, %r319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 26;
	shr.b32 	%rhs, %r314, 6;
	add.u32 	%r326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 21;
	shr.b32 	%rhs, %r314, 11;
	add.u32 	%r327, %lhs, %rhs;
	}
	xor.b32  	%r328, %r327, %r326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 7;
	shr.b32 	%rhs, %r314, 25;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r330, %r328, %r329;
	xor.b32  	%r331, %r291, %r267;
	and.b32  	%r332, %r314, %r331;
	xor.b32  	%r333, %r332, %r267;
	add.s32 	%r334, %r2107, %r249;
	add.s32 	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r330;
	add.s32 	%r337, %r336, %r256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 30;
	shr.b32 	%rhs, %r325, 2;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 19;
	shr.b32 	%rhs, %r325, 13;
	add.u32 	%r339, %lhs, %rhs;
	}
	xor.b32  	%r340, %r339, %r338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 10;
	shr.b32 	%rhs, %r325, 22;
	add.u32 	%r341, %lhs, %rhs;
	}
	xor.b32  	%r342, %r340, %r341;
	xor.b32  	%r343, %r325, %r278;
	xor.b32  	%r344, %r325, %r302;
	and.b32  	%r345, %r344, %r343;
	xor.b32  	%r346, %r345, %r325;
	add.s32 	%r347, %r346, %r336;
	add.s32 	%r348, %r347, %r342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 26;
	shr.b32 	%rhs, %r337, 6;
	add.u32 	%r349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 21;
	shr.b32 	%rhs, %r337, 11;
	add.u32 	%r350, %lhs, %rhs;
	}
	xor.b32  	%r351, %r350, %r349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 7;
	shr.b32 	%rhs, %r337, 25;
	add.u32 	%r352, %lhs, %rhs;
	}
	xor.b32  	%r353, %r351, %r352;
	xor.b32  	%r354, %r314, %r291;
	and.b32  	%r355, %r337, %r354;
	xor.b32  	%r356, %r355, %r291;
	add.s32 	%r357, %r4, %r267;
	add.s32 	%r358, %r357, %r356;
	add.s32 	%r359, %r358, %r353;
	add.s32 	%r360, %r359, -1424204075;
	add.s32 	%r361, %r360, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 30;
	shr.b32 	%rhs, %r348, 2;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 19;
	shr.b32 	%rhs, %r348, 13;
	add.u32 	%r363, %lhs, %rhs;
	}
	xor.b32  	%r364, %r363, %r362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 10;
	shr.b32 	%rhs, %r348, 22;
	add.u32 	%r365, %lhs, %rhs;
	}
	xor.b32  	%r366, %r364, %r365;
	xor.b32  	%r367, %r348, %r302;
	xor.b32  	%r368, %r348, %r325;
	and.b32  	%r369, %r368, %r367;
	xor.b32  	%r370, %r369, %r348;
	add.s32 	%r371, %r370, %r360;
	add.s32 	%r372, %r371, %r366;
	xor.b32  	%r373, %r337, %r314;
	and.b32  	%r374, %r361, %r373;
	xor.b32  	%r375, %r374, %r314;
	add.s32 	%r376, %r291, %r375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 26;
	shr.b32 	%rhs, %r361, 6;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 21;
	shr.b32 	%rhs, %r361, 11;
	add.u32 	%r378, %lhs, %rhs;
	}
	xor.b32  	%r379, %r378, %r377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 7;
	shr.b32 	%rhs, %r361, 25;
	add.u32 	%r380, %lhs, %rhs;
	}
	xor.b32  	%r381, %r379, %r380;
	add.s32 	%r382, %r376, %r381;
	add.s32 	%r383, %r382, -670586216;
	add.s32 	%r384, %r383, %r302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 30;
	shr.b32 	%rhs, %r372, 2;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 19;
	shr.b32 	%rhs, %r372, 13;
	add.u32 	%r386, %lhs, %rhs;
	}
	xor.b32  	%r387, %r386, %r385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 10;
	shr.b32 	%rhs, %r372, 22;
	add.u32 	%r388, %lhs, %rhs;
	}
	xor.b32  	%r389, %r387, %r388;
	xor.b32  	%r390, %r372, %r325;
	xor.b32  	%r391, %r372, %r348;
	and.b32  	%r392, %r391, %r390;
	xor.b32  	%r393, %r392, %r372;
	add.s32 	%r394, %r393, %r383;
	add.s32 	%r395, %r394, %r389;
	xor.b32  	%r396, %r361, %r337;
	and.b32  	%r397, %r384, %r396;
	xor.b32  	%r398, %r397, %r337;
	add.s32 	%r399, %r314, %r398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 26;
	shr.b32 	%rhs, %r384, 6;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 21;
	shr.b32 	%rhs, %r384, 11;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r401, %r400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 7;
	shr.b32 	%rhs, %r384, 25;
	add.u32 	%r403, %lhs, %rhs;
	}
	xor.b32  	%r404, %r402, %r403;
	add.s32 	%r405, %r399, %r404;
	add.s32 	%r406, %r405, 310598401;
	add.s32 	%r407, %r406, %r325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 30;
	shr.b32 	%rhs, %r395, 2;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 19;
	shr.b32 	%rhs, %r395, 13;
	add.u32 	%r409, %lhs, %rhs;
	}
	xor.b32  	%r410, %r409, %r408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 10;
	shr.b32 	%rhs, %r395, 22;
	add.u32 	%r411, %lhs, %rhs;
	}
	xor.b32  	%r412, %r410, %r411;
	xor.b32  	%r413, %r395, %r348;
	xor.b32  	%r414, %r395, %r372;
	and.b32  	%r415, %r414, %r413;
	xor.b32  	%r416, %r415, %r395;
	add.s32 	%r417, %r416, %r406;
	add.s32 	%r418, %r417, %r412;
	xor.b32  	%r419, %r384, %r361;
	and.b32  	%r420, %r407, %r419;
	xor.b32  	%r421, %r420, %r361;
	add.s32 	%r422, %r337, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 26;
	shr.b32 	%rhs, %r407, 6;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 21;
	shr.b32 	%rhs, %r407, 11;
	add.u32 	%r424, %lhs, %rhs;
	}
	xor.b32  	%r425, %r424, %r423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 7;
	shr.b32 	%rhs, %r407, 25;
	add.u32 	%r426, %lhs, %rhs;
	}
	xor.b32  	%r427, %r425, %r426;
	add.s32 	%r428, %r422, %r427;
	add.s32 	%r429, %r428, 607225278;
	add.s32 	%r430, %r429, %r348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 30;
	shr.b32 	%rhs, %r418, 2;
	add.u32 	%r431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 19;
	shr.b32 	%rhs, %r418, 13;
	add.u32 	%r432, %lhs, %rhs;
	}
	xor.b32  	%r433, %r432, %r431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 10;
	shr.b32 	%rhs, %r418, 22;
	add.u32 	%r434, %lhs, %rhs;
	}
	xor.b32  	%r435, %r433, %r434;
	xor.b32  	%r436, %r418, %r372;
	xor.b32  	%r437, %r418, %r395;
	and.b32  	%r438, %r437, %r436;
	xor.b32  	%r439, %r438, %r418;
	add.s32 	%r440, %r439, %r429;
	add.s32 	%r441, %r440, %r435;
	xor.b32  	%r442, %r407, %r384;
	and.b32  	%r443, %r430, %r442;
	xor.b32  	%r444, %r443, %r384;
	add.s32 	%r445, %r361, %r444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r430, 26;
	shr.b32 	%rhs, %r430, 6;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r430, 21;
	shr.b32 	%rhs, %r430, 11;
	add.u32 	%r447, %lhs, %rhs;
	}
	xor.b32  	%r448, %r447, %r446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r430, 7;
	shr.b32 	%rhs, %r430, 25;
	add.u32 	%r449, %lhs, %rhs;
	}
	xor.b32  	%r450, %r448, %r449;
	add.s32 	%r451, %r445, %r450;
	add.s32 	%r452, %r451, 1426881987;
	add.s32 	%r453, %r452, %r372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 30;
	shr.b32 	%rhs, %r441, 2;
	add.u32 	%r454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 19;
	shr.b32 	%rhs, %r441, 13;
	add.u32 	%r455, %lhs, %rhs;
	}
	xor.b32  	%r456, %r455, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 10;
	shr.b32 	%rhs, %r441, 22;
	add.u32 	%r457, %lhs, %rhs;
	}
	xor.b32  	%r458, %r456, %r457;
	xor.b32  	%r459, %r441, %r395;
	xor.b32  	%r460, %r441, %r418;
	and.b32  	%r461, %r460, %r459;
	xor.b32  	%r462, %r461, %r441;
	add.s32 	%r463, %r462, %r452;
	add.s32 	%r464, %r463, %r458;
	xor.b32  	%r465, %r430, %r407;
	and.b32  	%r466, %r453, %r465;
	xor.b32  	%r467, %r466, %r407;
	add.s32 	%r468, %r384, %r467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 26;
	shr.b32 	%rhs, %r453, 6;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 21;
	shr.b32 	%rhs, %r453, 11;
	add.u32 	%r470, %lhs, %rhs;
	}
	xor.b32  	%r471, %r470, %r469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 7;
	shr.b32 	%rhs, %r453, 25;
	add.u32 	%r472, %lhs, %rhs;
	}
	xor.b32  	%r473, %r471, %r472;
	add.s32 	%r474, %r468, %r473;
	add.s32 	%r475, %r474, 1925078388;
	add.s32 	%r476, %r475, %r395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 30;
	shr.b32 	%rhs, %r464, 2;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 19;
	shr.b32 	%rhs, %r464, 13;
	add.u32 	%r478, %lhs, %rhs;
	}
	xor.b32  	%r479, %r478, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 10;
	shr.b32 	%rhs, %r464, 22;
	add.u32 	%r480, %lhs, %rhs;
	}
	xor.b32  	%r481, %r479, %r480;
	xor.b32  	%r482, %r464, %r418;
	xor.b32  	%r483, %r464, %r441;
	and.b32  	%r484, %r483, %r482;
	xor.b32  	%r485, %r484, %r464;
	add.s32 	%r486, %r485, %r475;
	add.s32 	%r487, %r486, %r481;
	xor.b32  	%r488, %r453, %r430;
	and.b32  	%r489, %r476, %r488;
	xor.b32  	%r490, %r489, %r430;
	add.s32 	%r491, %r407, %r490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 26;
	shr.b32 	%rhs, %r476, 6;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 21;
	shr.b32 	%rhs, %r476, 11;
	add.u32 	%r493, %lhs, %rhs;
	}
	xor.b32  	%r494, %r493, %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 7;
	shr.b32 	%rhs, %r476, 25;
	add.u32 	%r495, %lhs, %rhs;
	}
	xor.b32  	%r496, %r494, %r495;
	add.s32 	%r497, %r491, %r496;
	add.s32 	%r498, %r497, -2132889090;
	add.s32 	%r499, %r498, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 30;
	shr.b32 	%rhs, %r487, 2;
	add.u32 	%r500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 19;
	shr.b32 	%rhs, %r487, 13;
	add.u32 	%r501, %lhs, %rhs;
	}
	xor.b32  	%r502, %r501, %r500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 10;
	shr.b32 	%rhs, %r487, 22;
	add.u32 	%r503, %lhs, %rhs;
	}
	xor.b32  	%r504, %r502, %r503;
	xor.b32  	%r505, %r487, %r441;
	xor.b32  	%r506, %r487, %r464;
	and.b32  	%r507, %r506, %r505;
	xor.b32  	%r508, %r507, %r487;
	add.s32 	%r509, %r508, %r498;
	add.s32 	%r510, %r509, %r504;
	xor.b32  	%r511, %r476, %r453;
	and.b32  	%r512, %r499, %r511;
	xor.b32  	%r513, %r512, %r453;
	add.s32 	%r514, %r430, %r513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 26;
	shr.b32 	%rhs, %r499, 6;
	add.u32 	%r515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 21;
	shr.b32 	%rhs, %r499, 11;
	add.u32 	%r516, %lhs, %rhs;
	}
	xor.b32  	%r517, %r516, %r515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 7;
	shr.b32 	%rhs, %r499, 25;
	add.u32 	%r518, %lhs, %rhs;
	}
	xor.b32  	%r519, %r517, %r518;
	add.s32 	%r520, %r514, %r519;
	add.s32 	%r521, %r520, -1680079193;
	add.s32 	%r522, %r521, %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 30;
	shr.b32 	%rhs, %r510, 2;
	add.u32 	%r523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 19;
	shr.b32 	%rhs, %r510, 13;
	add.u32 	%r524, %lhs, %rhs;
	}
	xor.b32  	%r525, %r524, %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 10;
	shr.b32 	%rhs, %r510, 22;
	add.u32 	%r526, %lhs, %rhs;
	}
	xor.b32  	%r527, %r525, %r526;
	xor.b32  	%r528, %r510, %r464;
	xor.b32  	%r529, %r510, %r487;
	and.b32  	%r530, %r529, %r528;
	xor.b32  	%r531, %r530, %r510;
	add.s32 	%r532, %r531, %r521;
	add.s32 	%r533, %r532, %r527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 26;
	shr.b32 	%rhs, %r522, 6;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 21;
	shr.b32 	%rhs, %r522, 11;
	add.u32 	%r535, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 7;
	shr.b32 	%rhs, %r522, 25;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r536, %r537;
	xor.b32  	%r539, %r499, %r476;
	and.b32  	%r540, %r522, %r539;
	xor.b32  	%r541, %r540, %r476;
	add.s32 	%r542, %r5, %r453;
	add.s32 	%r543, %r542, %r541;
	add.s32 	%r544, %r543, %r538;
	add.s32 	%r545, %r544, -1046744716;
	add.s32 	%r546, %r545, %r464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 30;
	shr.b32 	%rhs, %r533, 2;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 19;
	shr.b32 	%rhs, %r533, 13;
	add.u32 	%r548, %lhs, %rhs;
	}
	xor.b32  	%r549, %r548, %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 10;
	shr.b32 	%rhs, %r533, 22;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r549, %r550;
	xor.b32  	%r552, %r533, %r487;
	xor.b32  	%r553, %r533, %r510;
	and.b32  	%r554, %r553, %r552;
	xor.b32  	%r555, %r554, %r533;
	add.s32 	%r556, %r555, %r545;
	add.s32 	%r557, %r556, %r551;
	add.s32 	%r558, %r18, %r208;
	add.s32 	%r559, %r558, %r19;
	xor.b32  	%r560, %r522, %r499;
	and.b32  	%r561, %r546, %r560;
	xor.b32  	%r562, %r561, %r499;
	add.s32 	%r563, %r476, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 26;
	shr.b32 	%rhs, %r546, 6;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 21;
	shr.b32 	%rhs, %r546, 11;
	add.u32 	%r565, %lhs, %rhs;
	}
	xor.b32  	%r566, %r565, %r564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 7;
	shr.b32 	%rhs, %r546, 25;
	add.u32 	%r567, %lhs, %rhs;
	}
	xor.b32  	%r568, %r566, %r567;
	add.s32 	%r569, %r563, %r559;
	add.s32 	%r570, %r569, %r568;
	add.s32 	%r571, %r570, -459576895;
	add.s32 	%r572, %r571, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 30;
	shr.b32 	%rhs, %r557, 2;
	add.u32 	%r573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 19;
	shr.b32 	%rhs, %r557, 13;
	add.u32 	%r574, %lhs, %rhs;
	}
	xor.b32  	%r575, %r574, %r573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 10;
	shr.b32 	%rhs, %r557, 22;
	add.u32 	%r576, %lhs, %rhs;
	}
	xor.b32  	%r577, %r575, %r576;
	xor.b32  	%r578, %r557, %r510;
	xor.b32  	%r579, %r557, %r533;
	and.b32  	%r580, %r579, %r578;
	xor.b32  	%r581, %r580, %r557;
	add.s32 	%r582, %r571, %r581;
	add.s32 	%r583, %r582, %r577;
	xor.b32  	%r584, %r546, %r522;
	and.b32  	%r585, %r572, %r584;
	xor.b32  	%r586, %r585, %r522;
	add.s32 	%r587, %r499, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 26;
	shr.b32 	%rhs, %r572, 6;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 21;
	shr.b32 	%rhs, %r572, 11;
	add.u32 	%r589, %lhs, %rhs;
	}
	xor.b32  	%r590, %r589, %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 7;
	shr.b32 	%rhs, %r572, 25;
	add.u32 	%r591, %lhs, %rhs;
	}
	xor.b32  	%r592, %r590, %r591;
	add.s32 	%r593, %r587, %r20;
	add.s32 	%r594, %r593, %r592;
	add.s32 	%r595, %r594, -272742522;
	add.s32 	%r596, %r595, %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 30;
	shr.b32 	%rhs, %r583, 2;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 19;
	shr.b32 	%rhs, %r583, 13;
	add.u32 	%r598, %lhs, %rhs;
	}
	xor.b32  	%r599, %r598, %r597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 10;
	shr.b32 	%rhs, %r583, 22;
	add.u32 	%r600, %lhs, %rhs;
	}
	xor.b32  	%r601, %r599, %r600;
	xor.b32  	%r602, %r583, %r533;
	xor.b32  	%r603, %r583, %r557;
	and.b32  	%r604, %r603, %r602;
	xor.b32  	%r605, %r604, %r583;
	add.s32 	%r606, %r595, %r605;
	add.s32 	%r607, %r606, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 15;
	shr.b32 	%rhs, %r559, 17;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 13;
	shr.b32 	%rhs, %r559, 19;
	add.u32 	%r609, %lhs, %rhs;
	}
	shr.u32 	%r610, %r559, 10;
	xor.b32  	%r611, %r608, %r610;
	xor.b32  	%r612, %r611, %r609;
	add.s32 	%r613, %r612, %r2;
	add.s32 	%r614, %r613, %r21;
	xor.b32  	%r615, %r572, %r546;
	and.b32  	%r616, %r596, %r615;
	xor.b32  	%r617, %r616, %r546;
	add.s32 	%r618, %r522, %r617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 26;
	shr.b32 	%rhs, %r596, 6;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 21;
	shr.b32 	%rhs, %r596, 11;
	add.u32 	%r620, %lhs, %rhs;
	}
	xor.b32  	%r621, %r620, %r619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 7;
	shr.b32 	%rhs, %r596, 25;
	add.u32 	%r622, %lhs, %rhs;
	}
	xor.b32  	%r623, %r621, %r622;
	add.s32 	%r624, %r618, %r614;
	add.s32 	%r625, %r624, %r623;
	add.s32 	%r626, %r625, 264347078;
	add.s32 	%r627, %r626, %r533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 30;
	shr.b32 	%rhs, %r607, 2;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 19;
	shr.b32 	%rhs, %r607, 13;
	add.u32 	%r629, %lhs, %rhs;
	}
	xor.b32  	%r630, %r629, %r628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 10;
	shr.b32 	%rhs, %r607, 22;
	add.u32 	%r631, %lhs, %rhs;
	}
	xor.b32  	%r632, %r630, %r631;
	xor.b32  	%r633, %r607, %r557;
	xor.b32  	%r634, %r607, %r583;
	and.b32  	%r635, %r634, %r633;
	xor.b32  	%r636, %r635, %r607;
	add.s32 	%r637, %r626, %r636;
	add.s32 	%r638, %r637, %r632;
	xor.b32  	%r639, %r596, %r572;
	and.b32  	%r640, %r627, %r639;
	xor.b32  	%r641, %r640, %r572;
	add.s32 	%r642, %r546, %r641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 26;
	shr.b32 	%rhs, %r627, 6;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 21;
	shr.b32 	%rhs, %r627, 11;
	add.u32 	%r644, %lhs, %rhs;
	}
	xor.b32  	%r645, %r644, %r643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 7;
	shr.b32 	%rhs, %r627, 25;
	add.u32 	%r646, %lhs, %rhs;
	}
	xor.b32  	%r647, %r645, %r646;
	add.s32 	%r648, %r642, %r22;
	add.s32 	%r649, %r648, %r647;
	add.s32 	%r650, %r649, 604807628;
	add.s32 	%r651, %r650, %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 30;
	shr.b32 	%rhs, %r638, 2;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 19;
	shr.b32 	%rhs, %r638, 13;
	add.u32 	%r653, %lhs, %rhs;
	}
	xor.b32  	%r654, %r653, %r652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 10;
	shr.b32 	%rhs, %r638, 22;
	add.u32 	%r655, %lhs, %rhs;
	}
	xor.b32  	%r656, %r654, %r655;
	xor.b32  	%r657, %r638, %r583;
	xor.b32  	%r658, %r638, %r607;
	and.b32  	%r659, %r658, %r657;
	xor.b32  	%r660, %r659, %r638;
	add.s32 	%r661, %r650, %r660;
	add.s32 	%r662, %r661, %r656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 15;
	shr.b32 	%rhs, %r614, 17;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 13;
	shr.b32 	%rhs, %r614, 19;
	add.u32 	%r664, %lhs, %rhs;
	}
	shr.u32 	%r665, %r614, 10;
	xor.b32  	%r666, %r663, %r665;
	xor.b32  	%r667, %r666, %r664;
	add.s32 	%r668, %r667, %r3;
	add.s32 	%r669, %r668, %r23;
	xor.b32  	%r670, %r627, %r596;
	and.b32  	%r671, %r651, %r670;
	xor.b32  	%r672, %r671, %r596;
	add.s32 	%r673, %r572, %r672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 26;
	shr.b32 	%rhs, %r651, 6;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 21;
	shr.b32 	%rhs, %r651, 11;
	add.u32 	%r675, %lhs, %rhs;
	}
	xor.b32  	%r676, %r675, %r674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 7;
	shr.b32 	%rhs, %r651, 25;
	add.u32 	%r677, %lhs, %rhs;
	}
	xor.b32  	%r678, %r676, %r677;
	add.s32 	%r679, %r673, %r669;
	add.s32 	%r680, %r679, %r678;
	add.s32 	%r681, %r680, 770255983;
	add.s32 	%r682, %r681, %r583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 30;
	shr.b32 	%rhs, %r662, 2;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 19;
	shr.b32 	%rhs, %r662, 13;
	add.u32 	%r684, %lhs, %rhs;
	}
	xor.b32  	%r685, %r684, %r683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 10;
	shr.b32 	%rhs, %r662, 22;
	add.u32 	%r686, %lhs, %rhs;
	}
	xor.b32  	%r687, %r685, %r686;
	xor.b32  	%r688, %r662, %r607;
	xor.b32  	%r689, %r662, %r638;
	and.b32  	%r690, %r689, %r688;
	xor.b32  	%r691, %r690, %r662;
	add.s32 	%r692, %r681, %r691;
	add.s32 	%r693, %r692, %r687;
	xor.b32  	%r694, %r651, %r627;
	and.b32  	%r695, %r682, %r694;
	xor.b32  	%r696, %r695, %r627;
	add.s32 	%r697, %r596, %r696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 26;
	shr.b32 	%rhs, %r682, 6;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 21;
	shr.b32 	%rhs, %r682, 11;
	add.u32 	%r699, %lhs, %rhs;
	}
	xor.b32  	%r700, %r699, %r698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 7;
	shr.b32 	%rhs, %r682, 25;
	add.u32 	%r701, %lhs, %rhs;
	}
	xor.b32  	%r702, %r700, %r701;
	add.s32 	%r703, %r697, %r24;
	add.s32 	%r704, %r703, %r702;
	add.s32 	%r705, %r704, 1249150122;
	add.s32 	%r706, %r705, %r607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 30;
	shr.b32 	%rhs, %r693, 2;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 19;
	shr.b32 	%rhs, %r693, 13;
	add.u32 	%r708, %lhs, %rhs;
	}
	xor.b32  	%r709, %r708, %r707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 10;
	shr.b32 	%rhs, %r693, 22;
	add.u32 	%r710, %lhs, %rhs;
	}
	xor.b32  	%r711, %r709, %r710;
	xor.b32  	%r712, %r693, %r638;
	xor.b32  	%r713, %r693, %r662;
	and.b32  	%r714, %r713, %r712;
	xor.b32  	%r715, %r714, %r693;
	add.s32 	%r716, %r705, %r715;
	add.s32 	%r717, %r716, %r711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 15;
	shr.b32 	%rhs, %r669, 17;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 13;
	shr.b32 	%rhs, %r669, 19;
	add.u32 	%r719, %lhs, %rhs;
	}
	shr.u32 	%r720, %r669, 10;
	xor.b32  	%r721, %r718, %r720;
	xor.b32  	%r722, %r721, %r719;
	add.s32 	%r723, %r2108, %r722;
	add.s32 	%r724, %r723, %r25;
	xor.b32  	%r725, %r682, %r651;
	and.b32  	%r726, %r706, %r725;
	xor.b32  	%r727, %r726, %r651;
	add.s32 	%r728, %r627, %r727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 26;
	shr.b32 	%rhs, %r706, 6;
	add.u32 	%r729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 21;
	shr.b32 	%rhs, %r706, 11;
	add.u32 	%r730, %lhs, %rhs;
	}
	xor.b32  	%r731, %r730, %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 7;
	shr.b32 	%rhs, %r706, 25;
	add.u32 	%r732, %lhs, %rhs;
	}
	xor.b32  	%r733, %r731, %r732;
	add.s32 	%r734, %r728, %r724;
	add.s32 	%r735, %r734, %r733;
	add.s32 	%r736, %r735, 1555081692;
	add.s32 	%r737, %r736, %r638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 30;
	shr.b32 	%rhs, %r717, 2;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 19;
	shr.b32 	%rhs, %r717, 13;
	add.u32 	%r739, %lhs, %rhs;
	}
	xor.b32  	%r740, %r739, %r738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 10;
	shr.b32 	%rhs, %r717, 22;
	add.u32 	%r741, %lhs, %rhs;
	}
	xor.b32  	%r742, %r740, %r741;
	xor.b32  	%r743, %r717, %r662;
	xor.b32  	%r744, %r717, %r693;
	and.b32  	%r745, %r744, %r743;
	xor.b32  	%r746, %r745, %r717;
	add.s32 	%r747, %r736, %r746;
	add.s32 	%r748, %r747, %r742;
	add.s32 	%r749, %r559, %r4;
	add.s32 	%r750, %r749, %r27;
	add.s32 	%r751, %r750, %r28;
	xor.b32  	%r752, %r706, %r682;
	and.b32  	%r753, %r737, %r752;
	xor.b32  	%r754, %r753, %r682;
	add.s32 	%r755, %r651, %r754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 26;
	shr.b32 	%rhs, %r737, 6;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 21;
	shr.b32 	%rhs, %r737, 11;
	add.u32 	%r757, %lhs, %rhs;
	}
	xor.b32  	%r758, %r757, %r756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 7;
	shr.b32 	%rhs, %r737, 25;
	add.u32 	%r759, %lhs, %rhs;
	}
	xor.b32  	%r760, %r758, %r759;
	add.s32 	%r761, %r755, %r751;
	add.s32 	%r762, %r761, %r760;
	add.s32 	%r763, %r762, 1996064986;
	add.s32 	%r764, %r763, %r662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 30;
	shr.b32 	%rhs, %r748, 2;
	add.u32 	%r765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 19;
	shr.b32 	%rhs, %r748, 13;
	add.u32 	%r766, %lhs, %rhs;
	}
	xor.b32  	%r767, %r766, %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 10;
	shr.b32 	%rhs, %r748, 22;
	add.u32 	%r768, %lhs, %rhs;
	}
	xor.b32  	%r769, %r767, %r768;
	xor.b32  	%r770, %r748, %r693;
	xor.b32  	%r771, %r748, %r717;
	and.b32  	%r772, %r771, %r770;
	xor.b32  	%r773, %r772, %r748;
	add.s32 	%r774, %r763, %r773;
	add.s32 	%r775, %r774, %r769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 15;
	shr.b32 	%rhs, %r724, 17;
	add.u32 	%r776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 13;
	shr.b32 	%rhs, %r724, 19;
	add.u32 	%r777, %lhs, %rhs;
	}
	shr.u32 	%r778, %r724, 10;
	xor.b32  	%r779, %r776, %r778;
	xor.b32  	%r780, %r779, %r777;
	add.s32 	%r781, %r29, %r780;
	xor.b32  	%r782, %r737, %r706;
	and.b32  	%r783, %r764, %r782;
	xor.b32  	%r784, %r783, %r706;
	add.s32 	%r785, %r682, %r784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 26;
	shr.b32 	%rhs, %r764, 6;
	add.u32 	%r786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 21;
	shr.b32 	%rhs, %r764, 11;
	add.u32 	%r787, %lhs, %rhs;
	}
	xor.b32  	%r788, %r787, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 7;
	shr.b32 	%rhs, %r764, 25;
	add.u32 	%r789, %lhs, %rhs;
	}
	xor.b32  	%r790, %r788, %r789;
	add.s32 	%r791, %r785, %r781;
	add.s32 	%r792, %r791, %r790;
	add.s32 	%r793, %r792, -1740746414;
	add.s32 	%r794, %r793, %r693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 30;
	shr.b32 	%rhs, %r775, 2;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 19;
	shr.b32 	%rhs, %r775, 13;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r796, %r795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 10;
	shr.b32 	%rhs, %r775, 22;
	add.u32 	%r798, %lhs, %rhs;
	}
	xor.b32  	%r799, %r797, %r798;
	xor.b32  	%r800, %r775, %r717;
	xor.b32  	%r801, %r775, %r748;
	and.b32  	%r802, %r801, %r800;
	xor.b32  	%r803, %r802, %r775;
	add.s32 	%r804, %r793, %r803;
	add.s32 	%r805, %r804, %r799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 15;
	shr.b32 	%rhs, %r751, 17;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 13;
	shr.b32 	%rhs, %r751, 19;
	add.u32 	%r807, %lhs, %rhs;
	}
	shr.u32 	%r808, %r751, 10;
	xor.b32  	%r809, %r806, %r808;
	xor.b32  	%r810, %r809, %r807;
	add.s32 	%r811, %r28, %r614;
	add.s32 	%r812, %r811, %r810;
	xor.b32  	%r813, %r764, %r737;
	and.b32  	%r814, %r794, %r813;
	xor.b32  	%r815, %r814, %r737;
	add.s32 	%r816, %r706, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 26;
	shr.b32 	%rhs, %r794, 6;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 21;
	shr.b32 	%rhs, %r794, 11;
	add.u32 	%r818, %lhs, %rhs;
	}
	xor.b32  	%r819, %r818, %r817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 7;
	shr.b32 	%rhs, %r794, 25;
	add.u32 	%r820, %lhs, %rhs;
	}
	xor.b32  	%r821, %r819, %r820;
	add.s32 	%r822, %r816, %r812;
	add.s32 	%r823, %r822, %r821;
	add.s32 	%r824, %r823, -1473132947;
	add.s32 	%r825, %r824, %r717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 30;
	shr.b32 	%rhs, %r805, 2;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 19;
	shr.b32 	%rhs, %r805, 13;
	add.u32 	%r827, %lhs, %rhs;
	}
	xor.b32  	%r828, %r827, %r826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 10;
	shr.b32 	%rhs, %r805, 22;
	add.u32 	%r829, %lhs, %rhs;
	}
	xor.b32  	%r830, %r828, %r829;
	xor.b32  	%r831, %r805, %r748;
	xor.b32  	%r832, %r805, %r775;
	and.b32  	%r833, %r832, %r831;
	xor.b32  	%r834, %r833, %r805;
	add.s32 	%r835, %r824, %r834;
	add.s32 	%r836, %r835, %r830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 15;
	shr.b32 	%rhs, %r781, 17;
	add.u32 	%r837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 13;
	shr.b32 	%rhs, %r781, 19;
	add.u32 	%r838, %lhs, %rhs;
	}
	shr.u32 	%r839, %r781, 10;
	xor.b32  	%r840, %r837, %r839;
	xor.b32  	%r841, %r840, %r838;
	add.s32 	%r842, %r30, %r841;
	xor.b32  	%r843, %r794, %r764;
	and.b32  	%r844, %r825, %r843;
	xor.b32  	%r845, %r844, %r764;
	add.s32 	%r846, %r737, %r845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 26;
	shr.b32 	%rhs, %r825, 6;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 21;
	shr.b32 	%rhs, %r825, 11;
	add.u32 	%r848, %lhs, %rhs;
	}
	xor.b32  	%r849, %r848, %r847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 7;
	shr.b32 	%rhs, %r825, 25;
	add.u32 	%r850, %lhs, %rhs;
	}
	xor.b32  	%r851, %r849, %r850;
	add.s32 	%r852, %r846, %r842;
	add.s32 	%r853, %r852, %r851;
	add.s32 	%r854, %r853, -1341970488;
	add.s32 	%r855, %r854, %r748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 30;
	shr.b32 	%rhs, %r836, 2;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 19;
	shr.b32 	%rhs, %r836, 13;
	add.u32 	%r857, %lhs, %rhs;
	}
	xor.b32  	%r858, %r857, %r856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 10;
	shr.b32 	%rhs, %r836, 22;
	add.u32 	%r859, %lhs, %rhs;
	}
	xor.b32  	%r860, %r858, %r859;
	xor.b32  	%r861, %r836, %r775;
	xor.b32  	%r862, %r836, %r805;
	and.b32  	%r863, %r862, %r861;
	xor.b32  	%r864, %r863, %r836;
	add.s32 	%r865, %r854, %r864;
	add.s32 	%r866, %r865, %r860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 15;
	shr.b32 	%rhs, %r812, 17;
	add.u32 	%r867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 13;
	shr.b32 	%rhs, %r812, 19;
	add.u32 	%r868, %lhs, %rhs;
	}
	shr.u32 	%r869, %r812, 10;
	xor.b32  	%r870, %r867, %r869;
	xor.b32  	%r871, %r870, %r868;
	add.s32 	%r872, %r28, %r669;
	add.s32 	%r873, %r872, %r871;
	xor.b32  	%r874, %r825, %r794;
	and.b32  	%r875, %r855, %r874;
	xor.b32  	%r876, %r875, %r794;
	add.s32 	%r877, %r764, %r876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 26;
	shr.b32 	%rhs, %r855, 6;
	add.u32 	%r878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 21;
	shr.b32 	%rhs, %r855, 11;
	add.u32 	%r879, %lhs, %rhs;
	}
	xor.b32  	%r880, %r879, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 7;
	shr.b32 	%rhs, %r855, 25;
	add.u32 	%r881, %lhs, %rhs;
	}
	xor.b32  	%r882, %r880, %r881;
	add.s32 	%r883, %r877, %r873;
	add.s32 	%r884, %r883, %r882;
	add.s32 	%r885, %r884, -1084653625;
	add.s32 	%r886, %r885, %r775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 30;
	shr.b32 	%rhs, %r866, 2;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 19;
	shr.b32 	%rhs, %r866, 13;
	add.u32 	%r888, %lhs, %rhs;
	}
	xor.b32  	%r889, %r888, %r887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 10;
	shr.b32 	%rhs, %r866, 22;
	add.u32 	%r890, %lhs, %rhs;
	}
	xor.b32  	%r891, %r889, %r890;
	xor.b32  	%r892, %r866, %r805;
	xor.b32  	%r893, %r866, %r836;
	and.b32  	%r894, %r893, %r892;
	xor.b32  	%r895, %r894, %r866;
	add.s32 	%r896, %r885, %r895;
	add.s32 	%r897, %r896, %r891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 15;
	shr.b32 	%rhs, %r842, 17;
	add.u32 	%r898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 13;
	shr.b32 	%rhs, %r842, 19;
	add.u32 	%r899, %lhs, %rhs;
	}
	shr.u32 	%r900, %r842, 10;
	xor.b32  	%r901, %r898, %r900;
	xor.b32  	%r902, %r901, %r899;
	add.s32 	%r903, %r31, %r902;
	xor.b32  	%r904, %r855, %r825;
	and.b32  	%r905, %r886, %r904;
	xor.b32  	%r906, %r905, %r825;
	add.s32 	%r907, %r794, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 26;
	shr.b32 	%rhs, %r886, 6;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 21;
	shr.b32 	%rhs, %r886, 11;
	add.u32 	%r909, %lhs, %rhs;
	}
	xor.b32  	%r910, %r909, %r908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 7;
	shr.b32 	%rhs, %r886, 25;
	add.u32 	%r911, %lhs, %rhs;
	}
	xor.b32  	%r912, %r910, %r911;
	add.s32 	%r913, %r907, %r903;
	add.s32 	%r914, %r913, %r912;
	add.s32 	%r915, %r914, -958395405;
	add.s32 	%r916, %r915, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 30;
	shr.b32 	%rhs, %r897, 2;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 19;
	shr.b32 	%rhs, %r897, 13;
	add.u32 	%r918, %lhs, %rhs;
	}
	xor.b32  	%r919, %r918, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 10;
	shr.b32 	%rhs, %r897, 22;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r919, %r920;
	xor.b32  	%r922, %r897, %r836;
	xor.b32  	%r923, %r897, %r866;
	and.b32  	%r924, %r923, %r922;
	xor.b32  	%r925, %r924, %r897;
	add.s32 	%r926, %r915, %r925;
	add.s32 	%r927, %r926, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 15;
	shr.b32 	%rhs, %r873, 17;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 13;
	shr.b32 	%rhs, %r873, 19;
	add.u32 	%r929, %lhs, %rhs;
	}
	shr.u32 	%r930, %r873, 10;
	xor.b32  	%r931, %r928, %r930;
	xor.b32  	%r932, %r931, %r929;
	add.s32 	%r933, %r28, %r724;
	add.s32 	%r934, %r933, %r932;
	xor.b32  	%r935, %r886, %r855;
	and.b32  	%r936, %r916, %r935;
	xor.b32  	%r937, %r936, %r855;
	add.s32 	%r938, %r825, %r937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 26;
	shr.b32 	%rhs, %r916, 6;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 21;
	shr.b32 	%rhs, %r916, 11;
	add.u32 	%r940, %lhs, %rhs;
	}
	xor.b32  	%r941, %r940, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 7;
	shr.b32 	%rhs, %r916, 25;
	add.u32 	%r942, %lhs, %rhs;
	}
	xor.b32  	%r943, %r941, %r942;
	add.s32 	%r944, %r938, %r934;
	add.s32 	%r945, %r944, %r943;
	add.s32 	%r946, %r945, -710438585;
	add.s32 	%r947, %r946, %r836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 30;
	shr.b32 	%rhs, %r927, 2;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 19;
	shr.b32 	%rhs, %r927, 13;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 10;
	shr.b32 	%rhs, %r927, 22;
	add.u32 	%r951, %lhs, %rhs;
	}
	xor.b32  	%r952, %r950, %r951;
	xor.b32  	%r953, %r927, %r866;
	xor.b32  	%r954, %r927, %r897;
	and.b32  	%r955, %r954, %r953;
	xor.b32  	%r956, %r955, %r927;
	add.s32 	%r957, %r946, %r956;
	add.s32 	%r958, %r957, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 15;
	shr.b32 	%rhs, %r903, 17;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 13;
	shr.b32 	%rhs, %r903, 19;
	add.u32 	%r960, %lhs, %rhs;
	}
	shr.u32 	%r961, %r903, 10;
	xor.b32  	%r962, %r959, %r961;
	xor.b32  	%r963, %r962, %r960;
	add.s32 	%r964, %r963, %r751;
	add.s32 	%r965, %r964, %r32;
	xor.b32  	%r966, %r916, %r886;
	and.b32  	%r967, %r947, %r966;
	xor.b32  	%r968, %r967, %r886;
	add.s32 	%r969, %r855, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 26;
	shr.b32 	%rhs, %r947, 6;
	add.u32 	%r970, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 21;
	shr.b32 	%rhs, %r947, 11;
	add.u32 	%r971, %lhs, %rhs;
	}
	xor.b32  	%r972, %r971, %r970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 7;
	shr.b32 	%rhs, %r947, 25;
	add.u32 	%r973, %lhs, %rhs;
	}
	xor.b32  	%r974, %r972, %r973;
	add.s32 	%r975, %r969, %r965;
	add.s32 	%r976, %r975, %r974;
	add.s32 	%r977, %r976, 113926993;
	add.s32 	%r978, %r977, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 30;
	shr.b32 	%rhs, %r958, 2;
	add.u32 	%r979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 19;
	shr.b32 	%rhs, %r958, 13;
	add.u32 	%r980, %lhs, %rhs;
	}
	xor.b32  	%r981, %r980, %r979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 10;
	shr.b32 	%rhs, %r958, 22;
	add.u32 	%r982, %lhs, %rhs;
	}
	xor.b32  	%r983, %r981, %r982;
	xor.b32  	%r984, %r958, %r897;
	xor.b32  	%r985, %r958, %r927;
	and.b32  	%r986, %r985, %r984;
	xor.b32  	%r987, %r986, %r958;
	add.s32 	%r988, %r977, %r987;
	add.s32 	%r989, %r988, %r983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 15;
	shr.b32 	%rhs, %r934, 17;
	add.u32 	%r990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 13;
	shr.b32 	%rhs, %r934, 19;
	add.u32 	%r991, %lhs, %rhs;
	}
	shr.u32 	%r992, %r934, 10;
	xor.b32  	%r993, %r990, %r992;
	xor.b32  	%r994, %r993, %r991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 25;
	shr.b32 	%rhs, %r559, 7;
	add.u32 	%r995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 14;
	shr.b32 	%rhs, %r559, 18;
	add.u32 	%r996, %lhs, %rhs;
	}
	shr.u32 	%r997, %r559, 3;
	xor.b32  	%r998, %r995, %r997;
	xor.b32  	%r999, %r998, %r996;
	add.s32 	%r1000, %r781, %r5;
	add.s32 	%r1001, %r1000, %r994;
	add.s32 	%r1002, %r1001, %r999;
	xor.b32  	%r1003, %r947, %r916;
	and.b32  	%r1004, %r978, %r1003;
	xor.b32  	%r1005, %r1004, %r916;
	add.s32 	%r1006, %r886, %r1005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r978, 26;
	shr.b32 	%rhs, %r978, 6;
	add.u32 	%r1007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r978, 21;
	shr.b32 	%rhs, %r978, 11;
	add.u32 	%r1008, %lhs, %rhs;
	}
	xor.b32  	%r1009, %r1008, %r1007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r978, 7;
	shr.b32 	%rhs, %r978, 25;
	add.u32 	%r1010, %lhs, %rhs;
	}
	xor.b32  	%r1011, %r1009, %r1010;
	add.s32 	%r1012, %r1006, %r1002;
	add.s32 	%r1013, %r1012, %r1011;
	add.s32 	%r1014, %r1013, 338241895;
	add.s32 	%r1015, %r1014, %r897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 30;
	shr.b32 	%rhs, %r989, 2;
	add.u32 	%r1016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 19;
	shr.b32 	%rhs, %r989, 13;
	add.u32 	%r1017, %lhs, %rhs;
	}
	xor.b32  	%r1018, %r1017, %r1016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 10;
	shr.b32 	%rhs, %r989, 22;
	add.u32 	%r1019, %lhs, %rhs;
	}
	xor.b32  	%r1020, %r1018, %r1019;
	xor.b32  	%r1021, %r989, %r927;
	xor.b32  	%r1022, %r989, %r958;
	and.b32  	%r1023, %r1022, %r1021;
	xor.b32  	%r1024, %r1023, %r989;
	add.s32 	%r1025, %r1014, %r1024;
	add.s32 	%r1026, %r1025, %r1020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 15;
	shr.b32 	%rhs, %r965, 17;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 13;
	shr.b32 	%rhs, %r965, 19;
	add.u32 	%r1028, %lhs, %rhs;
	}
	shr.u32 	%r1029, %r965, 10;
	xor.b32  	%r1030, %r1027, %r1029;
	xor.b32  	%r1031, %r1030, %r1028;
	add.s32 	%r1032, %r812, %r559;
	add.s32 	%r1033, %r1032, %r1031;
	add.s32 	%r1034, %r1033, %r33;
	xor.b32  	%r1035, %r978, %r947;
	and.b32  	%r1036, %r1015, %r1035;
	xor.b32  	%r1037, %r1036, %r947;
	add.s32 	%r1038, %r916, %r1037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 26;
	shr.b32 	%rhs, %r1015, 6;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 21;
	shr.b32 	%rhs, %r1015, 11;
	add.u32 	%r1040, %lhs, %rhs;
	}
	xor.b32  	%r1041, %r1040, %r1039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 7;
	shr.b32 	%rhs, %r1015, 25;
	add.u32 	%r1042, %lhs, %rhs;
	}
	xor.b32  	%r1043, %r1041, %r1042;
	add.s32 	%r1044, %r1038, %r1034;
	add.s32 	%r1045, %r1044, %r1043;
	add.s32 	%r1046, %r1045, 666307205;
	add.s32 	%r1047, %r1046, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 30;
	shr.b32 	%rhs, %r1026, 2;
	add.u32 	%r1048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 19;
	shr.b32 	%rhs, %r1026, 13;
	add.u32 	%r1049, %lhs, %rhs;
	}
	xor.b32  	%r1050, %r1049, %r1048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 10;
	shr.b32 	%rhs, %r1026, 22;
	add.u32 	%r1051, %lhs, %rhs;
	}
	xor.b32  	%r1052, %r1050, %r1051;
	xor.b32  	%r1053, %r1026, %r958;
	xor.b32  	%r1054, %r1026, %r989;
	and.b32  	%r1055, %r1054, %r1053;
	xor.b32  	%r1056, %r1055, %r1026;
	add.s32 	%r1057, %r1046, %r1056;
	add.s32 	%r1058, %r1057, %r1052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 15;
	shr.b32 	%rhs, %r1002, 17;
	add.u32 	%r1059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 13;
	shr.b32 	%rhs, %r1002, 19;
	add.u32 	%r1060, %lhs, %rhs;
	}
	shr.u32 	%r1061, %r1002, 10;
	xor.b32  	%r1062, %r1059, %r1061;
	xor.b32  	%r1063, %r1062, %r1060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 25;
	shr.b32 	%rhs, %r614, 7;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 14;
	shr.b32 	%rhs, %r614, 18;
	add.u32 	%r1065, %lhs, %rhs;
	}
	shr.u32 	%r1066, %r614, 3;
	xor.b32  	%r1067, %r1064, %r1066;
	xor.b32  	%r1068, %r1067, %r1065;
	add.s32 	%r1069, %r842, %r20;
	add.s32 	%r1070, %r1069, %r1063;
	add.s32 	%r1071, %r1070, %r1068;
	xor.b32  	%r1072, %r1015, %r978;
	and.b32  	%r1073, %r1047, %r1072;
	xor.b32  	%r1074, %r1073, %r978;
	add.s32 	%r1075, %r947, %r1074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 26;
	shr.b32 	%rhs, %r1047, 6;
	add.u32 	%r1076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 21;
	shr.b32 	%rhs, %r1047, 11;
	add.u32 	%r1077, %lhs, %rhs;
	}
	xor.b32  	%r1078, %r1077, %r1076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 7;
	shr.b32 	%rhs, %r1047, 25;
	add.u32 	%r1079, %lhs, %rhs;
	}
	xor.b32  	%r1080, %r1078, %r1079;
	add.s32 	%r1081, %r1075, %r1071;
	add.s32 	%r1082, %r1081, %r1080;
	add.s32 	%r1083, %r1082, 773529912;
	add.s32 	%r1084, %r1083, %r958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 30;
	shr.b32 	%rhs, %r1058, 2;
	add.u32 	%r1085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 19;
	shr.b32 	%rhs, %r1058, 13;
	add.u32 	%r1086, %lhs, %rhs;
	}
	xor.b32  	%r1087, %r1086, %r1085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 10;
	shr.b32 	%rhs, %r1058, 22;
	add.u32 	%r1088, %lhs, %rhs;
	}
	xor.b32  	%r1089, %r1087, %r1088;
	xor.b32  	%r1090, %r1058, %r989;
	xor.b32  	%r1091, %r1058, %r1026;
	and.b32  	%r1092, %r1091, %r1090;
	xor.b32  	%r1093, %r1092, %r1058;
	add.s32 	%r1094, %r1083, %r1093;
	add.s32 	%r1095, %r1094, %r1089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 15;
	shr.b32 	%rhs, %r1034, 17;
	add.u32 	%r1096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 13;
	shr.b32 	%rhs, %r1034, 19;
	add.u32 	%r1097, %lhs, %rhs;
	}
	shr.u32 	%r1098, %r1034, 10;
	xor.b32  	%r1099, %r1096, %r1098;
	xor.b32  	%r1100, %r1099, %r1097;
	add.s32 	%r1101, %r873, %r614;
	add.s32 	%r1102, %r1101, %r1100;
	add.s32 	%r1103, %r1102, %r34;
	xor.b32  	%r1104, %r1047, %r1015;
	and.b32  	%r1105, %r1084, %r1104;
	xor.b32  	%r1106, %r1105, %r1015;
	add.s32 	%r1107, %r978, %r1106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 26;
	shr.b32 	%rhs, %r1084, 6;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 21;
	shr.b32 	%rhs, %r1084, 11;
	add.u32 	%r1109, %lhs, %rhs;
	}
	xor.b32  	%r1110, %r1109, %r1108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 7;
	shr.b32 	%rhs, %r1084, 25;
	add.u32 	%r1111, %lhs, %rhs;
	}
	xor.b32  	%r1112, %r1110, %r1111;
	add.s32 	%r1113, %r1107, %r1103;
	add.s32 	%r1114, %r1113, %r1112;
	add.s32 	%r1115, %r1114, 1294757372;
	add.s32 	%r1116, %r1115, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 30;
	shr.b32 	%rhs, %r1095, 2;
	add.u32 	%r1117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 19;
	shr.b32 	%rhs, %r1095, 13;
	add.u32 	%r1118, %lhs, %rhs;
	}
	xor.b32  	%r1119, %r1118, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 10;
	shr.b32 	%rhs, %r1095, 22;
	add.u32 	%r1120, %lhs, %rhs;
	}
	xor.b32  	%r1121, %r1119, %r1120;
	xor.b32  	%r1122, %r1095, %r1026;
	xor.b32  	%r1123, %r1095, %r1058;
	and.b32  	%r1124, %r1123, %r1122;
	xor.b32  	%r1125, %r1124, %r1095;
	add.s32 	%r1126, %r1115, %r1125;
	add.s32 	%r1127, %r1126, %r1121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 15;
	shr.b32 	%rhs, %r1071, 17;
	add.u32 	%r1128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 13;
	shr.b32 	%rhs, %r1071, 19;
	add.u32 	%r1129, %lhs, %rhs;
	}
	shr.u32 	%r1130, %r1071, 10;
	xor.b32  	%r1131, %r1128, %r1130;
	xor.b32  	%r1132, %r1131, %r1129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 25;
	shr.b32 	%rhs, %r669, 7;
	add.u32 	%r1133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 14;
	shr.b32 	%rhs, %r669, 18;
	add.u32 	%r1134, %lhs, %rhs;
	}
	shr.u32 	%r1135, %r669, 3;
	xor.b32  	%r1136, %r1133, %r1135;
	xor.b32  	%r1137, %r1136, %r1134;
	add.s32 	%r1138, %r903, %r22;
	add.s32 	%r1139, %r1138, %r1132;
	add.s32 	%r1140, %r1139, %r1137;
	xor.b32  	%r1141, %r1084, %r1047;
	and.b32  	%r1142, %r1116, %r1141;
	xor.b32  	%r1143, %r1142, %r1047;
	add.s32 	%r1144, %r1015, %r1143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 26;
	shr.b32 	%rhs, %r1116, 6;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 21;
	shr.b32 	%rhs, %r1116, 11;
	add.u32 	%r1146, %lhs, %rhs;
	}
	xor.b32  	%r1147, %r1146, %r1145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 7;
	shr.b32 	%rhs, %r1116, 25;
	add.u32 	%r1148, %lhs, %rhs;
	}
	xor.b32  	%r1149, %r1147, %r1148;
	add.s32 	%r1150, %r1144, %r1140;
	add.s32 	%r1151, %r1150, %r1149;
	add.s32 	%r1152, %r1151, 1396182291;
	add.s32 	%r1153, %r1152, %r1026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 30;
	shr.b32 	%rhs, %r1127, 2;
	add.u32 	%r1154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 19;
	shr.b32 	%rhs, %r1127, 13;
	add.u32 	%r1155, %lhs, %rhs;
	}
	xor.b32  	%r1156, %r1155, %r1154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 10;
	shr.b32 	%rhs, %r1127, 22;
	add.u32 	%r1157, %lhs, %rhs;
	}
	xor.b32  	%r1158, %r1156, %r1157;
	xor.b32  	%r1159, %r1127, %r1058;
	xor.b32  	%r1160, %r1127, %r1095;
	and.b32  	%r1161, %r1160, %r1159;
	xor.b32  	%r1162, %r1161, %r1127;
	add.s32 	%r1163, %r1152, %r1162;
	add.s32 	%r1164, %r1163, %r1158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 15;
	shr.b32 	%rhs, %r1103, 17;
	add.u32 	%r1165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 13;
	shr.b32 	%rhs, %r1103, 19;
	add.u32 	%r1166, %lhs, %rhs;
	}
	shr.u32 	%r1167, %r1103, 10;
	xor.b32  	%r1168, %r1165, %r1167;
	xor.b32  	%r1169, %r1168, %r1166;
	add.s32 	%r1170, %r934, %r669;
	add.s32 	%r1171, %r1170, %r1169;
	add.s32 	%r1172, %r1171, %r35;
	xor.b32  	%r1173, %r1116, %r1084;
	and.b32  	%r1174, %r1153, %r1173;
	xor.b32  	%r1175, %r1174, %r1084;
	add.s32 	%r1176, %r1047, %r1175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1153, 26;
	shr.b32 	%rhs, %r1153, 6;
	add.u32 	%r1177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1153, 21;
	shr.b32 	%rhs, %r1153, 11;
	add.u32 	%r1178, %lhs, %rhs;
	}
	xor.b32  	%r1179, %r1178, %r1177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1153, 7;
	shr.b32 	%rhs, %r1153, 25;
	add.u32 	%r1180, %lhs, %rhs;
	}
	xor.b32  	%r1181, %r1179, %r1180;
	add.s32 	%r1182, %r1176, %r1172;
	add.s32 	%r1183, %r1182, %r1181;
	add.s32 	%r1184, %r1183, 1695183700;
	add.s32 	%r1185, %r1184, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 30;
	shr.b32 	%rhs, %r1164, 2;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 19;
	shr.b32 	%rhs, %r1164, 13;
	add.u32 	%r1187, %lhs, %rhs;
	}
	xor.b32  	%r1188, %r1187, %r1186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 10;
	shr.b32 	%rhs, %r1164, 22;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1188, %r1189;
	xor.b32  	%r1191, %r1164, %r1095;
	xor.b32  	%r1192, %r1164, %r1127;
	and.b32  	%r1193, %r1192, %r1191;
	xor.b32  	%r1194, %r1193, %r1164;
	add.s32 	%r1195, %r1184, %r1194;
	add.s32 	%r1196, %r1195, %r1190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 15;
	shr.b32 	%rhs, %r1140, 17;
	add.u32 	%r1197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 13;
	shr.b32 	%rhs, %r1140, 19;
	add.u32 	%r1198, %lhs, %rhs;
	}
	shr.u32 	%r1199, %r1140, 10;
	xor.b32  	%r1200, %r1197, %r1199;
	xor.b32  	%r1201, %r1200, %r1198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 25;
	shr.b32 	%rhs, %r724, 7;
	add.u32 	%r1202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 14;
	shr.b32 	%rhs, %r724, 18;
	add.u32 	%r1203, %lhs, %rhs;
	}
	shr.u32 	%r1204, %r724, 3;
	xor.b32  	%r1205, %r1202, %r1204;
	xor.b32  	%r1206, %r1205, %r1203;
	add.s32 	%r1207, %r965, %r24;
	add.s32 	%r1208, %r1207, %r1201;
	add.s32 	%r1209, %r1208, %r1206;
	xor.b32  	%r1210, %r1153, %r1116;
	and.b32  	%r1211, %r1185, %r1210;
	xor.b32  	%r1212, %r1211, %r1116;
	add.s32 	%r1213, %r1084, %r1212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 26;
	shr.b32 	%rhs, %r1185, 6;
	add.u32 	%r1214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 21;
	shr.b32 	%rhs, %r1185, 11;
	add.u32 	%r1215, %lhs, %rhs;
	}
	xor.b32  	%r1216, %r1215, %r1214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 7;
	shr.b32 	%rhs, %r1185, 25;
	add.u32 	%r1217, %lhs, %rhs;
	}
	xor.b32  	%r1218, %r1216, %r1217;
	add.s32 	%r1219, %r1213, %r1209;
	add.s32 	%r1220, %r1219, %r1218;
	add.s32 	%r1221, %r1220, 1986661051;
	add.s32 	%r1222, %r1221, %r1095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 30;
	shr.b32 	%rhs, %r1196, 2;
	add.u32 	%r1223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 19;
	shr.b32 	%rhs, %r1196, 13;
	add.u32 	%r1224, %lhs, %rhs;
	}
	xor.b32  	%r1225, %r1224, %r1223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 10;
	shr.b32 	%rhs, %r1196, 22;
	add.u32 	%r1226, %lhs, %rhs;
	}
	xor.b32  	%r1227, %r1225, %r1226;
	xor.b32  	%r1228, %r1196, %r1127;
	xor.b32  	%r1229, %r1196, %r1164;
	and.b32  	%r1230, %r1229, %r1228;
	xor.b32  	%r1231, %r1230, %r1196;
	add.s32 	%r1232, %r1221, %r1231;
	add.s32 	%r1233, %r1232, %r1227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 15;
	shr.b32 	%rhs, %r1172, 17;
	add.u32 	%r1234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 13;
	shr.b32 	%rhs, %r1172, 19;
	add.u32 	%r1235, %lhs, %rhs;
	}
	shr.u32 	%r1236, %r1172, 10;
	xor.b32  	%r1237, %r1234, %r1236;
	xor.b32  	%r1238, %r1237, %r1235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 25;
	shr.b32 	%rhs, %r751, 7;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 14;
	shr.b32 	%rhs, %r751, 18;
	add.u32 	%r1240, %lhs, %rhs;
	}
	shr.u32 	%r1241, %r751, 3;
	xor.b32  	%r1242, %r1239, %r1241;
	xor.b32  	%r1243, %r1242, %r1240;
	add.s32 	%r1244, %r1002, %r724;
	add.s32 	%r1245, %r1244, %r1238;
	add.s32 	%r1246, %r1245, %r1243;
	xor.b32  	%r1247, %r1185, %r1153;
	and.b32  	%r1248, %r1222, %r1247;
	xor.b32  	%r1249, %r1248, %r1153;
	add.s32 	%r1250, %r1116, %r1249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 26;
	shr.b32 	%rhs, %r1222, 6;
	add.u32 	%r1251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 21;
	shr.b32 	%rhs, %r1222, 11;
	add.u32 	%r1252, %lhs, %rhs;
	}
	xor.b32  	%r1253, %r1252, %r1251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 7;
	shr.b32 	%rhs, %r1222, 25;
	add.u32 	%r1254, %lhs, %rhs;
	}
	xor.b32  	%r1255, %r1253, %r1254;
	add.s32 	%r1256, %r1250, %r1246;
	add.s32 	%r1257, %r1256, %r1255;
	add.s32 	%r1258, %r1257, -2117940946;
	add.s32 	%r1259, %r1258, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 30;
	shr.b32 	%rhs, %r1233, 2;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 19;
	shr.b32 	%rhs, %r1233, 13;
	add.u32 	%r1261, %lhs, %rhs;
	}
	xor.b32  	%r1262, %r1261, %r1260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 10;
	shr.b32 	%rhs, %r1233, 22;
	add.u32 	%r1263, %lhs, %rhs;
	}
	xor.b32  	%r1264, %r1262, %r1263;
	xor.b32  	%r1265, %r1233, %r1164;
	xor.b32  	%r1266, %r1233, %r1196;
	and.b32  	%r1267, %r1266, %r1265;
	xor.b32  	%r1268, %r1267, %r1233;
	add.s32 	%r1269, %r1258, %r1268;
	add.s32 	%r1270, %r1269, %r1264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 15;
	shr.b32 	%rhs, %r1209, 17;
	add.u32 	%r1271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 13;
	shr.b32 	%rhs, %r1209, 19;
	add.u32 	%r1272, %lhs, %rhs;
	}
	shr.u32 	%r1273, %r1209, 10;
	xor.b32  	%r1274, %r1271, %r1273;
	xor.b32  	%r1275, %r1274, %r1272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 25;
	shr.b32 	%rhs, %r781, 7;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 14;
	shr.b32 	%rhs, %r781, 18;
	add.u32 	%r1277, %lhs, %rhs;
	}
	shr.u32 	%r1278, %r781, 3;
	xor.b32  	%r1279, %r1276, %r1278;
	xor.b32  	%r1280, %r1279, %r1277;
	add.s32 	%r1281, %r1034, %r751;
	add.s32 	%r1282, %r1281, %r1275;
	add.s32 	%r1283, %r1282, %r1280;
	xor.b32  	%r1284, %r1222, %r1185;
	and.b32  	%r1285, %r1259, %r1284;
	xor.b32  	%r1286, %r1285, %r1185;
	add.s32 	%r1287, %r1153, %r1286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 26;
	shr.b32 	%rhs, %r1259, 6;
	add.u32 	%r1288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 21;
	shr.b32 	%rhs, %r1259, 11;
	add.u32 	%r1289, %lhs, %rhs;
	}
	xor.b32  	%r1290, %r1289, %r1288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 7;
	shr.b32 	%rhs, %r1259, 25;
	add.u32 	%r1291, %lhs, %rhs;
	}
	xor.b32  	%r1292, %r1290, %r1291;
	add.s32 	%r1293, %r1287, %r1283;
	add.s32 	%r1294, %r1293, %r1292;
	add.s32 	%r1295, %r1294, -1838011259;
	add.s32 	%r1296, %r1295, %r1164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 30;
	shr.b32 	%rhs, %r1270, 2;
	add.u32 	%r1297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 19;
	shr.b32 	%rhs, %r1270, 13;
	add.u32 	%r1298, %lhs, %rhs;
	}
	xor.b32  	%r1299, %r1298, %r1297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 10;
	shr.b32 	%rhs, %r1270, 22;
	add.u32 	%r1300, %lhs, %rhs;
	}
	xor.b32  	%r1301, %r1299, %r1300;
	xor.b32  	%r1302, %r1270, %r1196;
	xor.b32  	%r1303, %r1270, %r1233;
	and.b32  	%r1304, %r1303, %r1302;
	xor.b32  	%r1305, %r1304, %r1270;
	add.s32 	%r1306, %r1295, %r1305;
	add.s32 	%r1307, %r1306, %r1301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 15;
	shr.b32 	%rhs, %r1246, 17;
	add.u32 	%r1308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 13;
	shr.b32 	%rhs, %r1246, 19;
	add.u32 	%r1309, %lhs, %rhs;
	}
	shr.u32 	%r1310, %r1246, 10;
	xor.b32  	%r1311, %r1308, %r1310;
	xor.b32  	%r1312, %r1311, %r1309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 25;
	shr.b32 	%rhs, %r812, 7;
	add.u32 	%r1313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 14;
	shr.b32 	%rhs, %r812, 18;
	add.u32 	%r1314, %lhs, %rhs;
	}
	shr.u32 	%r1315, %r812, 3;
	xor.b32  	%r1316, %r1313, %r1315;
	xor.b32  	%r1317, %r1316, %r1314;
	add.s32 	%r1318, %r1071, %r781;
	add.s32 	%r1319, %r1318, %r1312;
	add.s32 	%r1320, %r1319, %r1317;
	xor.b32  	%r1321, %r1259, %r1222;
	and.b32  	%r1322, %r1296, %r1321;
	xor.b32  	%r1323, %r1322, %r1222;
	add.s32 	%r1324, %r1185, %r1323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 26;
	shr.b32 	%rhs, %r1296, 6;
	add.u32 	%r1325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 21;
	shr.b32 	%rhs, %r1296, 11;
	add.u32 	%r1326, %lhs, %rhs;
	}
	xor.b32  	%r1327, %r1326, %r1325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 7;
	shr.b32 	%rhs, %r1296, 25;
	add.u32 	%r1328, %lhs, %rhs;
	}
	xor.b32  	%r1329, %r1327, %r1328;
	add.s32 	%r1330, %r1324, %r1320;
	add.s32 	%r1331, %r1330, %r1329;
	add.s32 	%r1332, %r1331, -1564481375;
	add.s32 	%r1333, %r1332, %r1196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 30;
	shr.b32 	%rhs, %r1307, 2;
	add.u32 	%r1334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 19;
	shr.b32 	%rhs, %r1307, 13;
	add.u32 	%r1335, %lhs, %rhs;
	}
	xor.b32  	%r1336, %r1335, %r1334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 10;
	shr.b32 	%rhs, %r1307, 22;
	add.u32 	%r1337, %lhs, %rhs;
	}
	xor.b32  	%r1338, %r1336, %r1337;
	xor.b32  	%r1339, %r1307, %r1233;
	xor.b32  	%r1340, %r1307, %r1270;
	and.b32  	%r1341, %r1340, %r1339;
	xor.b32  	%r1342, %r1341, %r1307;
	add.s32 	%r1343, %r1332, %r1342;
	add.s32 	%r1344, %r1343, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 15;
	shr.b32 	%rhs, %r1283, 17;
	add.u32 	%r1345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 13;
	shr.b32 	%rhs, %r1283, 19;
	add.u32 	%r1346, %lhs, %rhs;
	}
	shr.u32 	%r1347, %r1283, 10;
	xor.b32  	%r1348, %r1345, %r1347;
	xor.b32  	%r1349, %r1348, %r1346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 25;
	shr.b32 	%rhs, %r842, 7;
	add.u32 	%r1350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 14;
	shr.b32 	%rhs, %r842, 18;
	add.u32 	%r1351, %lhs, %rhs;
	}
	shr.u32 	%r1352, %r842, 3;
	xor.b32  	%r1353, %r1350, %r1352;
	xor.b32  	%r1354, %r1353, %r1351;
	add.s32 	%r1355, %r1103, %r812;
	add.s32 	%r1356, %r1355, %r1349;
	add.s32 	%r37, %r1356, %r1354;
	xor.b32  	%r1357, %r1296, %r1259;
	and.b32  	%r1358, %r1333, %r1357;
	xor.b32  	%r1359, %r1358, %r1259;
	add.s32 	%r1360, %r1222, %r1359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 26;
	shr.b32 	%rhs, %r1333, 6;
	add.u32 	%r1361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 21;
	shr.b32 	%rhs, %r1333, 11;
	add.u32 	%r1362, %lhs, %rhs;
	}
	xor.b32  	%r1363, %r1362, %r1361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 7;
	shr.b32 	%rhs, %r1333, 25;
	add.u32 	%r1364, %lhs, %rhs;
	}
	xor.b32  	%r1365, %r1363, %r1364;
	add.s32 	%r1366, %r1360, %r37;
	add.s32 	%r1367, %r1366, %r1365;
	add.s32 	%r1368, %r1367, -1474664885;
	add.s32 	%r1369, %r1368, %r1233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 30;
	shr.b32 	%rhs, %r1344, 2;
	add.u32 	%r1370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 19;
	shr.b32 	%rhs, %r1344, 13;
	add.u32 	%r1371, %lhs, %rhs;
	}
	xor.b32  	%r1372, %r1371, %r1370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 10;
	shr.b32 	%rhs, %r1344, 22;
	add.u32 	%r1373, %lhs, %rhs;
	}
	xor.b32  	%r1374, %r1372, %r1373;
	xor.b32  	%r1375, %r1344, %r1270;
	xor.b32  	%r1376, %r1344, %r1307;
	and.b32  	%r1377, %r1376, %r1375;
	xor.b32  	%r1378, %r1377, %r1344;
	add.s32 	%r1379, %r1368, %r1378;
	add.s32 	%r1380, %r1379, %r1374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 15;
	shr.b32 	%rhs, %r1320, 17;
	add.u32 	%r1381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 13;
	shr.b32 	%rhs, %r1320, 19;
	add.u32 	%r1382, %lhs, %rhs;
	}
	shr.u32 	%r1383, %r1320, 10;
	xor.b32  	%r1384, %r1381, %r1383;
	xor.b32  	%r1385, %r1384, %r1382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 25;
	shr.b32 	%rhs, %r873, 7;
	add.u32 	%r1386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 14;
	shr.b32 	%rhs, %r873, 18;
	add.u32 	%r1387, %lhs, %rhs;
	}
	shr.u32 	%r1388, %r873, 3;
	xor.b32  	%r1389, %r1386, %r1388;
	xor.b32  	%r1390, %r1389, %r1387;
	add.s32 	%r1391, %r1140, %r842;
	add.s32 	%r1392, %r1391, %r1385;
	add.s32 	%r38, %r1392, %r1390;
	xor.b32  	%r1393, %r1333, %r1296;
	and.b32  	%r1394, %r1369, %r1393;
	xor.b32  	%r1395, %r1394, %r1296;
	add.s32 	%r1396, %r1259, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 26;
	shr.b32 	%rhs, %r1369, 6;
	add.u32 	%r1397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 21;
	shr.b32 	%rhs, %r1369, 11;
	add.u32 	%r1398, %lhs, %rhs;
	}
	xor.b32  	%r1399, %r1398, %r1397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 7;
	shr.b32 	%rhs, %r1369, 25;
	add.u32 	%r1400, %lhs, %rhs;
	}
	xor.b32  	%r1401, %r1399, %r1400;
	add.s32 	%r1402, %r1396, %r38;
	add.s32 	%r1403, %r1402, %r1401;
	add.s32 	%r1404, %r1403, -1035236496;
	add.s32 	%r1405, %r1404, %r1270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 30;
	shr.b32 	%rhs, %r1380, 2;
	add.u32 	%r1406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 19;
	shr.b32 	%rhs, %r1380, 13;
	add.u32 	%r1407, %lhs, %rhs;
	}
	xor.b32  	%r1408, %r1407, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1380, 10;
	shr.b32 	%rhs, %r1380, 22;
	add.u32 	%r1409, %lhs, %rhs;
	}
	xor.b32  	%r1410, %r1408, %r1409;
	xor.b32  	%r1411, %r1380, %r1307;
	xor.b32  	%r1412, %r1380, %r1344;
	and.b32  	%r1413, %r1412, %r1411;
	xor.b32  	%r1414, %r1413, %r1380;
	add.s32 	%r1415, %r1404, %r1414;
	add.s32 	%r1416, %r1415, %r1410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 15;
	shr.b32 	%rhs, %r37, 17;
	add.u32 	%r1417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 13;
	shr.b32 	%rhs, %r37, 19;
	add.u32 	%r1418, %lhs, %rhs;
	}
	shr.u32 	%r1419, %r37, 10;
	xor.b32  	%r1420, %r1417, %r1419;
	xor.b32  	%r1421, %r1420, %r1418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 25;
	shr.b32 	%rhs, %r903, 7;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 14;
	shr.b32 	%rhs, %r903, 18;
	add.u32 	%r1423, %lhs, %rhs;
	}
	shr.u32 	%r1424, %r903, 3;
	xor.b32  	%r1425, %r1422, %r1424;
	xor.b32  	%r1426, %r1425, %r1423;
	add.s32 	%r1427, %r1172, %r873;
	add.s32 	%r1428, %r1427, %r1421;
	add.s32 	%r39, %r1428, %r1426;
	xor.b32  	%r1429, %r1369, %r1333;
	and.b32  	%r1430, %r1405, %r1429;
	xor.b32  	%r1431, %r1430, %r1333;
	add.s32 	%r1432, %r1296, %r1431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 26;
	shr.b32 	%rhs, %r1405, 6;
	add.u32 	%r1433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 21;
	shr.b32 	%rhs, %r1405, 11;
	add.u32 	%r1434, %lhs, %rhs;
	}
	xor.b32  	%r1435, %r1434, %r1433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 7;
	shr.b32 	%rhs, %r1405, 25;
	add.u32 	%r1436, %lhs, %rhs;
	}
	xor.b32  	%r1437, %r1435, %r1436;
	add.s32 	%r1438, %r1432, %r39;
	add.s32 	%r1439, %r1438, %r1437;
	add.s32 	%r1440, %r1439, -949202525;
	add.s32 	%r1441, %r1440, %r1307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 30;
	shr.b32 	%rhs, %r1416, 2;
	add.u32 	%r1442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 19;
	shr.b32 	%rhs, %r1416, 13;
	add.u32 	%r1443, %lhs, %rhs;
	}
	xor.b32  	%r1444, %r1443, %r1442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 10;
	shr.b32 	%rhs, %r1416, 22;
	add.u32 	%r1445, %lhs, %rhs;
	}
	xor.b32  	%r1446, %r1444, %r1445;
	xor.b32  	%r1447, %r1416, %r1344;
	xor.b32  	%r1448, %r1416, %r1380;
	and.b32  	%r1449, %r1448, %r1447;
	xor.b32  	%r1450, %r1449, %r1416;
	add.s32 	%r1451, %r1440, %r1450;
	add.s32 	%r1452, %r1451, %r1446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 15;
	shr.b32 	%rhs, %r38, 17;
	add.u32 	%r1453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 13;
	shr.b32 	%rhs, %r38, 19;
	add.u32 	%r1454, %lhs, %rhs;
	}
	shr.u32 	%r1455, %r38, 10;
	xor.b32  	%r1456, %r1453, %r1455;
	xor.b32  	%r1457, %r1456, %r1454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 25;
	shr.b32 	%rhs, %r934, 7;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 14;
	shr.b32 	%rhs, %r934, 18;
	add.u32 	%r1459, %lhs, %rhs;
	}
	shr.u32 	%r1460, %r934, 3;
	xor.b32  	%r1461, %r1458, %r1460;
	xor.b32  	%r1462, %r1461, %r1459;
	add.s32 	%r1463, %r1209, %r903;
	add.s32 	%r1464, %r1463, %r1457;
	add.s32 	%r40, %r1464, %r1462;
	xor.b32  	%r1465, %r1405, %r1369;
	and.b32  	%r1466, %r1441, %r1465;
	xor.b32  	%r1467, %r1466, %r1369;
	add.s32 	%r1468, %r1333, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 26;
	shr.b32 	%rhs, %r1441, 6;
	add.u32 	%r1469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 21;
	shr.b32 	%rhs, %r1441, 11;
	add.u32 	%r1470, %lhs, %rhs;
	}
	xor.b32  	%r1471, %r1470, %r1469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 7;
	shr.b32 	%rhs, %r1441, 25;
	add.u32 	%r1472, %lhs, %rhs;
	}
	xor.b32  	%r1473, %r1471, %r1472;
	add.s32 	%r1474, %r1468, %r40;
	add.s32 	%r1475, %r1474, %r1473;
	add.s32 	%r1476, %r1475, -778901479;
	add.s32 	%r1477, %r1476, %r1344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 30;
	shr.b32 	%rhs, %r1452, 2;
	add.u32 	%r1478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 19;
	shr.b32 	%rhs, %r1452, 13;
	add.u32 	%r1479, %lhs, %rhs;
	}
	xor.b32  	%r1480, %r1479, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 10;
	shr.b32 	%rhs, %r1452, 22;
	add.u32 	%r1481, %lhs, %rhs;
	}
	xor.b32  	%r1482, %r1480, %r1481;
	xor.b32  	%r1483, %r1452, %r1380;
	xor.b32  	%r1484, %r1452, %r1416;
	and.b32  	%r1485, %r1484, %r1483;
	xor.b32  	%r1486, %r1485, %r1452;
	add.s32 	%r1487, %r1476, %r1486;
	add.s32 	%r1488, %r1487, %r1482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 15;
	shr.b32 	%rhs, %r39, 17;
	add.u32 	%r1489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 13;
	shr.b32 	%rhs, %r39, 19;
	add.u32 	%r1490, %lhs, %rhs;
	}
	shr.u32 	%r1491, %r39, 10;
	xor.b32  	%r1492, %r1489, %r1491;
	xor.b32  	%r1493, %r1492, %r1490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 25;
	shr.b32 	%rhs, %r965, 7;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 14;
	shr.b32 	%rhs, %r965, 18;
	add.u32 	%r1495, %lhs, %rhs;
	}
	shr.u32 	%r1496, %r965, 3;
	xor.b32  	%r1497, %r1494, %r1496;
	xor.b32  	%r1498, %r1497, %r1495;
	add.s32 	%r1499, %r1246, %r934;
	add.s32 	%r1500, %r1499, %r1493;
	add.s32 	%r41, %r1500, %r1498;
	xor.b32  	%r1501, %r1441, %r1405;
	and.b32  	%r1502, %r1477, %r1501;
	xor.b32  	%r1503, %r1502, %r1405;
	add.s32 	%r1504, %r1369, %r1503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 26;
	shr.b32 	%rhs, %r1477, 6;
	add.u32 	%r1505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 21;
	shr.b32 	%rhs, %r1477, 11;
	add.u32 	%r1506, %lhs, %rhs;
	}
	xor.b32  	%r1507, %r1506, %r1505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 7;
	shr.b32 	%rhs, %r1477, 25;
	add.u32 	%r1508, %lhs, %rhs;
	}
	xor.b32  	%r1509, %r1507, %r1508;
	add.s32 	%r1510, %r1504, %r41;
	add.s32 	%r1511, %r1510, %r1509;
	add.s32 	%r1512, %r1511, -694614492;
	add.s32 	%r1513, %r1512, %r1380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 30;
	shr.b32 	%rhs, %r1488, 2;
	add.u32 	%r1514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 19;
	shr.b32 	%rhs, %r1488, 13;
	add.u32 	%r1515, %lhs, %rhs;
	}
	xor.b32  	%r1516, %r1515, %r1514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 10;
	shr.b32 	%rhs, %r1488, 22;
	add.u32 	%r1517, %lhs, %rhs;
	}
	xor.b32  	%r1518, %r1516, %r1517;
	xor.b32  	%r1519, %r1488, %r1416;
	xor.b32  	%r1520, %r1488, %r1452;
	and.b32  	%r1521, %r1520, %r1519;
	xor.b32  	%r1522, %r1521, %r1488;
	add.s32 	%r1523, %r1512, %r1522;
	add.s32 	%r1524, %r1523, %r1518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 15;
	shr.b32 	%rhs, %r40, 17;
	add.u32 	%r1525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 13;
	shr.b32 	%rhs, %r40, 19;
	add.u32 	%r1526, %lhs, %rhs;
	}
	shr.u32 	%r1527, %r40, 10;
	xor.b32  	%r1528, %r1525, %r1527;
	xor.b32  	%r1529, %r1528, %r1526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 25;
	shr.b32 	%rhs, %r1002, 7;
	add.u32 	%r1530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 14;
	shr.b32 	%rhs, %r1002, 18;
	add.u32 	%r1531, %lhs, %rhs;
	}
	shr.u32 	%r1532, %r1002, 3;
	xor.b32  	%r1533, %r1530, %r1532;
	xor.b32  	%r1534, %r1533, %r1531;
	add.s32 	%r1535, %r1283, %r965;
	add.s32 	%r1536, %r1535, %r1529;
	add.s32 	%r42, %r1536, %r1534;
	xor.b32  	%r1537, %r1477, %r1441;
	and.b32  	%r1538, %r1513, %r1537;
	xor.b32  	%r1539, %r1538, %r1441;
	add.s32 	%r1540, %r1405, %r1539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 26;
	shr.b32 	%rhs, %r1513, 6;
	add.u32 	%r1541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 21;
	shr.b32 	%rhs, %r1513, 11;
	add.u32 	%r1542, %lhs, %rhs;
	}
	xor.b32  	%r1543, %r1542, %r1541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 7;
	shr.b32 	%rhs, %r1513, 25;
	add.u32 	%r1544, %lhs, %rhs;
	}
	xor.b32  	%r1545, %r1543, %r1544;
	add.s32 	%r1546, %r1540, %r42;
	add.s32 	%r1547, %r1546, %r1545;
	add.s32 	%r1548, %r1547, -200395387;
	add.s32 	%r1549, %r1548, %r1416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 30;
	shr.b32 	%rhs, %r1524, 2;
	add.u32 	%r1550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 19;
	shr.b32 	%rhs, %r1524, 13;
	add.u32 	%r1551, %lhs, %rhs;
	}
	xor.b32  	%r1552, %r1551, %r1550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 10;
	shr.b32 	%rhs, %r1524, 22;
	add.u32 	%r1553, %lhs, %rhs;
	}
	xor.b32  	%r1554, %r1552, %r1553;
	xor.b32  	%r1555, %r1524, %r1452;
	xor.b32  	%r1556, %r1524, %r1488;
	and.b32  	%r1557, %r1556, %r1555;
	xor.b32  	%r1558, %r1557, %r1524;
	add.s32 	%r1559, %r1548, %r1558;
	add.s32 	%r1560, %r1559, %r1554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 15;
	shr.b32 	%rhs, %r41, 17;
	add.u32 	%r1561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 13;
	shr.b32 	%rhs, %r41, 19;
	add.u32 	%r1562, %lhs, %rhs;
	}
	shr.u32 	%r1563, %r41, 10;
	xor.b32  	%r1564, %r1561, %r1563;
	xor.b32  	%r1565, %r1564, %r1562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 25;
	shr.b32 	%rhs, %r1034, 7;
	add.u32 	%r1566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 14;
	shr.b32 	%rhs, %r1034, 18;
	add.u32 	%r1567, %lhs, %rhs;
	}
	shr.u32 	%r1568, %r1034, 3;
	xor.b32  	%r1569, %r1566, %r1568;
	xor.b32  	%r1570, %r1569, %r1567;
	add.s32 	%r1571, %r1320, %r1002;
	add.s32 	%r1572, %r1571, %r1565;
	add.s32 	%r1573, %r1572, %r1570;
	xor.b32  	%r1574, %r1513, %r1477;
	and.b32  	%r1575, %r1549, %r1574;
	xor.b32  	%r1576, %r1575, %r1477;
	add.s32 	%r1577, %r1441, %r1576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 26;
	shr.b32 	%rhs, %r1549, 6;
	add.u32 	%r1578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 21;
	shr.b32 	%rhs, %r1549, 11;
	add.u32 	%r1579, %lhs, %rhs;
	}
	xor.b32  	%r1580, %r1579, %r1578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 7;
	shr.b32 	%rhs, %r1549, 25;
	add.u32 	%r1581, %lhs, %rhs;
	}
	xor.b32  	%r1582, %r1580, %r1581;
	add.s32 	%r1583, %r1577, %r1573;
	add.s32 	%r1584, %r1583, %r1582;
	add.s32 	%r1585, %r1584, 275423344;
	add.s32 	%r1586, %r1585, %r1452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 30;
	shr.b32 	%rhs, %r1560, 2;
	add.u32 	%r1587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 19;
	shr.b32 	%rhs, %r1560, 13;
	add.u32 	%r1588, %lhs, %rhs;
	}
	xor.b32  	%r1589, %r1588, %r1587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 10;
	shr.b32 	%rhs, %r1560, 22;
	add.u32 	%r1590, %lhs, %rhs;
	}
	xor.b32  	%r1591, %r1589, %r1590;
	xor.b32  	%r1592, %r1560, %r1488;
	xor.b32  	%r1593, %r1560, %r1524;
	and.b32  	%r1594, %r1593, %r1592;
	xor.b32  	%r1595, %r1594, %r1560;
	add.s32 	%r1596, %r1585, %r1595;
	add.s32 	%r1597, %r1596, %r1591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 15;
	shr.b32 	%rhs, %r42, 17;
	add.u32 	%r1598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 13;
	shr.b32 	%rhs, %r42, 19;
	add.u32 	%r1599, %lhs, %rhs;
	}
	shr.u32 	%r1600, %r42, 10;
	xor.b32  	%r1601, %r1598, %r1600;
	xor.b32  	%r1602, %r1601, %r1599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 25;
	shr.b32 	%rhs, %r1071, 7;
	add.u32 	%r1603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 14;
	shr.b32 	%rhs, %r1071, 18;
	add.u32 	%r1604, %lhs, %rhs;
	}
	shr.u32 	%r1605, %r1071, 3;
	xor.b32  	%r1606, %r1603, %r1605;
	xor.b32  	%r1607, %r1606, %r1604;
	add.s32 	%r1608, %r37, %r1034;
	add.s32 	%r1609, %r1608, %r1602;
	add.s32 	%r1610, %r1609, %r1607;
	xor.b32  	%r1611, %r1549, %r1513;
	and.b32  	%r1612, %r1586, %r1611;
	xor.b32  	%r1613, %r1612, %r1513;
	add.s32 	%r1614, %r1477, %r1613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1586, 26;
	shr.b32 	%rhs, %r1586, 6;
	add.u32 	%r1615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1586, 21;
	shr.b32 	%rhs, %r1586, 11;
	add.u32 	%r1616, %lhs, %rhs;
	}
	xor.b32  	%r1617, %r1616, %r1615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1586, 7;
	shr.b32 	%rhs, %r1586, 25;
	add.u32 	%r1618, %lhs, %rhs;
	}
	xor.b32  	%r1619, %r1617, %r1618;
	add.s32 	%r1620, %r1614, %r1610;
	add.s32 	%r1621, %r1620, %r1619;
	add.s32 	%r1622, %r1621, 430227734;
	add.s32 	%r1623, %r1622, %r1488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1597, 30;
	shr.b32 	%rhs, %r1597, 2;
	add.u32 	%r1624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1597, 19;
	shr.b32 	%rhs, %r1597, 13;
	add.u32 	%r1625, %lhs, %rhs;
	}
	xor.b32  	%r1626, %r1625, %r1624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1597, 10;
	shr.b32 	%rhs, %r1597, 22;
	add.u32 	%r1627, %lhs, %rhs;
	}
	xor.b32  	%r1628, %r1626, %r1627;
	xor.b32  	%r1629, %r1597, %r1524;
	xor.b32  	%r1630, %r1597, %r1560;
	and.b32  	%r1631, %r1630, %r1629;
	xor.b32  	%r1632, %r1631, %r1597;
	add.s32 	%r1633, %r1622, %r1632;
	add.s32 	%r1634, %r1633, %r1628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 15;
	shr.b32 	%rhs, %r1573, 17;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 13;
	shr.b32 	%rhs, %r1573, 19;
	add.u32 	%r1636, %lhs, %rhs;
	}
	shr.u32 	%r1637, %r1573, 10;
	xor.b32  	%r1638, %r1635, %r1637;
	xor.b32  	%r1639, %r1638, %r1636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 25;
	shr.b32 	%rhs, %r1103, 7;
	add.u32 	%r1640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 14;
	shr.b32 	%rhs, %r1103, 18;
	add.u32 	%r1641, %lhs, %rhs;
	}
	shr.u32 	%r1642, %r1103, 3;
	xor.b32  	%r1643, %r1640, %r1642;
	xor.b32  	%r1644, %r1643, %r1641;
	add.s32 	%r1645, %r38, %r1071;
	add.s32 	%r1646, %r1645, %r1639;
	add.s32 	%r1647, %r1646, %r1644;
	xor.b32  	%r1648, %r1586, %r1549;
	and.b32  	%r1649, %r1623, %r1648;
	xor.b32  	%r1650, %r1649, %r1549;
	add.s32 	%r1651, %r1513, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 26;
	shr.b32 	%rhs, %r1623, 6;
	add.u32 	%r1652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 21;
	shr.b32 	%rhs, %r1623, 11;
	add.u32 	%r1653, %lhs, %rhs;
	}
	xor.b32  	%r1654, %r1653, %r1652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 7;
	shr.b32 	%rhs, %r1623, 25;
	add.u32 	%r1655, %lhs, %rhs;
	}
	xor.b32  	%r1656, %r1654, %r1655;
	add.s32 	%r1657, %r1651, %r1647;
	add.s32 	%r1658, %r1657, %r1656;
	add.s32 	%r1659, %r1658, 506948616;
	add.s32 	%r1660, %r1659, %r1524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 30;
	shr.b32 	%rhs, %r1634, 2;
	add.u32 	%r1661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 19;
	shr.b32 	%rhs, %r1634, 13;
	add.u32 	%r1662, %lhs, %rhs;
	}
	xor.b32  	%r1663, %r1662, %r1661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 10;
	shr.b32 	%rhs, %r1634, 22;
	add.u32 	%r1664, %lhs, %rhs;
	}
	xor.b32  	%r1665, %r1663, %r1664;
	xor.b32  	%r1666, %r1634, %r1560;
	xor.b32  	%r1667, %r1634, %r1597;
	and.b32  	%r1668, %r1667, %r1666;
	xor.b32  	%r1669, %r1668, %r1634;
	add.s32 	%r1670, %r1659, %r1669;
	add.s32 	%r1671, %r1670, %r1665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 15;
	shr.b32 	%rhs, %r1610, 17;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 13;
	shr.b32 	%rhs, %r1610, 19;
	add.u32 	%r1673, %lhs, %rhs;
	}
	shr.u32 	%r1674, %r1610, 10;
	xor.b32  	%r1675, %r1672, %r1674;
	xor.b32  	%r1676, %r1675, %r1673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 25;
	shr.b32 	%rhs, %r1140, 7;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 14;
	shr.b32 	%rhs, %r1140, 18;
	add.u32 	%r1678, %lhs, %rhs;
	}
	shr.u32 	%r1679, %r1140, 3;
	xor.b32  	%r1680, %r1677, %r1679;
	xor.b32  	%r1681, %r1680, %r1678;
	add.s32 	%r1682, %r39, %r1103;
	add.s32 	%r1683, %r1682, %r1676;
	add.s32 	%r43, %r1683, %r1681;
	xor.b32  	%r1684, %r1623, %r1586;
	and.b32  	%r1685, %r1660, %r1684;
	xor.b32  	%r1686, %r1685, %r1586;
	add.s32 	%r1687, %r1549, %r1686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1660, 26;
	shr.b32 	%rhs, %r1660, 6;
	add.u32 	%r1688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1660, 21;
	shr.b32 	%rhs, %r1660, 11;
	add.u32 	%r1689, %lhs, %rhs;
	}
	xor.b32  	%r1690, %r1689, %r1688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1660, 7;
	shr.b32 	%rhs, %r1660, 25;
	add.u32 	%r1691, %lhs, %rhs;
	}
	xor.b32  	%r1692, %r1690, %r1691;
	add.s32 	%r1693, %r1687, %r43;
	add.s32 	%r1694, %r1693, %r1692;
	add.s32 	%r1695, %r1694, 659060556;
	add.s32 	%r1696, %r1695, %r1560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 30;
	shr.b32 	%rhs, %r1671, 2;
	add.u32 	%r1697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 19;
	shr.b32 	%rhs, %r1671, 13;
	add.u32 	%r1698, %lhs, %rhs;
	}
	xor.b32  	%r1699, %r1698, %r1697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 10;
	shr.b32 	%rhs, %r1671, 22;
	add.u32 	%r1700, %lhs, %rhs;
	}
	xor.b32  	%r1701, %r1699, %r1700;
	xor.b32  	%r1702, %r1671, %r1597;
	xor.b32  	%r1703, %r1671, %r1634;
	and.b32  	%r1704, %r1703, %r1702;
	xor.b32  	%r1705, %r1704, %r1671;
	add.s32 	%r1706, %r1695, %r1705;
	add.s32 	%r1707, %r1706, %r1701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 15;
	shr.b32 	%rhs, %r1647, 17;
	add.u32 	%r1708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 13;
	shr.b32 	%rhs, %r1647, 19;
	add.u32 	%r1709, %lhs, %rhs;
	}
	shr.u32 	%r1710, %r1647, 10;
	xor.b32  	%r1711, %r1708, %r1710;
	xor.b32  	%r1712, %r1711, %r1709;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 25;
	shr.b32 	%rhs, %r1172, 7;
	add.u32 	%r1713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 14;
	shr.b32 	%rhs, %r1172, 18;
	add.u32 	%r1714, %lhs, %rhs;
	}
	shr.u32 	%r1715, %r1172, 3;
	xor.b32  	%r1716, %r1713, %r1715;
	xor.b32  	%r1717, %r1716, %r1714;
	add.s32 	%r1718, %r40, %r1140;
	add.s32 	%r1719, %r1718, %r1712;
	add.s32 	%r44, %r1719, %r1717;
	xor.b32  	%r1720, %r1660, %r1623;
	and.b32  	%r1721, %r1696, %r1720;
	xor.b32  	%r1722, %r1721, %r1623;
	add.s32 	%r1723, %r1586, %r1722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1696, 26;
	shr.b32 	%rhs, %r1696, 6;
	add.u32 	%r1724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1696, 21;
	shr.b32 	%rhs, %r1696, 11;
	add.u32 	%r1725, %lhs, %rhs;
	}
	xor.b32  	%r1726, %r1725, %r1724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1696, 7;
	shr.b32 	%rhs, %r1696, 25;
	add.u32 	%r1727, %lhs, %rhs;
	}
	xor.b32  	%r1728, %r1726, %r1727;
	add.s32 	%r1729, %r1723, %r44;
	add.s32 	%r1730, %r1729, %r1728;
	add.s32 	%r1731, %r1730, 883997877;
	add.s32 	%r1732, %r1731, %r1597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 30;
	shr.b32 	%rhs, %r1707, 2;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 19;
	shr.b32 	%rhs, %r1707, 13;
	add.u32 	%r1734, %lhs, %rhs;
	}
	xor.b32  	%r1735, %r1734, %r1733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 10;
	shr.b32 	%rhs, %r1707, 22;
	add.u32 	%r1736, %lhs, %rhs;
	}
	xor.b32  	%r1737, %r1735, %r1736;
	xor.b32  	%r1738, %r1707, %r1634;
	xor.b32  	%r1739, %r1707, %r1671;
	and.b32  	%r1740, %r1739, %r1738;
	xor.b32  	%r1741, %r1740, %r1707;
	add.s32 	%r1742, %r1731, %r1741;
	add.s32 	%r1743, %r1742, %r1737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r43, 15;
	shr.b32 	%rhs, %r43, 17;
	add.u32 	%r1744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r43, 13;
	shr.b32 	%rhs, %r43, 19;
	add.u32 	%r1745, %lhs, %rhs;
	}
	shr.u32 	%r1746, %r43, 10;
	xor.b32  	%r1747, %r1744, %r1746;
	xor.b32  	%r1748, %r1747, %r1745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 25;
	shr.b32 	%rhs, %r1209, 7;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 14;
	shr.b32 	%rhs, %r1209, 18;
	add.u32 	%r1750, %lhs, %rhs;
	}
	shr.u32 	%r1751, %r1209, 3;
	xor.b32  	%r1752, %r1749, %r1751;
	xor.b32  	%r1753, %r1752, %r1750;
	add.s32 	%r1754, %r41, %r1172;
	add.s32 	%r1755, %r1754, %r1748;
	add.s32 	%r45, %r1755, %r1753;
	xor.b32  	%r1756, %r1696, %r1660;
	and.b32  	%r1757, %r1732, %r1756;
	xor.b32  	%r1758, %r1757, %r1660;
	add.s32 	%r1759, %r1623, %r1758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 26;
	shr.b32 	%rhs, %r1732, 6;
	add.u32 	%r1760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 21;
	shr.b32 	%rhs, %r1732, 11;
	add.u32 	%r1761, %lhs, %rhs;
	}
	xor.b32  	%r1762, %r1761, %r1760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 7;
	shr.b32 	%rhs, %r1732, 25;
	add.u32 	%r1763, %lhs, %rhs;
	}
	xor.b32  	%r1764, %r1762, %r1763;
	add.s32 	%r1765, %r1759, %r45;
	add.s32 	%r1766, %r1765, %r1764;
	add.s32 	%r1767, %r1766, 958139571;
	add.s32 	%r1768, %r1767, %r1634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 30;
	shr.b32 	%rhs, %r1743, 2;
	add.u32 	%r1769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 19;
	shr.b32 	%rhs, %r1743, 13;
	add.u32 	%r1770, %lhs, %rhs;
	}
	xor.b32  	%r1771, %r1770, %r1769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 10;
	shr.b32 	%rhs, %r1743, 22;
	add.u32 	%r1772, %lhs, %rhs;
	}
	xor.b32  	%r1773, %r1771, %r1772;
	xor.b32  	%r1774, %r1743, %r1671;
	xor.b32  	%r1775, %r1743, %r1707;
	and.b32  	%r1776, %r1775, %r1774;
	xor.b32  	%r1777, %r1776, %r1743;
	add.s32 	%r1778, %r1767, %r1777;
	add.s32 	%r1779, %r1778, %r1773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 15;
	shr.b32 	%rhs, %r44, 17;
	add.u32 	%r1780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r44, 13;
	shr.b32 	%rhs, %r44, 19;
	add.u32 	%r1781, %lhs, %rhs;
	}
	shr.u32 	%r1782, %r44, 10;
	xor.b32  	%r1783, %r1780, %r1782;
	xor.b32  	%r1784, %r1783, %r1781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 25;
	shr.b32 	%rhs, %r1246, 7;
	add.u32 	%r1785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 14;
	shr.b32 	%rhs, %r1246, 18;
	add.u32 	%r1786, %lhs, %rhs;
	}
	shr.u32 	%r1787, %r1246, 3;
	xor.b32  	%r1788, %r1785, %r1787;
	xor.b32  	%r1789, %r1788, %r1786;
	add.s32 	%r1790, %r42, %r1209;
	add.s32 	%r1791, %r1790, %r1784;
	add.s32 	%r46, %r1791, %r1789;
	xor.b32  	%r1792, %r1732, %r1696;
	and.b32  	%r1793, %r1768, %r1792;
	xor.b32  	%r1794, %r1793, %r1696;
	add.s32 	%r1795, %r1660, %r1794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 26;
	shr.b32 	%rhs, %r1768, 6;
	add.u32 	%r1796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 21;
	shr.b32 	%rhs, %r1768, 11;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1797, %r1796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 7;
	shr.b32 	%rhs, %r1768, 25;
	add.u32 	%r1799, %lhs, %rhs;
	}
	xor.b32  	%r1800, %r1798, %r1799;
	add.s32 	%r1801, %r1795, %r46;
	add.s32 	%r1802, %r1801, %r1800;
	add.s32 	%r1803, %r1802, 1322822218;
	add.s32 	%r47, %r1803, %r1671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 30;
	shr.b32 	%rhs, %r1779, 2;
	add.u32 	%r1804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 19;
	shr.b32 	%rhs, %r1779, 13;
	add.u32 	%r1805, %lhs, %rhs;
	}
	xor.b32  	%r1806, %r1805, %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 10;
	shr.b32 	%rhs, %r1779, 22;
	add.u32 	%r1807, %lhs, %rhs;
	}
	xor.b32  	%r1808, %r1806, %r1807;
	xor.b32  	%r1809, %r1779, %r1707;
	xor.b32  	%r1810, %r1779, %r1743;
	and.b32  	%r1811, %r1810, %r1809;
	xor.b32  	%r1812, %r1811, %r1779;
	add.s32 	%r1813, %r1803, %r1812;
	add.s32 	%r48, %r1813, %r1808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r45, 15;
	shr.b32 	%rhs, %r45, 17;
	add.u32 	%r1814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r45, 13;
	shr.b32 	%rhs, %r45, 19;
	add.u32 	%r1815, %lhs, %rhs;
	}
	shr.u32 	%r1816, %r45, 10;
	xor.b32  	%r1817, %r1814, %r1816;
	xor.b32  	%r1818, %r1817, %r1815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 25;
	shr.b32 	%rhs, %r1283, 7;
	add.u32 	%r1819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 14;
	shr.b32 	%rhs, %r1283, 18;
	add.u32 	%r1820, %lhs, %rhs;
	}
	shr.u32 	%r1821, %r1283, 3;
	xor.b32  	%r1822, %r1819, %r1821;
	xor.b32  	%r1823, %r1822, %r1820;
	add.s32 	%r1824, %r1573, %r1246;
	add.s32 	%r1825, %r1824, %r1818;
	add.s32 	%r49, %r1825, %r1823;
	xor.b32  	%r1826, %r1768, %r1732;
	and.b32  	%r1827, %r47, %r1826;
	xor.b32  	%r1828, %r1827, %r1732;
	add.s32 	%r1829, %r1696, %r1828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 26;
	shr.b32 	%rhs, %r47, 6;
	add.u32 	%r1830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 21;
	shr.b32 	%rhs, %r47, 11;
	add.u32 	%r1831, %lhs, %rhs;
	}
	xor.b32  	%r1832, %r1831, %r1830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 7;
	shr.b32 	%rhs, %r47, 25;
	add.u32 	%r1833, %lhs, %rhs;
	}
	xor.b32  	%r1834, %r1832, %r1833;
	add.s32 	%r1835, %r1829, %r49;
	add.s32 	%r1836, %r1835, %r1834;
	add.s32 	%r1837, %r1836, 1537002063;
	add.s32 	%r50, %r1837, %r1707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 30;
	shr.b32 	%rhs, %r48, 2;
	add.u32 	%r1838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 19;
	shr.b32 	%rhs, %r48, 13;
	add.u32 	%r1839, %lhs, %rhs;
	}
	xor.b32  	%r1840, %r1839, %r1838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 10;
	shr.b32 	%rhs, %r48, 22;
	add.u32 	%r1841, %lhs, %rhs;
	}
	xor.b32  	%r1842, %r1840, %r1841;
	xor.b32  	%r1843, %r48, %r1743;
	xor.b32  	%r1844, %r48, %r1779;
	and.b32  	%r1845, %r1844, %r1843;
	xor.b32  	%r1846, %r1845, %r48;
	add.s32 	%r1847, %r1837, %r1846;
	add.s32 	%r51, %r1847, %r1842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 15;
	shr.b32 	%rhs, %r46, 17;
	add.u32 	%r1848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 13;
	shr.b32 	%rhs, %r46, 19;
	add.u32 	%r1849, %lhs, %rhs;
	}
	shr.u32 	%r1850, %r46, 10;
	xor.b32  	%r1851, %r1848, %r1850;
	xor.b32  	%r1852, %r1851, %r1849;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 25;
	shr.b32 	%rhs, %r1320, 7;
	add.u32 	%r1853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 14;
	shr.b32 	%rhs, %r1320, 18;
	add.u32 	%r1854, %lhs, %rhs;
	}
	shr.u32 	%r1855, %r1320, 3;
	xor.b32  	%r1856, %r1853, %r1855;
	xor.b32  	%r1857, %r1856, %r1854;
	add.s32 	%r1858, %r1610, %r1283;
	add.s32 	%r1859, %r1858, %r1852;
	add.s32 	%r52, %r1859, %r1857;
	xor.b32  	%r1860, %r47, %r1768;
	and.b32  	%r1861, %r50, %r1860;
	xor.b32  	%r1862, %r1861, %r1768;
	add.s32 	%r1863, %r1732, %r1862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r50, 26;
	shr.b32 	%rhs, %r50, 6;
	add.u32 	%r1864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r50, 21;
	shr.b32 	%rhs, %r50, 11;
	add.u32 	%r1865, %lhs, %rhs;
	}
	xor.b32  	%r1866, %r1865, %r1864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r50, 7;
	shr.b32 	%rhs, %r50, 25;
	add.u32 	%r1867, %lhs, %rhs;
	}
	xor.b32  	%r1868, %r1866, %r1867;
	add.s32 	%r1869, %r1863, %r52;
	add.s32 	%r1870, %r1869, %r1868;
	add.s32 	%r1871, %r1870, 1747873779;
	add.s32 	%r53, %r1871, %r1743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 30;
	shr.b32 	%rhs, %r51, 2;
	add.u32 	%r1872, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 19;
	shr.b32 	%rhs, %r51, 13;
	add.u32 	%r1873, %lhs, %rhs;
	}
	xor.b32  	%r1874, %r1873, %r1872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 10;
	shr.b32 	%rhs, %r51, 22;
	add.u32 	%r1875, %lhs, %rhs;
	}
	xor.b32  	%r1876, %r1874, %r1875;
	xor.b32  	%r1877, %r51, %r1779;
	xor.b32  	%r1878, %r51, %r48;
	and.b32  	%r1879, %r1878, %r1877;
	xor.b32  	%r1880, %r1879, %r51;
	add.s32 	%r1881, %r1871, %r1880;
	add.s32 	%r54, %r1881, %r1876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r49, 15;
	shr.b32 	%rhs, %r49, 17;
	add.u32 	%r1882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r49, 13;
	shr.b32 	%rhs, %r49, 19;
	add.u32 	%r1883, %lhs, %rhs;
	}
	shr.u32 	%r1884, %r49, 10;
	xor.b32  	%r1885, %r1882, %r1884;
	xor.b32  	%r1886, %r1885, %r1883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 25;
	shr.b32 	%rhs, %r37, 7;
	add.u32 	%r1887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 14;
	shr.b32 	%rhs, %r37, 18;
	add.u32 	%r1888, %lhs, %rhs;
	}
	shr.u32 	%r1889, %r37, 3;
	xor.b32  	%r1890, %r1887, %r1889;
	xor.b32  	%r1891, %r1890, %r1888;
	add.s32 	%r1892, %r1647, %r1320;
	add.s32 	%r1893, %r1892, %r1886;
	add.s32 	%r55, %r1893, %r1891;
	xor.b32  	%r1894, %r50, %r47;
	and.b32  	%r1895, %r53, %r1894;
	xor.b32  	%r1896, %r1895, %r47;
	add.s32 	%r1897, %r1768, %r1896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 26;
	shr.b32 	%rhs, %r53, 6;
	add.u32 	%r1898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 21;
	shr.b32 	%rhs, %r53, 11;
	add.u32 	%r1899, %lhs, %rhs;
	}
	xor.b32  	%r1900, %r1899, %r1898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 7;
	shr.b32 	%rhs, %r53, 25;
	add.u32 	%r1901, %lhs, %rhs;
	}
	xor.b32  	%r1902, %r1900, %r1901;
	add.s32 	%r1903, %r1897, %r55;
	add.s32 	%r1904, %r1903, %r1902;
	add.s32 	%r1905, %r1904, 1955562222;
	add.s32 	%r56, %r1905, %r1779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 30;
	shr.b32 	%rhs, %r54, 2;
	add.u32 	%r1906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 19;
	shr.b32 	%rhs, %r54, 13;
	add.u32 	%r1907, %lhs, %rhs;
	}
	xor.b32  	%r1908, %r1907, %r1906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 10;
	shr.b32 	%rhs, %r54, 22;
	add.u32 	%r1909, %lhs, %rhs;
	}
	xor.b32  	%r1910, %r1908, %r1909;
	xor.b32  	%r1911, %r54, %r48;
	xor.b32  	%r1912, %r54, %r51;
	and.b32  	%r1913, %r1912, %r1911;
	xor.b32  	%r1914, %r1913, %r54;
	add.s32 	%r1915, %r1905, %r1914;
	add.s32 	%r1916, %r1915, %r1910;
	setp.ne.s32	%p3, %r1916, %r10;
	@%p3 bra 	BB7_9;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 15;
	shr.b32 	%rhs, %r52, 17;
	add.u32 	%r1917, %lhs, %rhs;
	}
	shr.u32 	%r1918, %r52, 10;
	xor.b32  	%r1919, %r1917, %r1918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 13;
	shr.b32 	%rhs, %r52, 19;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r1919, %r1920;
	shr.u32 	%r1922, %r38, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 25;
	shr.b32 	%rhs, %r38, 7;
	add.u32 	%r1923, %lhs, %rhs;
	}
	xor.b32  	%r1924, %r1923, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r38, 14;
	shr.b32 	%rhs, %r38, 18;
	add.u32 	%r1925, %lhs, %rhs;
	}
	xor.b32  	%r1926, %r1924, %r1925;
	add.s32 	%r1927, %r43, %r37;
	add.s32 	%r1928, %r1927, %r1921;
	add.s32 	%r1929, %r1928, %r1926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 21;
	shr.b32 	%rhs, %r56, 11;
	add.u32 	%r1930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 26;
	shr.b32 	%rhs, %r56, 6;
	add.u32 	%r1931, %lhs, %rhs;
	}
	xor.b32  	%r1932, %r1930, %r1931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 7;
	shr.b32 	%rhs, %r56, 25;
	add.u32 	%r1933, %lhs, %rhs;
	}
	xor.b32  	%r1934, %r1932, %r1933;
	xor.b32  	%r1935, %r53, %r50;
	and.b32  	%r1936, %r56, %r1935;
	xor.b32  	%r1937, %r1936, %r50;
	add.s32 	%r1938, %r47, %r1937;
	add.s32 	%r1939, %r1938, %r1929;
	add.s32 	%r1940, %r1939, %r1934;
	add.s32 	%r1941, %r1940, 2024104815;
	add.s32 	%r1942, %r1941, %r48;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 19;
	shr.b32 	%rhs, %r10, 13;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 30;
	shr.b32 	%rhs, %r10, 2;
	add.u32 	%r1944, %lhs, %rhs;
	}
	xor.b32  	%r1945, %r1943, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 10;
	shr.b32 	%rhs, %r10, 22;
	add.u32 	%r1946, %lhs, %rhs;
	}
	xor.b32  	%r1947, %r1945, %r1946;
	xor.b32  	%r1948, %r54, %r10;
	xor.b32  	%r1949, %r51, %r10;
	and.b32  	%r1950, %r1948, %r1949;
	xor.b32  	%r1951, %r1950, %r10;
	add.s32 	%r1952, %r1941, %r1951;
	add.s32 	%r1953, %r1952, %r1947;
	shr.u32 	%r1954, %r55, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 15;
	shr.b32 	%rhs, %r55, 17;
	add.u32 	%r1955, %lhs, %rhs;
	}
	xor.b32  	%r1956, %r1955, %r1954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 13;
	shr.b32 	%rhs, %r55, 19;
	add.u32 	%r1957, %lhs, %rhs;
	}
	xor.b32  	%r1958, %r1956, %r1957;
	shr.u32 	%r1959, %r39, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 25;
	shr.b32 	%rhs, %r39, 7;
	add.u32 	%r1960, %lhs, %rhs;
	}
	xor.b32  	%r1961, %r1960, %r1959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r39, 14;
	shr.b32 	%rhs, %r39, 18;
	add.u32 	%r1962, %lhs, %rhs;
	}
	xor.b32  	%r1963, %r1961, %r1962;
	add.s32 	%r1964, %r44, %r38;
	add.s32 	%r1965, %r1964, %r1958;
	add.s32 	%r1966, %r1965, %r1963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1942, 26;
	shr.b32 	%rhs, %r1942, 6;
	add.u32 	%r1967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1942, 21;
	shr.b32 	%rhs, %r1942, 11;
	add.u32 	%r1968, %lhs, %rhs;
	}
	xor.b32  	%r1969, %r1968, %r1967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1942, 7;
	shr.b32 	%rhs, %r1942, 25;
	add.u32 	%r1970, %lhs, %rhs;
	}
	xor.b32  	%r1971, %r1969, %r1970;
	xor.b32  	%r1972, %r56, %r53;
	and.b32  	%r1973, %r1942, %r1972;
	xor.b32  	%r1974, %r1973, %r53;
	add.s32 	%r1975, %r50, %r1974;
	add.s32 	%r1976, %r1975, %r1966;
	add.s32 	%r1977, %r1976, %r1971;
	add.s32 	%r1978, %r1977, -2067236844;
	add.s32 	%r1979, %r1978, %r51;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1953, 30;
	shr.b32 	%rhs, %r1953, 2;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1953, 19;
	shr.b32 	%rhs, %r1953, 13;
	add.u32 	%r1981, %lhs, %rhs;
	}
	xor.b32  	%r1982, %r1981, %r1980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1953, 10;
	shr.b32 	%rhs, %r1953, 22;
	add.u32 	%r1983, %lhs, %rhs;
	}
	xor.b32  	%r1984, %r1982, %r1983;
	xor.b32  	%r1985, %r1953, %r54;
	xor.b32  	%r1986, %r1953, %r10;
	and.b32  	%r1987, %r1986, %r1985;
	xor.b32  	%r1988, %r1987, %r1953;
	add.s32 	%r1989, %r1978, %r1988;
	add.s32 	%r1990, %r1989, %r1984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 15;
	shr.b32 	%rhs, %r1929, 17;
	add.u32 	%r1991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 13;
	shr.b32 	%rhs, %r1929, 19;
	add.u32 	%r1992, %lhs, %rhs;
	}
	shr.u32 	%r1993, %r1929, 10;
	xor.b32  	%r1994, %r1991, %r1993;
	xor.b32  	%r1995, %r1994, %r1992;
	shr.u32 	%r1996, %r40, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 25;
	shr.b32 	%rhs, %r40, 7;
	add.u32 	%r1997, %lhs, %rhs;
	}
	xor.b32  	%r1998, %r1997, %r1996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r40, 14;
	shr.b32 	%rhs, %r40, 18;
	add.u32 	%r1999, %lhs, %rhs;
	}
	xor.b32  	%r2000, %r1998, %r1999;
	add.s32 	%r2001, %r45, %r39;
	add.s32 	%r2002, %r2001, %r1995;
	add.s32 	%r2003, %r2002, %r2000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 26;
	shr.b32 	%rhs, %r1979, 6;
	add.u32 	%r2004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 21;
	shr.b32 	%rhs, %r1979, 11;
	add.u32 	%r2005, %lhs, %rhs;
	}
	xor.b32  	%r2006, %r2005, %r2004;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 7;
	shr.b32 	%rhs, %r1979, 25;
	add.u32 	%r2007, %lhs, %rhs;
	}
	xor.b32  	%r2008, %r2006, %r2007;
	xor.b32  	%r2009, %r1942, %r56;
	and.b32  	%r2010, %r1979, %r2009;
	xor.b32  	%r2011, %r2010, %r56;
	add.s32 	%r2012, %r53, %r2011;
	add.s32 	%r2013, %r2012, %r2003;
	add.s32 	%r2014, %r2013, %r2008;
	add.s32 	%r2015, %r2014, -1933114872;
	add.s32 	%r2016, %r2015, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 30;
	shr.b32 	%rhs, %r1990, 2;
	add.u32 	%r2017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 19;
	shr.b32 	%rhs, %r1990, 13;
	add.u32 	%r2018, %lhs, %rhs;
	}
	xor.b32  	%r2019, %r2018, %r2017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 10;
	shr.b32 	%rhs, %r1990, 22;
	add.u32 	%r2020, %lhs, %rhs;
	}
	xor.b32  	%r2021, %r2019, %r2020;
	xor.b32  	%r2022, %r1990, %r10;
	xor.b32  	%r2023, %r1990, %r1953;
	and.b32  	%r2024, %r2023, %r2022;
	xor.b32  	%r2025, %r2024, %r1990;
	add.s32 	%r2026, %r2015, %r2025;
	add.s32 	%r2027, %r2026, %r2021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 15;
	shr.b32 	%rhs, %r1966, 17;
	add.u32 	%r2028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 13;
	shr.b32 	%rhs, %r1966, 19;
	add.u32 	%r2029, %lhs, %rhs;
	}
	shr.u32 	%r2030, %r1966, 10;
	xor.b32  	%r2031, %r2028, %r2030;
	xor.b32  	%r2032, %r2031, %r2029;
	shr.u32 	%r2033, %r41, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 25;
	shr.b32 	%rhs, %r41, 7;
	add.u32 	%r2034, %lhs, %rhs;
	}
	xor.b32  	%r2035, %r2034, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 14;
	shr.b32 	%rhs, %r41, 18;
	add.u32 	%r2036, %lhs, %rhs;
	}
	xor.b32  	%r2037, %r2035, %r2036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2016, 26;
	shr.b32 	%rhs, %r2016, 6;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2016, 21;
	shr.b32 	%rhs, %r2016, 11;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2039, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2016, 7;
	shr.b32 	%rhs, %r2016, 25;
	add.u32 	%r2041, %lhs, %rhs;
	}
	xor.b32  	%r2042, %r2040, %r2041;
	xor.b32  	%r2043, %r1979, %r1942;
	and.b32  	%r2044, %r2016, %r2043;
	xor.b32  	%r2045, %r2044, %r1942;
	add.s32 	%r2046, %r40, %r46;
	add.s32 	%r2047, %r2046, %r56;
	add.s32 	%r2048, %r2047, %r2045;
	add.s32 	%r2049, %r2048, %r2032;
	add.s32 	%r2050, %r2049, %r2037;
	add.s32 	%r2051, %r2050, %r2042;
	add.s32 	%r2052, %r2051, -1866530822;
	add.s32 	%r2053, %r2052, %r10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 30;
	shr.b32 	%rhs, %r2027, 2;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 19;
	shr.b32 	%rhs, %r2027, 13;
	add.u32 	%r2055, %lhs, %rhs;
	}
	xor.b32  	%r2056, %r2055, %r2054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 10;
	shr.b32 	%rhs, %r2027, 22;
	add.u32 	%r2057, %lhs, %rhs;
	}
	xor.b32  	%r2058, %r2056, %r2057;
	xor.b32  	%r2059, %r2027, %r1953;
	xor.b32  	%r2060, %r2027, %r1990;
	and.b32  	%r2061, %r2060, %r2059;
	xor.b32  	%r2062, %r2061, %r2027;
	add.s32 	%r2063, %r2052, %r2062;
	add.s32 	%r2064, %r2063, %r2058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 15;
	shr.b32 	%rhs, %r2003, 17;
	add.u32 	%r2065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 13;
	shr.b32 	%rhs, %r2003, 19;
	add.u32 	%r2066, %lhs, %rhs;
	}
	shr.u32 	%r2067, %r2003, 10;
	xor.b32  	%r2068, %r2065, %r2067;
	xor.b32  	%r2069, %r2068, %r2066;
	shr.u32 	%r2070, %r42, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 25;
	shr.b32 	%rhs, %r42, 7;
	add.u32 	%r2071, %lhs, %rhs;
	}
	xor.b32  	%r2072, %r2071, %r2070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r42, 14;
	shr.b32 	%rhs, %r42, 18;
	add.u32 	%r2073, %lhs, %rhs;
	}
	xor.b32  	%r2074, %r2072, %r2073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 26;
	shr.b32 	%rhs, %r2053, 6;
	add.u32 	%r2075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 21;
	shr.b32 	%rhs, %r2053, 11;
	add.u32 	%r2076, %lhs, %rhs;
	}
	xor.b32  	%r2077, %r2076, %r2075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 7;
	shr.b32 	%rhs, %r2053, 25;
	add.u32 	%r2078, %lhs, %rhs;
	}
	xor.b32  	%r2079, %r2077, %r2078;
	xor.b32  	%r2080, %r2016, %r1979;
	and.b32  	%r2081, %r2053, %r2080;
	xor.b32  	%r2082, %r2081, %r1979;
	add.s32 	%r2083, %r41, %r49;
	add.s32 	%r2084, %r2083, %r1942;
	add.s32 	%r2085, %r2084, %r2082;
	add.s32 	%r2086, %r2085, %r2069;
	add.s32 	%r2087, %r2086, %r2074;
	add.s32 	%r2088, %r2087, %r2079;
	add.s32 	%r2089, %r2088, -1538233109;
	add.s32 	%r2090, %r2089, %r1953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2064, 30;
	shr.b32 	%rhs, %r2064, 2;
	add.u32 	%r2091, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2064, 19;
	shr.b32 	%rhs, %r2064, 13;
	add.u32 	%r2092, %lhs, %rhs;
	}
	xor.b32  	%r2093, %r2092, %r2091;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2064, 10;
	shr.b32 	%rhs, %r2064, 22;
	add.u32 	%r2094, %lhs, %rhs;
	}
	xor.b32  	%r2095, %r2093, %r2094;
	xor.b32  	%r2096, %r2064, %r1990;
	xor.b32  	%r2097, %r2064, %r2027;
	and.b32  	%r2098, %r2097, %r2096;
	xor.b32  	%r2099, %r2098, %r2064;
	add.s32 	%r2100, %r2089, %r2099;
	add.s32 	%r2101, %r2100, %r2095;
	setp.eq.s32	%p4, %r2064, %r6;
	setp.eq.s32	%p5, %r2053, %r9;
	and.pred  	%p6, %p4, %p5;
	setp.eq.s32	%p7, %r2101, %r7;
	and.pred  	%p8, %p6, %p7;
	setp.eq.s32	%p9, %r2090, %r8;
	and.pred  	%p10, %p8, %p9;
	@!%p10 bra 	BB7_9;
	bra.uni 	BB7_5;

BB7_5:
	ld.param.u64 	%rd22, [m01400_s08_param_16];
	mul.wide.u32 	%rd17, %r62, 4;
	add.s64 	%rd18, %rd22, %rd17;
	atom.global.add.u32 	%r2102, [%rd18], 1;
	setp.ne.s32	%p11, %r2102, 0;
	@%p11 bra 	BB7_9;

	ld.param.u32 	%r2109, [m01400_s08_param_31];
	atom.global.add.u32 	%r57, [%rd7], 1;
	setp.lt.u32	%p12, %r57, %r2109;
	@%p12 bra 	BB7_8;
	bra.uni 	BB7_7;

BB7_8:
	ld.param.u32 	%r2110, [m01400_s08_param_27];
	ld.param.u64 	%rd23, [m01400_s08_param_14];
	mul.wide.u32 	%rd19, %r57, 24;
	add.s64 	%rd20, %rd23, %rd19;
	mov.u32 	%r2104, 0;
	st.global.v2.u32 	[%rd20+16], {%r2104, %r62};
	st.global.v2.u32 	[%rd20+8], {%r2111, %r2110};
	st.global.u64 	[%rd20], %rd1;
	bra.uni 	BB7_9;

BB7_7:
	atom.global.add.u32 	%r2103, [%rd7], -1;

BB7_9:
	ld.param.u32 	%r2105, [m01400_s08_param_30];
	add.s32 	%r2111, %r2111, 1;
	setp.lt.u32	%p13, %r2111, %r2105;
	@%p13 bra 	BB7_3;

BB7_10:
	ret;
}

	// .globl	m01400_s16
.entry m01400_s16(
	.param .u64 .ptr .global .align 4 m01400_s16_param_0,
	.param .u64 .ptr .global .align 4 m01400_s16_param_1,
	.param .u64 .ptr .global .align 4 m01400_s16_param_2,
	.param .u64 .ptr .const .align 4 m01400_s16_param_3,
	.param .u64 .ptr .global .align 1 m01400_s16_param_4,
	.param .u64 .ptr .global .align 1 m01400_s16_param_5,
	.param .u64 .ptr .global .align 4 m01400_s16_param_6,
	.param .u64 .ptr .global .align 4 m01400_s16_param_7,
	.param .u64 .ptr .global .align 4 m01400_s16_param_8,
	.param .u64 .ptr .global .align 4 m01400_s16_param_9,
	.param .u64 .ptr .global .align 4 m01400_s16_param_10,
	.param .u64 .ptr .global .align 4 m01400_s16_param_11,
	.param .u64 .ptr .global .align 4 m01400_s16_param_12,
	.param .u64 .ptr .global .align 4 m01400_s16_param_13,
	.param .u64 .ptr .global .align 8 m01400_s16_param_14,
	.param .u64 .ptr .global .align 4 m01400_s16_param_15,
	.param .u64 .ptr .global .align 4 m01400_s16_param_16,
	.param .u64 .ptr .global .align 4 m01400_s16_param_17,
	.param .u64 .ptr .global .align 1 m01400_s16_param_18,
	.param .u64 .ptr .global .align 4 m01400_s16_param_19,
	.param .u64 .ptr .global .align 16 m01400_s16_param_20,
	.param .u64 .ptr .global .align 16 m01400_s16_param_21,
	.param .u64 .ptr .global .align 16 m01400_s16_param_22,
	.param .u64 .ptr .global .align 16 m01400_s16_param_23,
	.param .u32 m01400_s16_param_24,
	.param .u32 m01400_s16_param_25,
	.param .u32 m01400_s16_param_26,
	.param .u32 m01400_s16_param_27,
	.param .u32 m01400_s16_param_28,
	.param .u32 m01400_s16_param_29,
	.param .u32 m01400_s16_param_30,
	.param .u32 m01400_s16_param_31,
	.param .u32 m01400_s16_param_32,
	.param .u32 m01400_s16_param_33,
	.param .u64 m01400_s16_param_34
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<2182>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [m01400_s16_param_0];
	ld.param.u64 	%rd5, [m01400_s16_param_15];
	ld.param.u64 	%rd7, [m01400_s16_param_19];
	ld.param.u32 	%r75, [m01400_s16_param_30];
	ld.param.u32 	%r77, [m01400_s16_param_32];
	ld.param.u64 	%rd8, [m01400_s16_param_34];
	mov.b32	%r78, %envreg3;
	mov.u32 	%r79, %ctaid.x;
	mov.u32 	%r80, %ntid.x;
	mad.lo.s32 	%r81, %r79, %r80, %r78;
	mov.u32 	%r82, %tid.x;
	add.s32 	%r1, %r81, %r82;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB8_10;

	mul.wide.s32 	%rd9, %r1, 260;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r2, [%rd10+28];
	ld.global.u32 	%r3, [%rd10+36];
	ld.global.u32 	%r4, [%rd10+44];
	ld.global.u32 	%r5, [%rd10+52];
	ld.global.u32 	%r6, [%rd10+56];
	ld.global.u32 	%r7, [%rd10+60];
	mul.wide.u32 	%rd11, %r77, 32;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r83, [%rd12+4];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 30;
	shr.b32 	%rhs, %r83, 2;
	add.u32 	%r84, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 19;
	shr.b32 	%rhs, %r83, 13;
	add.u32 	%r85, %lhs, %rhs;
	}
	xor.b32  	%r86, %r85, %r84;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 10;
	shr.b32 	%rhs, %r83, 22;
	add.u32 	%r87, %lhs, %rhs;
	}
	xor.b32  	%r88, %r86, %r87;
	ld.global.u32 	%r8, [%rd12+12];
	xor.b32  	%r89, %r8, %r83;
	ld.global.u32 	%r9, [%rd12+8];
	xor.b32  	%r90, %r9, %r83;
	and.b32  	%r91, %r89, %r90;
	xor.b32  	%r92, %r91, %r83;
	ld.global.u32 	%r93, [%rd12+16];
	ld.global.u32 	%r94, [%rd12];
	sub.s32 	%r95, %r93, %r94;
	add.s32 	%r96, %r95, %r92;
	add.s32 	%r97, %r96, %r88;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 30;
	shr.b32 	%rhs, %r9, 2;
	add.u32 	%r98, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 19;
	shr.b32 	%rhs, %r9, 13;
	add.u32 	%r99, %lhs, %rhs;
	}
	xor.b32  	%r100, %r99, %r98;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 10;
	shr.b32 	%rhs, %r9, 22;
	add.u32 	%r101, %lhs, %rhs;
	}
	xor.b32  	%r102, %r100, %r101;
	xor.b32  	%r103, %r97, %r9;
	xor.b32  	%r104, %r8, %r9;
	and.b32  	%r105, %r103, %r104;
	xor.b32  	%r106, %r105, %r9;
	ld.global.u32 	%r107, [%rd12+20];
	sub.s32 	%r108, %r107, %r83;
	add.s32 	%r109, %r108, %r102;
	add.s32 	%r110, %r109, %r106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 30;
	shr.b32 	%rhs, %r8, 2;
	add.u32 	%r111, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 19;
	shr.b32 	%rhs, %r8, 13;
	add.u32 	%r112, %lhs, %rhs;
	}
	xor.b32  	%r113, %r112, %r111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 10;
	shr.b32 	%rhs, %r8, 22;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r115, %r113, %r114;
	xor.b32  	%r116, %r110, %r8;
	xor.b32  	%r117, %r97, %r8;
	and.b32  	%r118, %r116, %r117;
	xor.b32  	%r119, %r118, %r8;
	ld.global.u32 	%r10, [%rd12+24];
	sub.s32 	%r120, %r10, %r9;
	add.s32 	%r121, %r120, %r115;
	add.s32 	%r122, %r121, %r119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 30;
	shr.b32 	%rhs, %r97, 2;
	add.u32 	%r123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 19;
	shr.b32 	%rhs, %r97, 13;
	add.u32 	%r124, %lhs, %rhs;
	}
	xor.b32  	%r125, %r124, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 10;
	shr.b32 	%rhs, %r97, 22;
	add.u32 	%r126, %lhs, %rhs;
	}
	xor.b32  	%r127, %r125, %r126;
	xor.b32  	%r128, %r122, %r97;
	xor.b32  	%r129, %r110, %r97;
	and.b32  	%r130, %r128, %r129;
	xor.b32  	%r131, %r130, %r97;
	ld.global.u32 	%r11, [%rd12+28];
	sub.s32 	%r132, %r11, %r8;
	add.s32 	%r133, %r132, %r127;
	add.s32 	%r12, %r133, %r131;
	setp.eq.s32	%p2, %r75, 0;
	@%p2 bra 	BB8_10;

	ld.global.u32 	%r13, [%rd10];
	ld.global.u32 	%r135, [%rd10+4];
	ld.global.u32 	%r136, [%rd10+8];
	ld.global.u32 	%r137, [%rd10+12];
	ld.global.u32 	%r138, [%rd10+16];
	ld.global.u32 	%r139, [%rd10+20];
	ld.global.u32 	%r140, [%rd10+24];
	ld.global.u32 	%r141, [%rd10+32];
	ld.global.u32 	%r142, [%rd10+40];
	ld.global.u32 	%r143, [%rd10+48];
	mov.u32 	%r144, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r144, 26;
	shr.b32 	%rhs, %r144, 6;
	add.u32 	%r145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r144, 21;
	shr.b32 	%rhs, %r144, 11;
	add.u32 	%r146, %lhs, %rhs;
	}
	xor.b32  	%r147, %r146, %r145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r144, 7;
	shr.b32 	%rhs, %r144, 25;
	add.u32 	%r148, %lhs, %rhs;
	}
	xor.b32  	%r14, %r147, %r148;
	mov.u32 	%r149, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 19;
	shr.b32 	%rhs, %r149, 13;
	add.u32 	%r150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 30;
	shr.b32 	%rhs, %r149, 2;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r152, %r150, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 10;
	shr.b32 	%rhs, %r149, 22;
	add.u32 	%r153, %lhs, %rhs;
	}
	xor.b32  	%r15, %r152, %r153;
	add.s32 	%r16, %r135, -1866785220;
	add.s32 	%r18, %r137, 985935396;
	add.s32 	%r20, %r139, 1508970993;
	shr.u32 	%r154, %r6, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 15;
	shr.b32 	%rhs, %r6, 17;
	add.u32 	%r155, %lhs, %rhs;
	}
	xor.b32  	%r156, %r155, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 13;
	shr.b32 	%rhs, %r6, 19;
	add.u32 	%r157, %lhs, %rhs;
	}
	xor.b32  	%r25, %r156, %r157;
	shr.u32 	%r158, %r135, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 25;
	shr.b32 	%rhs, %r135, 7;
	add.u32 	%r159, %lhs, %rhs;
	}
	xor.b32  	%r160, %r159, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 14;
	shr.b32 	%rhs, %r135, 18;
	add.u32 	%r161, %lhs, %rhs;
	}
	xor.b32  	%r26, %r160, %r161;
	shr.u32 	%r162, %r7, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 15;
	shr.b32 	%rhs, %r7, 17;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r164, %r163, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 13;
	shr.b32 	%rhs, %r7, 19;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r164, %r165;
	shr.u32 	%r167, %r136, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r136, 25;
	shr.b32 	%rhs, %r136, 7;
	add.u32 	%r168, %lhs, %rhs;
	}
	xor.b32  	%r169, %r168, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r136, 14;
	shr.b32 	%rhs, %r136, 18;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r171, %r169, %r170;
	add.s32 	%r172, %r142, %r135;
	add.s32 	%r173, %r172, %r166;
	add.s32 	%r27, %r173, %r171;
	shr.u32 	%r174, %r137, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r137, 25;
	shr.b32 	%rhs, %r137, 7;
	add.u32 	%r175, %lhs, %rhs;
	}
	xor.b32  	%r176, %r175, %r174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r137, 14;
	shr.b32 	%rhs, %r137, 18;
	add.u32 	%r177, %lhs, %rhs;
	}
	xor.b32  	%r28, %r176, %r177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 15;
	shr.b32 	%rhs, %r27, 17;
	add.u32 	%r178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 13;
	shr.b32 	%rhs, %r27, 19;
	add.u32 	%r179, %lhs, %rhs;
	}
	shr.u32 	%r180, %r27, 10;
	xor.b32  	%r181, %r178, %r180;
	xor.b32  	%r182, %r181, %r179;
	shr.u32 	%r183, %r138, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r138, 25;
	shr.b32 	%rhs, %r138, 7;
	add.u32 	%r184, %lhs, %rhs;
	}
	xor.b32  	%r185, %r184, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r138, 14;
	shr.b32 	%rhs, %r138, 18;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r187, %r185, %r186;
	add.s32 	%r188, %r143, %r137;
	add.s32 	%r189, %r188, %r182;
	add.s32 	%r30, %r189, %r187;
	shr.u32 	%r190, %r139, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r139, 25;
	shr.b32 	%rhs, %r139, 7;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r192, %r191, %r190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r139, 14;
	shr.b32 	%rhs, %r139, 18;
	add.u32 	%r193, %lhs, %rhs;
	}
	xor.b32  	%r31, %r192, %r193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 15;
	shr.b32 	%rhs, %r30, 17;
	add.u32 	%r194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 13;
	shr.b32 	%rhs, %r30, 19;
	add.u32 	%r195, %lhs, %rhs;
	}
	shr.u32 	%r196, %r30, 10;
	xor.b32  	%r197, %r194, %r196;
	xor.b32  	%r198, %r197, %r195;
	shr.u32 	%r199, %r140, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r140, 25;
	shr.b32 	%rhs, %r140, 7;
	add.u32 	%r200, %lhs, %rhs;
	}
	xor.b32  	%r201, %r200, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r140, 14;
	shr.b32 	%rhs, %r140, 18;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r203, %r201, %r202;
	add.s32 	%r204, %r6, %r139;
	add.s32 	%r205, %r204, %r198;
	add.s32 	%r33, %r205, %r203;
	shr.u32 	%r206, %r2, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r208, %r207, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r209, %lhs, %rhs;
	}
	xor.b32  	%r34, %r208, %r209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 15;
	shr.b32 	%rhs, %r33, 17;
	add.u32 	%r210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 13;
	shr.b32 	%rhs, %r33, 19;
	add.u32 	%r211, %lhs, %rhs;
	}
	shr.u32 	%r212, %r33, 10;
	xor.b32  	%r213, %r210, %r212;
	xor.b32  	%r36, %r213, %r211;
	shr.u32 	%r214, %r141, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r141, 25;
	shr.b32 	%rhs, %r141, 7;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r216, %r215, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r141, 14;
	shr.b32 	%rhs, %r141, 18;
	add.u32 	%r217, %lhs, %rhs;
	}
	xor.b32  	%r37, %r216, %r217;
	shr.u32 	%r218, %r3, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 25;
	shr.b32 	%rhs, %r3, 7;
	add.u32 	%r219, %lhs, %rhs;
	}
	xor.b32  	%r220, %r219, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 14;
	shr.b32 	%rhs, %r3, 18;
	add.u32 	%r221, %lhs, %rhs;
	}
	xor.b32  	%r38, %r220, %r221;
	shr.u32 	%r222, %r142, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r142, 25;
	shr.b32 	%rhs, %r142, 7;
	add.u32 	%r223, %lhs, %rhs;
	}
	xor.b32  	%r224, %r223, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r142, 14;
	shr.b32 	%rhs, %r142, 18;
	add.u32 	%r225, %lhs, %rhs;
	}
	xor.b32  	%r40, %r224, %r225;
	shr.u32 	%r226, %r4, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 25;
	shr.b32 	%rhs, %r4, 7;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r228, %r227, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 14;
	shr.b32 	%rhs, %r4, 18;
	add.u32 	%r229, %lhs, %rhs;
	}
	xor.b32  	%r41, %r228, %r229;
	shr.u32 	%r230, %r143, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 25;
	shr.b32 	%rhs, %r143, 7;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r232, %r231, %r230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 14;
	shr.b32 	%rhs, %r143, 18;
	add.u32 	%r233, %lhs, %rhs;
	}
	xor.b32  	%r43, %r232, %r233;
	shr.u32 	%r234, %r5, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 25;
	shr.b32 	%rhs, %r5, 7;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r236, %r235, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 14;
	shr.b32 	%rhs, %r5, 18;
	add.u32 	%r237, %lhs, %rhs;
	}
	xor.b32  	%r44, %r236, %r237;
	shr.u32 	%r238, %r6, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 25;
	shr.b32 	%rhs, %r6, 7;
	add.u32 	%r239, %lhs, %rhs;
	}
	xor.b32  	%r240, %r239, %r238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 14;
	shr.b32 	%rhs, %r6, 18;
	add.u32 	%r241, %lhs, %rhs;
	}
	xor.b32  	%r46, %r240, %r241;
	shr.u32 	%r242, %r7, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 25;
	shr.b32 	%rhs, %r7, 7;
	add.u32 	%r243, %lhs, %rhs;
	}
	xor.b32  	%r244, %r243, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 14;
	shr.b32 	%rhs, %r7, 18;
	add.u32 	%r245, %lhs, %rhs;
	}
	xor.b32  	%r47, %r244, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 25;
	shr.b32 	%rhs, %r27, 7;
	add.u32 	%r246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 14;
	shr.b32 	%rhs, %r27, 18;
	add.u32 	%r247, %lhs, %rhs;
	}
	shr.u32 	%r248, %r27, 3;
	xor.b32  	%r249, %r246, %r248;
	xor.b32  	%r48, %r249, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 25;
	shr.b32 	%rhs, %r30, 7;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 14;
	shr.b32 	%rhs, %r30, 18;
	add.u32 	%r251, %lhs, %rhs;
	}
	shr.u32 	%r252, %r30, 3;
	xor.b32  	%r253, %r250, %r252;
	xor.b32  	%r49, %r253, %r251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 25;
	shr.b32 	%rhs, %r33, 7;
	add.u32 	%r254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r33, 14;
	shr.b32 	%rhs, %r33, 18;
	add.u32 	%r255, %lhs, %rhs;
	}
	shr.u32 	%r256, %r33, 3;
	xor.b32  	%r257, %r254, %r256;
	xor.b32  	%r50, %r257, %r255;
	mov.u32 	%r2181, 0;

BB8_3:
	add.s32 	%r2178, %r33, %r143;
	add.s32 	%r2177, %r30, %r142;
	add.s32 	%r2176, %r27, %r141;
	add.s32 	%r2175, %r7, %r140;
	add.s32 	%r2174, %r5, %r138;
	add.s32 	%r2173, %r4, %r136;
	add.s32 	%r2172, %r143, 1925078388;
	add.s32 	%r2171, %r142, 607225278;
	add.s32 	%r2170, %r141, -670586216;
	add.s32 	%r2169, %r140, -1841331548;
	add.s32 	%r2168, %r138, 961987163;
	add.s32 	%r2167, %r136, 1355179099;
	ld.param.u64 	%rd21, [m01400_s16_param_3];
	mul.wide.u32 	%rd15, %r2181, 4;
	add.s64 	%rd16, %rd21, %rd15;
	ld.const.u32 	%r258, [%rd16];
	or.b32  	%r259, %r258, %r13;
	add.s32 	%r260, %r259, %r14;
	add.s32 	%r261, %r260, %r15;
	add.s32 	%r262, %r260, 1665186679;
	add.s32 	%r263, %r261, -127882076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 26;
	shr.b32 	%rhs, %r262, 6;
	add.u32 	%r264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 21;
	shr.b32 	%rhs, %r262, 11;
	add.u32 	%r265, %lhs, %rhs;
	}
	xor.b32  	%r266, %r265, %r264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 7;
	shr.b32 	%rhs, %r262, 25;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r268, %r266, %r267;
	and.b32  	%r269, %r262, -905233677;
	xor.b32  	%r270, %r269, -1694144372;
	add.s32 	%r271, %r16, %r270;
	add.s32 	%r272, %r271, %r268;
	add.s32 	%r273, %r272, 1013904242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 30;
	shr.b32 	%rhs, %r263, 2;
	add.u32 	%r274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 19;
	shr.b32 	%rhs, %r263, 13;
	add.u32 	%r275, %lhs, %rhs;
	}
	xor.b32  	%r276, %r275, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 10;
	shr.b32 	%rhs, %r263, 22;
	add.u32 	%r277, %lhs, %rhs;
	}
	xor.b32  	%r278, %r276, %r277;
	xor.b32  	%r279, %r263, -1150833019;
	xor.b32  	%r280, %r263, 1779033703;
	and.b32  	%r281, %r280, %r279;
	xor.b32  	%r282, %r281, %r263;
	add.s32 	%r283, %r282, %r272;
	add.s32 	%r284, %r283, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 26;
	shr.b32 	%rhs, %r273, 6;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 21;
	shr.b32 	%rhs, %r273, 11;
	add.u32 	%r286, %lhs, %rhs;
	}
	xor.b32  	%r287, %r286, %r285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 7;
	shr.b32 	%rhs, %r273, 25;
	add.u32 	%r288, %lhs, %rhs;
	}
	xor.b32  	%r289, %r287, %r288;
	xor.b32  	%r290, %r262, 1359893119;
	and.b32  	%r291, %r273, %r290;
	xor.b32  	%r292, %r291, 1359893119;
	add.s32 	%r293, %r2167, %r292;
	add.s32 	%r294, %r293, %r289;
	add.s32 	%r295, %r294, -1150833019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 30;
	shr.b32 	%rhs, %r284, 2;
	add.u32 	%r296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 19;
	shr.b32 	%rhs, %r284, 13;
	add.u32 	%r297, %lhs, %rhs;
	}
	xor.b32  	%r298, %r297, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 10;
	shr.b32 	%rhs, %r284, 22;
	add.u32 	%r299, %lhs, %rhs;
	}
	xor.b32  	%r300, %r298, %r299;
	xor.b32  	%r301, %r284, 1779033703;
	xor.b32  	%r302, %r284, %r263;
	and.b32  	%r303, %r302, %r301;
	xor.b32  	%r304, %r303, %r284;
	add.s32 	%r305, %r304, %r294;
	add.s32 	%r306, %r305, %r300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 26;
	shr.b32 	%rhs, %r295, 6;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 21;
	shr.b32 	%rhs, %r295, 11;
	add.u32 	%r308, %lhs, %rhs;
	}
	xor.b32  	%r309, %r308, %r307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 7;
	shr.b32 	%rhs, %r295, 25;
	add.u32 	%r310, %lhs, %rhs;
	}
	xor.b32  	%r311, %r309, %r310;
	xor.b32  	%r312, %r273, %r262;
	and.b32  	%r313, %r295, %r312;
	xor.b32  	%r314, %r313, %r262;
	add.s32 	%r315, %r18, %r314;
	add.s32 	%r316, %r315, %r311;
	add.s32 	%r317, %r316, 1779033703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 30;
	shr.b32 	%rhs, %r306, 2;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 19;
	shr.b32 	%rhs, %r306, 13;
	add.u32 	%r319, %lhs, %rhs;
	}
	xor.b32  	%r320, %r319, %r318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 10;
	shr.b32 	%rhs, %r306, 22;
	add.u32 	%r321, %lhs, %rhs;
	}
	xor.b32  	%r322, %r320, %r321;
	xor.b32  	%r323, %r306, %r263;
	xor.b32  	%r324, %r306, %r284;
	and.b32  	%r325, %r324, %r323;
	xor.b32  	%r326, %r325, %r306;
	add.s32 	%r327, %r326, %r316;
	add.s32 	%r328, %r327, %r322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 26;
	shr.b32 	%rhs, %r317, 6;
	add.u32 	%r329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 21;
	shr.b32 	%rhs, %r317, 11;
	add.u32 	%r330, %lhs, %rhs;
	}
	xor.b32  	%r331, %r330, %r329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 7;
	shr.b32 	%rhs, %r317, 25;
	add.u32 	%r332, %lhs, %rhs;
	}
	xor.b32  	%r333, %r331, %r332;
	xor.b32  	%r334, %r295, %r273;
	and.b32  	%r335, %r317, %r334;
	xor.b32  	%r336, %r335, %r273;
	add.s32 	%r337, %r2168, %r262;
	add.s32 	%r338, %r337, %r336;
	add.s32 	%r339, %r338, %r333;
	add.s32 	%r340, %r339, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 30;
	shr.b32 	%rhs, %r328, 2;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 19;
	shr.b32 	%rhs, %r328, 13;
	add.u32 	%r342, %lhs, %rhs;
	}
	xor.b32  	%r343, %r342, %r341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 10;
	shr.b32 	%rhs, %r328, 22;
	add.u32 	%r344, %lhs, %rhs;
	}
	xor.b32  	%r345, %r343, %r344;
	xor.b32  	%r346, %r328, %r284;
	xor.b32  	%r347, %r328, %r306;
	and.b32  	%r348, %r347, %r346;
	xor.b32  	%r349, %r348, %r328;
	add.s32 	%r350, %r349, %r339;
	add.s32 	%r351, %r350, %r345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 26;
	shr.b32 	%rhs, %r340, 6;
	add.u32 	%r352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 21;
	shr.b32 	%rhs, %r340, 11;
	add.u32 	%r353, %lhs, %rhs;
	}
	xor.b32  	%r354, %r353, %r352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 7;
	shr.b32 	%rhs, %r340, 25;
	add.u32 	%r355, %lhs, %rhs;
	}
	xor.b32  	%r356, %r354, %r355;
	xor.b32  	%r357, %r317, %r295;
	and.b32  	%r358, %r340, %r357;
	xor.b32  	%r359, %r358, %r295;
	add.s32 	%r360, %r20, %r273;
	add.s32 	%r361, %r360, %r359;
	add.s32 	%r362, %r361, %r356;
	add.s32 	%r363, %r362, %r284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 30;
	shr.b32 	%rhs, %r351, 2;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 19;
	shr.b32 	%rhs, %r351, 13;
	add.u32 	%r365, %lhs, %rhs;
	}
	xor.b32  	%r366, %r365, %r364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 10;
	shr.b32 	%rhs, %r351, 22;
	add.u32 	%r367, %lhs, %rhs;
	}
	xor.b32  	%r368, %r366, %r367;
	xor.b32  	%r369, %r351, %r306;
	xor.b32  	%r370, %r351, %r328;
	and.b32  	%r371, %r370, %r369;
	xor.b32  	%r372, %r371, %r351;
	add.s32 	%r373, %r372, %r362;
	add.s32 	%r374, %r373, %r368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 26;
	shr.b32 	%rhs, %r363, 6;
	add.u32 	%r375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 21;
	shr.b32 	%rhs, %r363, 11;
	add.u32 	%r376, %lhs, %rhs;
	}
	xor.b32  	%r377, %r376, %r375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 7;
	shr.b32 	%rhs, %r363, 25;
	add.u32 	%r378, %lhs, %rhs;
	}
	xor.b32  	%r379, %r377, %r378;
	xor.b32  	%r380, %r340, %r317;
	and.b32  	%r381, %r363, %r380;
	xor.b32  	%r382, %r381, %r317;
	add.s32 	%r383, %r2169, %r295;
	add.s32 	%r384, %r383, %r382;
	add.s32 	%r385, %r384, %r379;
	add.s32 	%r386, %r385, %r306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 30;
	shr.b32 	%rhs, %r374, 2;
	add.u32 	%r387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 19;
	shr.b32 	%rhs, %r374, 13;
	add.u32 	%r388, %lhs, %rhs;
	}
	xor.b32  	%r389, %r388, %r387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 10;
	shr.b32 	%rhs, %r374, 22;
	add.u32 	%r390, %lhs, %rhs;
	}
	xor.b32  	%r391, %r389, %r390;
	xor.b32  	%r392, %r374, %r328;
	xor.b32  	%r393, %r374, %r351;
	and.b32  	%r394, %r393, %r392;
	xor.b32  	%r395, %r394, %r374;
	add.s32 	%r396, %r395, %r385;
	add.s32 	%r397, %r396, %r391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 26;
	shr.b32 	%rhs, %r386, 6;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 21;
	shr.b32 	%rhs, %r386, 11;
	add.u32 	%r399, %lhs, %rhs;
	}
	xor.b32  	%r400, %r399, %r398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 7;
	shr.b32 	%rhs, %r386, 25;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r400, %r401;
	xor.b32  	%r403, %r363, %r340;
	and.b32  	%r404, %r386, %r403;
	xor.b32  	%r405, %r404, %r340;
	add.s32 	%r406, %r2, %r317;
	add.s32 	%r407, %r406, %r405;
	add.s32 	%r408, %r407, %r402;
	add.s32 	%r409, %r408, -1424204075;
	add.s32 	%r410, %r409, %r328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 30;
	shr.b32 	%rhs, %r397, 2;
	add.u32 	%r411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 19;
	shr.b32 	%rhs, %r397, 13;
	add.u32 	%r412, %lhs, %rhs;
	}
	xor.b32  	%r413, %r412, %r411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 10;
	shr.b32 	%rhs, %r397, 22;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r413, %r414;
	xor.b32  	%r416, %r397, %r351;
	xor.b32  	%r417, %r397, %r374;
	and.b32  	%r418, %r417, %r416;
	xor.b32  	%r419, %r418, %r397;
	add.s32 	%r420, %r419, %r409;
	add.s32 	%r421, %r420, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 26;
	shr.b32 	%rhs, %r410, 6;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 21;
	shr.b32 	%rhs, %r410, 11;
	add.u32 	%r423, %lhs, %rhs;
	}
	xor.b32  	%r424, %r423, %r422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 7;
	shr.b32 	%rhs, %r410, 25;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r424, %r425;
	xor.b32  	%r427, %r386, %r363;
	and.b32  	%r428, %r410, %r427;
	xor.b32  	%r429, %r428, %r363;
	add.s32 	%r430, %r2170, %r340;
	add.s32 	%r431, %r430, %r429;
	add.s32 	%r432, %r431, %r426;
	add.s32 	%r433, %r432, %r351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 30;
	shr.b32 	%rhs, %r421, 2;
	add.u32 	%r434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 19;
	shr.b32 	%rhs, %r421, 13;
	add.u32 	%r435, %lhs, %rhs;
	}
	xor.b32  	%r436, %r435, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 10;
	shr.b32 	%rhs, %r421, 22;
	add.u32 	%r437, %lhs, %rhs;
	}
	xor.b32  	%r438, %r436, %r437;
	xor.b32  	%r439, %r421, %r374;
	xor.b32  	%r440, %r421, %r397;
	and.b32  	%r441, %r440, %r439;
	xor.b32  	%r442, %r441, %r421;
	add.s32 	%r443, %r442, %r432;
	add.s32 	%r444, %r443, %r438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 26;
	shr.b32 	%rhs, %r433, 6;
	add.u32 	%r445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 21;
	shr.b32 	%rhs, %r433, 11;
	add.u32 	%r446, %lhs, %rhs;
	}
	xor.b32  	%r447, %r446, %r445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 7;
	shr.b32 	%rhs, %r433, 25;
	add.u32 	%r448, %lhs, %rhs;
	}
	xor.b32  	%r449, %r447, %r448;
	xor.b32  	%r450, %r410, %r386;
	and.b32  	%r451, %r433, %r450;
	xor.b32  	%r452, %r451, %r386;
	add.s32 	%r453, %r3, %r363;
	add.s32 	%r454, %r453, %r452;
	add.s32 	%r455, %r454, %r449;
	add.s32 	%r456, %r455, 310598401;
	add.s32 	%r457, %r456, %r374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 30;
	shr.b32 	%rhs, %r444, 2;
	add.u32 	%r458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 19;
	shr.b32 	%rhs, %r444, 13;
	add.u32 	%r459, %lhs, %rhs;
	}
	xor.b32  	%r460, %r459, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 10;
	shr.b32 	%rhs, %r444, 22;
	add.u32 	%r461, %lhs, %rhs;
	}
	xor.b32  	%r462, %r460, %r461;
	xor.b32  	%r463, %r444, %r397;
	xor.b32  	%r464, %r444, %r421;
	and.b32  	%r465, %r464, %r463;
	xor.b32  	%r466, %r465, %r444;
	add.s32 	%r467, %r466, %r456;
	add.s32 	%r468, %r467, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 26;
	shr.b32 	%rhs, %r457, 6;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 21;
	shr.b32 	%rhs, %r457, 11;
	add.u32 	%r470, %lhs, %rhs;
	}
	xor.b32  	%r471, %r470, %r469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 7;
	shr.b32 	%rhs, %r457, 25;
	add.u32 	%r472, %lhs, %rhs;
	}
	xor.b32  	%r473, %r471, %r472;
	xor.b32  	%r474, %r433, %r410;
	and.b32  	%r475, %r457, %r474;
	xor.b32  	%r476, %r475, %r410;
	add.s32 	%r477, %r2171, %r386;
	add.s32 	%r478, %r477, %r476;
	add.s32 	%r479, %r478, %r473;
	add.s32 	%r480, %r479, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 30;
	shr.b32 	%rhs, %r468, 2;
	add.u32 	%r481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 19;
	shr.b32 	%rhs, %r468, 13;
	add.u32 	%r482, %lhs, %rhs;
	}
	xor.b32  	%r483, %r482, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 10;
	shr.b32 	%rhs, %r468, 22;
	add.u32 	%r484, %lhs, %rhs;
	}
	xor.b32  	%r485, %r483, %r484;
	xor.b32  	%r486, %r468, %r421;
	xor.b32  	%r487, %r468, %r444;
	and.b32  	%r488, %r487, %r486;
	xor.b32  	%r489, %r488, %r468;
	add.s32 	%r490, %r489, %r479;
	add.s32 	%r491, %r490, %r485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 26;
	shr.b32 	%rhs, %r480, 6;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 21;
	shr.b32 	%rhs, %r480, 11;
	add.u32 	%r493, %lhs, %rhs;
	}
	xor.b32  	%r494, %r493, %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 7;
	shr.b32 	%rhs, %r480, 25;
	add.u32 	%r495, %lhs, %rhs;
	}
	xor.b32  	%r496, %r494, %r495;
	xor.b32  	%r497, %r457, %r433;
	and.b32  	%r498, %r480, %r497;
	xor.b32  	%r499, %r498, %r433;
	add.s32 	%r500, %r4, %r410;
	add.s32 	%r501, %r500, %r499;
	add.s32 	%r502, %r501, %r496;
	add.s32 	%r503, %r502, 1426881987;
	add.s32 	%r504, %r503, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 30;
	shr.b32 	%rhs, %r491, 2;
	add.u32 	%r505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 19;
	shr.b32 	%rhs, %r491, 13;
	add.u32 	%r506, %lhs, %rhs;
	}
	xor.b32  	%r507, %r506, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 10;
	shr.b32 	%rhs, %r491, 22;
	add.u32 	%r508, %lhs, %rhs;
	}
	xor.b32  	%r509, %r507, %r508;
	xor.b32  	%r510, %r491, %r444;
	xor.b32  	%r511, %r491, %r468;
	and.b32  	%r512, %r511, %r510;
	xor.b32  	%r513, %r512, %r491;
	add.s32 	%r514, %r513, %r503;
	add.s32 	%r515, %r514, %r509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 26;
	shr.b32 	%rhs, %r504, 6;
	add.u32 	%r516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 21;
	shr.b32 	%rhs, %r504, 11;
	add.u32 	%r517, %lhs, %rhs;
	}
	xor.b32  	%r518, %r517, %r516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 7;
	shr.b32 	%rhs, %r504, 25;
	add.u32 	%r519, %lhs, %rhs;
	}
	xor.b32  	%r520, %r518, %r519;
	xor.b32  	%r521, %r480, %r457;
	and.b32  	%r522, %r504, %r521;
	xor.b32  	%r523, %r522, %r457;
	add.s32 	%r524, %r2172, %r433;
	add.s32 	%r525, %r524, %r523;
	add.s32 	%r526, %r525, %r520;
	add.s32 	%r527, %r526, %r444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 30;
	shr.b32 	%rhs, %r515, 2;
	add.u32 	%r528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 19;
	shr.b32 	%rhs, %r515, 13;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r529, %r528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 10;
	shr.b32 	%rhs, %r515, 22;
	add.u32 	%r531, %lhs, %rhs;
	}
	xor.b32  	%r532, %r530, %r531;
	xor.b32  	%r533, %r515, %r468;
	xor.b32  	%r534, %r515, %r491;
	and.b32  	%r535, %r534, %r533;
	xor.b32  	%r536, %r535, %r515;
	add.s32 	%r537, %r536, %r526;
	add.s32 	%r538, %r537, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 26;
	shr.b32 	%rhs, %r527, 6;
	add.u32 	%r539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 21;
	shr.b32 	%rhs, %r527, 11;
	add.u32 	%r540, %lhs, %rhs;
	}
	xor.b32  	%r541, %r540, %r539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 7;
	shr.b32 	%rhs, %r527, 25;
	add.u32 	%r542, %lhs, %rhs;
	}
	xor.b32  	%r543, %r541, %r542;
	xor.b32  	%r544, %r504, %r480;
	and.b32  	%r545, %r527, %r544;
	xor.b32  	%r546, %r545, %r480;
	add.s32 	%r547, %r5, %r457;
	add.s32 	%r548, %r547, %r546;
	add.s32 	%r549, %r548, %r543;
	add.s32 	%r550, %r549, -2132889090;
	add.s32 	%r551, %r550, %r468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 30;
	shr.b32 	%rhs, %r538, 2;
	add.u32 	%r552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 19;
	shr.b32 	%rhs, %r538, 13;
	add.u32 	%r553, %lhs, %rhs;
	}
	xor.b32  	%r554, %r553, %r552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 10;
	shr.b32 	%rhs, %r538, 22;
	add.u32 	%r555, %lhs, %rhs;
	}
	xor.b32  	%r556, %r554, %r555;
	xor.b32  	%r557, %r538, %r491;
	xor.b32  	%r558, %r538, %r515;
	and.b32  	%r559, %r558, %r557;
	xor.b32  	%r560, %r559, %r538;
	add.s32 	%r561, %r560, %r550;
	add.s32 	%r562, %r561, %r556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 26;
	shr.b32 	%rhs, %r551, 6;
	add.u32 	%r563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 21;
	shr.b32 	%rhs, %r551, 11;
	add.u32 	%r564, %lhs, %rhs;
	}
	xor.b32  	%r565, %r564, %r563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 7;
	shr.b32 	%rhs, %r551, 25;
	add.u32 	%r566, %lhs, %rhs;
	}
	xor.b32  	%r567, %r565, %r566;
	xor.b32  	%r568, %r527, %r504;
	and.b32  	%r569, %r551, %r568;
	xor.b32  	%r570, %r569, %r504;
	add.s32 	%r571, %r6, %r480;
	add.s32 	%r572, %r571, %r570;
	add.s32 	%r573, %r572, %r567;
	add.s32 	%r574, %r573, -1680079193;
	add.s32 	%r575, %r574, %r491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 30;
	shr.b32 	%rhs, %r562, 2;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 19;
	shr.b32 	%rhs, %r562, 13;
	add.u32 	%r577, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 10;
	shr.b32 	%rhs, %r562, 22;
	add.u32 	%r579, %lhs, %rhs;
	}
	xor.b32  	%r580, %r578, %r579;
	xor.b32  	%r581, %r562, %r515;
	xor.b32  	%r582, %r562, %r538;
	and.b32  	%r583, %r582, %r581;
	xor.b32  	%r584, %r583, %r562;
	add.s32 	%r585, %r584, %r574;
	add.s32 	%r586, %r585, %r580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 26;
	shr.b32 	%rhs, %r575, 6;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 21;
	shr.b32 	%rhs, %r575, 11;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r588, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 7;
	shr.b32 	%rhs, %r575, 25;
	add.u32 	%r590, %lhs, %rhs;
	}
	xor.b32  	%r591, %r589, %r590;
	xor.b32  	%r592, %r551, %r527;
	and.b32  	%r593, %r575, %r592;
	xor.b32  	%r594, %r593, %r527;
	add.s32 	%r595, %r7, %r504;
	add.s32 	%r596, %r595, %r594;
	add.s32 	%r597, %r596, %r591;
	add.s32 	%r598, %r597, -1046744716;
	add.s32 	%r599, %r598, %r515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 30;
	shr.b32 	%rhs, %r586, 2;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 19;
	shr.b32 	%rhs, %r586, 13;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r601, %r600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 10;
	shr.b32 	%rhs, %r586, 22;
	add.u32 	%r603, %lhs, %rhs;
	}
	xor.b32  	%r604, %r602, %r603;
	xor.b32  	%r605, %r586, %r538;
	xor.b32  	%r606, %r586, %r562;
	and.b32  	%r607, %r606, %r605;
	xor.b32  	%r608, %r607, %r586;
	add.s32 	%r609, %r608, %r598;
	add.s32 	%r610, %r609, %r604;
	add.s32 	%r611, %r259, %r3;
	add.s32 	%r612, %r611, %r25;
	add.s32 	%r613, %r612, %r26;
	xor.b32  	%r614, %r575, %r551;
	and.b32  	%r615, %r599, %r614;
	xor.b32  	%r616, %r615, %r551;
	add.s32 	%r617, %r527, %r616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 26;
	shr.b32 	%rhs, %r599, 6;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 21;
	shr.b32 	%rhs, %r599, 11;
	add.u32 	%r619, %lhs, %rhs;
	}
	xor.b32  	%r620, %r619, %r618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 7;
	shr.b32 	%rhs, %r599, 25;
	add.u32 	%r621, %lhs, %rhs;
	}
	xor.b32  	%r622, %r620, %r621;
	add.s32 	%r623, %r617, %r613;
	add.s32 	%r624, %r623, %r622;
	add.s32 	%r625, %r624, -459576895;
	add.s32 	%r626, %r625, %r538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 30;
	shr.b32 	%rhs, %r610, 2;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 19;
	shr.b32 	%rhs, %r610, 13;
	add.u32 	%r628, %lhs, %rhs;
	}
	xor.b32  	%r629, %r628, %r627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 10;
	shr.b32 	%rhs, %r610, 22;
	add.u32 	%r630, %lhs, %rhs;
	}
	xor.b32  	%r631, %r629, %r630;
	xor.b32  	%r632, %r610, %r562;
	xor.b32  	%r633, %r610, %r586;
	and.b32  	%r634, %r633, %r632;
	xor.b32  	%r635, %r634, %r610;
	add.s32 	%r636, %r625, %r635;
	add.s32 	%r637, %r636, %r631;
	xor.b32  	%r638, %r599, %r575;
	and.b32  	%r639, %r626, %r638;
	xor.b32  	%r640, %r639, %r575;
	add.s32 	%r641, %r551, %r640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 26;
	shr.b32 	%rhs, %r626, 6;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 21;
	shr.b32 	%rhs, %r626, 11;
	add.u32 	%r643, %lhs, %rhs;
	}
	xor.b32  	%r644, %r643, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 7;
	shr.b32 	%rhs, %r626, 25;
	add.u32 	%r645, %lhs, %rhs;
	}
	xor.b32  	%r646, %r644, %r645;
	add.s32 	%r647, %r641, %r27;
	add.s32 	%r648, %r647, %r646;
	add.s32 	%r649, %r648, -272742522;
	add.s32 	%r650, %r649, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 30;
	shr.b32 	%rhs, %r637, 2;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 19;
	shr.b32 	%rhs, %r637, 13;
	add.u32 	%r652, %lhs, %rhs;
	}
	xor.b32  	%r653, %r652, %r651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 10;
	shr.b32 	%rhs, %r637, 22;
	add.u32 	%r654, %lhs, %rhs;
	}
	xor.b32  	%r655, %r653, %r654;
	xor.b32  	%r656, %r637, %r586;
	xor.b32  	%r657, %r637, %r610;
	and.b32  	%r658, %r657, %r656;
	xor.b32  	%r659, %r658, %r637;
	add.s32 	%r660, %r649, %r659;
	add.s32 	%r661, %r660, %r655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 15;
	shr.b32 	%rhs, %r613, 17;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 13;
	shr.b32 	%rhs, %r613, 19;
	add.u32 	%r663, %lhs, %rhs;
	}
	shr.u32 	%r664, %r613, 10;
	xor.b32  	%r665, %r662, %r664;
	xor.b32  	%r666, %r665, %r663;
	add.s32 	%r667, %r2173, %r666;
	add.s32 	%r668, %r667, %r28;
	xor.b32  	%r669, %r626, %r599;
	and.b32  	%r670, %r650, %r669;
	xor.b32  	%r671, %r670, %r599;
	add.s32 	%r672, %r575, %r671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 26;
	shr.b32 	%rhs, %r650, 6;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 21;
	shr.b32 	%rhs, %r650, 11;
	add.u32 	%r674, %lhs, %rhs;
	}
	xor.b32  	%r675, %r674, %r673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 7;
	shr.b32 	%rhs, %r650, 25;
	add.u32 	%r676, %lhs, %rhs;
	}
	xor.b32  	%r677, %r675, %r676;
	add.s32 	%r678, %r672, %r668;
	add.s32 	%r679, %r678, %r677;
	add.s32 	%r680, %r679, 264347078;
	add.s32 	%r681, %r680, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 30;
	shr.b32 	%rhs, %r661, 2;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 19;
	shr.b32 	%rhs, %r661, 13;
	add.u32 	%r683, %lhs, %rhs;
	}
	xor.b32  	%r684, %r683, %r682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 10;
	shr.b32 	%rhs, %r661, 22;
	add.u32 	%r685, %lhs, %rhs;
	}
	xor.b32  	%r686, %r684, %r685;
	xor.b32  	%r687, %r661, %r610;
	xor.b32  	%r688, %r661, %r637;
	and.b32  	%r689, %r688, %r687;
	xor.b32  	%r690, %r689, %r661;
	add.s32 	%r691, %r680, %r690;
	add.s32 	%r692, %r691, %r686;
	xor.b32  	%r693, %r650, %r626;
	and.b32  	%r694, %r681, %r693;
	xor.b32  	%r695, %r694, %r626;
	add.s32 	%r696, %r599, %r695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r681, 26;
	shr.b32 	%rhs, %r681, 6;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r681, 21;
	shr.b32 	%rhs, %r681, 11;
	add.u32 	%r698, %lhs, %rhs;
	}
	xor.b32  	%r699, %r698, %r697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r681, 7;
	shr.b32 	%rhs, %r681, 25;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r699, %r700;
	add.s32 	%r702, %r696, %r30;
	add.s32 	%r703, %r702, %r701;
	add.s32 	%r704, %r703, 604807628;
	add.s32 	%r705, %r704, %r610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 30;
	shr.b32 	%rhs, %r692, 2;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 19;
	shr.b32 	%rhs, %r692, 13;
	add.u32 	%r707, %lhs, %rhs;
	}
	xor.b32  	%r708, %r707, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 10;
	shr.b32 	%rhs, %r692, 22;
	add.u32 	%r709, %lhs, %rhs;
	}
	xor.b32  	%r710, %r708, %r709;
	xor.b32  	%r711, %r692, %r637;
	xor.b32  	%r712, %r692, %r661;
	and.b32  	%r713, %r712, %r711;
	xor.b32  	%r714, %r713, %r692;
	add.s32 	%r715, %r704, %r714;
	add.s32 	%r716, %r715, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 15;
	shr.b32 	%rhs, %r668, 17;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 13;
	shr.b32 	%rhs, %r668, 19;
	add.u32 	%r718, %lhs, %rhs;
	}
	shr.u32 	%r719, %r668, 10;
	xor.b32  	%r720, %r717, %r719;
	xor.b32  	%r721, %r720, %r718;
	add.s32 	%r722, %r2174, %r721;
	add.s32 	%r723, %r722, %r31;
	xor.b32  	%r724, %r681, %r650;
	and.b32  	%r725, %r705, %r724;
	xor.b32  	%r726, %r725, %r650;
	add.s32 	%r727, %r626, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 26;
	shr.b32 	%rhs, %r705, 6;
	add.u32 	%r728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 21;
	shr.b32 	%rhs, %r705, 11;
	add.u32 	%r729, %lhs, %rhs;
	}
	xor.b32  	%r730, %r729, %r728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 7;
	shr.b32 	%rhs, %r705, 25;
	add.u32 	%r731, %lhs, %rhs;
	}
	xor.b32  	%r732, %r730, %r731;
	add.s32 	%r733, %r727, %r723;
	add.s32 	%r734, %r733, %r732;
	add.s32 	%r735, %r734, 770255983;
	add.s32 	%r736, %r735, %r637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 30;
	shr.b32 	%rhs, %r716, 2;
	add.u32 	%r737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 19;
	shr.b32 	%rhs, %r716, 13;
	add.u32 	%r738, %lhs, %rhs;
	}
	xor.b32  	%r739, %r738, %r737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 10;
	shr.b32 	%rhs, %r716, 22;
	add.u32 	%r740, %lhs, %rhs;
	}
	xor.b32  	%r741, %r739, %r740;
	xor.b32  	%r742, %r716, %r661;
	xor.b32  	%r743, %r716, %r692;
	and.b32  	%r744, %r743, %r742;
	xor.b32  	%r745, %r744, %r716;
	add.s32 	%r746, %r735, %r745;
	add.s32 	%r747, %r746, %r741;
	xor.b32  	%r748, %r705, %r681;
	and.b32  	%r749, %r736, %r748;
	xor.b32  	%r750, %r749, %r681;
	add.s32 	%r751, %r650, %r750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 26;
	shr.b32 	%rhs, %r736, 6;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 21;
	shr.b32 	%rhs, %r736, 11;
	add.u32 	%r753, %lhs, %rhs;
	}
	xor.b32  	%r754, %r753, %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 7;
	shr.b32 	%rhs, %r736, 25;
	add.u32 	%r755, %lhs, %rhs;
	}
	xor.b32  	%r756, %r754, %r755;
	add.s32 	%r757, %r751, %r33;
	add.s32 	%r758, %r757, %r756;
	add.s32 	%r759, %r758, 1249150122;
	add.s32 	%r760, %r759, %r661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 30;
	shr.b32 	%rhs, %r747, 2;
	add.u32 	%r761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 19;
	shr.b32 	%rhs, %r747, 13;
	add.u32 	%r762, %lhs, %rhs;
	}
	xor.b32  	%r763, %r762, %r761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 10;
	shr.b32 	%rhs, %r747, 22;
	add.u32 	%r764, %lhs, %rhs;
	}
	xor.b32  	%r765, %r763, %r764;
	xor.b32  	%r766, %r747, %r692;
	xor.b32  	%r767, %r747, %r716;
	and.b32  	%r768, %r767, %r766;
	xor.b32  	%r769, %r768, %r747;
	add.s32 	%r770, %r759, %r769;
	add.s32 	%r771, %r770, %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 15;
	shr.b32 	%rhs, %r723, 17;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 13;
	shr.b32 	%rhs, %r723, 19;
	add.u32 	%r773, %lhs, %rhs;
	}
	shr.u32 	%r774, %r723, 10;
	xor.b32  	%r775, %r772, %r774;
	xor.b32  	%r776, %r775, %r773;
	add.s32 	%r777, %r2175, %r776;
	add.s32 	%r778, %r777, %r34;
	xor.b32  	%r779, %r736, %r705;
	and.b32  	%r780, %r760, %r779;
	xor.b32  	%r781, %r780, %r705;
	add.s32 	%r782, %r681, %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 26;
	shr.b32 	%rhs, %r760, 6;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 21;
	shr.b32 	%rhs, %r760, 11;
	add.u32 	%r784, %lhs, %rhs;
	}
	xor.b32  	%r785, %r784, %r783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 7;
	shr.b32 	%rhs, %r760, 25;
	add.u32 	%r786, %lhs, %rhs;
	}
	xor.b32  	%r787, %r785, %r786;
	add.s32 	%r788, %r782, %r778;
	add.s32 	%r789, %r788, %r787;
	add.s32 	%r790, %r789, 1555081692;
	add.s32 	%r791, %r790, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 30;
	shr.b32 	%rhs, %r771, 2;
	add.u32 	%r792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 19;
	shr.b32 	%rhs, %r771, 13;
	add.u32 	%r793, %lhs, %rhs;
	}
	xor.b32  	%r794, %r793, %r792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 10;
	shr.b32 	%rhs, %r771, 22;
	add.u32 	%r795, %lhs, %rhs;
	}
	xor.b32  	%r796, %r794, %r795;
	xor.b32  	%r797, %r771, %r716;
	xor.b32  	%r798, %r771, %r747;
	and.b32  	%r799, %r798, %r797;
	xor.b32  	%r800, %r799, %r771;
	add.s32 	%r801, %r790, %r800;
	add.s32 	%r802, %r801, %r796;
	add.s32 	%r803, %r613, %r2;
	add.s32 	%r804, %r803, %r36;
	add.s32 	%r805, %r804, %r37;
	xor.b32  	%r806, %r760, %r736;
	and.b32  	%r807, %r791, %r806;
	xor.b32  	%r808, %r807, %r736;
	add.s32 	%r809, %r705, %r808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 26;
	shr.b32 	%rhs, %r791, 6;
	add.u32 	%r810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 21;
	shr.b32 	%rhs, %r791, 11;
	add.u32 	%r811, %lhs, %rhs;
	}
	xor.b32  	%r812, %r811, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 7;
	shr.b32 	%rhs, %r791, 25;
	add.u32 	%r813, %lhs, %rhs;
	}
	xor.b32  	%r814, %r812, %r813;
	add.s32 	%r815, %r809, %r805;
	add.s32 	%r816, %r815, %r814;
	add.s32 	%r817, %r816, 1996064986;
	add.s32 	%r818, %r817, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 30;
	shr.b32 	%rhs, %r802, 2;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 19;
	shr.b32 	%rhs, %r802, 13;
	add.u32 	%r820, %lhs, %rhs;
	}
	xor.b32  	%r821, %r820, %r819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 10;
	shr.b32 	%rhs, %r802, 22;
	add.u32 	%r822, %lhs, %rhs;
	}
	xor.b32  	%r823, %r821, %r822;
	xor.b32  	%r824, %r802, %r747;
	xor.b32  	%r825, %r802, %r771;
	and.b32  	%r826, %r825, %r824;
	xor.b32  	%r827, %r826, %r802;
	add.s32 	%r828, %r817, %r827;
	add.s32 	%r829, %r828, %r823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 15;
	shr.b32 	%rhs, %r778, 17;
	add.u32 	%r830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 13;
	shr.b32 	%rhs, %r778, 19;
	add.u32 	%r831, %lhs, %rhs;
	}
	shr.u32 	%r832, %r778, 10;
	xor.b32  	%r833, %r830, %r832;
	xor.b32  	%r834, %r833, %r831;
	add.s32 	%r835, %r2176, %r834;
	add.s32 	%r836, %r835, %r38;
	xor.b32  	%r837, %r791, %r760;
	and.b32  	%r838, %r818, %r837;
	xor.b32  	%r839, %r838, %r760;
	add.s32 	%r840, %r736, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 26;
	shr.b32 	%rhs, %r818, 6;
	add.u32 	%r841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 21;
	shr.b32 	%rhs, %r818, 11;
	add.u32 	%r842, %lhs, %rhs;
	}
	xor.b32  	%r843, %r842, %r841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 7;
	shr.b32 	%rhs, %r818, 25;
	add.u32 	%r844, %lhs, %rhs;
	}
	xor.b32  	%r845, %r843, %r844;
	add.s32 	%r846, %r840, %r836;
	add.s32 	%r847, %r846, %r845;
	add.s32 	%r848, %r847, -1740746414;
	add.s32 	%r849, %r848, %r747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 30;
	shr.b32 	%rhs, %r829, 2;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 19;
	shr.b32 	%rhs, %r829, 13;
	add.u32 	%r851, %lhs, %rhs;
	}
	xor.b32  	%r852, %r851, %r850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 10;
	shr.b32 	%rhs, %r829, 22;
	add.u32 	%r853, %lhs, %rhs;
	}
	xor.b32  	%r854, %r852, %r853;
	xor.b32  	%r855, %r829, %r771;
	xor.b32  	%r856, %r829, %r802;
	and.b32  	%r857, %r856, %r855;
	xor.b32  	%r858, %r857, %r829;
	add.s32 	%r859, %r848, %r858;
	add.s32 	%r860, %r859, %r854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 15;
	shr.b32 	%rhs, %r805, 17;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 13;
	shr.b32 	%rhs, %r805, 19;
	add.u32 	%r862, %lhs, %rhs;
	}
	shr.u32 	%r863, %r805, 10;
	xor.b32  	%r864, %r861, %r863;
	xor.b32  	%r865, %r864, %r862;
	add.s32 	%r866, %r668, %r3;
	add.s32 	%r867, %r866, %r865;
	add.s32 	%r868, %r867, %r40;
	xor.b32  	%r869, %r818, %r791;
	and.b32  	%r870, %r849, %r869;
	xor.b32  	%r871, %r870, %r791;
	add.s32 	%r872, %r760, %r871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 26;
	shr.b32 	%rhs, %r849, 6;
	add.u32 	%r873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 21;
	shr.b32 	%rhs, %r849, 11;
	add.u32 	%r874, %lhs, %rhs;
	}
	xor.b32  	%r875, %r874, %r873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 7;
	shr.b32 	%rhs, %r849, 25;
	add.u32 	%r876, %lhs, %rhs;
	}
	xor.b32  	%r877, %r875, %r876;
	add.s32 	%r878, %r872, %r868;
	add.s32 	%r879, %r878, %r877;
	add.s32 	%r880, %r879, -1473132947;
	add.s32 	%r881, %r880, %r771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 30;
	shr.b32 	%rhs, %r860, 2;
	add.u32 	%r882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 19;
	shr.b32 	%rhs, %r860, 13;
	add.u32 	%r883, %lhs, %rhs;
	}
	xor.b32  	%r884, %r883, %r882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 10;
	shr.b32 	%rhs, %r860, 22;
	add.u32 	%r885, %lhs, %rhs;
	}
	xor.b32  	%r886, %r884, %r885;
	xor.b32  	%r887, %r860, %r802;
	xor.b32  	%r888, %r860, %r829;
	and.b32  	%r889, %r888, %r887;
	xor.b32  	%r890, %r889, %r860;
	add.s32 	%r891, %r880, %r890;
	add.s32 	%r892, %r891, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 15;
	shr.b32 	%rhs, %r836, 17;
	add.u32 	%r893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 13;
	shr.b32 	%rhs, %r836, 19;
	add.u32 	%r894, %lhs, %rhs;
	}
	shr.u32 	%r895, %r836, 10;
	xor.b32  	%r896, %r893, %r895;
	xor.b32  	%r897, %r896, %r894;
	add.s32 	%r898, %r2177, %r897;
	add.s32 	%r899, %r898, %r41;
	xor.b32  	%r900, %r849, %r818;
	and.b32  	%r901, %r881, %r900;
	xor.b32  	%r902, %r901, %r818;
	add.s32 	%r903, %r791, %r902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 26;
	shr.b32 	%rhs, %r881, 6;
	add.u32 	%r904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 21;
	shr.b32 	%rhs, %r881, 11;
	add.u32 	%r905, %lhs, %rhs;
	}
	xor.b32  	%r906, %r905, %r904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 7;
	shr.b32 	%rhs, %r881, 25;
	add.u32 	%r907, %lhs, %rhs;
	}
	xor.b32  	%r908, %r906, %r907;
	add.s32 	%r909, %r903, %r899;
	add.s32 	%r910, %r909, %r908;
	add.s32 	%r911, %r910, -1341970488;
	add.s32 	%r912, %r911, %r802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r892, 30;
	shr.b32 	%rhs, %r892, 2;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r892, 19;
	shr.b32 	%rhs, %r892, 13;
	add.u32 	%r914, %lhs, %rhs;
	}
	xor.b32  	%r915, %r914, %r913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r892, 10;
	shr.b32 	%rhs, %r892, 22;
	add.u32 	%r916, %lhs, %rhs;
	}
	xor.b32  	%r917, %r915, %r916;
	xor.b32  	%r918, %r892, %r829;
	xor.b32  	%r919, %r892, %r860;
	and.b32  	%r920, %r919, %r918;
	xor.b32  	%r921, %r920, %r892;
	add.s32 	%r922, %r911, %r921;
	add.s32 	%r923, %r922, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 15;
	shr.b32 	%rhs, %r868, 17;
	add.u32 	%r924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 13;
	shr.b32 	%rhs, %r868, 19;
	add.u32 	%r925, %lhs, %rhs;
	}
	shr.u32 	%r926, %r868, 10;
	xor.b32  	%r927, %r924, %r926;
	xor.b32  	%r928, %r927, %r925;
	add.s32 	%r929, %r723, %r4;
	add.s32 	%r930, %r929, %r928;
	add.s32 	%r931, %r930, %r43;
	xor.b32  	%r932, %r881, %r849;
	and.b32  	%r933, %r912, %r932;
	xor.b32  	%r934, %r933, %r849;
	add.s32 	%r935, %r818, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 26;
	shr.b32 	%rhs, %r912, 6;
	add.u32 	%r936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 21;
	shr.b32 	%rhs, %r912, 11;
	add.u32 	%r937, %lhs, %rhs;
	}
	xor.b32  	%r938, %r937, %r936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 7;
	shr.b32 	%rhs, %r912, 25;
	add.u32 	%r939, %lhs, %rhs;
	}
	xor.b32  	%r940, %r938, %r939;
	add.s32 	%r941, %r935, %r931;
	add.s32 	%r942, %r941, %r940;
	add.s32 	%r943, %r942, -1084653625;
	add.s32 	%r944, %r943, %r829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 30;
	shr.b32 	%rhs, %r923, 2;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 19;
	shr.b32 	%rhs, %r923, 13;
	add.u32 	%r946, %lhs, %rhs;
	}
	xor.b32  	%r947, %r946, %r945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 10;
	shr.b32 	%rhs, %r923, 22;
	add.u32 	%r948, %lhs, %rhs;
	}
	xor.b32  	%r949, %r947, %r948;
	xor.b32  	%r950, %r923, %r860;
	xor.b32  	%r951, %r923, %r892;
	and.b32  	%r952, %r951, %r950;
	xor.b32  	%r953, %r952, %r923;
	add.s32 	%r954, %r943, %r953;
	add.s32 	%r955, %r954, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 15;
	shr.b32 	%rhs, %r899, 17;
	add.u32 	%r956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 13;
	shr.b32 	%rhs, %r899, 19;
	add.u32 	%r957, %lhs, %rhs;
	}
	shr.u32 	%r958, %r899, 10;
	xor.b32  	%r959, %r956, %r958;
	xor.b32  	%r960, %r959, %r957;
	add.s32 	%r961, %r2178, %r960;
	add.s32 	%r962, %r961, %r44;
	xor.b32  	%r963, %r912, %r881;
	and.b32  	%r964, %r944, %r963;
	xor.b32  	%r965, %r964, %r881;
	add.s32 	%r966, %r849, %r965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 26;
	shr.b32 	%rhs, %r944, 6;
	add.u32 	%r967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 21;
	shr.b32 	%rhs, %r944, 11;
	add.u32 	%r968, %lhs, %rhs;
	}
	xor.b32  	%r969, %r968, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 7;
	shr.b32 	%rhs, %r944, 25;
	add.u32 	%r970, %lhs, %rhs;
	}
	xor.b32  	%r971, %r969, %r970;
	add.s32 	%r972, %r966, %r962;
	add.s32 	%r973, %r972, %r971;
	add.s32 	%r974, %r973, -958395405;
	add.s32 	%r975, %r974, %r860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 30;
	shr.b32 	%rhs, %r955, 2;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 19;
	shr.b32 	%rhs, %r955, 13;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r977, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 10;
	shr.b32 	%rhs, %r955, 22;
	add.u32 	%r979, %lhs, %rhs;
	}
	xor.b32  	%r980, %r978, %r979;
	xor.b32  	%r981, %r955, %r892;
	xor.b32  	%r982, %r955, %r923;
	and.b32  	%r983, %r982, %r981;
	xor.b32  	%r984, %r983, %r955;
	add.s32 	%r985, %r974, %r984;
	add.s32 	%r986, %r985, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 15;
	shr.b32 	%rhs, %r931, 17;
	add.u32 	%r987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 13;
	shr.b32 	%rhs, %r931, 19;
	add.u32 	%r988, %lhs, %rhs;
	}
	shr.u32 	%r989, %r931, 10;
	xor.b32  	%r990, %r987, %r989;
	xor.b32  	%r991, %r990, %r988;
	add.s32 	%r992, %r778, %r5;
	add.s32 	%r993, %r992, %r991;
	add.s32 	%r994, %r993, %r46;
	xor.b32  	%r995, %r944, %r912;
	and.b32  	%r996, %r975, %r995;
	xor.b32  	%r997, %r996, %r912;
	add.s32 	%r998, %r881, %r997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 26;
	shr.b32 	%rhs, %r975, 6;
	add.u32 	%r999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 21;
	shr.b32 	%rhs, %r975, 11;
	add.u32 	%r1000, %lhs, %rhs;
	}
	xor.b32  	%r1001, %r1000, %r999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 7;
	shr.b32 	%rhs, %r975, 25;
	add.u32 	%r1002, %lhs, %rhs;
	}
	xor.b32  	%r1003, %r1001, %r1002;
	add.s32 	%r1004, %r998, %r994;
	add.s32 	%r1005, %r1004, %r1003;
	add.s32 	%r1006, %r1005, -710438585;
	add.s32 	%r1007, %r1006, %r892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 30;
	shr.b32 	%rhs, %r986, 2;
	add.u32 	%r1008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 19;
	shr.b32 	%rhs, %r986, 13;
	add.u32 	%r1009, %lhs, %rhs;
	}
	xor.b32  	%r1010, %r1009, %r1008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 10;
	shr.b32 	%rhs, %r986, 22;
	add.u32 	%r1011, %lhs, %rhs;
	}
	xor.b32  	%r1012, %r1010, %r1011;
	xor.b32  	%r1013, %r986, %r923;
	xor.b32  	%r1014, %r986, %r955;
	and.b32  	%r1015, %r1014, %r1013;
	xor.b32  	%r1016, %r1015, %r986;
	add.s32 	%r1017, %r1006, %r1016;
	add.s32 	%r1018, %r1017, %r1012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r962, 15;
	shr.b32 	%rhs, %r962, 17;
	add.u32 	%r1019, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r962, 13;
	shr.b32 	%rhs, %r962, 19;
	add.u32 	%r1020, %lhs, %rhs;
	}
	shr.u32 	%r1021, %r962, 10;
	xor.b32  	%r1022, %r1019, %r1021;
	xor.b32  	%r1023, %r1022, %r1020;
	add.s32 	%r1024, %r805, %r6;
	add.s32 	%r1025, %r1024, %r1023;
	add.s32 	%r1026, %r1025, %r47;
	xor.b32  	%r1027, %r975, %r944;
	and.b32  	%r1028, %r1007, %r1027;
	xor.b32  	%r1029, %r1028, %r944;
	add.s32 	%r1030, %r912, %r1029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 26;
	shr.b32 	%rhs, %r1007, 6;
	add.u32 	%r1031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 21;
	shr.b32 	%rhs, %r1007, 11;
	add.u32 	%r1032, %lhs, %rhs;
	}
	xor.b32  	%r1033, %r1032, %r1031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 7;
	shr.b32 	%rhs, %r1007, 25;
	add.u32 	%r1034, %lhs, %rhs;
	}
	xor.b32  	%r1035, %r1033, %r1034;
	add.s32 	%r1036, %r1030, %r1026;
	add.s32 	%r1037, %r1036, %r1035;
	add.s32 	%r1038, %r1037, 113926993;
	add.s32 	%r1039, %r1038, %r923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1018, 30;
	shr.b32 	%rhs, %r1018, 2;
	add.u32 	%r1040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1018, 19;
	shr.b32 	%rhs, %r1018, 13;
	add.u32 	%r1041, %lhs, %rhs;
	}
	xor.b32  	%r1042, %r1041, %r1040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1018, 10;
	shr.b32 	%rhs, %r1018, 22;
	add.u32 	%r1043, %lhs, %rhs;
	}
	xor.b32  	%r1044, %r1042, %r1043;
	xor.b32  	%r1045, %r1018, %r955;
	xor.b32  	%r1046, %r1018, %r986;
	and.b32  	%r1047, %r1046, %r1045;
	xor.b32  	%r1048, %r1047, %r1018;
	add.s32 	%r1049, %r1038, %r1048;
	add.s32 	%r1050, %r1049, %r1044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 15;
	shr.b32 	%rhs, %r994, 17;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 13;
	shr.b32 	%rhs, %r994, 19;
	add.u32 	%r1052, %lhs, %rhs;
	}
	shr.u32 	%r1053, %r994, 10;
	xor.b32  	%r1054, %r1051, %r1053;
	xor.b32  	%r1055, %r1054, %r1052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 25;
	shr.b32 	%rhs, %r613, 7;
	add.u32 	%r1056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 14;
	shr.b32 	%rhs, %r613, 18;
	add.u32 	%r1057, %lhs, %rhs;
	}
	shr.u32 	%r1058, %r613, 3;
	xor.b32  	%r1059, %r1056, %r1058;
	xor.b32  	%r1060, %r1059, %r1057;
	add.s32 	%r1061, %r836, %r7;
	add.s32 	%r1062, %r1061, %r1055;
	add.s32 	%r1063, %r1062, %r1060;
	xor.b32  	%r1064, %r1007, %r975;
	and.b32  	%r1065, %r1039, %r1064;
	xor.b32  	%r1066, %r1065, %r975;
	add.s32 	%r1067, %r944, %r1066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 26;
	shr.b32 	%rhs, %r1039, 6;
	add.u32 	%r1068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 21;
	shr.b32 	%rhs, %r1039, 11;
	add.u32 	%r1069, %lhs, %rhs;
	}
	xor.b32  	%r1070, %r1069, %r1068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 7;
	shr.b32 	%rhs, %r1039, 25;
	add.u32 	%r1071, %lhs, %rhs;
	}
	xor.b32  	%r1072, %r1070, %r1071;
	add.s32 	%r1073, %r1067, %r1063;
	add.s32 	%r1074, %r1073, %r1072;
	add.s32 	%r1075, %r1074, 338241895;
	add.s32 	%r1076, %r1075, %r955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 30;
	shr.b32 	%rhs, %r1050, 2;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 19;
	shr.b32 	%rhs, %r1050, 13;
	add.u32 	%r1078, %lhs, %rhs;
	}
	xor.b32  	%r1079, %r1078, %r1077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 10;
	shr.b32 	%rhs, %r1050, 22;
	add.u32 	%r1080, %lhs, %rhs;
	}
	xor.b32  	%r1081, %r1079, %r1080;
	xor.b32  	%r1082, %r1050, %r986;
	xor.b32  	%r1083, %r1050, %r1018;
	and.b32  	%r1084, %r1083, %r1082;
	xor.b32  	%r1085, %r1084, %r1050;
	add.s32 	%r1086, %r1075, %r1085;
	add.s32 	%r1087, %r1086, %r1081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 15;
	shr.b32 	%rhs, %r1026, 17;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 13;
	shr.b32 	%rhs, %r1026, 19;
	add.u32 	%r1089, %lhs, %rhs;
	}
	shr.u32 	%r1090, %r1026, 10;
	xor.b32  	%r1091, %r1088, %r1090;
	xor.b32  	%r1092, %r1091, %r1089;
	add.s32 	%r1093, %r868, %r613;
	add.s32 	%r1094, %r1093, %r1092;
	add.s32 	%r1095, %r1094, %r48;
	xor.b32  	%r1096, %r1039, %r1007;
	and.b32  	%r1097, %r1076, %r1096;
	xor.b32  	%r1098, %r1097, %r1007;
	add.s32 	%r1099, %r975, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 26;
	shr.b32 	%rhs, %r1076, 6;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 21;
	shr.b32 	%rhs, %r1076, 11;
	add.u32 	%r1101, %lhs, %rhs;
	}
	xor.b32  	%r1102, %r1101, %r1100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 7;
	shr.b32 	%rhs, %r1076, 25;
	add.u32 	%r1103, %lhs, %rhs;
	}
	xor.b32  	%r1104, %r1102, %r1103;
	add.s32 	%r1105, %r1099, %r1095;
	add.s32 	%r1106, %r1105, %r1104;
	add.s32 	%r1107, %r1106, 666307205;
	add.s32 	%r1108, %r1107, %r986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 30;
	shr.b32 	%rhs, %r1087, 2;
	add.u32 	%r1109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 19;
	shr.b32 	%rhs, %r1087, 13;
	add.u32 	%r1110, %lhs, %rhs;
	}
	xor.b32  	%r1111, %r1110, %r1109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 10;
	shr.b32 	%rhs, %r1087, 22;
	add.u32 	%r1112, %lhs, %rhs;
	}
	xor.b32  	%r1113, %r1111, %r1112;
	xor.b32  	%r1114, %r1087, %r1018;
	xor.b32  	%r1115, %r1087, %r1050;
	and.b32  	%r1116, %r1115, %r1114;
	xor.b32  	%r1117, %r1116, %r1087;
	add.s32 	%r1118, %r1107, %r1117;
	add.s32 	%r1119, %r1118, %r1113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 15;
	shr.b32 	%rhs, %r1063, 17;
	add.u32 	%r1120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 13;
	shr.b32 	%rhs, %r1063, 19;
	add.u32 	%r1121, %lhs, %rhs;
	}
	shr.u32 	%r1122, %r1063, 10;
	xor.b32  	%r1123, %r1120, %r1122;
	xor.b32  	%r1124, %r1123, %r1121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 25;
	shr.b32 	%rhs, %r668, 7;
	add.u32 	%r1125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 14;
	shr.b32 	%rhs, %r668, 18;
	add.u32 	%r1126, %lhs, %rhs;
	}
	shr.u32 	%r1127, %r668, 3;
	xor.b32  	%r1128, %r1125, %r1127;
	xor.b32  	%r1129, %r1128, %r1126;
	add.s32 	%r1130, %r899, %r27;
	add.s32 	%r1131, %r1130, %r1124;
	add.s32 	%r1132, %r1131, %r1129;
	xor.b32  	%r1133, %r1076, %r1039;
	and.b32  	%r1134, %r1108, %r1133;
	xor.b32  	%r1135, %r1134, %r1039;
	add.s32 	%r1136, %r1007, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 26;
	shr.b32 	%rhs, %r1108, 6;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 21;
	shr.b32 	%rhs, %r1108, 11;
	add.u32 	%r1138, %lhs, %rhs;
	}
	xor.b32  	%r1139, %r1138, %r1137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 7;
	shr.b32 	%rhs, %r1108, 25;
	add.u32 	%r1140, %lhs, %rhs;
	}
	xor.b32  	%r1141, %r1139, %r1140;
	add.s32 	%r1142, %r1136, %r1132;
	add.s32 	%r1143, %r1142, %r1141;
	add.s32 	%r1144, %r1143, 773529912;
	add.s32 	%r1145, %r1144, %r1018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 30;
	shr.b32 	%rhs, %r1119, 2;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 19;
	shr.b32 	%rhs, %r1119, 13;
	add.u32 	%r1147, %lhs, %rhs;
	}
	xor.b32  	%r1148, %r1147, %r1146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 10;
	shr.b32 	%rhs, %r1119, 22;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1148, %r1149;
	xor.b32  	%r1151, %r1119, %r1050;
	xor.b32  	%r1152, %r1119, %r1087;
	and.b32  	%r1153, %r1152, %r1151;
	xor.b32  	%r1154, %r1153, %r1119;
	add.s32 	%r1155, %r1144, %r1154;
	add.s32 	%r1156, %r1155, %r1150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 15;
	shr.b32 	%rhs, %r1095, 17;
	add.u32 	%r1157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 13;
	shr.b32 	%rhs, %r1095, 19;
	add.u32 	%r1158, %lhs, %rhs;
	}
	shr.u32 	%r1159, %r1095, 10;
	xor.b32  	%r1160, %r1157, %r1159;
	xor.b32  	%r1161, %r1160, %r1158;
	add.s32 	%r1162, %r931, %r668;
	add.s32 	%r1163, %r1162, %r1161;
	add.s32 	%r1164, %r1163, %r49;
	xor.b32  	%r1165, %r1108, %r1076;
	and.b32  	%r1166, %r1145, %r1165;
	xor.b32  	%r1167, %r1166, %r1076;
	add.s32 	%r1168, %r1039, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 26;
	shr.b32 	%rhs, %r1145, 6;
	add.u32 	%r1169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 21;
	shr.b32 	%rhs, %r1145, 11;
	add.u32 	%r1170, %lhs, %rhs;
	}
	xor.b32  	%r1171, %r1170, %r1169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 7;
	shr.b32 	%rhs, %r1145, 25;
	add.u32 	%r1172, %lhs, %rhs;
	}
	xor.b32  	%r1173, %r1171, %r1172;
	add.s32 	%r1174, %r1168, %r1164;
	add.s32 	%r1175, %r1174, %r1173;
	add.s32 	%r1176, %r1175, 1294757372;
	add.s32 	%r1177, %r1176, %r1050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 30;
	shr.b32 	%rhs, %r1156, 2;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 19;
	shr.b32 	%rhs, %r1156, 13;
	add.u32 	%r1179, %lhs, %rhs;
	}
	xor.b32  	%r1180, %r1179, %r1178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 10;
	shr.b32 	%rhs, %r1156, 22;
	add.u32 	%r1181, %lhs, %rhs;
	}
	xor.b32  	%r1182, %r1180, %r1181;
	xor.b32  	%r1183, %r1156, %r1087;
	xor.b32  	%r1184, %r1156, %r1119;
	and.b32  	%r1185, %r1184, %r1183;
	xor.b32  	%r1186, %r1185, %r1156;
	add.s32 	%r1187, %r1176, %r1186;
	add.s32 	%r1188, %r1187, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 15;
	shr.b32 	%rhs, %r1132, 17;
	add.u32 	%r1189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 13;
	shr.b32 	%rhs, %r1132, 19;
	add.u32 	%r1190, %lhs, %rhs;
	}
	shr.u32 	%r1191, %r1132, 10;
	xor.b32  	%r1192, %r1189, %r1191;
	xor.b32  	%r1193, %r1192, %r1190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 25;
	shr.b32 	%rhs, %r723, 7;
	add.u32 	%r1194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 14;
	shr.b32 	%rhs, %r723, 18;
	add.u32 	%r1195, %lhs, %rhs;
	}
	shr.u32 	%r1196, %r723, 3;
	xor.b32  	%r1197, %r1194, %r1196;
	xor.b32  	%r1198, %r1197, %r1195;
	add.s32 	%r1199, %r962, %r30;
	add.s32 	%r1200, %r1199, %r1193;
	add.s32 	%r1201, %r1200, %r1198;
	xor.b32  	%r1202, %r1145, %r1108;
	and.b32  	%r1203, %r1177, %r1202;
	xor.b32  	%r1204, %r1203, %r1108;
	add.s32 	%r1205, %r1076, %r1204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 26;
	shr.b32 	%rhs, %r1177, 6;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 21;
	shr.b32 	%rhs, %r1177, 11;
	add.u32 	%r1207, %lhs, %rhs;
	}
	xor.b32  	%r1208, %r1207, %r1206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 7;
	shr.b32 	%rhs, %r1177, 25;
	add.u32 	%r1209, %lhs, %rhs;
	}
	xor.b32  	%r1210, %r1208, %r1209;
	add.s32 	%r1211, %r1205, %r1201;
	add.s32 	%r1212, %r1211, %r1210;
	add.s32 	%r1213, %r1212, 1396182291;
	add.s32 	%r1214, %r1213, %r1087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 30;
	shr.b32 	%rhs, %r1188, 2;
	add.u32 	%r1215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 19;
	shr.b32 	%rhs, %r1188, 13;
	add.u32 	%r1216, %lhs, %rhs;
	}
	xor.b32  	%r1217, %r1216, %r1215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 10;
	shr.b32 	%rhs, %r1188, 22;
	add.u32 	%r1218, %lhs, %rhs;
	}
	xor.b32  	%r1219, %r1217, %r1218;
	xor.b32  	%r1220, %r1188, %r1119;
	xor.b32  	%r1221, %r1188, %r1156;
	and.b32  	%r1222, %r1221, %r1220;
	xor.b32  	%r1223, %r1222, %r1188;
	add.s32 	%r1224, %r1213, %r1223;
	add.s32 	%r1225, %r1224, %r1219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 13;
	shr.b32 	%rhs, %r1164, 19;
	add.u32 	%r1227, %lhs, %rhs;
	}
	shr.u32 	%r1228, %r1164, 10;
	xor.b32  	%r1229, %r1226, %r1228;
	xor.b32  	%r1230, %r1229, %r1227;
	add.s32 	%r1231, %r994, %r723;
	add.s32 	%r1232, %r1231, %r1230;
	add.s32 	%r1233, %r1232, %r50;
	xor.b32  	%r1234, %r1177, %r1145;
	and.b32  	%r1235, %r1214, %r1234;
	xor.b32  	%r1236, %r1235, %r1145;
	add.s32 	%r1237, %r1108, %r1236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 26;
	shr.b32 	%rhs, %r1214, 6;
	add.u32 	%r1238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 21;
	shr.b32 	%rhs, %r1214, 11;
	add.u32 	%r1239, %lhs, %rhs;
	}
	xor.b32  	%r1240, %r1239, %r1238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 7;
	shr.b32 	%rhs, %r1214, 25;
	add.u32 	%r1241, %lhs, %rhs;
	}
	xor.b32  	%r1242, %r1240, %r1241;
	add.s32 	%r1243, %r1237, %r1233;
	add.s32 	%r1244, %r1243, %r1242;
	add.s32 	%r1245, %r1244, 1695183700;
	add.s32 	%r1246, %r1245, %r1119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 30;
	shr.b32 	%rhs, %r1225, 2;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 19;
	shr.b32 	%rhs, %r1225, 13;
	add.u32 	%r1248, %lhs, %rhs;
	}
	xor.b32  	%r1249, %r1248, %r1247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 10;
	shr.b32 	%rhs, %r1225, 22;
	add.u32 	%r1250, %lhs, %rhs;
	}
	xor.b32  	%r1251, %r1249, %r1250;
	xor.b32  	%r1252, %r1225, %r1156;
	xor.b32  	%r1253, %r1225, %r1188;
	and.b32  	%r1254, %r1253, %r1252;
	xor.b32  	%r1255, %r1254, %r1225;
	add.s32 	%r1256, %r1245, %r1255;
	add.s32 	%r1257, %r1256, %r1251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 15;
	shr.b32 	%rhs, %r1201, 17;
	add.u32 	%r1258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 13;
	shr.b32 	%rhs, %r1201, 19;
	add.u32 	%r1259, %lhs, %rhs;
	}
	shr.u32 	%r1260, %r1201, 10;
	xor.b32  	%r1261, %r1258, %r1260;
	xor.b32  	%r1262, %r1261, %r1259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 25;
	shr.b32 	%rhs, %r778, 7;
	add.u32 	%r1263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 14;
	shr.b32 	%rhs, %r778, 18;
	add.u32 	%r1264, %lhs, %rhs;
	}
	shr.u32 	%r1265, %r778, 3;
	xor.b32  	%r1266, %r1263, %r1265;
	xor.b32  	%r1267, %r1266, %r1264;
	add.s32 	%r1268, %r1026, %r33;
	add.s32 	%r1269, %r1268, %r1262;
	add.s32 	%r1270, %r1269, %r1267;
	xor.b32  	%r1271, %r1214, %r1177;
	and.b32  	%r1272, %r1246, %r1271;
	xor.b32  	%r1273, %r1272, %r1177;
	add.s32 	%r1274, %r1145, %r1273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 26;
	shr.b32 	%rhs, %r1246, 6;
	add.u32 	%r1275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 21;
	shr.b32 	%rhs, %r1246, 11;
	add.u32 	%r1276, %lhs, %rhs;
	}
	xor.b32  	%r1277, %r1276, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 7;
	shr.b32 	%rhs, %r1246, 25;
	add.u32 	%r1278, %lhs, %rhs;
	}
	xor.b32  	%r1279, %r1277, %r1278;
	add.s32 	%r1280, %r1274, %r1270;
	add.s32 	%r1281, %r1280, %r1279;
	add.s32 	%r1282, %r1281, 1986661051;
	add.s32 	%r1283, %r1282, %r1156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 30;
	shr.b32 	%rhs, %r1257, 2;
	add.u32 	%r1284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 19;
	shr.b32 	%rhs, %r1257, 13;
	add.u32 	%r1285, %lhs, %rhs;
	}
	xor.b32  	%r1286, %r1285, %r1284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 10;
	shr.b32 	%rhs, %r1257, 22;
	add.u32 	%r1287, %lhs, %rhs;
	}
	xor.b32  	%r1288, %r1286, %r1287;
	xor.b32  	%r1289, %r1257, %r1188;
	xor.b32  	%r1290, %r1257, %r1225;
	and.b32  	%r1291, %r1290, %r1289;
	xor.b32  	%r1292, %r1291, %r1257;
	add.s32 	%r1293, %r1282, %r1292;
	add.s32 	%r1294, %r1293, %r1288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 15;
	shr.b32 	%rhs, %r1233, 17;
	add.u32 	%r1295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 13;
	shr.b32 	%rhs, %r1233, 19;
	add.u32 	%r1296, %lhs, %rhs;
	}
	shr.u32 	%r1297, %r1233, 10;
	xor.b32  	%r1298, %r1295, %r1297;
	xor.b32  	%r1299, %r1298, %r1296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 25;
	shr.b32 	%rhs, %r805, 7;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 14;
	shr.b32 	%rhs, %r805, 18;
	add.u32 	%r1301, %lhs, %rhs;
	}
	shr.u32 	%r1302, %r805, 3;
	xor.b32  	%r1303, %r1300, %r1302;
	xor.b32  	%r1304, %r1303, %r1301;
	add.s32 	%r1305, %r1063, %r778;
	add.s32 	%r1306, %r1305, %r1299;
	add.s32 	%r1307, %r1306, %r1304;
	xor.b32  	%r1308, %r1246, %r1214;
	and.b32  	%r1309, %r1283, %r1308;
	xor.b32  	%r1310, %r1309, %r1214;
	add.s32 	%r1311, %r1177, %r1310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 26;
	shr.b32 	%rhs, %r1283, 6;
	add.u32 	%r1312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 21;
	shr.b32 	%rhs, %r1283, 11;
	add.u32 	%r1313, %lhs, %rhs;
	}
	xor.b32  	%r1314, %r1313, %r1312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 7;
	shr.b32 	%rhs, %r1283, 25;
	add.u32 	%r1315, %lhs, %rhs;
	}
	xor.b32  	%r1316, %r1314, %r1315;
	add.s32 	%r1317, %r1311, %r1307;
	add.s32 	%r1318, %r1317, %r1316;
	add.s32 	%r1319, %r1318, -2117940946;
	add.s32 	%r1320, %r1319, %r1188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 30;
	shr.b32 	%rhs, %r1294, 2;
	add.u32 	%r1321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 19;
	shr.b32 	%rhs, %r1294, 13;
	add.u32 	%r1322, %lhs, %rhs;
	}
	xor.b32  	%r1323, %r1322, %r1321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 10;
	shr.b32 	%rhs, %r1294, 22;
	add.u32 	%r1324, %lhs, %rhs;
	}
	xor.b32  	%r1325, %r1323, %r1324;
	xor.b32  	%r1326, %r1294, %r1225;
	xor.b32  	%r1327, %r1294, %r1257;
	and.b32  	%r1328, %r1327, %r1326;
	xor.b32  	%r1329, %r1328, %r1294;
	add.s32 	%r1330, %r1319, %r1329;
	add.s32 	%r1331, %r1330, %r1325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 15;
	shr.b32 	%rhs, %r1270, 17;
	add.u32 	%r1332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 13;
	shr.b32 	%rhs, %r1270, 19;
	add.u32 	%r1333, %lhs, %rhs;
	}
	shr.u32 	%r1334, %r1270, 10;
	xor.b32  	%r1335, %r1332, %r1334;
	xor.b32  	%r1336, %r1335, %r1333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 25;
	shr.b32 	%rhs, %r836, 7;
	add.u32 	%r1337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 14;
	shr.b32 	%rhs, %r836, 18;
	add.u32 	%r1338, %lhs, %rhs;
	}
	shr.u32 	%r1339, %r836, 3;
	xor.b32  	%r1340, %r1337, %r1339;
	xor.b32  	%r1341, %r1340, %r1338;
	add.s32 	%r1342, %r1095, %r805;
	add.s32 	%r1343, %r1342, %r1336;
	add.s32 	%r1344, %r1343, %r1341;
	xor.b32  	%r1345, %r1283, %r1246;
	and.b32  	%r1346, %r1320, %r1345;
	xor.b32  	%r1347, %r1346, %r1246;
	add.s32 	%r1348, %r1214, %r1347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 26;
	shr.b32 	%rhs, %r1320, 6;
	add.u32 	%r1349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 21;
	shr.b32 	%rhs, %r1320, 11;
	add.u32 	%r1350, %lhs, %rhs;
	}
	xor.b32  	%r1351, %r1350, %r1349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 7;
	shr.b32 	%rhs, %r1320, 25;
	add.u32 	%r1352, %lhs, %rhs;
	}
	xor.b32  	%r1353, %r1351, %r1352;
	add.s32 	%r1354, %r1348, %r1344;
	add.s32 	%r1355, %r1354, %r1353;
	add.s32 	%r1356, %r1355, -1838011259;
	add.s32 	%r1357, %r1356, %r1225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 30;
	shr.b32 	%rhs, %r1331, 2;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 19;
	shr.b32 	%rhs, %r1331, 13;
	add.u32 	%r1359, %lhs, %rhs;
	}
	xor.b32  	%r1360, %r1359, %r1358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 10;
	shr.b32 	%rhs, %r1331, 22;
	add.u32 	%r1361, %lhs, %rhs;
	}
	xor.b32  	%r1362, %r1360, %r1361;
	xor.b32  	%r1363, %r1331, %r1257;
	xor.b32  	%r1364, %r1331, %r1294;
	and.b32  	%r1365, %r1364, %r1363;
	xor.b32  	%r1366, %r1365, %r1331;
	add.s32 	%r1367, %r1356, %r1366;
	add.s32 	%r1368, %r1367, %r1362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 15;
	shr.b32 	%rhs, %r1307, 17;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 13;
	shr.b32 	%rhs, %r1307, 19;
	add.u32 	%r1370, %lhs, %rhs;
	}
	shr.u32 	%r1371, %r1307, 10;
	xor.b32  	%r1372, %r1369, %r1371;
	xor.b32  	%r1373, %r1372, %r1370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 25;
	shr.b32 	%rhs, %r868, 7;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 14;
	shr.b32 	%rhs, %r868, 18;
	add.u32 	%r1375, %lhs, %rhs;
	}
	shr.u32 	%r1376, %r868, 3;
	xor.b32  	%r1377, %r1374, %r1376;
	xor.b32  	%r1378, %r1377, %r1375;
	add.s32 	%r1379, %r1132, %r836;
	add.s32 	%r1380, %r1379, %r1373;
	add.s32 	%r1381, %r1380, %r1378;
	xor.b32  	%r1382, %r1320, %r1283;
	and.b32  	%r1383, %r1357, %r1382;
	xor.b32  	%r1384, %r1383, %r1283;
	add.s32 	%r1385, %r1246, %r1384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 26;
	shr.b32 	%rhs, %r1357, 6;
	add.u32 	%r1386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 21;
	shr.b32 	%rhs, %r1357, 11;
	add.u32 	%r1387, %lhs, %rhs;
	}
	xor.b32  	%r1388, %r1387, %r1386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 7;
	shr.b32 	%rhs, %r1357, 25;
	add.u32 	%r1389, %lhs, %rhs;
	}
	xor.b32  	%r1390, %r1388, %r1389;
	add.s32 	%r1391, %r1385, %r1381;
	add.s32 	%r1392, %r1391, %r1390;
	add.s32 	%r1393, %r1392, -1564481375;
	add.s32 	%r1394, %r1393, %r1257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 30;
	shr.b32 	%rhs, %r1368, 2;
	add.u32 	%r1395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 19;
	shr.b32 	%rhs, %r1368, 13;
	add.u32 	%r1396, %lhs, %rhs;
	}
	xor.b32  	%r1397, %r1396, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 10;
	shr.b32 	%rhs, %r1368, 22;
	add.u32 	%r1398, %lhs, %rhs;
	}
	xor.b32  	%r1399, %r1397, %r1398;
	xor.b32  	%r1400, %r1368, %r1294;
	xor.b32  	%r1401, %r1368, %r1331;
	and.b32  	%r1402, %r1401, %r1400;
	xor.b32  	%r1403, %r1402, %r1368;
	add.s32 	%r1404, %r1393, %r1403;
	add.s32 	%r1405, %r1404, %r1399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 15;
	shr.b32 	%rhs, %r1344, 17;
	add.u32 	%r1406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 13;
	shr.b32 	%rhs, %r1344, 19;
	add.u32 	%r1407, %lhs, %rhs;
	}
	shr.u32 	%r1408, %r1344, 10;
	xor.b32  	%r1409, %r1406, %r1408;
	xor.b32  	%r1410, %r1409, %r1407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 25;
	shr.b32 	%rhs, %r899, 7;
	add.u32 	%r1411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 14;
	shr.b32 	%rhs, %r899, 18;
	add.u32 	%r1412, %lhs, %rhs;
	}
	shr.u32 	%r1413, %r899, 3;
	xor.b32  	%r1414, %r1411, %r1413;
	xor.b32  	%r1415, %r1414, %r1412;
	add.s32 	%r1416, %r1164, %r868;
	add.s32 	%r1417, %r1416, %r1410;
	add.s32 	%r52, %r1417, %r1415;
	xor.b32  	%r1418, %r1357, %r1320;
	and.b32  	%r1419, %r1394, %r1418;
	xor.b32  	%r1420, %r1419, %r1320;
	add.s32 	%r1421, %r1283, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 26;
	shr.b32 	%rhs, %r1394, 6;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 21;
	shr.b32 	%rhs, %r1394, 11;
	add.u32 	%r1423, %lhs, %rhs;
	}
	xor.b32  	%r1424, %r1423, %r1422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 7;
	shr.b32 	%rhs, %r1394, 25;
	add.u32 	%r1425, %lhs, %rhs;
	}
	xor.b32  	%r1426, %r1424, %r1425;
	add.s32 	%r1427, %r1421, %r52;
	add.s32 	%r1428, %r1427, %r1426;
	add.s32 	%r1429, %r1428, -1474664885;
	add.s32 	%r1430, %r1429, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 30;
	shr.b32 	%rhs, %r1405, 2;
	add.u32 	%r1431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 19;
	shr.b32 	%rhs, %r1405, 13;
	add.u32 	%r1432, %lhs, %rhs;
	}
	xor.b32  	%r1433, %r1432, %r1431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 10;
	shr.b32 	%rhs, %r1405, 22;
	add.u32 	%r1434, %lhs, %rhs;
	}
	xor.b32  	%r1435, %r1433, %r1434;
	xor.b32  	%r1436, %r1405, %r1331;
	xor.b32  	%r1437, %r1405, %r1368;
	and.b32  	%r1438, %r1437, %r1436;
	xor.b32  	%r1439, %r1438, %r1405;
	add.s32 	%r1440, %r1429, %r1439;
	add.s32 	%r1441, %r1440, %r1435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 15;
	shr.b32 	%rhs, %r1381, 17;
	add.u32 	%r1442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 13;
	shr.b32 	%rhs, %r1381, 19;
	add.u32 	%r1443, %lhs, %rhs;
	}
	shr.u32 	%r1444, %r1381, 10;
	xor.b32  	%r1445, %r1442, %r1444;
	xor.b32  	%r1446, %r1445, %r1443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 25;
	shr.b32 	%rhs, %r931, 7;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 14;
	shr.b32 	%rhs, %r931, 18;
	add.u32 	%r1448, %lhs, %rhs;
	}
	shr.u32 	%r1449, %r931, 3;
	xor.b32  	%r1450, %r1447, %r1449;
	xor.b32  	%r1451, %r1450, %r1448;
	add.s32 	%r1452, %r1201, %r899;
	add.s32 	%r1453, %r1452, %r1446;
	add.s32 	%r53, %r1453, %r1451;
	xor.b32  	%r1454, %r1394, %r1357;
	and.b32  	%r1455, %r1430, %r1454;
	xor.b32  	%r1456, %r1455, %r1357;
	add.s32 	%r1457, %r1320, %r1456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 26;
	shr.b32 	%rhs, %r1430, 6;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 21;
	shr.b32 	%rhs, %r1430, 11;
	add.u32 	%r1459, %lhs, %rhs;
	}
	xor.b32  	%r1460, %r1459, %r1458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 7;
	shr.b32 	%rhs, %r1430, 25;
	add.u32 	%r1461, %lhs, %rhs;
	}
	xor.b32  	%r1462, %r1460, %r1461;
	add.s32 	%r1463, %r1457, %r53;
	add.s32 	%r1464, %r1463, %r1462;
	add.s32 	%r1465, %r1464, -1035236496;
	add.s32 	%r1466, %r1465, %r1331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 30;
	shr.b32 	%rhs, %r1441, 2;
	add.u32 	%r1467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 19;
	shr.b32 	%rhs, %r1441, 13;
	add.u32 	%r1468, %lhs, %rhs;
	}
	xor.b32  	%r1469, %r1468, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 10;
	shr.b32 	%rhs, %r1441, 22;
	add.u32 	%r1470, %lhs, %rhs;
	}
	xor.b32  	%r1471, %r1469, %r1470;
	xor.b32  	%r1472, %r1441, %r1368;
	xor.b32  	%r1473, %r1441, %r1405;
	and.b32  	%r1474, %r1473, %r1472;
	xor.b32  	%r1475, %r1474, %r1441;
	add.s32 	%r1476, %r1465, %r1475;
	add.s32 	%r1477, %r1476, %r1471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 15;
	shr.b32 	%rhs, %r52, 17;
	add.u32 	%r1478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 13;
	shr.b32 	%rhs, %r52, 19;
	add.u32 	%r1479, %lhs, %rhs;
	}
	shr.u32 	%r1480, %r52, 10;
	xor.b32  	%r1481, %r1478, %r1480;
	xor.b32  	%r1482, %r1481, %r1479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r962, 25;
	shr.b32 	%rhs, %r962, 7;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r962, 14;
	shr.b32 	%rhs, %r962, 18;
	add.u32 	%r1484, %lhs, %rhs;
	}
	shr.u32 	%r1485, %r962, 3;
	xor.b32  	%r1486, %r1483, %r1485;
	xor.b32  	%r1487, %r1486, %r1484;
	add.s32 	%r1488, %r1233, %r931;
	add.s32 	%r1489, %r1488, %r1482;
	add.s32 	%r54, %r1489, %r1487;
	xor.b32  	%r1490, %r1430, %r1394;
	and.b32  	%r1491, %r1466, %r1490;
	xor.b32  	%r1492, %r1491, %r1394;
	add.s32 	%r1493, %r1357, %r1492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 26;
	shr.b32 	%rhs, %r1466, 6;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 21;
	shr.b32 	%rhs, %r1466, 11;
	add.u32 	%r1495, %lhs, %rhs;
	}
	xor.b32  	%r1496, %r1495, %r1494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 7;
	shr.b32 	%rhs, %r1466, 25;
	add.u32 	%r1497, %lhs, %rhs;
	}
	xor.b32  	%r1498, %r1496, %r1497;
	add.s32 	%r1499, %r1493, %r54;
	add.s32 	%r1500, %r1499, %r1498;
	add.s32 	%r1501, %r1500, -949202525;
	add.s32 	%r1502, %r1501, %r1368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 30;
	shr.b32 	%rhs, %r1477, 2;
	add.u32 	%r1503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 19;
	shr.b32 	%rhs, %r1477, 13;
	add.u32 	%r1504, %lhs, %rhs;
	}
	xor.b32  	%r1505, %r1504, %r1503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 10;
	shr.b32 	%rhs, %r1477, 22;
	add.u32 	%r1506, %lhs, %rhs;
	}
	xor.b32  	%r1507, %r1505, %r1506;
	xor.b32  	%r1508, %r1477, %r1405;
	xor.b32  	%r1509, %r1477, %r1441;
	and.b32  	%r1510, %r1509, %r1508;
	xor.b32  	%r1511, %r1510, %r1477;
	add.s32 	%r1512, %r1501, %r1511;
	add.s32 	%r1513, %r1512, %r1507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 15;
	shr.b32 	%rhs, %r53, 17;
	add.u32 	%r1514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 13;
	shr.b32 	%rhs, %r53, 19;
	add.u32 	%r1515, %lhs, %rhs;
	}
	shr.u32 	%r1516, %r53, 10;
	xor.b32  	%r1517, %r1514, %r1516;
	xor.b32  	%r1518, %r1517, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 25;
	shr.b32 	%rhs, %r994, 7;
	add.u32 	%r1519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 14;
	shr.b32 	%rhs, %r994, 18;
	add.u32 	%r1520, %lhs, %rhs;
	}
	shr.u32 	%r1521, %r994, 3;
	xor.b32  	%r1522, %r1519, %r1521;
	xor.b32  	%r1523, %r1522, %r1520;
	add.s32 	%r1524, %r1270, %r962;
	add.s32 	%r1525, %r1524, %r1518;
	add.s32 	%r55, %r1525, %r1523;
	xor.b32  	%r1526, %r1466, %r1430;
	and.b32  	%r1527, %r1502, %r1526;
	xor.b32  	%r1528, %r1527, %r1430;
	add.s32 	%r1529, %r1394, %r1528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 26;
	shr.b32 	%rhs, %r1502, 6;
	add.u32 	%r1530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 21;
	shr.b32 	%rhs, %r1502, 11;
	add.u32 	%r1531, %lhs, %rhs;
	}
	xor.b32  	%r1532, %r1531, %r1530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 7;
	shr.b32 	%rhs, %r1502, 25;
	add.u32 	%r1533, %lhs, %rhs;
	}
	xor.b32  	%r1534, %r1532, %r1533;
	add.s32 	%r1535, %r1529, %r55;
	add.s32 	%r1536, %r1535, %r1534;
	add.s32 	%r1537, %r1536, -778901479;
	add.s32 	%r1538, %r1537, %r1405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 30;
	shr.b32 	%rhs, %r1513, 2;
	add.u32 	%r1539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 19;
	shr.b32 	%rhs, %r1513, 13;
	add.u32 	%r1540, %lhs, %rhs;
	}
	xor.b32  	%r1541, %r1540, %r1539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1513, 10;
	shr.b32 	%rhs, %r1513, 22;
	add.u32 	%r1542, %lhs, %rhs;
	}
	xor.b32  	%r1543, %r1541, %r1542;
	xor.b32  	%r1544, %r1513, %r1441;
	xor.b32  	%r1545, %r1513, %r1477;
	and.b32  	%r1546, %r1545, %r1544;
	xor.b32  	%r1547, %r1546, %r1513;
	add.s32 	%r1548, %r1537, %r1547;
	add.s32 	%r1549, %r1548, %r1543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 15;
	shr.b32 	%rhs, %r54, 17;
	add.u32 	%r1550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 13;
	shr.b32 	%rhs, %r54, 19;
	add.u32 	%r1551, %lhs, %rhs;
	}
	shr.u32 	%r1552, %r54, 10;
	xor.b32  	%r1553, %r1550, %r1552;
	xor.b32  	%r1554, %r1553, %r1551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 25;
	shr.b32 	%rhs, %r1026, 7;
	add.u32 	%r1555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 14;
	shr.b32 	%rhs, %r1026, 18;
	add.u32 	%r1556, %lhs, %rhs;
	}
	shr.u32 	%r1557, %r1026, 3;
	xor.b32  	%r1558, %r1555, %r1557;
	xor.b32  	%r1559, %r1558, %r1556;
	add.s32 	%r1560, %r1307, %r994;
	add.s32 	%r1561, %r1560, %r1554;
	add.s32 	%r56, %r1561, %r1559;
	xor.b32  	%r1562, %r1502, %r1466;
	and.b32  	%r1563, %r1538, %r1562;
	xor.b32  	%r1564, %r1563, %r1466;
	add.s32 	%r1565, %r1430, %r1564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1538, 26;
	shr.b32 	%rhs, %r1538, 6;
	add.u32 	%r1566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1538, 21;
	shr.b32 	%rhs, %r1538, 11;
	add.u32 	%r1567, %lhs, %rhs;
	}
	xor.b32  	%r1568, %r1567, %r1566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1538, 7;
	shr.b32 	%rhs, %r1538, 25;
	add.u32 	%r1569, %lhs, %rhs;
	}
	xor.b32  	%r1570, %r1568, %r1569;
	add.s32 	%r1571, %r1565, %r56;
	add.s32 	%r1572, %r1571, %r1570;
	add.s32 	%r1573, %r1572, -694614492;
	add.s32 	%r1574, %r1573, %r1441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 30;
	shr.b32 	%rhs, %r1549, 2;
	add.u32 	%r1575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 19;
	shr.b32 	%rhs, %r1549, 13;
	add.u32 	%r1576, %lhs, %rhs;
	}
	xor.b32  	%r1577, %r1576, %r1575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 10;
	shr.b32 	%rhs, %r1549, 22;
	add.u32 	%r1578, %lhs, %rhs;
	}
	xor.b32  	%r1579, %r1577, %r1578;
	xor.b32  	%r1580, %r1549, %r1477;
	xor.b32  	%r1581, %r1549, %r1513;
	and.b32  	%r1582, %r1581, %r1580;
	xor.b32  	%r1583, %r1582, %r1549;
	add.s32 	%r1584, %r1573, %r1583;
	add.s32 	%r1585, %r1584, %r1579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 15;
	shr.b32 	%rhs, %r55, 17;
	add.u32 	%r1586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 13;
	shr.b32 	%rhs, %r55, 19;
	add.u32 	%r1587, %lhs, %rhs;
	}
	shr.u32 	%r1588, %r55, 10;
	xor.b32  	%r1589, %r1586, %r1588;
	xor.b32  	%r1590, %r1589, %r1587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 25;
	shr.b32 	%rhs, %r1063, 7;
	add.u32 	%r1591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 14;
	shr.b32 	%rhs, %r1063, 18;
	add.u32 	%r1592, %lhs, %rhs;
	}
	shr.u32 	%r1593, %r1063, 3;
	xor.b32  	%r1594, %r1591, %r1593;
	xor.b32  	%r1595, %r1594, %r1592;
	add.s32 	%r1596, %r1344, %r1026;
	add.s32 	%r1597, %r1596, %r1590;
	add.s32 	%r57, %r1597, %r1595;
	xor.b32  	%r1598, %r1538, %r1502;
	and.b32  	%r1599, %r1574, %r1598;
	xor.b32  	%r1600, %r1599, %r1502;
	add.s32 	%r1601, %r1466, %r1600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 26;
	shr.b32 	%rhs, %r1574, 6;
	add.u32 	%r1602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 21;
	shr.b32 	%rhs, %r1574, 11;
	add.u32 	%r1603, %lhs, %rhs;
	}
	xor.b32  	%r1604, %r1603, %r1602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 7;
	shr.b32 	%rhs, %r1574, 25;
	add.u32 	%r1605, %lhs, %rhs;
	}
	xor.b32  	%r1606, %r1604, %r1605;
	add.s32 	%r1607, %r1601, %r57;
	add.s32 	%r1608, %r1607, %r1606;
	add.s32 	%r1609, %r1608, -200395387;
	add.s32 	%r1610, %r1609, %r1477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 30;
	shr.b32 	%rhs, %r1585, 2;
	add.u32 	%r1611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 19;
	shr.b32 	%rhs, %r1585, 13;
	add.u32 	%r1612, %lhs, %rhs;
	}
	xor.b32  	%r1613, %r1612, %r1611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 10;
	shr.b32 	%rhs, %r1585, 22;
	add.u32 	%r1614, %lhs, %rhs;
	}
	xor.b32  	%r1615, %r1613, %r1614;
	xor.b32  	%r1616, %r1585, %r1513;
	xor.b32  	%r1617, %r1585, %r1549;
	and.b32  	%r1618, %r1617, %r1616;
	xor.b32  	%r1619, %r1618, %r1585;
	add.s32 	%r1620, %r1609, %r1619;
	add.s32 	%r1621, %r1620, %r1615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 15;
	shr.b32 	%rhs, %r56, 17;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 13;
	shr.b32 	%rhs, %r56, 19;
	add.u32 	%r1623, %lhs, %rhs;
	}
	shr.u32 	%r1624, %r56, 10;
	xor.b32  	%r1625, %r1622, %r1624;
	xor.b32  	%r1626, %r1625, %r1623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 25;
	shr.b32 	%rhs, %r1095, 7;
	add.u32 	%r1627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 14;
	shr.b32 	%rhs, %r1095, 18;
	add.u32 	%r1628, %lhs, %rhs;
	}
	shr.u32 	%r1629, %r1095, 3;
	xor.b32  	%r1630, %r1627, %r1629;
	xor.b32  	%r1631, %r1630, %r1628;
	add.s32 	%r1632, %r1381, %r1063;
	add.s32 	%r1633, %r1632, %r1626;
	add.s32 	%r1634, %r1633, %r1631;
	xor.b32  	%r1635, %r1574, %r1538;
	and.b32  	%r1636, %r1610, %r1635;
	xor.b32  	%r1637, %r1636, %r1538;
	add.s32 	%r1638, %r1502, %r1637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 26;
	shr.b32 	%rhs, %r1610, 6;
	add.u32 	%r1639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 21;
	shr.b32 	%rhs, %r1610, 11;
	add.u32 	%r1640, %lhs, %rhs;
	}
	xor.b32  	%r1641, %r1640, %r1639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 7;
	shr.b32 	%rhs, %r1610, 25;
	add.u32 	%r1642, %lhs, %rhs;
	}
	xor.b32  	%r1643, %r1641, %r1642;
	add.s32 	%r1644, %r1638, %r1634;
	add.s32 	%r1645, %r1644, %r1643;
	add.s32 	%r1646, %r1645, 275423344;
	add.s32 	%r1647, %r1646, %r1513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 30;
	shr.b32 	%rhs, %r1621, 2;
	add.u32 	%r1648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 19;
	shr.b32 	%rhs, %r1621, 13;
	add.u32 	%r1649, %lhs, %rhs;
	}
	xor.b32  	%r1650, %r1649, %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 10;
	shr.b32 	%rhs, %r1621, 22;
	add.u32 	%r1651, %lhs, %rhs;
	}
	xor.b32  	%r1652, %r1650, %r1651;
	xor.b32  	%r1653, %r1621, %r1549;
	xor.b32  	%r1654, %r1621, %r1585;
	and.b32  	%r1655, %r1654, %r1653;
	xor.b32  	%r1656, %r1655, %r1621;
	add.s32 	%r1657, %r1646, %r1656;
	add.s32 	%r1658, %r1657, %r1652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r57, 15;
	shr.b32 	%rhs, %r57, 17;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r57, 13;
	shr.b32 	%rhs, %r57, 19;
	add.u32 	%r1660, %lhs, %rhs;
	}
	shr.u32 	%r1661, %r57, 10;
	xor.b32  	%r1662, %r1659, %r1661;
	xor.b32  	%r1663, %r1662, %r1660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 25;
	shr.b32 	%rhs, %r1132, 7;
	add.u32 	%r1664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 14;
	shr.b32 	%rhs, %r1132, 18;
	add.u32 	%r1665, %lhs, %rhs;
	}
	shr.u32 	%r1666, %r1132, 3;
	xor.b32  	%r1667, %r1664, %r1666;
	xor.b32  	%r1668, %r1667, %r1665;
	add.s32 	%r1669, %r52, %r1095;
	add.s32 	%r1670, %r1669, %r1663;
	add.s32 	%r1671, %r1670, %r1668;
	xor.b32  	%r1672, %r1610, %r1574;
	and.b32  	%r1673, %r1647, %r1672;
	xor.b32  	%r1674, %r1673, %r1574;
	add.s32 	%r1675, %r1538, %r1674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 26;
	shr.b32 	%rhs, %r1647, 6;
	add.u32 	%r1676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 21;
	shr.b32 	%rhs, %r1647, 11;
	add.u32 	%r1677, %lhs, %rhs;
	}
	xor.b32  	%r1678, %r1677, %r1676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 7;
	shr.b32 	%rhs, %r1647, 25;
	add.u32 	%r1679, %lhs, %rhs;
	}
	xor.b32  	%r1680, %r1678, %r1679;
	add.s32 	%r1681, %r1675, %r1671;
	add.s32 	%r1682, %r1681, %r1680;
	add.s32 	%r1683, %r1682, 430227734;
	add.s32 	%r1684, %r1683, %r1549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 30;
	shr.b32 	%rhs, %r1658, 2;
	add.u32 	%r1685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 19;
	shr.b32 	%rhs, %r1658, 13;
	add.u32 	%r1686, %lhs, %rhs;
	}
	xor.b32  	%r1687, %r1686, %r1685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 10;
	shr.b32 	%rhs, %r1658, 22;
	add.u32 	%r1688, %lhs, %rhs;
	}
	xor.b32  	%r1689, %r1687, %r1688;
	xor.b32  	%r1690, %r1658, %r1585;
	xor.b32  	%r1691, %r1658, %r1621;
	and.b32  	%r1692, %r1691, %r1690;
	xor.b32  	%r1693, %r1692, %r1658;
	add.s32 	%r1694, %r1683, %r1693;
	add.s32 	%r1695, %r1694, %r1689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 15;
	shr.b32 	%rhs, %r1634, 17;
	add.u32 	%r1696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 13;
	shr.b32 	%rhs, %r1634, 19;
	add.u32 	%r1697, %lhs, %rhs;
	}
	shr.u32 	%r1698, %r1634, 10;
	xor.b32  	%r1699, %r1696, %r1698;
	xor.b32  	%r1700, %r1699, %r1697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 25;
	shr.b32 	%rhs, %r1164, 7;
	add.u32 	%r1701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 14;
	shr.b32 	%rhs, %r1164, 18;
	add.u32 	%r1702, %lhs, %rhs;
	}
	shr.u32 	%r1703, %r1164, 3;
	xor.b32  	%r1704, %r1701, %r1703;
	xor.b32  	%r1705, %r1704, %r1702;
	add.s32 	%r1706, %r53, %r1132;
	add.s32 	%r1707, %r1706, %r1700;
	add.s32 	%r1708, %r1707, %r1705;
	xor.b32  	%r1709, %r1647, %r1610;
	and.b32  	%r1710, %r1684, %r1709;
	xor.b32  	%r1711, %r1710, %r1610;
	add.s32 	%r1712, %r1574, %r1711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1684, 26;
	shr.b32 	%rhs, %r1684, 6;
	add.u32 	%r1713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1684, 21;
	shr.b32 	%rhs, %r1684, 11;
	add.u32 	%r1714, %lhs, %rhs;
	}
	xor.b32  	%r1715, %r1714, %r1713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1684, 7;
	shr.b32 	%rhs, %r1684, 25;
	add.u32 	%r1716, %lhs, %rhs;
	}
	xor.b32  	%r1717, %r1715, %r1716;
	add.s32 	%r1718, %r1712, %r1708;
	add.s32 	%r1719, %r1718, %r1717;
	add.s32 	%r1720, %r1719, 506948616;
	add.s32 	%r1721, %r1720, %r1585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 30;
	shr.b32 	%rhs, %r1695, 2;
	add.u32 	%r1722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 19;
	shr.b32 	%rhs, %r1695, 13;
	add.u32 	%r1723, %lhs, %rhs;
	}
	xor.b32  	%r1724, %r1723, %r1722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 10;
	shr.b32 	%rhs, %r1695, 22;
	add.u32 	%r1725, %lhs, %rhs;
	}
	xor.b32  	%r1726, %r1724, %r1725;
	xor.b32  	%r1727, %r1695, %r1621;
	xor.b32  	%r1728, %r1695, %r1658;
	and.b32  	%r1729, %r1728, %r1727;
	xor.b32  	%r1730, %r1729, %r1695;
	add.s32 	%r1731, %r1720, %r1730;
	add.s32 	%r1732, %r1731, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 15;
	shr.b32 	%rhs, %r1671, 17;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 13;
	shr.b32 	%rhs, %r1671, 19;
	add.u32 	%r1734, %lhs, %rhs;
	}
	shr.u32 	%r1735, %r1671, 10;
	xor.b32  	%r1736, %r1733, %r1735;
	xor.b32  	%r1737, %r1736, %r1734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 25;
	shr.b32 	%rhs, %r1201, 7;
	add.u32 	%r1738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 14;
	shr.b32 	%rhs, %r1201, 18;
	add.u32 	%r1739, %lhs, %rhs;
	}
	shr.u32 	%r1740, %r1201, 3;
	xor.b32  	%r1741, %r1738, %r1740;
	xor.b32  	%r1742, %r1741, %r1739;
	add.s32 	%r1743, %r54, %r1164;
	add.s32 	%r1744, %r1743, %r1737;
	add.s32 	%r58, %r1744, %r1742;
	xor.b32  	%r1745, %r1684, %r1647;
	and.b32  	%r1746, %r1721, %r1745;
	xor.b32  	%r1747, %r1746, %r1647;
	add.s32 	%r1748, %r1610, %r1747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1721, 26;
	shr.b32 	%rhs, %r1721, 6;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1721, 21;
	shr.b32 	%rhs, %r1721, 11;
	add.u32 	%r1750, %lhs, %rhs;
	}
	xor.b32  	%r1751, %r1750, %r1749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1721, 7;
	shr.b32 	%rhs, %r1721, 25;
	add.u32 	%r1752, %lhs, %rhs;
	}
	xor.b32  	%r1753, %r1751, %r1752;
	add.s32 	%r1754, %r1748, %r58;
	add.s32 	%r1755, %r1754, %r1753;
	add.s32 	%r1756, %r1755, 659060556;
	add.s32 	%r1757, %r1756, %r1621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 30;
	shr.b32 	%rhs, %r1732, 2;
	add.u32 	%r1758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 19;
	shr.b32 	%rhs, %r1732, 13;
	add.u32 	%r1759, %lhs, %rhs;
	}
	xor.b32  	%r1760, %r1759, %r1758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 10;
	shr.b32 	%rhs, %r1732, 22;
	add.u32 	%r1761, %lhs, %rhs;
	}
	xor.b32  	%r1762, %r1760, %r1761;
	xor.b32  	%r1763, %r1732, %r1658;
	xor.b32  	%r1764, %r1732, %r1695;
	and.b32  	%r1765, %r1764, %r1763;
	xor.b32  	%r1766, %r1765, %r1732;
	add.s32 	%r1767, %r1756, %r1766;
	add.s32 	%r1768, %r1767, %r1762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 15;
	shr.b32 	%rhs, %r1708, 17;
	add.u32 	%r1769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 13;
	shr.b32 	%rhs, %r1708, 19;
	add.u32 	%r1770, %lhs, %rhs;
	}
	shr.u32 	%r1771, %r1708, 10;
	xor.b32  	%r1772, %r1769, %r1771;
	xor.b32  	%r1773, %r1772, %r1770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 25;
	shr.b32 	%rhs, %r1233, 7;
	add.u32 	%r1774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 14;
	shr.b32 	%rhs, %r1233, 18;
	add.u32 	%r1775, %lhs, %rhs;
	}
	shr.u32 	%r1776, %r1233, 3;
	xor.b32  	%r1777, %r1774, %r1776;
	xor.b32  	%r1778, %r1777, %r1775;
	add.s32 	%r1779, %r55, %r1201;
	add.s32 	%r1780, %r1779, %r1773;
	add.s32 	%r59, %r1780, %r1778;
	xor.b32  	%r1781, %r1721, %r1684;
	and.b32  	%r1782, %r1757, %r1781;
	xor.b32  	%r1783, %r1782, %r1684;
	add.s32 	%r1784, %r1647, %r1783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 26;
	shr.b32 	%rhs, %r1757, 6;
	add.u32 	%r1785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 21;
	shr.b32 	%rhs, %r1757, 11;
	add.u32 	%r1786, %lhs, %rhs;
	}
	xor.b32  	%r1787, %r1786, %r1785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 7;
	shr.b32 	%rhs, %r1757, 25;
	add.u32 	%r1788, %lhs, %rhs;
	}
	xor.b32  	%r1789, %r1787, %r1788;
	add.s32 	%r1790, %r1784, %r59;
	add.s32 	%r1791, %r1790, %r1789;
	add.s32 	%r1792, %r1791, 883997877;
	add.s32 	%r1793, %r1792, %r1658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 30;
	shr.b32 	%rhs, %r1768, 2;
	add.u32 	%r1794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 19;
	shr.b32 	%rhs, %r1768, 13;
	add.u32 	%r1795, %lhs, %rhs;
	}
	xor.b32  	%r1796, %r1795, %r1794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 10;
	shr.b32 	%rhs, %r1768, 22;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1796, %r1797;
	xor.b32  	%r1799, %r1768, %r1695;
	xor.b32  	%r1800, %r1768, %r1732;
	and.b32  	%r1801, %r1800, %r1799;
	xor.b32  	%r1802, %r1801, %r1768;
	add.s32 	%r1803, %r1792, %r1802;
	add.s32 	%r1804, %r1803, %r1798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r58, 15;
	shr.b32 	%rhs, %r58, 17;
	add.u32 	%r1805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r58, 13;
	shr.b32 	%rhs, %r58, 19;
	add.u32 	%r1806, %lhs, %rhs;
	}
	shr.u32 	%r1807, %r58, 10;
	xor.b32  	%r1808, %r1805, %r1807;
	xor.b32  	%r1809, %r1808, %r1806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 25;
	shr.b32 	%rhs, %r1270, 7;
	add.u32 	%r1810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 14;
	shr.b32 	%rhs, %r1270, 18;
	add.u32 	%r1811, %lhs, %rhs;
	}
	shr.u32 	%r1812, %r1270, 3;
	xor.b32  	%r1813, %r1810, %r1812;
	xor.b32  	%r1814, %r1813, %r1811;
	add.s32 	%r1815, %r56, %r1233;
	add.s32 	%r1816, %r1815, %r1809;
	add.s32 	%r60, %r1816, %r1814;
	xor.b32  	%r1817, %r1757, %r1721;
	and.b32  	%r1818, %r1793, %r1817;
	xor.b32  	%r1819, %r1818, %r1721;
	add.s32 	%r1820, %r1684, %r1819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 26;
	shr.b32 	%rhs, %r1793, 6;
	add.u32 	%r1821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 21;
	shr.b32 	%rhs, %r1793, 11;
	add.u32 	%r1822, %lhs, %rhs;
	}
	xor.b32  	%r1823, %r1822, %r1821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 7;
	shr.b32 	%rhs, %r1793, 25;
	add.u32 	%r1824, %lhs, %rhs;
	}
	xor.b32  	%r1825, %r1823, %r1824;
	add.s32 	%r1826, %r1820, %r60;
	add.s32 	%r1827, %r1826, %r1825;
	add.s32 	%r1828, %r1827, 958139571;
	add.s32 	%r1829, %r1828, %r1695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 30;
	shr.b32 	%rhs, %r1804, 2;
	add.u32 	%r1830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 19;
	shr.b32 	%rhs, %r1804, 13;
	add.u32 	%r1831, %lhs, %rhs;
	}
	xor.b32  	%r1832, %r1831, %r1830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 10;
	shr.b32 	%rhs, %r1804, 22;
	add.u32 	%r1833, %lhs, %rhs;
	}
	xor.b32  	%r1834, %r1832, %r1833;
	xor.b32  	%r1835, %r1804, %r1732;
	xor.b32  	%r1836, %r1804, %r1768;
	and.b32  	%r1837, %r1836, %r1835;
	xor.b32  	%r1838, %r1837, %r1804;
	add.s32 	%r1839, %r1828, %r1838;
	add.s32 	%r1840, %r1839, %r1834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 15;
	shr.b32 	%rhs, %r59, 17;
	add.u32 	%r1841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 13;
	shr.b32 	%rhs, %r59, 19;
	add.u32 	%r1842, %lhs, %rhs;
	}
	shr.u32 	%r1843, %r59, 10;
	xor.b32  	%r1844, %r1841, %r1843;
	xor.b32  	%r1845, %r1844, %r1842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 25;
	shr.b32 	%rhs, %r1307, 7;
	add.u32 	%r1846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 14;
	shr.b32 	%rhs, %r1307, 18;
	add.u32 	%r1847, %lhs, %rhs;
	}
	shr.u32 	%r1848, %r1307, 3;
	xor.b32  	%r1849, %r1846, %r1848;
	xor.b32  	%r1850, %r1849, %r1847;
	add.s32 	%r1851, %r57, %r1270;
	add.s32 	%r1852, %r1851, %r1845;
	add.s32 	%r61, %r1852, %r1850;
	xor.b32  	%r1853, %r1793, %r1757;
	and.b32  	%r1854, %r1829, %r1853;
	xor.b32  	%r1855, %r1854, %r1757;
	add.s32 	%r1856, %r1721, %r1855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1829, 26;
	shr.b32 	%rhs, %r1829, 6;
	add.u32 	%r1857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1829, 21;
	shr.b32 	%rhs, %r1829, 11;
	add.u32 	%r1858, %lhs, %rhs;
	}
	xor.b32  	%r1859, %r1858, %r1857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1829, 7;
	shr.b32 	%rhs, %r1829, 25;
	add.u32 	%r1860, %lhs, %rhs;
	}
	xor.b32  	%r1861, %r1859, %r1860;
	add.s32 	%r1862, %r1856, %r61;
	add.s32 	%r1863, %r1862, %r1861;
	add.s32 	%r1864, %r1863, 1322822218;
	add.s32 	%r62, %r1864, %r1732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1840, 30;
	shr.b32 	%rhs, %r1840, 2;
	add.u32 	%r1865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1840, 19;
	shr.b32 	%rhs, %r1840, 13;
	add.u32 	%r1866, %lhs, %rhs;
	}
	xor.b32  	%r1867, %r1866, %r1865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1840, 10;
	shr.b32 	%rhs, %r1840, 22;
	add.u32 	%r1868, %lhs, %rhs;
	}
	xor.b32  	%r1869, %r1867, %r1868;
	xor.b32  	%r1870, %r1840, %r1768;
	xor.b32  	%r1871, %r1840, %r1804;
	and.b32  	%r1872, %r1871, %r1870;
	xor.b32  	%r1873, %r1872, %r1840;
	add.s32 	%r1874, %r1864, %r1873;
	add.s32 	%r63, %r1874, %r1869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r60, 15;
	shr.b32 	%rhs, %r60, 17;
	add.u32 	%r1875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r60, 13;
	shr.b32 	%rhs, %r60, 19;
	add.u32 	%r1876, %lhs, %rhs;
	}
	shr.u32 	%r1877, %r60, 10;
	xor.b32  	%r1878, %r1875, %r1877;
	xor.b32  	%r1879, %r1878, %r1876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 25;
	shr.b32 	%rhs, %r1344, 7;
	add.u32 	%r1880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 14;
	shr.b32 	%rhs, %r1344, 18;
	add.u32 	%r1881, %lhs, %rhs;
	}
	shr.u32 	%r1882, %r1344, 3;
	xor.b32  	%r1883, %r1880, %r1882;
	xor.b32  	%r1884, %r1883, %r1881;
	add.s32 	%r1885, %r1634, %r1307;
	add.s32 	%r1886, %r1885, %r1879;
	add.s32 	%r64, %r1886, %r1884;
	xor.b32  	%r1887, %r1829, %r1793;
	and.b32  	%r1888, %r62, %r1887;
	xor.b32  	%r1889, %r1888, %r1793;
	add.s32 	%r1890, %r1757, %r1889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r62, 26;
	shr.b32 	%rhs, %r62, 6;
	add.u32 	%r1891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r62, 21;
	shr.b32 	%rhs, %r62, 11;
	add.u32 	%r1892, %lhs, %rhs;
	}
	xor.b32  	%r1893, %r1892, %r1891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r62, 7;
	shr.b32 	%rhs, %r62, 25;
	add.u32 	%r1894, %lhs, %rhs;
	}
	xor.b32  	%r1895, %r1893, %r1894;
	add.s32 	%r1896, %r1890, %r64;
	add.s32 	%r1897, %r1896, %r1895;
	add.s32 	%r1898, %r1897, 1537002063;
	add.s32 	%r65, %r1898, %r1768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 30;
	shr.b32 	%rhs, %r63, 2;
	add.u32 	%r1899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 19;
	shr.b32 	%rhs, %r63, 13;
	add.u32 	%r1900, %lhs, %rhs;
	}
	xor.b32  	%r1901, %r1900, %r1899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 10;
	shr.b32 	%rhs, %r63, 22;
	add.u32 	%r1902, %lhs, %rhs;
	}
	xor.b32  	%r1903, %r1901, %r1902;
	xor.b32  	%r1904, %r63, %r1804;
	xor.b32  	%r1905, %r63, %r1840;
	and.b32  	%r1906, %r1905, %r1904;
	xor.b32  	%r1907, %r1906, %r63;
	add.s32 	%r1908, %r1898, %r1907;
	add.s32 	%r66, %r1908, %r1903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r61, 15;
	shr.b32 	%rhs, %r61, 17;
	add.u32 	%r1909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r61, 13;
	shr.b32 	%rhs, %r61, 19;
	add.u32 	%r1910, %lhs, %rhs;
	}
	shr.u32 	%r1911, %r61, 10;
	xor.b32  	%r1912, %r1909, %r1911;
	xor.b32  	%r1913, %r1912, %r1910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 25;
	shr.b32 	%rhs, %r1381, 7;
	add.u32 	%r1914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 14;
	shr.b32 	%rhs, %r1381, 18;
	add.u32 	%r1915, %lhs, %rhs;
	}
	shr.u32 	%r1916, %r1381, 3;
	xor.b32  	%r1917, %r1914, %r1916;
	xor.b32  	%r1918, %r1917, %r1915;
	add.s32 	%r1919, %r1671, %r1344;
	add.s32 	%r1920, %r1919, %r1913;
	add.s32 	%r67, %r1920, %r1918;
	xor.b32  	%r1921, %r62, %r1829;
	and.b32  	%r1922, %r65, %r1921;
	xor.b32  	%r1923, %r1922, %r1829;
	add.s32 	%r1924, %r1793, %r1923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 26;
	shr.b32 	%rhs, %r65, 6;
	add.u32 	%r1925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 21;
	shr.b32 	%rhs, %r65, 11;
	add.u32 	%r1926, %lhs, %rhs;
	}
	xor.b32  	%r1927, %r1926, %r1925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 7;
	shr.b32 	%rhs, %r65, 25;
	add.u32 	%r1928, %lhs, %rhs;
	}
	xor.b32  	%r1929, %r1927, %r1928;
	add.s32 	%r1930, %r1924, %r67;
	add.s32 	%r1931, %r1930, %r1929;
	add.s32 	%r1932, %r1931, 1747873779;
	add.s32 	%r68, %r1932, %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 30;
	shr.b32 	%rhs, %r66, 2;
	add.u32 	%r1933, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 19;
	shr.b32 	%rhs, %r66, 13;
	add.u32 	%r1934, %lhs, %rhs;
	}
	xor.b32  	%r1935, %r1934, %r1933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 10;
	shr.b32 	%rhs, %r66, 22;
	add.u32 	%r1936, %lhs, %rhs;
	}
	xor.b32  	%r1937, %r1935, %r1936;
	xor.b32  	%r1938, %r66, %r1840;
	xor.b32  	%r1939, %r66, %r63;
	and.b32  	%r1940, %r1939, %r1938;
	xor.b32  	%r1941, %r1940, %r66;
	add.s32 	%r1942, %r1932, %r1941;
	add.s32 	%r69, %r1942, %r1937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 15;
	shr.b32 	%rhs, %r64, 17;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 13;
	shr.b32 	%rhs, %r64, 19;
	add.u32 	%r1944, %lhs, %rhs;
	}
	shr.u32 	%r1945, %r64, 10;
	xor.b32  	%r1946, %r1943, %r1945;
	xor.b32  	%r1947, %r1946, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 25;
	shr.b32 	%rhs, %r52, 7;
	add.u32 	%r1948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 14;
	shr.b32 	%rhs, %r52, 18;
	add.u32 	%r1949, %lhs, %rhs;
	}
	shr.u32 	%r1950, %r52, 3;
	xor.b32  	%r1951, %r1948, %r1950;
	xor.b32  	%r1952, %r1951, %r1949;
	add.s32 	%r1953, %r1708, %r1381;
	add.s32 	%r1954, %r1953, %r1947;
	add.s32 	%r70, %r1954, %r1952;
	xor.b32  	%r1955, %r65, %r62;
	and.b32  	%r1956, %r68, %r1955;
	xor.b32  	%r1957, %r1956, %r62;
	add.s32 	%r1958, %r1829, %r1957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 26;
	shr.b32 	%rhs, %r68, 6;
	add.u32 	%r1959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 21;
	shr.b32 	%rhs, %r68, 11;
	add.u32 	%r1960, %lhs, %rhs;
	}
	xor.b32  	%r1961, %r1960, %r1959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 7;
	shr.b32 	%rhs, %r68, 25;
	add.u32 	%r1962, %lhs, %rhs;
	}
	xor.b32  	%r1963, %r1961, %r1962;
	add.s32 	%r1964, %r1958, %r70;
	add.s32 	%r1965, %r1964, %r1963;
	add.s32 	%r1966, %r1965, 1955562222;
	add.s32 	%r71, %r1966, %r1840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r69, 30;
	shr.b32 	%rhs, %r69, 2;
	add.u32 	%r1967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r69, 19;
	shr.b32 	%rhs, %r69, 13;
	add.u32 	%r1968, %lhs, %rhs;
	}
	xor.b32  	%r1969, %r1968, %r1967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r69, 10;
	shr.b32 	%rhs, %r69, 22;
	add.u32 	%r1970, %lhs, %rhs;
	}
	xor.b32  	%r1971, %r1969, %r1970;
	xor.b32  	%r1972, %r69, %r63;
	xor.b32  	%r1973, %r69, %r66;
	and.b32  	%r1974, %r1973, %r1972;
	xor.b32  	%r1975, %r1974, %r69;
	add.s32 	%r1976, %r1966, %r1975;
	add.s32 	%r1977, %r1976, %r1971;
	setp.ne.s32	%p3, %r1977, %r12;
	@%p3 bra 	BB8_9;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 15;
	shr.b32 	%rhs, %r67, 17;
	add.u32 	%r1978, %lhs, %rhs;
	}
	shr.u32 	%r1979, %r67, 10;
	xor.b32  	%r1980, %r1978, %r1979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 13;
	shr.b32 	%rhs, %r67, 19;
	add.u32 	%r1981, %lhs, %rhs;
	}
	xor.b32  	%r1982, %r1980, %r1981;
	shr.u32 	%r1983, %r53, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 25;
	shr.b32 	%rhs, %r53, 7;
	add.u32 	%r1984, %lhs, %rhs;
	}
	xor.b32  	%r1985, %r1984, %r1983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r53, 14;
	shr.b32 	%rhs, %r53, 18;
	add.u32 	%r1986, %lhs, %rhs;
	}
	xor.b32  	%r1987, %r1985, %r1986;
	add.s32 	%r1988, %r58, %r52;
	add.s32 	%r1989, %r1988, %r1982;
	add.s32 	%r1990, %r1989, %r1987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 21;
	shr.b32 	%rhs, %r71, 11;
	add.u32 	%r1991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 26;
	shr.b32 	%rhs, %r71, 6;
	add.u32 	%r1992, %lhs, %rhs;
	}
	xor.b32  	%r1993, %r1991, %r1992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 7;
	shr.b32 	%rhs, %r71, 25;
	add.u32 	%r1994, %lhs, %rhs;
	}
	xor.b32  	%r1995, %r1993, %r1994;
	xor.b32  	%r1996, %r68, %r65;
	and.b32  	%r1997, %r71, %r1996;
	xor.b32  	%r1998, %r1997, %r65;
	add.s32 	%r1999, %r62, %r1998;
	add.s32 	%r2000, %r1999, %r1990;
	add.s32 	%r2001, %r2000, %r1995;
	add.s32 	%r2002, %r2001, 2024104815;
	add.s32 	%r2003, %r2002, %r63;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12, 19;
	shr.b32 	%rhs, %r12, 13;
	add.u32 	%r2004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12, 30;
	shr.b32 	%rhs, %r12, 2;
	add.u32 	%r2005, %lhs, %rhs;
	}
	xor.b32  	%r2006, %r2004, %r2005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12, 10;
	shr.b32 	%rhs, %r12, 22;
	add.u32 	%r2007, %lhs, %rhs;
	}
	xor.b32  	%r2008, %r2006, %r2007;
	xor.b32  	%r2009, %r69, %r12;
	xor.b32  	%r2010, %r66, %r12;
	and.b32  	%r2011, %r2009, %r2010;
	xor.b32  	%r2012, %r2011, %r12;
	add.s32 	%r2013, %r2002, %r2012;
	add.s32 	%r2014, %r2013, %r2008;
	shr.u32 	%r2015, %r70, 10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r70, 15;
	shr.b32 	%rhs, %r70, 17;
	add.u32 	%r2016, %lhs, %rhs;
	}
	xor.b32  	%r2017, %r2016, %r2015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r70, 13;
	shr.b32 	%rhs, %r70, 19;
	add.u32 	%r2018, %lhs, %rhs;
	}
	xor.b32  	%r2019, %r2017, %r2018;
	shr.u32 	%r2020, %r54, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 25;
	shr.b32 	%rhs, %r54, 7;
	add.u32 	%r2021, %lhs, %rhs;
	}
	xor.b32  	%r2022, %r2021, %r2020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 14;
	shr.b32 	%rhs, %r54, 18;
	add.u32 	%r2023, %lhs, %rhs;
	}
	xor.b32  	%r2024, %r2022, %r2023;
	add.s32 	%r2025, %r59, %r53;
	add.s32 	%r2026, %r2025, %r2019;
	add.s32 	%r2027, %r2026, %r2024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 26;
	shr.b32 	%rhs, %r2003, 6;
	add.u32 	%r2028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 21;
	shr.b32 	%rhs, %r2003, 11;
	add.u32 	%r2029, %lhs, %rhs;
	}
	xor.b32  	%r2030, %r2029, %r2028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 7;
	shr.b32 	%rhs, %r2003, 25;
	add.u32 	%r2031, %lhs, %rhs;
	}
	xor.b32  	%r2032, %r2030, %r2031;
	xor.b32  	%r2033, %r71, %r68;
	and.b32  	%r2034, %r2003, %r2033;
	xor.b32  	%r2035, %r2034, %r68;
	add.s32 	%r2036, %r65, %r2035;
	add.s32 	%r2037, %r2036, %r2027;
	add.s32 	%r2038, %r2037, %r2032;
	add.s32 	%r2039, %r2038, -2067236844;
	add.s32 	%r2040, %r2039, %r66;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 30;
	shr.b32 	%rhs, %r2014, 2;
	add.u32 	%r2041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 19;
	shr.b32 	%rhs, %r2014, 13;
	add.u32 	%r2042, %lhs, %rhs;
	}
	xor.b32  	%r2043, %r2042, %r2041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 10;
	shr.b32 	%rhs, %r2014, 22;
	add.u32 	%r2044, %lhs, %rhs;
	}
	xor.b32  	%r2045, %r2043, %r2044;
	xor.b32  	%r2046, %r2014, %r69;
	xor.b32  	%r2047, %r2014, %r12;
	and.b32  	%r2048, %r2047, %r2046;
	xor.b32  	%r2049, %r2048, %r2014;
	add.s32 	%r2050, %r2039, %r2049;
	add.s32 	%r2051, %r2050, %r2045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 15;
	shr.b32 	%rhs, %r1990, 17;
	add.u32 	%r2052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 13;
	shr.b32 	%rhs, %r1990, 19;
	add.u32 	%r2053, %lhs, %rhs;
	}
	shr.u32 	%r2054, %r1990, 10;
	xor.b32  	%r2055, %r2052, %r2054;
	xor.b32  	%r2056, %r2055, %r2053;
	shr.u32 	%r2057, %r55, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 25;
	shr.b32 	%rhs, %r55, 7;
	add.u32 	%r2058, %lhs, %rhs;
	}
	xor.b32  	%r2059, %r2058, %r2057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 14;
	shr.b32 	%rhs, %r55, 18;
	add.u32 	%r2060, %lhs, %rhs;
	}
	xor.b32  	%r2061, %r2059, %r2060;
	add.s32 	%r2062, %r60, %r54;
	add.s32 	%r2063, %r2062, %r2056;
	add.s32 	%r2064, %r2063, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 26;
	shr.b32 	%rhs, %r2040, 6;
	add.u32 	%r2065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 21;
	shr.b32 	%rhs, %r2040, 11;
	add.u32 	%r2066, %lhs, %rhs;
	}
	xor.b32  	%r2067, %r2066, %r2065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 7;
	shr.b32 	%rhs, %r2040, 25;
	add.u32 	%r2068, %lhs, %rhs;
	}
	xor.b32  	%r2069, %r2067, %r2068;
	xor.b32  	%r2070, %r2003, %r71;
	and.b32  	%r2071, %r2040, %r2070;
	xor.b32  	%r2072, %r2071, %r71;
	add.s32 	%r2073, %r68, %r2072;
	add.s32 	%r2074, %r2073, %r2064;
	add.s32 	%r2075, %r2074, %r2069;
	add.s32 	%r2076, %r2075, -1933114872;
	add.s32 	%r2077, %r2076, %r69;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 30;
	shr.b32 	%rhs, %r2051, 2;
	add.u32 	%r2078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 19;
	shr.b32 	%rhs, %r2051, 13;
	add.u32 	%r2079, %lhs, %rhs;
	}
	xor.b32  	%r2080, %r2079, %r2078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 10;
	shr.b32 	%rhs, %r2051, 22;
	add.u32 	%r2081, %lhs, %rhs;
	}
	xor.b32  	%r2082, %r2080, %r2081;
	xor.b32  	%r2083, %r2051, %r12;
	xor.b32  	%r2084, %r2051, %r2014;
	and.b32  	%r2085, %r2084, %r2083;
	xor.b32  	%r2086, %r2085, %r2051;
	add.s32 	%r2087, %r2076, %r2086;
	add.s32 	%r2088, %r2087, %r2082;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 15;
	shr.b32 	%rhs, %r2027, 17;
	add.u32 	%r2089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 13;
	shr.b32 	%rhs, %r2027, 19;
	add.u32 	%r2090, %lhs, %rhs;
	}
	shr.u32 	%r2091, %r2027, 10;
	xor.b32  	%r2092, %r2089, %r2091;
	xor.b32  	%r2093, %r2092, %r2090;
	shr.u32 	%r2094, %r56, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 25;
	shr.b32 	%rhs, %r56, 7;
	add.u32 	%r2095, %lhs, %rhs;
	}
	xor.b32  	%r2096, %r2095, %r2094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 14;
	shr.b32 	%rhs, %r56, 18;
	add.u32 	%r2097, %lhs, %rhs;
	}
	xor.b32  	%r2098, %r2096, %r2097;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 26;
	shr.b32 	%rhs, %r2077, 6;
	add.u32 	%r2099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 21;
	shr.b32 	%rhs, %r2077, 11;
	add.u32 	%r2100, %lhs, %rhs;
	}
	xor.b32  	%r2101, %r2100, %r2099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 7;
	shr.b32 	%rhs, %r2077, 25;
	add.u32 	%r2102, %lhs, %rhs;
	}
	xor.b32  	%r2103, %r2101, %r2102;
	xor.b32  	%r2104, %r2040, %r2003;
	and.b32  	%r2105, %r2077, %r2104;
	xor.b32  	%r2106, %r2105, %r2003;
	add.s32 	%r2107, %r55, %r61;
	add.s32 	%r2108, %r2107, %r71;
	add.s32 	%r2109, %r2108, %r2106;
	add.s32 	%r2110, %r2109, %r2093;
	add.s32 	%r2111, %r2110, %r2098;
	add.s32 	%r2112, %r2111, %r2103;
	add.s32 	%r2113, %r2112, -1866530822;
	add.s32 	%r2114, %r2113, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 30;
	shr.b32 	%rhs, %r2088, 2;
	add.u32 	%r2115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 19;
	shr.b32 	%rhs, %r2088, 13;
	add.u32 	%r2116, %lhs, %rhs;
	}
	xor.b32  	%r2117, %r2116, %r2115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 10;
	shr.b32 	%rhs, %r2088, 22;
	add.u32 	%r2118, %lhs, %rhs;
	}
	xor.b32  	%r2119, %r2117, %r2118;
	xor.b32  	%r2120, %r2088, %r2014;
	xor.b32  	%r2121, %r2088, %r2051;
	and.b32  	%r2122, %r2121, %r2120;
	xor.b32  	%r2123, %r2122, %r2088;
	add.s32 	%r2124, %r2113, %r2123;
	add.s32 	%r2125, %r2124, %r2119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2064, 15;
	shr.b32 	%rhs, %r2064, 17;
	add.u32 	%r2126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2064, 13;
	shr.b32 	%rhs, %r2064, 19;
	add.u32 	%r2127, %lhs, %rhs;
	}
	shr.u32 	%r2128, %r2064, 10;
	xor.b32  	%r2129, %r2126, %r2128;
	xor.b32  	%r2130, %r2129, %r2127;
	shr.u32 	%r2131, %r57, 3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r57, 25;
	shr.b32 	%rhs, %r57, 7;
	add.u32 	%r2132, %lhs, %rhs;
	}
	xor.b32  	%r2133, %r2132, %r2131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r57, 14;
	shr.b32 	%rhs, %r57, 18;
	add.u32 	%r2134, %lhs, %rhs;
	}
	xor.b32  	%r2135, %r2133, %r2134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 26;
	shr.b32 	%rhs, %r2114, 6;
	add.u32 	%r2136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 21;
	shr.b32 	%rhs, %r2114, 11;
	add.u32 	%r2137, %lhs, %rhs;
	}
	xor.b32  	%r2138, %r2137, %r2136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 7;
	shr.b32 	%rhs, %r2114, 25;
	add.u32 	%r2139, %lhs, %rhs;
	}
	xor.b32  	%r2140, %r2138, %r2139;
	xor.b32  	%r2141, %r2077, %r2040;
	and.b32  	%r2142, %r2114, %r2141;
	xor.b32  	%r2143, %r2142, %r2040;
	add.s32 	%r2144, %r56, %r64;
	add.s32 	%r2145, %r2144, %r2003;
	add.s32 	%r2146, %r2145, %r2143;
	add.s32 	%r2147, %r2146, %r2130;
	add.s32 	%r2148, %r2147, %r2135;
	add.s32 	%r2149, %r2148, %r2140;
	add.s32 	%r2150, %r2149, -1538233109;
	add.s32 	%r2151, %r2150, %r2014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2125, 30;
	shr.b32 	%rhs, %r2125, 2;
	add.u32 	%r2152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2125, 19;
	shr.b32 	%rhs, %r2125, 13;
	add.u32 	%r2153, %lhs, %rhs;
	}
	xor.b32  	%r2154, %r2153, %r2152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2125, 10;
	shr.b32 	%rhs, %r2125, 22;
	add.u32 	%r2155, %lhs, %rhs;
	}
	xor.b32  	%r2156, %r2154, %r2155;
	xor.b32  	%r2157, %r2125, %r2051;
	xor.b32  	%r2158, %r2125, %r2088;
	and.b32  	%r2159, %r2158, %r2157;
	xor.b32  	%r2160, %r2159, %r2125;
	add.s32 	%r2161, %r2150, %r2160;
	add.s32 	%r2162, %r2161, %r2156;
	setp.eq.s32	%p4, %r2125, %r8;
	setp.eq.s32	%p5, %r2114, %r11;
	and.pred  	%p6, %p4, %p5;
	setp.eq.s32	%p7, %r2162, %r9;
	and.pred  	%p8, %p6, %p7;
	setp.eq.s32	%p9, %r2151, %r10;
	and.pred  	%p10, %p8, %p9;
	@!%p10 bra 	BB8_9;
	bra.uni 	BB8_5;

BB8_5:
	ld.param.u64 	%rd22, [m01400_s16_param_16];
	mul.wide.u32 	%rd17, %r77, 4;
	add.s64 	%rd18, %rd22, %rd17;
	atom.global.add.u32 	%r2163, [%rd18], 1;
	setp.ne.s32	%p11, %r2163, 0;
	@%p11 bra 	BB8_9;

	ld.param.u32 	%r2179, [m01400_s16_param_31];
	atom.global.add.u32 	%r72, [%rd7], 1;
	setp.lt.u32	%p12, %r72, %r2179;
	@%p12 bra 	BB8_8;
	bra.uni 	BB8_7;

BB8_8:
	ld.param.u32 	%r2180, [m01400_s16_param_27];
	ld.param.u64 	%rd23, [m01400_s16_param_14];
	mul.wide.u32 	%rd19, %r72, 24;
	add.s64 	%rd20, %rd23, %rd19;
	mov.u32 	%r2165, 0;
	st.global.v2.u32 	[%rd20+16], {%r2165, %r77};
	st.global.v2.u32 	[%rd20+8], {%r2181, %r2180};
	st.global.u64 	[%rd20], %rd1;
	bra.uni 	BB8_9;

BB8_7:
	atom.global.add.u32 	%r2164, [%rd7], -1;

BB8_9:
	ld.param.u32 	%r2166, [m01400_s16_param_30];
	add.s32 	%r2181, %r2181, 1;
	setp.lt.u32	%p13, %r2181, %r2166;
	@%p13 bra 	BB8_3;

BB8_10:
	ret;
}


  