<stg><name>conv2d</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="2" to="22">
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="2" to="3">
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="3" to="4">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="4" to="5">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="5" to="6">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="6" to="7">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="7" to="8">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="8" to="9">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="9" to="10">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="10" to="11">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="11" to="12">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="12" to="13">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="13" to="14">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="14" to="15">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="15" to="16">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="16" to="17">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="17" to="18">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="18" to="19">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="19" to="20">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="21" to="2">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_5), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_4), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_3), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_2), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_1), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %b_0), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %a), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %res), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %b_0_addr = getelementptr [6 x i8]* %b_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %b_1_addr = getelementptr [6 x i8]* %b_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %b_2_addr = getelementptr [6 x i8]* %b_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %b_3_addr = getelementptr [6 x i8]* %b_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %b_4_addr = getelementptr [6 x i8]* %b_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %b_5_addr = getelementptr [6 x i8]* %b_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %b_0_addr_1 = getelementptr [6 x i8]* %b_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %b_1_addr_1 = getelementptr [6 x i8]* %b_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %b_2_addr_1 = getelementptr [6 x i8]* %b_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_3_addr_1 = getelementptr [6 x i8]* %b_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_3_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %b_4_addr_1 = getelementptr [6 x i8]* %b_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_4_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %b_5_addr_1 = getelementptr [6 x i8]* %b_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_5_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %b_0_addr_2 = getelementptr [6 x i8]* %b_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_1_addr_2 = getelementptr [6 x i8]* %b_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %b_2_addr_2 = getelementptr [6 x i8]* %b_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %b_3_addr_2 = getelementptr [6 x i8]* %b_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_3_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %b_4_addr_2 = getelementptr [6 x i8]* %b_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_4_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %b_5_addr_2 = getelementptr [6 x i8]* %b_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_5_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %b_0_addr_3 = getelementptr [6 x i8]* %b_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_0_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %b_1_addr_3 = getelementptr [6 x i8]* %b_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_1_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %b_2_addr_3 = getelementptr [6 x i8]* %b_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_2_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_3_addr_3 = getelementptr [6 x i8]* %b_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_3_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %b_4_addr_3 = getelementptr [6 x i8]* %b_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_4_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %b_5_addr_3 = getelementptr [6 x i8]* %b_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_5_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %b_0_addr_4 = getelementptr [6 x i8]* %b_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_0_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_1_addr_4 = getelementptr [6 x i8]* %b_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_1_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %b_2_addr_4 = getelementptr [6 x i8]* %b_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_2_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_3_addr_4 = getelementptr [6 x i8]* %b_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_3_addr_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %b_4_addr_4 = getelementptr [6 x i8]* %b_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_4_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %b_5_addr_4 = getelementptr [6 x i8]* %b_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_5_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_0_addr_5 = getelementptr [6 x i8]* %b_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_0_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %b_1_addr_5 = getelementptr [6 x i8]* %b_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_1_addr_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %b_2_addr_5 = getelementptr [6 x i8]* %b_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_2_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %b_3_addr_5 = getelementptr [6 x i8]* %b_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_3_addr_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %b_4_addr_5 = getelementptr [6 x i8]* %b_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_4_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %b_5_addr_5 = getelementptr [6 x i8]* %b_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_5_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i = phi i3 [ 0, %0 ], [ %tmp_mid2, %.reset ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.reset ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %indvar_flatten_next = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:1  %exitcond = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:2  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:3  %tmp_mid2 = select i1 %exitcond, i3 %i_1, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="6">
<![CDATA[
.reset:6  %p_shl11_cast = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset:7  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
.reset:8  %p_shl12_cast = zext i4 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:9  %tmp_6 = add i8 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="3">
<![CDATA[
.reset:48  %j_cast = zext i3 %j_mid2 to i4

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:159  %tmp_8_0_4 = add i4 %j_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4">
<![CDATA[
.reset:161  %tmp_9_0_4_cast = zext i4 %tmp_8_0_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:162  %tmp_48 = add i8 %tmp_9_0_4_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
.reset:163  %tmp_50_cast = zext i8 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:164  %a_addr_4 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="7">
<![CDATA[
.reset:180  %a_load_4 = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
.reset:182  %b_4_load = load i8* %b_4_addr, align 1

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:185  %tmp_8_0_5 = add i4 %j_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
.reset:187  %tmp_9_0_5_cast = zext i4 %tmp_8_0_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_9_0_5_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:188  %tmp_54 = add i8 %tmp_9_0_5_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="8">
<![CDATA[
.reset:189  %tmp_56_cast = zext i8 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:190  %a_addr_5 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="7">
<![CDATA[
.reset:206  %a_load_5 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="3">
<![CDATA[
.reset:208  %b_5_load = load i8* %b_5_addr, align 1

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="3">
<![CDATA[
.reset:213  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="3">
<![CDATA[
.reset:218  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="3">
<![CDATA[
.reset:223  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="3">
<![CDATA[
.reset:248  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3">
<![CDATA[
.reset:253  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="3">
<![CDATA[
.reset:258  %b_3_load_2 = load i8* %b_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="3">
<![CDATA[
.reset:263  %b_4_load_2 = load i8* %b_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="3">
<![CDATA[
.reset:268  %b_5_load_2 = load i8* %b_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="3">
<![CDATA[
.reset:273  %b_0_load_3 = load i8* %b_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="3">
<![CDATA[
.reset:288  %b_3_load_3 = load i8* %b_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:13  %i_1_mid1 = add i3 %i, 2

]]></Node>
<StgValue><ssdm name="i_1_mid1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:14  %tmp_5_1_mid2 = select i1 %exitcond, i3 %i_1_mid1, i3 %i_1

]]></Node>
<StgValue><ssdm name="tmp_5_1_mid2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:15  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5_1_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="6">
<![CDATA[
.reset:16  %p_shl8_cast = zext i6 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset:17  %tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_5_1_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
.reset:18  %p_shl9_cast = zext i4 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:19  %tmp_10 = add i8 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:20  %tmp_5_2_mid2_v_v_cas = select i1 %exitcond, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="tmp_5_2_mid2_v_v_cas"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:21  %tmp_5_2_mid2_v = add i3 %tmp_5_2_mid2_v_v_cas, %i

]]></Node>
<StgValue><ssdm name="tmp_5_2_mid2_v"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:27  %tmp_4_3_mid1 = xor i3 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_4_3_mid1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:28  %tmp_4_s = add i3 %i, 3

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:29  %tmp_5_3_mid2_v = select i1 %exitcond, i3 %tmp_4_3_mid1, i3 %tmp_4_s

]]></Node>
<StgValue><ssdm name="tmp_5_3_mid2_v"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="3">
<![CDATA[
.reset:54  %tmp_2_cast = zext i3 %j_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:58  %tmp_24 = add i8 %tmp_2_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
.reset:59  %tmp_26_cast = zext i8 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:60  %a_addr_6 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:81  %j_1 = add i3 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="3">
<![CDATA[
.reset:83  %tmp_9_0_1_cast = zext i3 %j_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_cast"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:87  %tmp_31 = add i8 %tmp_9_0_1_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
.reset:88  %tmp_33_cast = zext i8 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:89  %a_addr_7 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="7">
<![CDATA[
.reset:180  %a_load_4 = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8">
<![CDATA[
.reset:181  %tmp_0_4 = sext i8 %a_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
.reset:182  %b_4_load = load i8* %b_4_addr, align 1

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
.reset:183  %tmp_3_0_4 = sext i8 %b_4_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:184  %tmp_7_0_4 = mul i16 %tmp_0_4, %tmp_3_0_4

]]></Node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="7">
<![CDATA[
.reset:206  %a_load_5 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
.reset:207  %tmp_0_5 = sext i8 %a_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="3">
<![CDATA[
.reset:208  %b_5_load = load i8* %b_5_addr, align 1

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.reset:209  %tmp_3_0_5 = sext i8 %b_5_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:210  %tmp_7_0_5 = mul i16 %tmp_0_5, %tmp_3_0_5

]]></Node>
<StgValue><ssdm name="tmp_7_0_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="7">
<![CDATA[
.reset:211  %a_load_6 = load i8* %a_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="3">
<![CDATA[
.reset:213  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="7">
<![CDATA[
.reset:216  %a_load_7 = load i8* %a_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="3">
<![CDATA[
.reset:218  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="3">
<![CDATA[
.reset:223  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="3">
<![CDATA[
.reset:248  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3">
<![CDATA[
.reset:253  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="3">
<![CDATA[
.reset:258  %b_3_load_2 = load i8* %b_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="3">
<![CDATA[
.reset:263  %b_4_load_2 = load i8* %b_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="3">
<![CDATA[
.reset:268  %b_5_load_2 = load i8* %b_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="3">
<![CDATA[
.reset:273  %b_0_load_3 = load i8* %b_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="3">
<![CDATA[
.reset:278  %b_1_load_3 = load i8* %b_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="3">
<![CDATA[
.reset:283  %b_2_load_3 = load i8* %b_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="3">
<![CDATA[
.reset:288  %b_3_load_3 = load i8* %b_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="3">
<![CDATA[
.reset:293  %b_4_load_3 = load i8* %b_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="3">
<![CDATA[
.reset:298  %b_5_load_3 = load i8* %b_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="3">
<![CDATA[
.reset:303  %b_0_load_4 = load i8* %b_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
.reset:308  %b_1_load_4 = load i8* %b_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="3">
<![CDATA[
.reset:313  %b_2_load_4 = load i8* %b_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="3">
<![CDATA[
.reset:318  %b_3_load_4 = load i8* %b_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_4"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="3">
<![CDATA[
.reset:323  %b_4_load_4 = load i8* %b_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="3">
<![CDATA[
.reset:328  %b_5_load_4 = load i8* %b_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3">
<![CDATA[
.reset:333  %b_0_load_5 = load i8* %b_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="3">
<![CDATA[
.reset:348  %b_3_load_5 = load i8* %b_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:364  %tmp7 = add i16 %tmp_7_0_4, %tmp_7_0_5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:22  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5_2_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="6">
<![CDATA[
.reset:23  %p_shl6_cast = zext i6 %tmp_11 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset:24  %tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_5_2_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="4">
<![CDATA[
.reset:25  %p_shl7_cast = zext i4 %tmp_12 to i7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:26  %tmp_13 = add i7 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="3">
<![CDATA[
.reset:78  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="3">
<![CDATA[
.reset:82  %tmp_9_0_1_cast1 = zext i3 %j_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_cast1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:90  %tmp_32 = add i7 %tmp_9_0_1_cast1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="7">
<![CDATA[
.reset:91  %tmp_34_cast = zext i7 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:92  %a_addr_13 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="3">
<![CDATA[
.reset:104  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:107  %tmp_8_0_2 = add i3 %j_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="3">
<![CDATA[
.reset:109  %tmp_9_0_2_cast = zext i3 %tmp_8_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_cast"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:113  %tmp_37 = add i8 %tmp_9_0_2_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
.reset:114  %tmp_39_cast = zext i8 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:115  %a_addr_8 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="3">
<![CDATA[
.reset:130  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="3">
<![CDATA[
.reset:156  %b_3_load = load i8* %b_3_addr, align 1

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="7">
<![CDATA[
.reset:211  %a_load_6 = load i8* %a_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="7">
<![CDATA[
.reset:216  %a_load_7 = load i8* %a_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
.reset:217  %tmp_1_1 = sext i8 %a_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.reset:219  %tmp_3_1_1 = sext i8 %b_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:220  %tmp_7_1_1 = mul i16 %tmp_1_1, %tmp_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="7">
<![CDATA[
.reset:221  %a_load_8 = load i8* %a_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="3">
<![CDATA[
.reset:228  %b_3_load_1 = load i8* %b_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="3">
<![CDATA[
.reset:233  %b_4_load_1 = load i8* %b_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="3">
<![CDATA[
.reset:238  %b_5_load_1 = load i8* %b_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="3">
<![CDATA[
.reset:243  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
.reset:246  %a_load_13 = load i8* %a_addr_13, align 1

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="3">
<![CDATA[
.reset:278  %b_1_load_3 = load i8* %b_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="3">
<![CDATA[
.reset:283  %b_2_load_3 = load i8* %b_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="3">
<![CDATA[
.reset:293  %b_4_load_3 = load i8* %b_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="3">
<![CDATA[
.reset:298  %b_5_load_3 = load i8* %b_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="3">
<![CDATA[
.reset:303  %b_0_load_4 = load i8* %b_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
.reset:308  %b_1_load_4 = load i8* %b_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="3">
<![CDATA[
.reset:313  %b_2_load_4 = load i8* %b_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="3">
<![CDATA[
.reset:318  %b_3_load_4 = load i8* %b_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="3">
<![CDATA[
.reset:323  %b_4_load_4 = load i8* %b_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="3">
<![CDATA[
.reset:328  %b_5_load_4 = load i8* %b_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3">
<![CDATA[
.reset:333  %b_0_load_5 = load i8* %b_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="3">
<![CDATA[
.reset:338  %b_1_load_5 = load i8* %b_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="3">
<![CDATA[
.reset:343  %b_2_load_5 = load i8* %b_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="3">
<![CDATA[
.reset:348  %b_3_load_5 = load i8* %b_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_5"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="3">
<![CDATA[
.reset:353  %b_4_load_5 = load i8* %b_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="3">
<![CDATA[
.reset:358  %b_5_load_5 = load i8* %b_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="3">
<![CDATA[
.reset:78  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="3">
<![CDATA[
.reset:104  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="3">
<![CDATA[
.reset:108  %tmp_9_0_2_cast1 = zext i3 %tmp_8_0_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_cast1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:116  %tmp_38 = add i7 %tmp_9_0_2_cast1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="7">
<![CDATA[
.reset:117  %tmp_40_cast = zext i7 %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:118  %a_addr_14 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="3">
<![CDATA[
.reset:130  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:133  %tmp_8_0_3 = add i3 %j_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="3">
<![CDATA[
.reset:134  %tmp_9_0_3_cast1 = zext i3 %tmp_8_0_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_cast1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:142  %tmp_44 = add i7 %tmp_9_0_3_cast1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
.reset:143  %tmp_46_cast = zext i7 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:144  %a_addr_15 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="3">
<![CDATA[
.reset:156  %b_3_load = load i8* %b_3_addr, align 1

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="7">
<![CDATA[
.reset:221  %a_load_8 = load i8* %a_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="8">
<![CDATA[
.reset:222  %tmp_1_2_3 = sext i8 %a_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
.reset:224  %tmp_3_1_2 = sext i8 %b_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %tmp_7_1_2 = mul i16 %tmp_1_2_3, %tmp_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="3">
<![CDATA[
.reset:228  %b_3_load_1 = load i8* %b_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="3">
<![CDATA[
.reset:233  %b_4_load_1 = load i8* %b_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="3">
<![CDATA[
.reset:238  %b_5_load_1 = load i8* %b_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="3">
<![CDATA[
.reset:243  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
.reset:246  %a_load_13 = load i8* %a_addr_13, align 1

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
.reset:247  %tmp_2_1 = sext i8 %a_load_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.reset:249  %tmp_3_2_1 = sext i8 %b_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:250  %tmp_7_2_1 = mul i16 %tmp_2_1, %tmp_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="7">
<![CDATA[
.reset:251  %a_load_14 = load i8* %a_addr_14, align 1

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
.reset:256  %a_load_15 = load i8* %a_addr_15, align 1

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="3">
<![CDATA[
.reset:338  %b_1_load_5 = load i8* %b_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="3">
<![CDATA[
.reset:343  %b_2_load_5 = load i8* %b_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="3">
<![CDATA[
.reset:353  %b_4_load_5 = load i8* %b_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_4_load_5"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="3">
<![CDATA[
.reset:358  %b_5_load_5 = load i8* %b_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_5_load_5"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:365  %tmp9 = add i16 %tmp_7_1_1, %tmp_7_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="4">
<![CDATA[
.reset:160  %tmp_9_0_4_cast1 = zext i4 %tmp_8_0_4 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_cast1"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:168  %tmp_50 = add i7 %tmp_9_0_4_cast1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
.reset:169  %tmp_52_cast = zext i7 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:170  %a_addr_16 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="4">
<![CDATA[
.reset:186  %tmp_9_0_5_cast1 = zext i4 %tmp_8_0_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_0_5_cast1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:194  %tmp_56 = add i7 %tmp_9_0_5_cast1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="7">
<![CDATA[
.reset:195  %tmp_58_cast = zext i7 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:196  %a_addr_17 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="8">
<![CDATA[
.reset:212  %tmp_1_2 = sext i8 %a_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.reset:214  %tmp_3_1 = sext i8 %b_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:215  %tmp_7_1 = mul i16 %tmp_1_2, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="7">
<![CDATA[
.reset:251  %a_load_14 = load i8* %a_addr_14, align 1

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="8">
<![CDATA[
.reset:252  %tmp_2_2 = sext i8 %a_load_14 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
.reset:254  %tmp_3_2_2 = sext i8 %b_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %tmp_7_2_2 = mul i16 %tmp_2_2, %tmp_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
.reset:256  %a_load_15 = load i8* %a_addr_15, align 1

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.reset:261  %a_load_16 = load i8* %a_addr_16, align 1

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="7">
<![CDATA[
.reset:266  %a_load_17 = load i8* %a_addr_17, align 1

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:366  %tmp8 = add i16 %tmp9, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:367  %tmp6 = add i16 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:372  %tmp15 = add i16 %tmp_7_2_1, %tmp_7_2_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:30  %tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5_3_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="6">
<![CDATA[
.reset:31  %p_shl4_cast = zext i6 %tmp_14 to i7

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.reset:32  %tmp_15 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_5_3_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="4">
<![CDATA[
.reset:33  %p_shl5_cast = zext i4 %tmp_15 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:34  %tmp_16 = add i7 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="3">
<![CDATA[
.reset:53  %tmp_2_cast2 = zext i3 %j_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_2_cast2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:61  %tmp_25 = add i7 %tmp_2_cast2, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:64  %tmp_26 = add i7 %tmp_2_cast2, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="7">
<![CDATA[
.reset:65  %tmp_28_cast = zext i7 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:66  %a_addr_18 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:93  %tmp_33 = add i7 %tmp_9_0_1_cast1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="7">
<![CDATA[
.reset:94  %tmp_35_cast = zext i7 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:95  %a_addr_19 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:119  %tmp_39 = add i7 %tmp_9_0_2_cast1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:145  %tmp_45 = add i7 %tmp_9_0_3_cast1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:171  %tmp_51 = add i7 %tmp_9_0_4_cast1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:197  %tmp_57 = add i7 %tmp_9_0_5_cast1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.reset:261  %a_load_16 = load i8* %a_addr_16, align 1

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
.reset:262  %tmp_2_4_5 = sext i8 %a_load_16 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_4_5"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
.reset:264  %tmp_3_2_4 = sext i8 %b_4_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_4"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:265  %tmp_7_2_4 = mul i16 %tmp_2_4_5, %tmp_3_2_4

]]></Node>
<StgValue><ssdm name="tmp_7_2_4"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="7">
<![CDATA[
.reset:266  %a_load_17 = load i8* %a_addr_17, align 1

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="8">
<![CDATA[
.reset:267  %tmp_2_5 = sext i8 %a_load_17 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
.reset:269  %tmp_3_2_5 = sext i8 %b_5_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_5"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:270  %tmp_7_2_5 = mul i16 %tmp_2_5, %tmp_3_2_5

]]></Node>
<StgValue><ssdm name="tmp_7_2_5"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="7">
<![CDATA[
.reset:271  %a_load_18 = load i8* %a_addr_18, align 1

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="7">
<![CDATA[
.reset:276  %a_load_19 = load i8* %a_addr_19, align 1

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:373  %tmp17 = add i16 %tmp_7_2_4, %tmp_7_2_5

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="7">
<![CDATA[
.reset:120  %tmp_41_cast = zext i7 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:121  %a_addr_20 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="7">
<![CDATA[
.reset:146  %tmp_47_cast = zext i7 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:147  %a_addr_21 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_47_cast

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8">
<![CDATA[
.reset:257  %tmp_2_3 = sext i8 %a_load_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
.reset:259  %tmp_3_2_3 = sext i8 %b_3_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:260  %tmp_7_2_3 = mul i16 %tmp_2_3, %tmp_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="7">
<![CDATA[
.reset:271  %a_load_18 = load i8* %a_addr_18, align 1

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="8">
<![CDATA[
.reset:272  %tmp_3_6 = sext i8 %a_load_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
.reset:274  %tmp_3_3 = sext i8 %b_0_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:275  %tmp_7_3 = mul i16 %tmp_3_6, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="7">
<![CDATA[
.reset:276  %a_load_19 = load i8* %a_addr_19, align 1

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
.reset:277  %tmp_3_1_7 = sext i8 %a_load_19 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_7"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
.reset:279  %tmp_3_3_1 = sext i8 %b_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:280  %tmp_7_3_1 = mul i16 %tmp_3_1_7, %tmp_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
.reset:281  %a_load_20 = load i8* %a_addr_20, align 1

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="7">
<![CDATA[
.reset:286  %a_load_21 = load i8* %a_addr_21, align 1

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:374  %tmp16 = add i16 %tmp17, %tmp_7_2_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:375  %tmp14 = add i16 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:378  %tmp21 = add i16 %tmp_7_3, %tmp_7_3_1

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
.reset:172  %tmp_53_cast = zext i7 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:173  %a_addr_22 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="7">
<![CDATA[
.reset:198  %tmp_59_cast = zext i7 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:199  %a_addr_23 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
.reset:281  %a_load_20 = load i8* %a_addr_20, align 1

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
.reset:282  %tmp_3_2_8 = sext i8 %a_load_20 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_8"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
.reset:284  %tmp_3_3_2 = sext i8 %b_2_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %tmp_7_3_2 = mul i16 %tmp_3_2_8, %tmp_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="7">
<![CDATA[
.reset:286  %a_load_21 = load i8* %a_addr_21, align 1

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="8">
<![CDATA[
.reset:287  %tmp_3_3_9 = sext i8 %a_load_21 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_9"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
.reset:289  %tmp_3_3_3 = sext i8 %b_3_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:290  %tmp_7_3_3 = mul i16 %tmp_3_3_9, %tmp_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
.reset:291  %a_load_22 = load i8* %a_addr_22, align 1

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="7">
<![CDATA[
.reset:296  %a_load_23 = load i8* %a_addr_23, align 1

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:379  %tmp22 = add i16 %tmp_7_3_2, %tmp_7_3_3

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="3">
<![CDATA[
.reset:35  %tmp_5_4_mid2_v_v = zext i3 %tmp_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_5_4_mid2_v_v"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:36  %tmp_5_4_mid2_v = add i4 %tmp_5_4_mid2_v_v, 4

]]></Node>
<StgValue><ssdm name="tmp_5_4_mid2_v"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset:37  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_5_4_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
.reset:38  %p_shl2_cast = zext i7 %tmp_17 to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.reset:39  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_5_4_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="5">
<![CDATA[
.reset:40  %p_shl3_cast = zext i5 %tmp_18 to i8

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:41  %tmp_19 = add i8 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:67  %tmp_27 = add i8 %tmp_2_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
.reset:68  %tmp_29_cast = zext i8 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:69  %a_addr_24 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:96  %tmp_34 = add i8 %tmp_9_0_1_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
.reset:97  %tmp_36_cast = zext i8 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:98  %a_addr_25 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
.reset:291  %a_load_22 = load i8* %a_addr_22, align 1

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
.reset:292  %tmp_3_4 = sext i8 %a_load_22 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
.reset:294  %tmp_3_3_4 = sext i8 %b_4_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_4"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:295  %tmp_7_3_4 = mul i16 %tmp_3_4, %tmp_3_3_4

]]></Node>
<StgValue><ssdm name="tmp_7_3_4"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="7">
<![CDATA[
.reset:296  %a_load_23 = load i8* %a_addr_23, align 1

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="8">
<![CDATA[
.reset:297  %tmp_3_5 = sext i8 %a_load_23 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
.reset:299  %tmp_3_3_5 = sext i8 %b_5_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_5"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:300  %tmp_7_3_5 = mul i16 %tmp_3_5, %tmp_3_3_5

]]></Node>
<StgValue><ssdm name="tmp_7_3_5"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="7">
<![CDATA[
.reset:301  %a_load_24 = load i8* %a_addr_24, align 1

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="7">
<![CDATA[
.reset:306  %a_load_25 = load i8* %a_addr_25, align 1

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:380  %tmp20 = add i16 %tmp22, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:381  %tmp24 = add i16 %tmp_7_3_4, %tmp_7_3_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="352" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:122  %tmp_40 = add i8 %tmp_9_0_2_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
.reset:123  %tmp_42_cast = zext i8 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:124  %a_addr_26 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="3">
<![CDATA[
.reset:135  %tmp_9_0_3_cast = zext i3 %tmp_8_0_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_cast"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:148  %tmp_46 = add i8 %tmp_9_0_3_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
.reset:149  %tmp_48_cast = zext i8 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:150  %a_addr_27 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="7">
<![CDATA[
.reset:301  %a_load_24 = load i8* %a_addr_24, align 1

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="7">
<![CDATA[
.reset:306  %a_load_25 = load i8* %a_addr_25, align 1

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8">
<![CDATA[
.reset:307  %tmp_4_1 = sext i8 %a_load_25 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
.reset:309  %tmp_3_4_1 = sext i8 %b_1_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_1"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:310  %tmp_7_4_1 = mul i16 %tmp_4_1, %tmp_3_4_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
.reset:311  %a_load_26 = load i8* %a_addr_26, align 1

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="7">
<![CDATA[
.reset:316  %a_load_27 = load i8* %a_addr_27, align 1

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="366" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:174  %tmp_52 = add i8 %tmp_9_0_4_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="8">
<![CDATA[
.reset:175  %tmp_54_cast = zext i8 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:176  %a_addr_28 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:200  %tmp_58 = add i8 %tmp_9_0_5_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
.reset:201  %tmp_60_cast = zext i8 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:202  %a_addr_29 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
.reset:311  %a_load_26 = load i8* %a_addr_26, align 1

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
.reset:312  %tmp_4_2 = sext i8 %a_load_26 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
.reset:314  %tmp_3_4_2 = sext i8 %b_2_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_2"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %tmp_7_4_2 = mul i16 %tmp_4_2, %tmp_3_4_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="7">
<![CDATA[
.reset:316  %a_load_27 = load i8* %a_addr_27, align 1

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="8">
<![CDATA[
.reset:317  %tmp_4_3 = sext i8 %a_load_27 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.reset:319  %tmp_3_4_3 = sext i8 %b_3_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_3"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:320  %tmp_7_4_3 = mul i16 %tmp_4_3, %tmp_3_4_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_3"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="7">
<![CDATA[
.reset:321  %a_load_28 = load i8* %a_addr_28, align 1

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="7">
<![CDATA[
.reset:326  %a_load_29 = load i8* %a_addr_29, align 1

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:382  %tmp26 = add i16 %tmp_7_4_1, %tmp_7_4_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="383" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:42  %tmp_5_5_mid2_v = add i4 %tmp_5_4_mid2_v_v, 5

]]></Node>
<StgValue><ssdm name="tmp_5_5_mid2_v"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset:43  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_5_5_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
.reset:44  %p_shl_cast = zext i7 %tmp_20 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.reset:45  %tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_5_5_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
.reset:46  %p_shl1_cast = zext i5 %tmp_21 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:47  %tmp_22 = add i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:70  %tmp_28 = add i8 %tmp_2_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
.reset:71  %tmp_30_cast = zext i8 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:72  %a_addr_30 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:99  %tmp_35 = add i8 %tmp_9_0_1_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
.reset:100  %tmp_37_cast = zext i8 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:101  %a_addr_31 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="8">
<![CDATA[
.reset:302  %tmp_4_10 = sext i8 %a_load_24 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
.reset:304  %tmp_3_4_11 = sext i8 %b_0_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_11"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:305  %tmp_7_4 = mul i16 %tmp_4_10, %tmp_3_4_11

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="7">
<![CDATA[
.reset:321  %a_load_28 = load i8* %a_addr_28, align 1

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="8">
<![CDATA[
.reset:322  %tmp_4_4 = sext i8 %a_load_28 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.reset:324  %tmp_3_4_4 = sext i8 %b_4_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_4"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:325  %tmp_7_4_4 = mul i16 %tmp_4_4, %tmp_3_4_4

]]></Node>
<StgValue><ssdm name="tmp_7_4_4"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="7">
<![CDATA[
.reset:326  %a_load_29 = load i8* %a_addr_29, align 1

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8">
<![CDATA[
.reset:327  %tmp_4_5 = sext i8 %a_load_29 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8">
<![CDATA[
.reset:329  %tmp_3_4_5 = sext i8 %b_5_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_5"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:330  %tmp_7_4_5 = mul i16 %tmp_4_5, %tmp_3_4_5

]]></Node>
<StgValue><ssdm name="tmp_7_4_5"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="7">
<![CDATA[
.reset:331  %a_load_30 = load i8* %a_addr_30, align 1

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="7">
<![CDATA[
.reset:336  %a_load_31 = load i8* %a_addr_31, align 1

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:383  %tmp25 = add i16 %tmp26, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:384  %tmp23 = add i16 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:386  %tmp29 = add i16 %tmp_7_4_3, %tmp_7_4_4

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="411" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:125  %tmp_41 = add i8 %tmp_9_0_2_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
.reset:126  %tmp_43_cast = zext i8 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:127  %a_addr_32 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:151  %tmp_47 = add i8 %tmp_9_0_3_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
.reset:152  %tmp_49_cast = zext i8 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:153  %a_addr_33 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="7">
<![CDATA[
.reset:331  %a_load_30 = load i8* %a_addr_30, align 1

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="8">
<![CDATA[
.reset:332  %tmp_5_12 = sext i8 %a_load_30 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
.reset:334  %tmp_3_5_13 = sext i8 %b_0_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_13"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:335  %tmp_7_5 = mul i16 %tmp_5_12, %tmp_3_5_13

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="7">
<![CDATA[
.reset:336  %a_load_31 = load i8* %a_addr_31, align 1

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="8">
<![CDATA[
.reset:337  %tmp_5_1 = sext i8 %a_load_31 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
.reset:339  %tmp_3_5_1 = sext i8 %b_1_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:340  %tmp_7_5_1 = mul i16 %tmp_5_1, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
.reset:341  %a_load_32 = load i8* %a_addr_32, align 1

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
.reset:346  %a_load_33 = load i8* %a_addr_33, align 1

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:387  %tmp30 = add i16 %tmp_7_4_5, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="428" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:55  %tmp_23 = add i8 %tmp_2_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:84  %tmp_30 = add i8 %tmp_9_0_1_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:110  %tmp_36 = add i8 %tmp_9_0_2_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:136  %tmp_42 = add i8 %tmp_9_0_3_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:139  %tmp_43 = add i8 %tmp_9_0_3_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:165  %tmp_49 = add i8 %tmp_9_0_4_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:177  %tmp_53 = add i8 %tmp_9_0_4_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
.reset:178  %tmp_55_cast = zext i8 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:179  %a_addr_34 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:191  %tmp_55 = add i8 %tmp_9_0_5_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:203  %tmp_59 = add i8 %tmp_9_0_5_cast, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="8">
<![CDATA[
.reset:204  %tmp_61_cast = zext i8 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:205  %a_addr_35 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
.reset:341  %a_load_32 = load i8* %a_addr_32, align 1

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="8">
<![CDATA[
.reset:342  %tmp_5_2 = sext i8 %a_load_32 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="8">
<![CDATA[
.reset:344  %tmp_3_5_2 = sext i8 %b_2_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_2"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:345  %tmp_7_5_2 = mul i16 %tmp_5_2, %tmp_3_5_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
.reset:346  %a_load_33 = load i8* %a_addr_33, align 1

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
.reset:351  %a_load_34 = load i8* %a_addr_34, align 1

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
.reset:356  %a_load_35 = load i8* %a_addr_35, align 1

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:389  %tmp32 = add i16 %tmp_7_5_1, %tmp_7_5_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
.reset:56  %tmp_25_cast = zext i8 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:57  %a_addr = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="7">
<![CDATA[
.reset:76  %a_load = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="8">
<![CDATA[
.reset:85  %tmp_32_cast = zext i8 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:86  %a_addr_1 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
.reset:102  %a_load_1 = load i8* %a_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
.reset:351  %a_load_34 = load i8* %a_addr_34, align 1

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="8">
<![CDATA[
.reset:352  %tmp_5_4 = sext i8 %a_load_34 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="8">
<![CDATA[
.reset:354  %tmp_3_5_4 = sext i8 %b_4_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_4"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:355  %tmp_7_5_4 = mul i16 %tmp_5_4, %tmp_3_5_4

]]></Node>
<StgValue><ssdm name="tmp_7_5_4"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
.reset:356  %a_load_35 = load i8* %a_addr_35, align 1

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="8">
<![CDATA[
.reset:357  %tmp_5_5 = sext i8 %a_load_35 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8">
<![CDATA[
.reset:359  %tmp_3_5_5 = sext i8 %b_5_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_5"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:360  %tmp_7_5_5 = mul i16 %tmp_5_5, %tmp_3_5_5

]]></Node>
<StgValue><ssdm name="tmp_7_5_5"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:390  %tmp34 = add i16 %tmp_7_5_4, %tmp_7_5_5

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="464" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="7">
<![CDATA[
.reset:76  %a_load = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
.reset:77  %tmp_s = sext i8 %a_load to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
.reset:79  %tmp_4 = sext i8 %b_0_load to i16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:80  %tmp_7 = mul i16 %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="7">
<![CDATA[
.reset:102  %a_load_1 = load i8* %a_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
.reset:103  %tmp_0_1 = sext i8 %a_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
.reset:105  %tmp_3_0_1 = sext i8 %b_1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:106  %tmp_7_0_1 = mul i16 %tmp_0_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
.reset:111  %tmp_38_cast = zext i8 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:112  %a_addr_2 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7">
<![CDATA[
.reset:128  %a_load_2 = load i8* %a_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="8">
<![CDATA[
.reset:137  %tmp_44_cast = zext i8 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:138  %a_addr_3 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
.reset:154  %a_load_3 = load i8* %a_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="8">
<![CDATA[
.reset:347  %tmp_5_3 = sext i8 %a_load_33 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.reset:349  %tmp_3_5_3 = sext i8 %b_3_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_3"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:350  %tmp_7_5_3 = mul i16 %tmp_5_3, %tmp_3_5_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_3"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:361  %tmp4 = add i16 %tmp_7_0_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:388  %tmp28 = add i16 %tmp30, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:391  %tmp33 = add i16 %tmp34, %tmp_7_5_3

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:392  %tmp31 = add i16 %tmp33, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:393  %tmp27 = add i16 %tmp31, %tmp28

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="486" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7">
<![CDATA[
.reset:128  %a_load_2 = load i8* %a_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
.reset:129  %tmp_0_2 = sext i8 %a_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
.reset:131  %tmp_3_0_2 = sext i8 %b_2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:132  %tmp_7_0_2 = mul i16 %tmp_0_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
.reset:140  %tmp_45_cast = zext i8 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:141  %a_addr_9 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_45_cast

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
.reset:154  %a_load_3 = load i8* %a_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8">
<![CDATA[
.reset:155  %tmp_0_3 = sext i8 %a_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8">
<![CDATA[
.reset:157  %tmp_3_0_3 = sext i8 %b_3_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:158  %tmp_7_0_3 = mul i16 %tmp_0_3, %tmp_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="8">
<![CDATA[
.reset:166  %tmp_51_cast = zext i8 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:167  %a_addr_10 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="7">
<![CDATA[
.reset:226  %a_load_9 = load i8* %a_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="7">
<![CDATA[
.reset:231  %a_load_10 = load i8* %a_addr_10, align 1

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:362  %tmp5 = add i16 %tmp_7_0_2, %tmp_7_0_3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:385  %tmp19 = add i16 %tmp23, %tmp20

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:394  %tmp18 = add i16 %tmp27, %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
.reset:62  %tmp_27_cast = zext i7 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:63  %a_addr_12 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="8">
<![CDATA[
.reset:192  %tmp_57_cast = zext i8 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:193  %a_addr_11 = getelementptr [100 x i8]* %a, i64 0, i64 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="7">
<![CDATA[
.reset:226  %a_load_9 = load i8* %a_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
.reset:227  %tmp_1_3 = sext i8 %a_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.reset:229  %tmp_3_1_3 = sext i8 %b_3_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:230  %tmp_7_1_3 = mul i16 %tmp_1_3, %tmp_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="7">
<![CDATA[
.reset:231  %a_load_10 = load i8* %a_addr_10, align 1

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="8">
<![CDATA[
.reset:232  %tmp_1_4 = sext i8 %a_load_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
.reset:234  %tmp_3_1_4 = sext i8 %b_4_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_4"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:235  %tmp_7_1_4 = mul i16 %tmp_1_4, %tmp_3_1_4

]]></Node>
<StgValue><ssdm name="tmp_7_1_4"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
.reset:236  %a_load_11 = load i8* %a_addr_11, align 1

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
.reset:241  %a_load_12 = load i8* %a_addr_12, align 1

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:363  %tmp3 = add i16 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:368  %tmp2 = add i16 %tmp6, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:369  %tmp12 = add i16 %tmp_7_1_3, %tmp_7_1_4

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="520" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="7">
<![CDATA[
.reset:236  %a_load_11 = load i8* %a_addr_11, align 1

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
.reset:237  %tmp_1_5 = sext i8 %a_load_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.reset:239  %tmp_3_1_5 = sext i8 %b_5_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_5"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:240  %tmp_7_1_5 = mul i16 %tmp_1_5, %tmp_3_1_5

]]></Node>
<StgValue><ssdm name="tmp_7_1_5"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
.reset:241  %a_load_12 = load i8* %a_addr_12, align 1

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
.reset:242  %tmp_2_4 = sext i8 %a_load_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
.reset:244  %tmp_3_2 = sext i8 %b_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:245  %tmp_7_2 = mul i16 %tmp_2_4, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:370  %tmp13 = add i16 %tmp_7_1_5, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="3">
<![CDATA[
.reset:4  %tmp_mid2_cast = zext i3 %tmp_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.reset:10  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5">
<![CDATA[
.reset:11  %p_shl10_cast = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:12  %tmp_9 = add i6 %p_shl10_cast, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:49  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:50  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:51  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="3">
<![CDATA[
.reset:52  %tmp_2_cast1 = zext i3 %j_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_2_cast1"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:73  %tmp_29 = add i6 %tmp_2_cast1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="6">
<![CDATA[
.reset:74  %tmp_31_cast = zext i6 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:75  %res_addr = getelementptr [25 x i16]* %res, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:371  %tmp11 = add i16 %tmp13, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:376  %tmp10 = add i16 %tmp14, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:377  %tmp1 = add i16 %tmp10, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:395  %tmp_10_5_5 = add i16 %tmp18, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_10_5_5"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.reset:396  store i16 %tmp_10_5_5, i16* %res_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:397  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.reset:398  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
