Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 587 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'REG_N32_0'
  Processing 'PIPE_MEM_WB'
  Processing 'MUX_2to1_N32_0'
  Processing 'PIPE_EX_MEM'
  Processing 'ALU_CTRL'
  Processing 'ALU_N32'
  Processing 'PIPE_ID_EX'
  Processing 'FF_0'
  Processing 'DELAY_CHAIN_1_DelayUnits3'
  Processing 'CU'
  Processing 'HDU'
  Processing 'MUX_4to1_N32_0'
  Processing 'BRANCH_COMP_word_size32'
  Processing 'IMM_GEN'
  Processing 'JMP_ADD'
  Processing 'REG_FILE_Nbit32_Nrow32'
  Processing 'PIPE_IF_ID'
  Processing 'DELAY_CHAIN_Nbits32_DelayUnits1'
  Processing 'DELAY_CHAIN_1_DelayUnits1_0'
  Processing 'REG_N6'
  Processing 'DELAY_CHAIN_Nbits6_DelayUnits1'
  Processing 'MUX_2X1TO1X1'
  Processing 'BPU_CU'
  Processing 'SAT_CNT_Nb2_Module4_0'
  Processing 'PHT_Size64_AddrBits6'
  Processing 'SIPO_SHIFT_REG_Nbit6_0'
  Processing 'BHT_Size256_Depth6_AddrBits8'
  Processing 'AGE_CNT_Nb2_Module4_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8'
  Processing 'BPU'
  Processing 'DELAY_CHAIN_Nbits32_DelayUnits4'
  Processing 'INCREMENTER_STEP4'
  Processing 'RISC_V'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_N32_DW01_cmp6_0'
  Processing 'ALU_N32_DW_sra_0'
  Processing 'ALU_N32_DW01_add_0'
  Processing 'ALU_N32_DW01_inc_0'
  Processing 'ALU_N32_DW01_inc_1'
  Processing 'ALU_N32_DW01_sub_0'
  Processing 'JMP_ADD_DW01_add_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8_DW01_cmp6_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8_DW01_cmp6_1'
  Processing 'INCREMENTER_STEP4_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:30  343141.1     36.33   27948.1  273963.6                          
    0:09:30  343141.1     36.33   27948.1  273963.6                          
    0:09:33  343211.3     36.30   27752.2  272118.8                          
    0:09:43  346205.1     36.29   27743.5  246149.1                          
    0:09:47  352606.7     36.29   27743.5  205895.4                          
    0:09:50  358823.1     36.29   27743.5  168481.1                          
    0:12:04  373259.7      0.00       0.0      39.9                          
    0:12:04  373259.7      0.00       0.0      39.9                          
    0:12:04  373259.7      0.00       0.0      39.9                          
    0:12:04  373259.7      0.00       0.0      39.9                          
    0:12:08  373259.7      0.00       0.0      39.9                          
    0:14:04  304442.3      0.00       0.0       0.0                          
    0:14:09  304429.8      0.00       0.0       0.0                          
    0:14:42  304429.8      0.00       0.0       0.0                          
    0:14:44  304429.8      0.00       0.0       0.0                          
    0:14:47  304429.8      0.00       0.0       0.0                          
    0:14:47  304429.8      0.00       0.0       0.0                          
    0:14:49  304429.8      0.00       0.0       0.0                          
    0:14:49  304429.8      0.00       0.0       0.0                          
    0:14:49  304429.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:49  304429.8      0.00       0.0       0.0                          
    0:14:49  304429.8      0.00       0.0       0.0                          
    0:14:49  304429.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:49  304429.8      0.00       0.0       0.0                          
    0:14:51  304429.8      0.00       0.0       0.0                          
    0:18:02  299120.5      0.00       0.0       0.0                          
    0:18:57  294323.7      0.00       0.0       0.0                          
    0:19:21  294214.1      0.00       0.0       0.0                          
    0:19:38  294195.2      0.00       0.0       0.0                          
    0:19:53  294185.4      0.00       0.0       0.0                          
    0:21:39  294175.8      0.00       0.0       0.0                          
    0:21:42  294164.6      0.00       0.0       0.0                          
    0:21:46  294154.8      0.00       0.0       0.0                          
    0:21:49  294145.2      0.00       0.0       0.0                          
    0:21:52  294135.6      0.00       0.0       0.0                          
    0:21:56  294125.3      0.00       0.0       0.0                          
    0:21:59  294110.6      0.00       0.0       0.0                          
    0:22:03  294098.7      0.00       0.0       0.0                          
    0:22:07  294090.1      0.00       0.0       0.0                          
    0:22:11  294081.4      0.00       0.0       0.0                          
    0:22:15  294071.5      0.00       0.0       0.0                          
    0:22:18  294065.1      0.00       0.0       0.0                          
    0:22:22  294060.9      0.00       0.0       0.0                          
    0:22:25  294059.3      0.00       0.0       0.0                          
    0:22:28  294057.7      0.00       0.0       0.0                          
    0:22:31  294056.6      0.00       0.0       0.0                          
    0:22:31  294056.6      0.00       0.0       0.0                          
    0:22:34  294056.6      0.00       0.0       0.0                          
    0:22:37  293901.5      0.00       0.0       0.0                          
    0:22:38  293901.5      0.00       0.0       0.0                          
    0:22:38  293901.5      0.00       0.0       0.0                          
    0:22:38  293901.5      0.00       0.0       0.0                          
    0:22:39  293901.5      0.00       0.0       0.0                          
    0:22:39  293901.5      0.00       0.0       0.0                          
    0:22:44  293901.5      0.00       0.0       0.0                          
Loading db file '/home/mg.lowpower/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'RISC_V' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'BRANCH_PREDICTION_UNIT/INSTR_CACHE/*Logic0*': 1024 load(s), 1 driver(s)
     Net 'BRANCH_PREDICTION_UNIT/INSTR_CACHE/AGE_REG_0_1/CNT_UP_DOWNN': 1024 load(s), 1 driver(s)
     Net 'BRANCH_PREDICTION_UNIT/PATTERN_HISTORY_TABLE/PHR_1/CLK': 34039 load(s), 1 driver(s)
1
