library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Hw7q3TB is
end Hw7q3TB;

architecture tb of Hw7q3TB is
	signal a0, a1, a2, a3 : STD_LOGIC_VECTOR (7 downto 0);
	signal shift_amt      : STD_LOGIC_VECTOR (1 downto 0);
	signal y              : STD_LOGIC_VECTOR (7 downto 0);	

	type test_rec is record
		
begin


end tb;
