#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_000001690e99f2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001690e99db50 .scope module, "global_controller_tb" "global_controller_tb" 3 7;
 .timescale -9 -12;
P_000001690e99c790 .param/l "LATENCY" 1 3 22, +C4<00000000000000000000000000001010>;
v000001690ea0f540_0 .net "ap_done", 0 0, v000001690e99a700_0;  1 drivers
v000001690ea0f720_0 .net "ap_idle", 0 0, v000001690e95dce0_0;  1 drivers
v000001690ea0f5e0_0 .var "ap_start", 0 0;
v000001690ea0ff40_0 .var "cfg_seq_len", 31 0;
v000001690ea0f2c0_0 .var "clk", 0 0;
v000001690ea0f900_0 .net "ctrl_drain_en", 0 0, v000001690e9b2b00_0;  1 drivers
v000001690ea0fcc0_0 .net "ctrl_input_stream_en", 0 0, v000001690e9a0470_0;  1 drivers
v000001690ea0f9a0_0 .net "ctrl_weight_load_en", 0 0, v000001690ea0f360_0;  1 drivers
v000001690ea0f680_0 .net "current_state_dbg", 2 0, L_000001690e9bb010;  1 drivers
v000001690ea0f0e0_0 .var "rst_n", 0 0;
E_000001690e99cad0 .event posedge, v000001690e99f440_0;
E_000001690e99ccd0 .event anyedge, v000001690e99a700_0;
E_000001690e99c550 .event anyedge, v000001690ea0f360_0;
S_000001690e9b2740 .scope module, "dut" "global_controller" 3 26, 4 12 0, S_000001690e99db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ap_start";
    .port_info 3 /INPUT 32 "cfg_seq_len";
    .port_info 4 /OUTPUT 1 "ap_done";
    .port_info 5 /OUTPUT 1 "ap_idle";
    .port_info 6 /OUTPUT 3 "current_state_dbg";
    .port_info 7 /OUTPUT 1 "ctrl_weight_load_en";
    .port_info 8 /OUTPUT 1 "ctrl_input_stream_en";
    .port_info 9 /OUTPUT 1 "ctrl_drain_en";
P_000001690e9b28d0 .param/l "LATENCY" 0 4 15, +C4<00000000000000000000000000001010>;
P_000001690e9b2908 .param/l "LOAD_CYCLES" 1 4 55, +C4<00000000000000000000000000010000>;
P_000001690e9b2940 .param/l "S_COMPUTE" 1 4 41, C4<010>;
P_000001690e9b2978 .param/l "S_DONE" 1 4 43, C4<100>;
P_000001690e9b29b0 .param/l "S_DRAIN" 1 4 42, C4<011>;
P_000001690e9b29e8 .param/l "S_IDLE" 1 4 39, C4<000>;
P_000001690e9b2a20 .param/l "S_LOAD_W" 1 4 40, C4<001>;
L_000001690e9bb010 .functor BUFZ 3, v000001690ea0fea0_0, C4<000>, C4<000>, C4<000>;
v000001690e99a700_0 .var "ap_done", 0 0;
v000001690e95dce0_0 .var "ap_idle", 0 0;
v000001690e9538f0_0 .net "ap_start", 0 0, v000001690ea0f5e0_0;  1 drivers
v000001690e953a30_0 .net "cfg_seq_len", 31 0, v000001690ea0ff40_0;  1 drivers
v000001690e99f440_0 .net "clk", 0 0, v000001690ea0f2c0_0;  1 drivers
v000001690e953720_0 .var "cnt_drain", 31 0;
v000001690e998e90_0 .var "cnt_load", 31 0;
v000001690e9b2a60_0 .var "cnt_seq", 31 0;
v000001690e9b2b00_0 .var "ctrl_drain_en", 0 0;
v000001690e9a0470_0 .var "ctrl_input_stream_en", 0 0;
v000001690ea0f360_0 .var "ctrl_weight_load_en", 0 0;
v000001690ea0f400_0 .net "current_state_dbg", 2 0, L_000001690e9bb010;  alias, 1 drivers
v000001690ea0fa40_0 .var "next_state", 2 0;
v000001690ea0f4a0_0 .net "rst_n", 0 0, v000001690ea0f0e0_0;  1 drivers
v000001690ea0fea0_0 .var "state", 2 0;
E_000001690e99ce10/0 .event negedge, v000001690ea0f4a0_0;
E_000001690e99ce10/1 .event posedge, v000001690e99f440_0;
E_000001690e99ce10 .event/or E_000001690e99ce10/0, E_000001690e99ce10/1;
E_000001690e99c590/0 .event anyedge, v000001690ea0fea0_0, v000001690e9538f0_0, v000001690e998e90_0, v000001690e9b2a60_0;
E_000001690e99c590/1 .event anyedge, v000001690e953a30_0, v000001690e953720_0;
E_000001690e99c590 .event/or E_000001690e99c590/0, E_000001690e99c590/1;
S_000001690e9a47e0 .scope fork, "timeout_block" "timeout_block" 3 71, 3 71 0, S_000001690e99db50;
 .timescale -9 -12;
E_000001690e99c5d0 .event anyedge, v000001690e9a0470_0;
    .scope S_000001690e9b2740;
T_0 ;
    %wait E_000001690e99ce10;
    %load/vec4 v000001690ea0f4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001690ea0fea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001690ea0fa40_0;
    %assign/vec4 v000001690ea0fea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001690e9b2740;
T_1 ;
    %wait E_000001690e99c590;
    %load/vec4 v000001690ea0fea0_0;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
    %load/vec4 v000001690ea0fea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001690e9538f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
T_1.7 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000001690e998e90_0;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.9, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
T_1.9 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001690e953a30_0;
    %subi 1, 0, 32;
    %load/vec4 v000001690e9b2a60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
T_1.11 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001690e953720_0;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.13, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
T_1.13 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001690ea0fa40_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001690e9b2740;
T_2 ;
    %wait E_000001690e99ce10;
    %load/vec4 v000001690ea0f4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690ea0f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e9a0470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e9b2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e99a700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690e95dce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e998e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e9b2a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e953720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690ea0f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e9a0470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e9b2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e99a700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001690e95dce0_0, 0;
    %load/vec4 v000001690ea0fea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690e95dce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e998e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e9b2a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001690e953720_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690ea0f360_0, 0;
    %load/vec4 v000001690e998e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001690e998e90_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690e9a0470_0, 0;
    %load/vec4 v000001690e9b2a60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001690e9b2a60_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690e9b2b00_0, 0;
    %load/vec4 v000001690e953720_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001690e953720_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001690e99a700_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001690e99db50;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001690ea0f2c0_0;
    %inv;
    %store/vec4 v000001690ea0f2c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001690e99db50;
T_4 ;
    %vpi_call/w 3 39 "$dumpfile", "controller_verify.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001690e99db50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001690ea0f2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001690ea0f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001690ea0f5e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001690ea0ff40_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001690ea0f0e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 46 "$display", "=== START CONTROLLER VERIFICATION ===" {0 0 0};
    %vpi_call/w 3 49 "$display", "[TB] Testing Sequence Length M=32..." {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001690ea0ff40_0, 0, 32;
    %wait E_000001690e99cad0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001690ea0f5e0_0, 0, 1;
    %wait E_000001690e99cad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001690ea0f5e0_0, 0, 1;
T_4.0 ;
    %load/vec4 v000001690ea0f9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000001690e99c550;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 3 59 "$display", "[INFO] Entered LOAD State." {0 0 0};
T_4.2 ;
    %load/vec4 v000001690ea0f9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_000001690e99c550;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 61 "$display", "[INFO] LOAD Finished." {0 0 0};
    %load/vec4 v000001690ea0fcc0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.4, 6;
    %vpi_call/w 3 65 "$display", "[FAIL] Compute did not start immediately after Load." {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call/w 3 67 "$display", "[INFO] Entered COMPUTE State." {0 0 0};
T_4.5 ;
    %fork t_1, S_000001690e9a47e0;
    %fork t_2, S_000001690e9a47e0;
    %join;
    %join;
    %jmp t_0;
    .scope S_000001690e9a47e0;
t_1 ;
T_4.6 ;
    %load/vec4 v000001690ea0fcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.7, 6;
    %wait E_000001690e99c5d0;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call/w 3 74 "$display", "[INFO] COMPUTE Finished (Stream Enable Low)." {0 0 0};
    %disable S_000001690e9a47e0;
    %end;
t_2 ;
    %delay 1000000, 0;
    %vpi_call/w 3 79 "$display", "[FAIL] Timeout waiting for compute to finish." {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .scope S_000001690e99db50;
t_0 ;
    %load/vec4 v000001690ea0f900_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.8, 6;
    %vpi_call/w 3 86 "$display", "[FAIL] Drain Enable not asserted." {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call/w 3 87 "$display", "[INFO] Entered DRAIN State." {0 0 0};
T_4.9 ;
T_4.10 ;
    %load/vec4 v000001690ea0f540_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.11, 6;
    %wait E_000001690e99ccd0;
    %jmp T_4.10;
T_4.11 ;
    %vpi_call/w 3 91 "$display", "[PASS] ap_done received." {0 0 0};
    %wait E_000001690e99cad0;
    %load/vec4 v000001690ea0f720_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.12, 6;
    %vpi_call/w 3 94 "$display", "[FAIL] Should return to IDLE." {0 0 0};
    %jmp T_4.13;
T_4.12 ;
    %vpi_call/w 3 95 "$display", "[PASS] Returned to IDLE." {0 0 0};
T_4.13 ;
    %vpi_call/w 3 97 "$display", "\012=== SUCCESS: Controller Logic Verified ===\012" {0 0 0};
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/global_controller_tb.v";
    "src/global_controller.v";
