{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573937996288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573937996297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 17:59:56 2019 " "Processing started: Sat Nov 16 17:59:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573937996297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573937996297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573937996297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573937997848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573937997848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-a " "Found design unit 1: Adder-a" {  } { { "Adder.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-count " "Found design unit 1: ProgramCounter-count" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ProgramCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-InstMemory " "Found design unit 1: instructionMemory-InstMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011828 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavior " "Found design unit 1: triStateBuffer-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011841 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwithtristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regwithtristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWithTriState-Behavior " "Found design unit 1: regWithTriState-Behavior" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011853 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWithTriState " "Found entity 1: regWithTriState" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011866 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-Behavior " "Found design unit 1: regBank-Behavior" {  } { { "regBank.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011878 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineCPU-Behavior " "Found design unit 1: PipelineCPU-Behavior" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011891 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentsforregbank.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentsforregbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentsForRegBank " "Found design unit 1: componentsForRegBank" {  } { { "componentsForRegBank.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/componentsForRegBank.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-Behavior " "Found design unit 1: bancoRegistradores-Behavior" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011931 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxData-Behavior " "Found design unit 1: muxData-Behavior" {  } { { "muxData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/muxData.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011943 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxData " "Found entity 1: muxData" {  } { { "muxData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/muxData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011955 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-a " "Found design unit 1: RegIFID-a" {  } { { "RegIFID.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011967 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-a " "Found design unit 1: RegIDEX-a" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011979 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-sgn " "Found design unit 1: signextend-sgn" {  } { { "signextend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/signextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011991 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/signextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938011991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938011991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxregadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxRegAdd-Behavior " "Found design unit 1: muxRegAdd-Behavior" {  } { { "muxRegAdd.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/muxRegAdd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012004 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxRegAdd " "Found entity 1: muxRegAdd" {  } { { "muxRegAdd.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/muxRegAdd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aluctrl-Behavior " "Found design unit 1: Aluctrl-Behavior" {  } { { "Aluctrl.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/Aluctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aluctrl " "Found entity 1: Aluctrl" {  } { { "Aluctrl.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/Aluctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ALU " "Found design unit 1: ULA-ALU" {  } { { "ULA.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012029 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft-seila " "Found design unit 1: shiftleft-seila" {  } { { "shiftleft.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/shiftleft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012041 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/shiftleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegEXMEM-a " "Found design unit 1: RegEXMEM-a" {  } { { "REGEXMEM.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/REGEXMEM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegEXMEM " "Found entity 1: RegEXMEM" {  } { { "REGEXMEM.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/REGEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memData-dtm " "Found design unit 1: memData-dtm" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012066 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegMEMWB-a " "Found design unit 1: RegMEMWB-a" {  } { { "RegMEMWB.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegMEMWB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012078 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegMEMWB " "Found entity 1: RegMEMWB" {  } { { "RegMEMWB.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/RegMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573938012078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573938012247 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeData PipelineCPU.vhd(25) " "VHDL Signal Declaration warning at PipelineCPU.vhd(25): used implicit default value for signal \"writeData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573938012248 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regwritefinal PipelineCPU.vhd(32) " "VHDL Signal Declaration warning at PipelineCPU.vhd(32): used implicit default value for signal \"regwritefinal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573938012249 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WBWB PipelineCPU.vhd(64) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(64): object \"WBWB\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573938012249 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "READMEMORYWB PipelineCPU.vhd(65) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(65): object \"READMEMORYWB\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573938012250 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALURESULTWB PipelineCPU.vhd(65) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(65): object \"ALURESULTWB\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573938012250 "|PipelineCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pcounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pcounter\"" {  } { { "PipelineCPU.vhd" "pcounter" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adderParaPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:adderParaPC\"" {  } { { "PipelineCPU.vhd" "adderParaPC" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:regBd " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:regBd\"" {  } { { "PipelineCPU.vhd" "regBd" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWithTriState bancoRegistradores:regBd\|regWithTriState:reg0 " "Elaborating entity \"regWithTriState\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\"" {  } { { "bancoRegistradores.vhd" "reg0" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg\"" {  } { { "regWithTriState.vhd" "reg" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1\"" {  } { { "regWithTriState.vhd" "tri1" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:memoriaInstrucoes " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:memoriaInstrucoes\"" {  } { { "PipelineCPU.vhd" "memoriaInstrucoes" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012540 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoria instructionMemory.vhd(15) " "VHDL Signal Declaration warning at instructionMemory.vhd(15): used implicit default value for signal \"memoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573938012542 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria instructionMemory.vhd(22) " "VHDL Process Statement warning at instructionMemory.vhd(22): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012542 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxData muxData:muxpc " "Elaborating entity \"muxData\" for hierarchy \"muxData:muxpc\"" {  } { { "PipelineCPU.vhd" "muxpc" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIFID RegIFID:RIFIF " "Elaborating entity \"RegIFID\" for hierarchy \"RegIFID:RIFIF\"" {  } { { "PipelineCPU.vhd" "RIFIF" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ContUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ContUnit\"" {  } { { "PipelineCPU.vhd" "ContUnit" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012560 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memread ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memread\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memtoreg ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memtoreg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memtoreg ControlUnit.vhd(15) " "Inferred latch for \"Memtoreg\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memread ControlUnit.vhd(15) " "Inferred latch for \"Memread\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.vhd(15) " "Inferred latch for \"RegDst\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938012562 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIDEX RegIDEX:RIDEX " "Elaborating entity \"RegIDEX\" for hierarchy \"RegIDEX:RIDEX\"" {  } { { "PipelineCPU.vhd" "RIDEX" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:SIGNEXT " "Elaborating entity \"signextend\" for hierarchy \"signextend:SIGNEXT\"" {  } { { "PipelineCPU.vhd" "SIGNEXT" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegAdd muxRegAdd:muxregsrc " "Elaborating entity \"muxRegAdd\" for hierarchy \"muxRegAdd:muxregsrc\"" {  } { { "PipelineCPU.vhd" "muxregsrc" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aluctrl Aluctrl:ULACONTROL " "Elaborating entity \"Aluctrl\" for hierarchy \"Aluctrl:ULACONTROL\"" {  } { { "PipelineCPU.vhd" "ULACONTROL" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "PipelineCPU.vhd" "ALU" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res ULA.vhd(27) " "VHDL Process Statement warning at ULA.vhd(27): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012603 "|PipelineCPU|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res ULA.vhd(33) " "VHDL Process Statement warning at ULA.vhd(33): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012603 "|PipelineCPU|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft shiftleft:Sl2 " "Elaborating entity \"shiftleft\" for hierarchy \"shiftleft:Sl2\"" {  } { { "PipelineCPU.vhd" "Sl2" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEXMEM RegEXMEM:REXMEM " "Elaborating entity \"RegEXMEM\" for hierarchy \"RegEXMEM:REXMEM\"" {  } { { "PipelineCPU.vhd" "REXMEM" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:DATAMEMORY " "Elaborating entity \"memData\" for hierarchy \"memData:DATAMEMORY\"" {  } { { "PipelineCPU.vhd" "DATAMEMORY" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memRead memData.vhd(57) " "VHDL Process Statement warning at memData.vhd(57): signal \"memRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(61) " "VHDL Process Statement warning at memData.vhd(61): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(61) " "VHDL Process Statement warning at memData.vhd(61): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(63) " "VHDL Process Statement warning at memData.vhd(63): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(63) " "VHDL Process Statement warning at memData.vhd(63): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(65) " "VHDL Process Statement warning at memData.vhd(65): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012638 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(65) " "VHDL Process Statement warning at memData.vhd(65): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012639 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(67) " "VHDL Process Statement warning at memData.vhd(67): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012639 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(67) " "VHDL Process Statement warning at memData.vhd(67): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/memData.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573938012639 "|PipelineCPU|memData:DATAMEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMEMWB RegMEMWB:RMEMWB " "Elaborating entity \"RegMEMWB\" for hierarchy \"RegMEMWB:RMEMWB\"" {  } { { "PipelineCPU.vhd" "RMEMWB" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938012645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573938013784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573938013784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[0\] " "No output dependent on input pin \"readRegister1\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[1\] " "No output dependent on input pin \"readRegister1\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[2\] " "No output dependent on input pin \"readRegister1\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[3\] " "No output dependent on input pin \"readRegister1\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister1\[4\] " "No output dependent on input pin \"readRegister1\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[0\] " "No output dependent on input pin \"readRegister2\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[1\] " "No output dependent on input pin \"readRegister2\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[2\] " "No output dependent on input pin \"readRegister2\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[3\] " "No output dependent on input pin \"readRegister2\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readRegister2\[4\] " "No output dependent on input pin \"readRegister2\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|readRegister2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[31\] " "No output dependent on input pin \"pc_upd\[31\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[30\] " "No output dependent on input pin \"pc_upd\[30\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[29\] " "No output dependent on input pin \"pc_upd\[29\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[28\] " "No output dependent on input pin \"pc_upd\[28\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[27\] " "No output dependent on input pin \"pc_upd\[27\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[26\] " "No output dependent on input pin \"pc_upd\[26\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[25\] " "No output dependent on input pin \"pc_upd\[25\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[24\] " "No output dependent on input pin \"pc_upd\[24\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[23\] " "No output dependent on input pin \"pc_upd\[23\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[22\] " "No output dependent on input pin \"pc_upd\[22\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[21\] " "No output dependent on input pin \"pc_upd\[21\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[20\] " "No output dependent on input pin \"pc_upd\[20\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[19\] " "No output dependent on input pin \"pc_upd\[19\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[18\] " "No output dependent on input pin \"pc_upd\[18\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[17\] " "No output dependent on input pin \"pc_upd\[17\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[16\] " "No output dependent on input pin \"pc_upd\[16\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[15\] " "No output dependent on input pin \"pc_upd\[15\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[14\] " "No output dependent on input pin \"pc_upd\[14\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[13\] " "No output dependent on input pin \"pc_upd\[13\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[12\] " "No output dependent on input pin \"pc_upd\[12\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[11\] " "No output dependent on input pin \"pc_upd\[11\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[10\] " "No output dependent on input pin \"pc_upd\[10\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[9\] " "No output dependent on input pin \"pc_upd\[9\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[8\] " "No output dependent on input pin \"pc_upd\[8\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[7\] " "No output dependent on input pin \"pc_upd\[7\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[6\] " "No output dependent on input pin \"pc_upd\[6\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[5\] " "No output dependent on input pin \"pc_upd\[5\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[4\] " "No output dependent on input pin \"pc_upd\[4\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[3\] " "No output dependent on input pin \"pc_upd\[3\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[2\] " "No output dependent on input pin \"pc_upd\[2\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[1\] " "No output dependent on input pin \"pc_upd\[1\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_upd\[0\] " "No output dependent on input pin \"pc_upd\[0\]\"" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573938013853 "|PipelineCPU|pc_upd[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573938013853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573938013855 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573938013855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573938013855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573938013883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 18:00:13 2019 " "Processing ended: Sat Nov 16 18:00:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573938013883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573938013883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573938013883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573938013883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573938032330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573938032346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 18:00:32 2019 " "Processing started: Sat Nov 16 18:00:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573938032346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573938032346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PipelineCPU -c PipelineCPU --netlist_type=sgate " "Command: quartus_npp PipelineCPU -c PipelineCPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573938032346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1573938032877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573938033522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 18:00:33 2019 " "Processing ended: Sat Nov 16 18:00:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573938033522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573938033522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573938033522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573938033522 ""}
