{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "AD9361_1RT_FDD": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:12.1-525.10"
      },
      "ports": {
        "clk200M": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AD9361_P0_D": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "AD9361_DATACLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "AD9361_RX_FRAME": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "AD9361_RX_DAT_I": {
          "direction": "output",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "AD9361_RX_DAT_Q": {
          "direction": "output",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
        },
        "AD9361_RX_CLK": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "AD9361_TX_DAT_I": {
          "direction": "input",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ]
        },
        "AD9361_TX_DAT_Q": {
          "direction": "input",
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "AD9361_TX_CLK": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "AD9361_P1_D": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
        },
        "AD9361_FBCLK": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "AD9361_TX_FRAME": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
        "$procdff$339": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:511.3-515.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 41 ],
            "D": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
            "Q": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
          }
        },
        "$procdff$340": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:511.3-515.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 41 ],
            "D": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
            "Q": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        "IBUFG_instA": {
          "hide_name": 0,
          "type": "IBUFG",
          "parameters": {
            "IBUF_LOW_PWR": "FALSE",
            "IOSTANDARD": "DEFAULT"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:40.11-43.10"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 79 ]
          }
        },
        "IDDR_inst_B0": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:330.10-338.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 3 ],
            "Q1": [ 92 ],
            "Q2": [ 80 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B1": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:315.10-323.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 4 ],
            "Q1": [ 93 ],
            "Q2": [ 81 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B10": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:180.10-188.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 13 ],
            "Q1": [ 102 ],
            "Q2": [ 90 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B11": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:165.10-173.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 14 ],
            "Q1": [ 103 ],
            "Q2": [ 91 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B2": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:300.10-308.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 5 ],
            "Q1": [ 94 ],
            "Q2": [ 82 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B3": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:285.10-293.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 6 ],
            "Q1": [ 95 ],
            "Q2": [ 83 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B4": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:270.10-278.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 7 ],
            "Q1": [ 96 ],
            "Q2": [ 84 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B5": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:255.10-263.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 8 ],
            "Q1": [ 97 ],
            "Q2": [ 85 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B6": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:240.10-248.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 9 ],
            "Q1": [ 98 ],
            "Q2": [ 86 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B7": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:225.10-233.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 10 ],
            "Q1": [ 99 ],
            "Q2": [ 87 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B8": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:210.10-218.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 11 ],
            "Q1": [ 100 ],
            "Q2": [ 88 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDDR_inst_B9": {
          "hide_name": 0,
          "type": "IDDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE_PIPELINED",
            "INIT_Q1": "0",
            "INIT_Q2": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:195.10-203.9"
          },
          "connections": {
            "C": [ 41 ],
            "CE": [ "1" ],
            "D": [ 12 ],
            "Q1": [ 101 ],
            "Q2": [ 89 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "IDELAYCTRL_inst": {
          "hide_name": 0,
          "type": "IDELAYCTRL",
          "parameters": {
          },
          "attributes": {
            "IODELAY_GROUP": "idelay",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:50.14-54.15"
          },
          "connections": {
            "RDY": [ 104 ],
            "REFCLK": [ 2 ],
            "RST": [ "0" ]
          }
        },
        "IDELAYE2_instA": {
          "hide_name": 0,
          "type": "IDELAYE2",
          "parameters": {
            "CINVCTRL_SEL": "FALSE",
            "DELAY_SRC": "DATAIN",
            "HIGH_PERFORMANCE_MODE": "FALSE",
            "IDELAY_TYPE": "FIXED",
            "IDELAY_VALUE": "00000000000000000000000000000000",
            "PIPE_SEL": "FALSE",
            "REFCLK_FREQUENCY": "200.000000",
            "SIGNAL_PATTERN": "DATA"
          },
          "attributes": {
            "IODELAY_GROUP": "idelay",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:67.12-80.13"
          },
          "connections": {
            "C": [ "1" ],
            "CE": [ "1" ],
            "CINVCTRL": [ "0" ],
            "CNTVALUEIN": [ "0", "0", "0", "0", "0" ],
            "CNTVALUEOUT": [ ],
            "DATAIN": [ 79 ],
            "DATAOUT": [ 105 ],
            "IDATAIN": [ "0" ],
            "INC": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LD": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LDPIPEEN": [ "0" ],
            "REGRST": [ "0" ]
          }
        },
        "IDELAYE2_instB": {
          "hide_name": 0,
          "type": "IDELAYE2",
          "parameters": {
            "CINVCTRL_SEL": "FALSE",
            "DELAY_SRC": "DATAIN",
            "HIGH_PERFORMANCE_MODE": "FALSE",
            "IDELAY_TYPE": "FIXED",
            "IDELAY_VALUE": "00000000000000000000000000000000",
            "PIPE_SEL": "FALSE",
            "REFCLK_FREQUENCY": "200.000000",
            "SIGNAL_PATTERN": "DATA"
          },
          "attributes": {
            "IODELAY_GROUP": "idelay",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:93.12-106.13"
          },
          "connections": {
            "C": [ "1" ],
            "CE": [ "1" ],
            "CINVCTRL": [ "0" ],
            "CNTVALUEIN": [ "0", "0", "0", "0", "0" ],
            "CNTVALUEOUT": [ ],
            "DATAIN": [ 105 ],
            "DATAOUT": [ 106 ],
            "IDATAIN": [ "0" ],
            "INC": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LD": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LDPIPEEN": [ "0" ],
            "REGRST": [ "0" ]
          }
        },
        "IDELAYE2_instC": {
          "hide_name": 0,
          "type": "IDELAYE2",
          "parameters": {
            "CINVCTRL_SEL": "FALSE",
            "DELAY_SRC": "DATAIN",
            "HIGH_PERFORMANCE_MODE": "FALSE",
            "IDELAY_TYPE": "FIXED",
            "IDELAY_VALUE": "00000000000000000000000000000000",
            "PIPE_SEL": "FALSE",
            "REFCLK_FREQUENCY": "200.000000",
            "SIGNAL_PATTERN": "DATA"
          },
          "attributes": {
            "IODELAY_GROUP": "idelay",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:119.12-132.13"
          },
          "connections": {
            "C": [ "1" ],
            "CE": [ "1" ],
            "CINVCTRL": [ "0" ],
            "CNTVALUEIN": [ "0", "0", "0", "0", "0" ],
            "CNTVALUEOUT": [ ],
            "DATAIN": [ 106 ],
            "DATAOUT": [ 107 ],
            "IDATAIN": [ "0" ],
            "INC": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LD": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LDPIPEEN": [ "0" ],
            "REGRST": [ "0" ]
          }
        },
        "IDELAYE2_instD": {
          "hide_name": 0,
          "type": "IDELAYE2",
          "parameters": {
            "CINVCTRL_SEL": "FALSE",
            "DELAY_SRC": "DATAIN",
            "HIGH_PERFORMANCE_MODE": "FALSE",
            "IDELAY_TYPE": "FIXED",
            "IDELAY_VALUE": "00000000000000000000000000000000",
            "PIPE_SEL": "FALSE",
            "REFCLK_FREQUENCY": "200.000000",
            "SIGNAL_PATTERN": "DATA"
          },
          "attributes": {
            "IODELAY_GROUP": "idelay",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:145.12-158.13"
          },
          "connections": {
            "C": [ "1" ],
            "CE": [ "1" ],
            "CINVCTRL": [ "0" ],
            "CNTVALUEIN": [ "0", "0", "0", "0", "0" ],
            "CNTVALUEOUT": [ ],
            "DATAIN": [ 107 ],
            "DATAOUT": [ 41 ],
            "IDATAIN": [ "0" ],
            "INC": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LD": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "LDPIPEEN": [ "0" ],
            "REGRST": [ "0" ]
          }
        },
        "ODDR_inst_B0": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:498.10-506.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 54 ],
            "D2": [ 42 ],
            "Q": [ 67 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B1": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:484.10-492.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 55 ],
            "D2": [ 43 ],
            "Q": [ 68 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B10": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:358.10-366.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 64 ],
            "D2": [ 52 ],
            "Q": [ 77 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B11": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:344.10-352.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 65 ],
            "D2": [ 53 ],
            "Q": [ 78 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B2": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:470.10-478.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 56 ],
            "D2": [ 44 ],
            "Q": [ 69 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B3": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:456.10-464.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 57 ],
            "D2": [ 45 ],
            "Q": [ 70 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B4": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:442.10-450.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 58 ],
            "D2": [ 46 ],
            "Q": [ 71 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B5": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:428.10-436.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 59 ],
            "D2": [ 47 ],
            "Q": [ 72 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B6": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:414.10-422.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 60 ],
            "D2": [ 48 ],
            "Q": [ 73 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B7": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:400.10-408.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 61 ],
            "D2": [ 49 ],
            "Q": [ 74 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B8": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:386.10-394.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 62 ],
            "D2": [ 50 ],
            "Q": [ 75 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        },
        "ODDR_inst_B9": {
          "hide_name": 0,
          "type": "ODDR",
          "parameters": {
            "DDR_CLK_EDGE": "SAME_EDGE",
            "INIT": "0",
            "SRTYPE": "SYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:372.10-380.9"
          },
          "connections": {
            "C": [ 66 ],
            "CE": [ "1" ],
            "D1": [ 63 ],
            "D2": [ 51 ],
            "Q": [ 76 ],
            "R": [ "0" ],
            "S": [ "0" ]
          }
        }
      },
      "netnames": {
        "$0\\AD9361_RX_DAT_Ib[11:0]": {
          "hide_name": 1,
          "bits": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:511.3-515.6"
          }
        },
        "$0\\AD9361_RX_DAT_Qb[11:0]": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:511.3-515.6"
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$54": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$55": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$56": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$57": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$58": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$59": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$60": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "$auto$genrtlil.cc:2136:genRTLIL$61": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
          }
        },
        "AD9361_DATACLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:15.11-15.25"
          }
        },
        "AD9361_DATACLKa": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:33.8-33.23"
          }
        },
        "AD9361_DATACLKo": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:32.8-32.23"
          }
        },
        "AD9361_FBCLK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:25.12-25.24"
          }
        },
        "AD9361_P0_D": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:14.19-14.30"
          }
        },
        "AD9361_P1_D": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:24.19-24.30"
          }
        },
        "AD9361_RX_CLK": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:19.12-19.25"
          }
        },
        "AD9361_RX_DAT_I": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:17.19-17.34"
          }
        },
        "AD9361_RX_DAT_Ia": {
          "hide_name": 0,
          "bits": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:34.15-34.31"
          }
        },
        "AD9361_RX_DAT_Ib": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:508.13-508.29"
          }
        },
        "AD9361_RX_DAT_Ic": {
          "hide_name": 0,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:508.31-508.47"
          }
        },
        "AD9361_RX_DAT_Q": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:18.19-18.34"
          }
        },
        "AD9361_RX_DAT_Qa": {
          "hide_name": 0,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:35.15-35.31"
          }
        },
        "AD9361_RX_DAT_Qb": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:509.13-509.29"
          }
        },
        "AD9361_RX_DAT_Qc": {
          "hide_name": 0,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:509.31-509.47"
          }
        },
        "AD9361_RX_FRAME": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:16.11-16.26"
          }
        },
        "AD9361_RX_FRAME_dy": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:30.8-30.26"
          }
        },
        "AD9361_TX_CLK": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:23.11-23.24"
          }
        },
        "AD9361_TX_DAT_I": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:21.18-21.33"
          }
        },
        "AD9361_TX_DAT_Q": {
          "hide_name": 0,
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:22.18-22.33"
          }
        },
        "AD9361_TX_FRAME": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:26.12-26.27"
          }
        },
        "CLK_delay": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 41 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:29.14-29.23"
          }
        },
        "IDELAYCTRL_rdy": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:31.8-31.22"
          }
        },
        "clk200M": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/vendor/AD9361_1RT_FDD.v:13.11-13.18"
          }
        }
      }
    },
    "Bits_Flatten": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Bits_Flatten.v:12.1-53.10"
      },
      "parameter_default_values": {
        "BYPASS_SELECTION": "00000000000000000000000000000001",
        "M": "00000000000000000000000000001000",
        "N": "00000000000000000000000000000010"
      },
      "ports": {
        "bypass": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_out": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "I_vld": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "O_vld": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Bits_Flatten.v:48$49": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$45": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 3 ],
            "Y": [ 50 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$47": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 6 ],
            "Y": [ 51 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$48": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 5 ],
            "Y": [ 52 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$51": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 53 ],
            "Y": [ 54 ]
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$44": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "Y": [ 49 ]
          }
        },
        "$procdff$341": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 56 ],
            "Q": [ 14 ]
          }
        },
        "$procdff$342": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 13 ],
            "Q": [ 15 ]
          }
        },
        "$procdff$343": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 57 ],
            "Q": [ 16 ]
          }
        },
        "$procdff$344": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 3 ],
            "Q": [ 55 ]
          }
        },
        "$procmux$64": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 52 ],
            "S": [ 50 ],
            "Y": [ 58 ]
          }
        },
        "$procmux$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 51 ],
            "S": [ 2 ],
            "Y": [ 56 ]
          }
        },
        "$procmux$70": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ "1" ],
            "S": [ 50 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$73": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 16 ],
            "S": [ 2 ],
            "Y": [ 57 ]
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$50": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6 ],
            "B": [ 16 ],
            "Y": [ 53 ]
          }
        }
      },
      "netnames": {
        "$0\\O[0:0]": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\O_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$1\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.21"
          }
        },
        "$1\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.30"
          }
        },
        "$add${workspace}/verilog/Bits_Flatten.v:48$49_Y": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$45_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$47_Y": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$48_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$51_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$44_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          }
        },
        "$procmux$64_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$65_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$67_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$procmux$68_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$procmux$70_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$71_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$73_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$74_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$50_Y": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:20.22-20.23"
          }
        },
        "I_LSB": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:27.16-27.21"
          }
        },
        "I_vld": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:21.22-21.27"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:22.22-22.23"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:23.22-23.27"
          }
        },
        "bypass": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:17.22-17.28"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:18.22-18.28"
          }
        },
        "clk_in_posedge": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:33.8-33.22"
          }
        },
        "clk_in_reg": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.17"
          }
        },
        "clk_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:19.22-19.29"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.26"
          }
        }
      }
    },
    "CONSTANT": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/utils/constant.v:1.1-10.10"
      },
      "parameter_default_values": {
        "VALUE": "00000000000000000000000000000000",
        "WIDTH": "00000000000000000000000000000100"
      },
      "ports": {
        "constant_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "constant_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/utils/constant.v:5.29-5.41"
          }
        }
      }
    },
    "Clock_Gen": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Clock_Gen_wrapper.v:1.1-149.10"
      },
      "ports": {
        "PL_CLK_100MHz": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_2d048M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "rst_32d768M": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "rst_16d384M": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "rst_n_1d024M": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clk_32d768M": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk_16d384M": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "clk_200M": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "clk_1d024M": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "u_Div_clk32M768": {
          "hide_name": 0,
          "type": "Div_clk32M768",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:75.19-92.6"
          },
          "port_directions": {
            "clk128K": "output",
            "clk16K": "output",
            "clk16M384": "output",
            "clk1K": "output",
            "clk1M024": "output",
            "clk256K": "output",
            "clk2K": "output",
            "clk2M048": "output",
            "clk32K": "output",
            "clk32M768": "input",
            "clk4K": "output",
            "clk4M096": "output",
            "clk512K": "output",
            "clk64K": "output",
            "clk8K": "output",
            "clk8M192": "output"
          },
          "connections": {
            "clk128K": [ 11 ],
            "clk16K": [ 12 ],
            "clk16M384": [ 8 ],
            "clk1K": [ 13 ],
            "clk1M024": [ 10 ],
            "clk256K": [ 14 ],
            "clk2K": [ 15 ],
            "clk2M048": [ 3 ],
            "clk32K": [ 16 ],
            "clk32M768": [ 7 ],
            "clk4K": [ 17 ],
            "clk4M096": [ 18 ],
            "clk512K": [ 19 ],
            "clk64K": [ 20 ],
            "clk8K": [ 21 ],
            "clk8M192": [ 22 ]
          }
        },
        "u_clk_wiz_128M": {
          "hide_name": 0,
          "type": "clk_wiz_128M",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:61.18-65.6"
          },
          "connections": {
            "clk_128M": [ 23 ],
            "clk_200M": [ 9 ],
            "clk_in1": [ 2 ]
          }
        },
        "u_clk_wiz_32M768": {
          "hide_name": 0,
          "type": "clk_wiz_32M768",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:68.20-72.6"
          },
          "connections": {
            "clk_32M768": [ 7 ],
            "clk_in1": [ 23 ],
            "locked": [ 24 ]
          }
        },
        "u_proc_sys_reset_16M384": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:108.24-119.6"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 5 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 25 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 26 ],
            "peripheral_aresetn": [ 27 ],
            "peripheral_reset": [ 28 ],
            "slowest_sync_clk": [ 8 ]
          }
        },
        "u_proc_sys_reset_1M024": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:122.24-133.6"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 29 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 6 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 30 ],
            "peripheral_aresetn": [ 31 ],
            "peripheral_reset": [ 32 ],
            "slowest_sync_clk": [ 10 ]
          }
        },
        "u_proc_sys_reset_32M768": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:136.24-147.6"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 4 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 33 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 34 ],
            "peripheral_aresetn": [ 35 ],
            "peripheral_reset": [ 36 ],
            "slowest_sync_clk": [ 7 ]
          }
        }
      },
      "netnames": {
        "PL_CLK_100MHz": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:2.17-2.30"
          }
        },
        "bus_struct_reset_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:43.16-43.34"
          }
        },
        "clk128K": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:33.10-33.17"
          }
        },
        "clk16K": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:36.10-36.16"
          }
        },
        "clk16M384": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:26.10-26.19"
          }
        },
        "clk1K": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:40.10-40.15"
          }
        },
        "clk1M024": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:30.10-30.18"
          }
        },
        "clk256K": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:32.10-32.17"
          }
        },
        "clk2K": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:39.10-39.15"
          }
        },
        "clk2M048": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:29.10-29.18"
          }
        },
        "clk32K": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:35.10-35.16"
          }
        },
        "clk4K": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:38.10-38.15"
          }
        },
        "clk4M096": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:28.10-28.18"
          }
        },
        "clk512K": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:31.10-31.17"
          }
        },
        "clk64K": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:34.10-34.16"
          }
        },
        "clk8K": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:37.10-37.15"
          }
        },
        "clk8M192": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:27.10-27.18"
          }
        },
        "clk_128M": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:18.10-18.18"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:8.17-8.28"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:10.17-10.27"
          }
        },
        "clk_200M": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:9.17-9.25"
          }
        },
        "clk_2d048M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:3.17-3.27"
          }
        },
        "clk_32d768M": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:7.17-7.28"
          }
        },
        "clk_gen_32d768M": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:22.10-22.25"
          }
        },
        "interconnect_aresetn": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:47.16-47.36"
          }
        },
        "interconnect_aresetn_3": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:48.16-48.38"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:23.10-23.16"
          }
        },
        "mb_reset": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:52.16-52.24"
          }
        },
        "mb_reset_2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:53.16-53.26"
          }
        },
        "mb_reset_3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:54.16-54.26"
          }
        },
        "peripheral_aresetn": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:49.16-49.34"
          }
        },
        "peripheral_aresetn_2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:50.16-50.36"
          }
        },
        "peripheral_aresetn_3": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:51.16-51.36"
          }
        },
        "peripheral_reset": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:44.16-44.32"
          }
        },
        "peripheral_reset_2": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:45.16-45.34"
          }
        },
        "peripheral_reset_3": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:46.16-46.34"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:5.17-5.28"
          }
        },
        "rst_32d768M": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:4.17-4.28"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen_wrapper.v:6.17-6.29"
          }
        }
      }
    },
    "Div_clk32M768": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Div_clk32M768.v:11.1-52.10"
      },
      "ports": {
        "clk32M768": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk16M384": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk8M192": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk4M096": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "clk2M048": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clk1M024": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk512K": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "clk256K": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "clk128K": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "clk64K": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "clk32K": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "clk16K": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "clk8K": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "clk4K": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "clk2K": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "clk1K": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Div_clk32M768.v:33$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001111",
            "Y_WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:33.16-33.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
          }
        },
        "$procdff$365": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:32.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
            "Q": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
          }
        }
      },
      "netnames": {
        "$0\\clk_cnt[14:0]": {
          "hide_name": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:32.3-34.6"
          }
        },
        "$1\\clk_cnt[14:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:29.14-29.29"
          }
        },
        "$add${workspace}/verilog/Div_clk32M768.v:33$2_Y": {
          "hide_name": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:33.16-33.31"
          }
        },
        "clk128K": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:20.10-20.17"
          }
        },
        "clk16K": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:23.10-23.16"
          }
        },
        "clk16M384": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:13.10-13.19"
          }
        },
        "clk1K": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:27.10-27.15"
          }
        },
        "clk1M024": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:17.10-17.18"
          }
        },
        "clk256K": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:19.10-19.17"
          }
        },
        "clk2K": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:26.10-26.15"
          }
        },
        "clk2M048": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:16.10-16.18"
          }
        },
        "clk32K": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:22.10-22.16"
          }
        },
        "clk32M768": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:12.10-12.19"
          }
        },
        "clk4K": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:25.10-25.15"
          }
        },
        "clk4M096": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:15.10-15.18"
          }
        },
        "clk512K": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:18.10-18.17"
          }
        },
        "clk64K": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:21.10-21.16"
          }
        },
        "clk8K": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:24.10-24.15"
          }
        },
        "clk8M192": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:14.10-14.18"
          }
        },
        "clk_cnt": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "init": "000000000000000",
            "src": "{workspace}/verilog/Div_clk32M768.v:29.14-29.21"
          }
        }
      }
    },
    "PN_Gen": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PN_Gen.v:12.1-52.10"
      },
      "parameter_default_values": {
        "N": "00000000000000000000000000000101"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "pn": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$logic_not${workspace}/verilog/PN_Gen.v:51$20": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.16-51.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 5 ]
          }
        },
        "$procdff$357": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 6 ],
            "Q": [ 3 ]
          }
        },
        "$procdff$358": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 7, 8, 9, 10, 11 ],
            "Q": [ 12, 13, 14, 15, 16 ]
          }
        },
        "$procmux$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PN_Gen.v:24.13-24.16|{workspace}/verilog/PN_Gen.v:24.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 16 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procmux$262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PN_Gen.v:24.13-24.16|{workspace}/verilog/PN_Gen.v:24.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 17, 12, 13, 14, 15 ],
            "S": [ 4 ],
            "Y": [ 7, 8, 9, 10, 11 ]
          }
        },
        "$reduce_or${workspace}/verilog/PN_Gen.v:51$19": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.18-51.25"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "Y": [ 4 ]
          }
        },
        "$xor${workspace}/verilog/PN_Gen.v:29$22": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:29.36-29.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 14 ],
            "Y": [ 17 ]
          }
        }
      },
      "netnames": {
        "$0\\PN_buf[4:0]": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          }
        },
        "$0\\pn[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          }
        },
        "$1\\PN_buf[4:0]": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:18.15-18.25"
          }
        },
        "$logic_not${workspace}/verilog/PN_Gen.v:51$20_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.16-51.26"
          }
        },
        "$procmux$259_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$260_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$262_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
          }
        },
        "$procmux$263_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$reduce_or${workspace}/verilog/PN_Gen.v:51$19_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.18-51.25"
          }
        },
        "$xor${workspace}/verilog/PN_Gen.v:29$22_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:29.36-29.57"
          }
        },
        "PN_buf": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16 ],
          "attributes": {
            "init": "00001",
            "src": "{workspace}/verilog/PN_Gen.v:18.15-18.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:15.13-15.16"
          }
        },
        "pn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:16.13-16.15"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:19.15-19.18"
          }
        }
      }
    },
    "PSK_Modulation": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:1.1-19.10"
      },
      "ports": {
        "psk_tdata": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "psk_tlast": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "psk_tready": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "psk_tuser": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "psk_tvalid": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "clk_16d384M": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "rst_16d384M": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "clk_1d024M": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "rst_n_1d024M": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DELAY_CNT": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21 ]
        },
        "TX_PHASE_CONFIG": {
          "direction": "input",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DAC_I": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DAC_Q": {
          "direction": "output",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "DAC_valid": {
          "direction": "output",
          "bits": [ 62 ]
        },
        "DAC_bits": {
          "direction": "output",
          "bits": [ 63, 64 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:13.19-13.24"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:14.19-14.24"
          }
        },
        "DAC_bits": {
          "hide_name": 0,
          "bits": [ 63, 64 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:16.18-16.26"
          }
        },
        "DAC_valid": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:15.12-15.21"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:11.17-11.26"
          }
        },
        "TX_PHASE_CONFIG": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:12.18-12.33"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:7.11-7.22"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:9.11-9.21"
          }
        },
        "psk_tdata": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:2.17-2.26"
          }
        },
        "psk_tlast": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:3.11-3.20"
          }
        },
        "psk_tready": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:4.11-4.21"
          }
        },
        "psk_tuser": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:5.11-5.20"
          }
        },
        "psk_tvalid": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:6.11-6.21"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:8.11-8.22"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:10.11-10.23"
          }
        }
      }
    },
    "Packetizer": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Packetizer.v:15.1-242.10"
      },
      "parameter_default_values": {
        "BYTES": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "payload_length": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ]
        },
        "I_tdata": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "I_tvalid": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "I_tready": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "I_tlast": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "I_tuser": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "O_tdata": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "O_tvalid": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "O_tready": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "O_tlast": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "O_tuser": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "hdr_vld": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "pld_vld": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "pkt_sent": {
          "direction": "output",
          "bits": [ 50 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Packetizer.v:148$34": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.42-148.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
          }
        },
        "$add${workspace}/verilog/Packetizer.v:226$42": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$add${workspace}/verilog/Packetizer.v:80$27": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:80.24-80.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
          }
        },
        "$and${workspace}/verilog/Packetizer.v:59$24": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:59.20-59.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "Y": [ 135 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:222$39": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0", "0", "1", "0" ],
            "Y": [ 136 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:226$43": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "Y": [ 153 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:64$26": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 154 ]
          }
        },
        "$gt${workspace}/verilog/Packetizer.v:222$40": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 155 ]
          }
        },
        "$logic_not${workspace}/verilog/Packetizer.v:176$35": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "Y": [ 156 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:84$28": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 157 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:88$29": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 158 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:92$31": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 159 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:98$33": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 160 ]
          }
        },
        "$not${workspace}/verilog/Packetizer.v:90$30": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:90.33-90.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "Y": [ 161 ]
          }
        },
        "$procdff$345": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 162 ],
            "Q": [ 50 ]
          }
        },
        "$procdff$346": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 163 ],
            "Q": [ 33 ]
          }
        },
        "$procdff$347": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 164 ],
            "Q": [ 48 ]
          }
        },
        "$procdff$348": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 165 ],
            "Q": [ 49 ]
          }
        },
        "$procdff$349": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 166, 167, 168, 169, 170, 171, 172, 173 ],
            "Q": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
          }
        },
        "$procdff$350": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 174 ],
            "Q": [ 44 ]
          }
        },
        "$procdff$351": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 175 ],
            "Q": [ 46 ]
          }
        },
        "$procdff$352": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 176 ],
            "Q": [ 47 ]
          }
        },
        "$procdff$353": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
            "Q": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
          }
        },
        "$procdff$354": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
            "Q": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
          }
        },
        "$procdff$355": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "Q": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$procdff$356": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 219, 220, 221, 222, 223 ],
            "Q": [ 224, 225, 226, 227, 228 ]
          }
        },
        "$procmux$101": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1" ],
            "S": [ 229, 230 ],
            "Y": [ 231 ]
          }
        },
        "$procmux$102_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 229 ]
          }
        },
        "$procmux$103_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 230 ]
          }
        },
        "$procmux$104": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 231 ],
            "S": [ 154 ],
            "Y": [ 232 ]
          }
        },
        "$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 232 ],
            "S": [ 3 ],
            "Y": [ 165 ]
          }
        },
        "$procmux$110": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ 233, 234, 235, 236, 237 ],
            "S": [ 154 ],
            "Y": [ 238, 239, 240, 241, 242 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 238, 239, 240, 241, 242 ],
            "S": [ 3 ],
            "Y": [ 219, 220, 221, 222, 223 ]
          }
        },
        "$procmux$119": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.17-148.25|{workspace}/verilog/Packetizer.v:148.13-149.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "S": [ 32 ],
            "Y": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ]
          }
        },
        "$procmux$121": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 259, 260 ],
            "Y": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ]
          }
        },
        "$procmux$122_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 259 ]
          }
        },
        "$procmux$123_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 260 ]
          }
        },
        "$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
            "S": [ 154 ],
            "Y": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ]
          }
        },
        "$procmux$126": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
            "S": [ 3 ],
            "Y": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ]
          }
        },
        "$procmux$134": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 293, 294 ],
            "Y": [ 295, 296, 297, 298, 299, 300, 301, 302, 303, 304 ]
          }
        },
        "$procmux$135_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 293 ]
          }
        },
        "$procmux$136_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 294 ]
          }
        },
        "$procmux$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 295, 296, 297, 298, 299, 300, 301, 302, 303, 304 ],
            "S": [ 154 ],
            "Y": [ 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ]
          }
        },
        "$procmux$139": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
            "S": [ 3 ],
            "Y": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ]
          }
        },
        "$procmux$143": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330 ],
            "S": [ 154 ],
            "Y": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346 ]
          }
        },
        "$procmux$145": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346 ],
            "S": [ 3 ],
            "Y": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ]
          }
        },
        "$procmux$151": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0", "0" ],
            "S": [ 347, 348 ],
            "Y": [ 349 ]
          }
        },
        "$procmux$152_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 347 ]
          }
        },
        "$procmux$153_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 348 ]
          }
        },
        "$procmux$154": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 349 ],
            "S": [ 154 ],
            "Y": [ 350 ]
          }
        },
        "$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 350 ],
            "S": [ 3 ],
            "Y": [ 176 ]
          }
        },
        "$procmux$162": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 351 ],
            "Y": [ 352 ]
          }
        },
        "$procmux$163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 351 ]
          }
        },
        "$procmux$164": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 352 ],
            "S": [ 154 ],
            "Y": [ 353 ]
          }
        },
        "$procmux$166": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 353 ],
            "S": [ 3 ],
            "Y": [ 175 ]
          }
        },
        "$procmux$172": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32, 32, "1" ],
            "S": [ 354, 355, 356 ],
            "Y": [ 357 ]
          }
        },
        "$procmux$173_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 354 ]
          }
        },
        "$procmux$174_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 355 ]
          }
        },
        "$procmux$175_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 356 ]
          }
        },
        "$procmux$176": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 357 ],
            "S": [ 154 ],
            "Y": [ 358 ]
          }
        },
        "$procmux$178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 358 ],
            "S": [ 3 ],
            "Y": [ 174 ]
          }
        },
        "$procmux$184": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 24, 25, 26, 27, 28, 29, 30, 31, 24, 25, 26, 27, 28, 29, 30, 31, 359, 360, 361, 362, 363, 364, 365, 366 ],
            "S": [ 367, 368, 369 ],
            "Y": [ 370, 371, 372, 373, 374, 375, 376, 377 ]
          }
        },
        "$procmux$185_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 367 ]
          }
        },
        "$procmux$186_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 368 ]
          }
        },
        "$procmux$188": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 17, 17, 17, 18, 18, 18, 18, 18, 18, 18, 18, 19, 19, 19, 19, 19, 19, 19, 19, 20, 20, 20, 20, 20, 20, 20, 20, 21, 21, 21, 21, 21, 21, 21, 21, 22, 22, 22, 22, 22, 22, 22, 22, 23, 23, 23, 23, 23, 23, 23, 23 ],
            "S": [ 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393 ],
            "Y": [ 394, 395, 396, 397, 398, 399, 400, 401 ]
          }
        },
        "$procmux$189_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 378 ]
          }
        },
        "$procmux$190_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 379 ]
          }
        },
        "$procmux$191_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 380 ]
          }
        },
        "$procmux$192_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 381 ]
          }
        },
        "$procmux$193_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 382 ]
          }
        },
        "$procmux$194_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 383 ]
          }
        },
        "$procmux$195_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 384 ]
          }
        },
        "$procmux$196_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "Y": [ 385 ]
          }
        },
        "$procmux$197_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 386 ]
          }
        },
        "$procmux$198_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 387 ]
          }
        },
        "$procmux$199_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 388 ]
          }
        },
        "$procmux$200_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 389 ]
          }
        },
        "$procmux$201_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 390 ]
          }
        },
        "$procmux$202_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 391 ]
          }
        },
        "$procmux$203_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 392 ]
          }
        },
        "$procmux$204_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 393 ]
          }
        },
        "$procmux$205": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47|{workspace}/verilog/Packetizer.v:98.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 115, 115, 115, 115, 115, 115, 115 ],
            "B": [ 394, 395, 396, 397, 398, 399, 400, 401 ],
            "S": [ 160 ],
            "Y": [ 402, 403, 404, 405, 406, 407, 408, 409 ]
          }
        },
        "$procmux$208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42|{workspace}/verilog/Packetizer.v:92.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 402, 403, 404, 405, 406, 407, 408, 409 ],
            "B": [ 410, 410, 410, 410, 410, 410, 410, 410 ],
            "S": [ 159 ],
            "Y": [ 411, 412, 413, 414, 415, 416, 417, 418 ]
          }
        },
        "$procmux$211": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38|{workspace}/verilog/Packetizer.v:88.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
            "B": [ 161, 161, 161, 161, 161, 161, 161, 161 ],
            "S": [ 158 ],
            "Y": [ 419, 420, 421, 422, 423, 424, 425, 426 ]
          }
        },
        "$procmux$214": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33|{workspace}/verilog/Packetizer.v:84.13-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 419, 420, 421, 422, 423, 424, 425, 426 ],
            "B": [ 115, 115, 115, 115, 115, 115, 115, 115 ],
            "S": [ 157 ],
            "Y": [ 359, 360, 361, 362, 363, 364, 365, 366 ]
          }
        },
        "$procmux$216_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 369 ]
          }
        },
        "$procmux$217": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
            "B": [ 370, 371, 372, 373, 374, 375, 376, 377 ],
            "S": [ 154 ],
            "Y": [ 427, 428, 429, 430, 431, 432, 433, 434 ]
          }
        },
        "$procmux$219": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "B": [ 427, 428, 429, 430, 431, 432, 433, 434 ],
            "S": [ 3 ],
            "Y": [ 166, 167, 168, 169, 170, 171, 172, 173 ]
          }
        },
        "$procmux$227": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 435 ],
            "Y": [ 436 ]
          }
        },
        "$procmux$228_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 435 ]
          }
        },
        "$procmux$229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 436 ],
            "S": [ 154 ],
            "Y": [ 437 ]
          }
        },
        "$procmux$231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 437 ],
            "S": [ 3 ],
            "Y": [ 164 ]
          }
        },
        "$procmux$236": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1", "1", "1" ],
            "S": [ 438, 439, 440, 441 ],
            "Y": [ 442 ]
          }
        },
        "$procmux$237_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 438 ]
          }
        },
        "$procmux$238_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 439 ]
          }
        },
        "$procmux$239_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 440 ]
          }
        },
        "$procmux$240_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 441 ]
          }
        },
        "$procmux$241": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 442 ],
            "S": [ 154 ],
            "Y": [ 443 ]
          }
        },
        "$procmux$243": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 443 ],
            "S": [ 3 ],
            "Y": [ 163 ]
          }
        },
        "$procmux$248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26|{workspace}/verilog/Packetizer.v:176.13-177.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 50 ],
            "S": [ 32 ],
            "Y": [ 444 ]
          }
        },
        "$procmux$250": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 444, "0", "0" ],
            "S": [ 445, 446, 447 ],
            "Y": [ 448 ]
          }
        },
        "$procmux$251_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 445 ]
          }
        },
        "$procmux$252_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 446 ]
          }
        },
        "$procmux$253_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 447 ]
          }
        },
        "$procmux$254": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 448 ],
            "S": [ 154 ],
            "Y": [ 449 ]
          }
        },
        "$procmux$256": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 449 ],
            "S": [ 3 ],
            "Y": [ 162 ]
          }
        },
        "$procmux$77": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:234.13-234.21|{workspace}/verilog/Packetizer.v:234.9-235.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "1" ],
            "S": [ 32 ],
            "Y": [ 450, 451, 452, 453, 454 ]
          }
        },
        "$procmux$79": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474 ],
            "S": [ 475, 476, 477, 478, 479 ],
            "Y": [ 233, 234, 235, 236, 237 ]
          }
        },
        "$procmux$80_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 475 ]
          }
        },
        "$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:230.13-230.21|{workspace}/verilog/Packetizer.v:230.9-231.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0" ],
            "B": [ "0", "0", "0", "0", "1" ],
            "S": [ 32 ],
            "Y": [ 455, 456, 457, 458, 459 ]
          }
        },
        "$procmux$84_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 476 ]
          }
        },
        "$procmux$86": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52|{workspace}/verilog/Packetizer.v:226.9-227.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1", "0", "0" ],
            "B": [ "0", "0", "0", "1", "0" ],
            "S": [ 153 ],
            "Y": [ 460, 461, 462, 463, 464 ]
          }
        },
        "$procmux$88_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 477 ]
          }
        },
        "$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38|{workspace}/verilog/Packetizer.v:222.9-223.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1", "0", "0", "0" ],
            "B": [ 480, 481, 482, 483, 484 ],
            "S": [ 136 ],
            "Y": [ 465, 466, 467, 468, 469 ]
          }
        },
        "$procmux$92_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 478 ]
          }
        },
        "$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:217.13-217.20|{workspace}/verilog/Packetizer.v:217.9-218.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ "0", "1", "0", "0", "0" ],
            "S": [ 135 ],
            "Y": [ 470, 471, 472, 473, 474 ]
          }
        },
        "$procmux$96_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 479 ]
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:190$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.33-190.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ],
            "B": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
            "S": [ 35 ],
            "Y": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330 ]
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:222$41": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0" ],
            "B": [ "0", "0", "1", "0", "0" ],
            "S": [ 155 ],
            "Y": [ 480, 481, 482, 483, 484 ]
          }
        },
        "$xor${workspace}/verilog/Packetizer.v:96$32": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:96.33-96.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 115 ],
            "Y": [ 410 ]
          }
        }
      },
      "netnames": {
        "$0\\I_tready[0:0]": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tdata[7:0]": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tlast[0:0]": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tuser[0:0]": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\hdr_cnt[9:0]": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\hdr_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\payload_cnt[15:0]": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\payload_length_symbs[15:0]": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\pkt_sent[0:0]": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\pld_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\state[4:0]": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\state_next[4:0]": {
          "hide_name": 1,
          "bits": [ 233, 234, 235, 236, 237 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:214.3-241.6"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:148$34_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.42-148.61"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:226$42_Y": {
          "hide_name": 1,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.28"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:80$27_Y": {
          "hide_name": 1,
          "bits": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:80.24-80.39"
          }
        },
        "$and${workspace}/verilog/Packetizer.v:59$24_Y": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:59.20-59.39"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:222$39_Y": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:226$43_Y": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:64$26_Y": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32"
          }
        },
        "$gt${workspace}/verilog/Packetizer.v:222$40_Y": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.79"
          }
        },
        "$logic_not${workspace}/verilog/Packetizer.v:176$35_Y": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:84$28_Y": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:88$29_Y": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:92$31_Y": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:98$33_Y": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47"
          }
        },
        "$not${workspace}/verilog/Packetizer.v:90$30_Y": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:90.33-90.44"
          }
        },
        "$procmux$101_Y": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "$procmux$102_CMP": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "$procmux$103_CMP": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$procmux$104_Y": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$procmux$105_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$106_Y": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$110_Y": {
          "hide_name": 1,
          "bits": [ 238, 239, 240, 241, 242 ],
          "attributes": {
          }
        },
        "$procmux$111_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$112_Y": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223 ],
          "attributes": {
          }
        },
        "$procmux$113_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$119_Y": {
          "hide_name": 1,
          "bits": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
          }
        },
        "$procmux$120_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
          "attributes": {
          }
        },
        "$procmux$122_CMP": {
          "hide_name": 1,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "$procmux$123_CMP": {
          "hide_name": 1,
          "bits": [ 260 ],
          "attributes": {
          }
        },
        "$procmux$124_Y": {
          "hide_name": 1,
          "bits": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
          }
        },
        "$procmux$125_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$126_Y": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
          }
        },
        "$procmux$127_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$134_Y": {
          "hide_name": 1,
          "bits": [ 295, 296, 297, 298, 299, 300, 301, 302, 303, 304 ],
          "attributes": {
          }
        },
        "$procmux$135_CMP": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "$procmux$136_CMP": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "$procmux$137_Y": {
          "hide_name": 1,
          "bits": [ 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
          "attributes": {
          }
        },
        "$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$139_Y": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
          }
        },
        "$procmux$140_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$143_Y": {
          "hide_name": 1,
          "bits": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346 ],
          "attributes": {
          }
        },
        "$procmux$144_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$145_Y": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
          }
        },
        "$procmux$146_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$151_Y": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "$procmux$152_CMP": {
          "hide_name": 1,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "$procmux$153_CMP": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "$procmux$154_Y": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "$procmux$155_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$156_Y": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "$procmux$157_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$162_Y": {
          "hide_name": 1,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "$procmux$163_CMP": {
          "hide_name": 1,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "$procmux$164_Y": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "$procmux$165_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$166_Y": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "$procmux$167_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172_Y": {
          "hide_name": 1,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "$procmux$173_CMP": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "$procmux$174_CMP": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "$procmux$175_CMP": {
          "hide_name": 1,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "$procmux$176_Y": {
          "hide_name": 1,
          "bits": [ 358 ],
          "attributes": {
          }
        },
        "$procmux$177_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$178_Y": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "$procmux$179_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$184_Y": {
          "hide_name": 1,
          "bits": [ 370, 371, 372, 373, 374, 375, 376, 377 ],
          "attributes": {
          }
        },
        "$procmux$185_CMP": {
          "hide_name": 1,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "$procmux$186_CMP": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "$procmux$188_Y": {
          "hide_name": 1,
          "bits": [ 394, 395, 396, 397, 398, 399, 400, 401 ],
          "attributes": {
          }
        },
        "$procmux$189_CMP": {
          "hide_name": 1,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "$procmux$190_CMP": {
          "hide_name": 1,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "$procmux$191_CMP": {
          "hide_name": 1,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "$procmux$192_CMP": {
          "hide_name": 1,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "$procmux$193_CMP": {
          "hide_name": 1,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "$procmux$194_CMP": {
          "hide_name": 1,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "$procmux$195_CMP": {
          "hide_name": 1,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "$procmux$196_CMP": {
          "hide_name": 1,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "$procmux$197_CMP": {
          "hide_name": 1,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "$procmux$198_CMP": {
          "hide_name": 1,
          "bits": [ 387 ],
          "attributes": {
          }
        },
        "$procmux$199_CMP": {
          "hide_name": 1,
          "bits": [ 388 ],
          "attributes": {
          }
        },
        "$procmux$200_CMP": {
          "hide_name": 1,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "$procmux$201_CMP": {
          "hide_name": 1,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "$procmux$202_CMP": {
          "hide_name": 1,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "$procmux$203_CMP": {
          "hide_name": 1,
          "bits": [ 392 ],
          "attributes": {
          }
        },
        "$procmux$204_CMP": {
          "hide_name": 1,
          "bits": [ 393 ],
          "attributes": {
          }
        },
        "$procmux$205_Y": {
          "hide_name": 1,
          "bits": [ 402, 403, 404, 405, 406, 407, 408, 409 ],
          "attributes": {
          }
        },
        "$procmux$206_CMP": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$procmux$208_Y": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
          "attributes": {
          }
        },
        "$procmux$209_CMP": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$procmux$211_Y": {
          "hide_name": 1,
          "bits": [ 419, 420, 421, 422, 423, 424, 425, 426 ],
          "attributes": {
          }
        },
        "$procmux$212_CMP": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "$procmux$214_Y": {
          "hide_name": 1,
          "bits": [ 359, 360, 361, 362, 363, 364, 365, 366 ],
          "attributes": {
          }
        },
        "$procmux$215_CMP": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$procmux$216_CMP": {
          "hide_name": 1,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "$procmux$217_Y": {
          "hide_name": 1,
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434 ],
          "attributes": {
          }
        },
        "$procmux$218_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$219_Y": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
          }
        },
        "$procmux$220_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$227_Y": {
          "hide_name": 1,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "$procmux$228_CMP": {
          "hide_name": 1,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "$procmux$229_Y": {
          "hide_name": 1,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "$procmux$230_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$231_Y": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "$procmux$232_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$236_Y": {
          "hide_name": 1,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "$procmux$237_CMP": {
          "hide_name": 1,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "$procmux$238_CMP": {
          "hide_name": 1,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "$procmux$239_CMP": {
          "hide_name": 1,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "$procmux$240_CMP": {
          "hide_name": 1,
          "bits": [ 441 ],
          "attributes": {
          }
        },
        "$procmux$241_Y": {
          "hide_name": 1,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "$procmux$242_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$243_Y": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$procmux$244_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$248_Y": {
          "hide_name": 1,
          "bits": [ 444 ],
          "attributes": {
          }
        },
        "$procmux$249_CMP": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$procmux$250_Y": {
          "hide_name": 1,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "$procmux$251_CMP": {
          "hide_name": 1,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "$procmux$252_CMP": {
          "hide_name": 1,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "$procmux$253_CMP": {
          "hide_name": 1,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "$procmux$254_Y": {
          "hide_name": 1,
          "bits": [ 449 ],
          "attributes": {
          }
        },
        "$procmux$255_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$256_Y": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$procmux$257_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$77_Y": {
          "hide_name": 1,
          "bits": [ 450, 451, 452, 453, 454 ],
          "attributes": {
          }
        },
        "$procmux$78_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$79_Y": {
          "hide_name": 1,
          "bits": [ 233, 234, 235, 236, 237 ],
          "attributes": {
          }
        },
        "$procmux$80_CMP": {
          "hide_name": 1,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "$procmux$82_Y": {
          "hide_name": 1,
          "bits": [ 455, 456, 457, 458, 459 ],
          "attributes": {
          }
        },
        "$procmux$83_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$84_CMP": {
          "hide_name": 1,
          "bits": [ 476 ],
          "attributes": {
          }
        },
        "$procmux$86_Y": {
          "hide_name": 1,
          "bits": [ 460, 461, 462, 463, 464 ],
          "attributes": {
          }
        },
        "$procmux$87_CMP": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "$procmux$88_CMP": {
          "hide_name": 1,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "$procmux$90_Y": {
          "hide_name": 1,
          "bits": [ 465, 466, 467, 468, 469 ],
          "attributes": {
          }
        },
        "$procmux$91_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$92_CMP": {
          "hide_name": 1,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "$procmux$94_Y": {
          "hide_name": 1,
          "bits": [ 470, 471, 472, 473, 474 ],
          "attributes": {
          }
        },
        "$procmux$95_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$96_CMP": {
          "hide_name": 1,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "$shr${workspace}/verilog/Packetizer.v:190$36_Y": {
          "hide_name": 1,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.60-190.79"
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:190$37_Y": {
          "hide_name": 1,
          "bits": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.33-190.79"
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:222$41_Y": {
          "hide_name": 1,
          "bits": [ 480, 481, 482, 483, 484 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.104"
          }
        },
        "$xor${workspace}/verilog/Packetizer.v:96$32_Y": {
          "hide_name": 1,
          "bits": [ 410 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:96.33-96.53"
          }
        },
        "I_tdata": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:26.28-26.35"
          }
        },
        "I_tlast": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:29.28-29.35"
          }
        },
        "I_trans": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:58.8-58.15"
          }
        },
        "I_tready": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:28.28-28.36"
          }
        },
        "I_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:30.28-30.35"
          }
        },
        "I_tvalid": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:27.28-27.36"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:21.28-21.37"
          }
        },
        "O_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:32.28-32.35"
          }
        },
        "O_tlast": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:35.28-35.35"
          }
        },
        "O_tready": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:34.28-34.36"
          }
        },
        "O_tuser": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:36.28-36.35"
          }
        },
        "O_tvalid": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:33.28-33.36"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:18.28-18.31"
          }
        },
        "hdr_cnt": {
          "hide_name": 0,
          "bits": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:48.14-48.21"
          }
        },
        "hdr_vld": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:38.28-38.35"
          }
        },
        "payload_cnt": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:49.14-49.25"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:24.28-24.42"
          }
        },
        "payload_length_symbs": {
          "hide_name": 0,
          "bits": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:51.14-51.34"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:40.28-40.36"
          }
        },
        "pld_vld": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:39.28-39.35"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_PAREMETER": "POLARITY ACTIVE_LOW",
            "src": "{workspace}/verilog/Packetizer.v:20.28-20.33"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 224, 225, 226, 227, 228 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:50.14-50.19"
          }
        },
        "state_next": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:50.21-50.31"
          }
        }
      }
    },
    "Rx_wrapper": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Rx_wrapper.v:1.1-39.10"
      },
      "ports": {
        "clk_1M024": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_2M048": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_16M384": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_32M768": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ADC_I": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "ADC_Q": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "rst_16M384": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "rst_32M768": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "FEEDBACK_SHIFT": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39 ]
        },
        "GARDNER_SHIFT": {
          "direction": "input",
          "bits": [ 40, 41, 42, 43 ]
        },
        "RX_SD_THRESHOLD": {
          "direction": "input",
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "RX_SD_WINDOW": {
          "direction": "input",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "RX_PD_WINDOW": {
          "direction": "input",
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "RX_BD_WINDOW": {
          "direction": "input",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83 ]
        },
        "BPSK_raw": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "QPSK_raw": {
          "direction": "output",
          "bits": [ 85, 86 ]
        },
        "I_16M": {
          "direction": "output",
          "bits": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
        },
        "Q_16M": {
          "direction": "output",
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118 ]
        },
        "NCO_cos": {
          "direction": "output",
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
        },
        "I_1M": {
          "direction": "output",
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "Q_1M": {
          "direction": "output",
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "clk_1M_out": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "QPSK": {
          "direction": "output",
          "bits": [ 164, 165 ]
        },
        "BPSK": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "Rx_1bit": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "data_tdata": {
          "direction": "output",
          "bits": [ 168, 169, 170, 171, 172, 173, 174, 175 ]
        },
        "data_tvalid": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "data_tlast": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "data_tuser": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "error_tdata": {
          "direction": "output",
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ]
        },
        "feedback_tdata": {
          "direction": "output",
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
        },
        "Rx_valid": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "gardner_error": {
          "direction": "output",
          "bits": [ 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ]
        },
        "gardner_increment": {
          "direction": "output",
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADC_I": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:6.18-6.23"
          }
        },
        "ADC_Q": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:7.18-7.23"
          }
        },
        "BPSK": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:26.12-26.16"
          }
        },
        "BPSK_raw": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:17.12-17.20"
          }
        },
        "FEEDBACK_SHIFT": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:11.17-11.31"
          }
        },
        "GARDNER_SHIFT": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:12.17-12.30"
          }
        },
        "I_16M": {
          "hide_name": 0,
          "bits": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:19.19-19.24"
          }
        },
        "I_1M": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:22.19-22.23"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:10.17-10.26"
          }
        },
        "NCO_cos": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:21.19-21.26"
          }
        },
        "QPSK": {
          "hide_name": 0,
          "bits": [ 164, 165 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:25.18-25.22"
          }
        },
        "QPSK_raw": {
          "hide_name": 0,
          "bits": [ 85, 86 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:18.18-18.26"
          }
        },
        "Q_16M": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:20.19-20.24"
          }
        },
        "Q_1M": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:23.19-23.23"
          }
        },
        "RX_BD_WINDOW": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:16.17-16.29"
          }
        },
        "RX_PD_WINDOW": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:15.17-15.29"
          }
        },
        "RX_SD_THRESHOLD": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:13.18-13.33"
          }
        },
        "RX_SD_WINDOW": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:14.17-14.29"
          }
        },
        "Rx_1bit": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:27.12-27.19"
          }
        },
        "Rx_valid": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:34.12-34.20"
          }
        },
        "clk_16M384": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:4.11-4.21"
          }
        },
        "clk_1M024": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:2.11-2.20"
          }
        },
        "clk_1M_out": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:24.12-24.22"
          }
        },
        "clk_2M048": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:3.11-3.20"
          }
        },
        "clk_32M768": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:5.11-5.21"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:28.18-28.28"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:30.12-30.22"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:31.12-31.22"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:29.12-29.23"
          }
        },
        "error_tdata": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:32.19-32.30"
          }
        },
        "feedback_tdata": {
          "hide_name": 0,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:33.19-33.33"
          }
        },
        "gardner_error": {
          "hide_name": 0,
          "bits": [ 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:35.19-35.32"
          }
        },
        "gardner_increment": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:36.19-36.36"
          }
        },
        "rst_16M384": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:8.11-8.21"
          }
        },
        "rst_32M768": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Rx_wrapper.v:9.11-9.21"
          }
        }
      }
    },
    "Tx": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Tx_wrapper.v:1.1-142.10"
      },
      "ports": {
        "rst_n_1M024": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6 ]
        },
        "DELAY_CNT": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10 ]
        },
        "TX_PHASE_CONFIG": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "rst_16M384": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "clk_16M384": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "clk_1M024": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "clk_2M048": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "tx_valid": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "tx_serial": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "data_tlast": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "data_tvalid": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "data_tuser": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "data_tdata": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "DAC_I": {
          "direction": "output",
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DAC_Q": {
          "direction": "output",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "DAC_valid": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "DAC_bits": {
          "direction": "output",
          "bits": [ 69, 70 ]
        }
      },
      "cells": {
        "u_Bits_Flatten": {
          "hide_name": 0,
          "type": "Bits_Flatten",
          "parameters": {
            "BYPASS_SELECTION": "1",
            "M": "00000000000000000000000000001000",
            "N": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:127.5-135.6"
          },
          "port_directions": {
            "I": "input",
            "I_vld": "input",
            "O": "output",
            "O_vld": "output",
            "bypass": "input",
            "clk_in": "input",
            "clk_out": "input"
          },
          "connections": {
            "I": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "I_vld": [ 79 ],
            "O": [ 32 ],
            "O_vld": [ 31 ],
            "bypass": [ 80 ],
            "clk_in": [ 29 ],
            "clk_out": [ 30 ]
          }
        },
        "u_PSK_Modulation": {
          "hide_name": 0,
          "type": "PSK_Modulation",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:102.20-118.21"
          },
          "port_directions": {
            "DAC_I": "output",
            "DAC_Q": "output",
            "DAC_bits": "output",
            "DAC_valid": "output",
            "DELAY_CNT": "input",
            "TX_PHASE_CONFIG": "input",
            "clk_16d384M": "input",
            "clk_1d024M": "input",
            "psk_tdata": "input",
            "psk_tlast": "input",
            "psk_tready": "input",
            "psk_tuser": "input",
            "psk_tvalid": "input",
            "rst_16d384M": "input",
            "rst_n_1d024M": "input"
          },
          "connections": {
            "DAC_I": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
            "DAC_Q": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "DAC_bits": [ 69, 70 ],
            "DAC_valid": [ 68 ],
            "DELAY_CNT": [ 7, 8, 9, 10 ],
            "TX_PHASE_CONFIG": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "clk_16d384M": [ 81 ],
            "clk_1d024M": [ 82 ],
            "psk_tdata": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "psk_tlast": [ 83 ],
            "psk_tready": [ 84 ],
            "psk_tuser": [ 80 ],
            "psk_tvalid": [ 85 ],
            "rst_16d384M": [ 86 ],
            "rst_n_1d024M": [ 87 ]
          }
        },
        "u_Packetizer": {
          "hide_name": 0,
          "type": "Packetizer",
          "parameters": {
            "BYTES": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:82.16-100.17"
          },
          "port_directions": {
            "I_tdata": "input",
            "I_tlast": "input",
            "I_tready": "output",
            "I_tuser": "input",
            "I_tvalid": "input",
            "MODE_CTRL": "input",
            "O_tdata": "output",
            "O_tlast": "output",
            "O_tready": "input",
            "O_tuser": "output",
            "O_tvalid": "output",
            "clk": "input",
            "hdr_vld": "output",
            "payload_length": "input",
            "pkt_sent": "output",
            "pld_vld": "output",
            "rst_n": "input"
          },
          "connections": {
            "I_tdata": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
            "I_tlast": [ 96 ],
            "I_tready": [ 97 ],
            "I_tuser": [ 98 ],
            "I_tvalid": [ 99 ],
            "MODE_CTRL": [ 3, 4, 5, 6 ],
            "O_tdata": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "O_tlast": [ 83 ],
            "O_tready": [ 84 ],
            "O_tuser": [ 80 ],
            "O_tvalid": [ 85 ],
            "clk": [ 29 ],
            "hdr_vld": [ 100 ],
            "payload_length": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "pkt_sent": [ 117 ],
            "pld_vld": [ 79 ],
            "rst_n": [ 2 ]
          }
        },
        "u_Tx_Data": {
          "hide_name": 0,
          "type": "Tx_Data",
          "parameters": {
            "BYTES": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:33.13-44.14"
          },
          "port_directions": {
            "MODE_CTRL": "input",
            "clk": "input",
            "data_tdata": "output",
            "data_tlast": "output",
            "data_tready": "input",
            "data_tuser": "output",
            "data_tvalid": "output",
            "payload_length": "output",
            "pkt_sent": "input",
            "rst_n": "input"
          },
          "connections": {
            "MODE_CTRL": [ 3, 4, 5, 6 ],
            "clk": [ 29 ],
            "data_tdata": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "data_tlast": [ 33 ],
            "data_tready": [ 118 ],
            "data_tuser": [ 35 ],
            "data_tvalid": [ 34 ],
            "payload_length": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "pkt_sent": [ 117 ],
            "rst_n": [ 2 ]
          }
        },
        "u_axis_data_fifo_0": {
          "hide_name": 0,
          "type": "axis_data_fifo_0",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:53.22-66.23"
          },
          "connections": {
            "m_axis_tdata": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
            "m_axis_tlast": [ 96 ],
            "m_axis_tready": [ 97 ],
            "m_axis_tuser": [ 98 ],
            "m_axis_tvalid": [ 99 ],
            "s_axis_aclk": [ 29 ],
            "s_axis_aresetn": [ 2 ],
            "s_axis_tdata": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "s_axis_tlast": [ 33 ],
            "s_axis_tready": [ 118 ],
            "s_axis_tuser": [ 35 ],
            "s_axis_tvalid": [ 34 ]
          }
        }
      },
      "netnames": {
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:16.23-16.28"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:17.23-17.28"
          }
        },
        "DAC_bits": {
          "hide_name": 0,
          "bits": [ 69, 70 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:19.22-19.30"
          }
        },
        "DAC_valid": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:18.16-18.25"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:4.21-4.30"
          }
        },
        "FIFO_Packetizer_tdata": {
          "hide_name": 0,
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:47.16-47.37"
          }
        },
        "FIFO_Packetizer_tlast": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:50.10-50.31"
          }
        },
        "FIFO_Packetizer_tready": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:49.10-49.32"
          }
        },
        "FIFO_Packetizer_tuser": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:51.10-51.31"
          }
        },
        "FIFO_Packetizer_tvalid": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:48.10-48.32"
          }
        },
        "I_tready": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:69.9-69.17"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:3.21-3.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:120.9-120.10"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:121.9-121.14"
          }
        },
        "Packetizer_PSK_tdata": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:70.16-70.36"
          }
        },
        "Packetizer_PSK_tlast": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:72.10-72.30"
          }
        },
        "Packetizer_PSK_tready": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:74.10-74.31"
          }
        },
        "Packetizer_PSK_tuser": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:73.10-73.30"
          }
        },
        "Packetizer_PSK_tvalid": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:71.10-71.31"
          }
        },
        "TX_PHASE_CONFIG": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:5.22-5.37"
          }
        },
        "Txdata_FIFO_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:23.16-23.33"
          }
        },
        "Txdata_FIFO_tlast": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:26.10-26.27"
          }
        },
        "Txdata_FIFO_tready": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:24.10-24.28"
          }
        },
        "Txdata_FIFO_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:27.10-27.27"
          }
        },
        "Txdata_FIFO_tvalid": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:25.10-25.28"
          }
        },
        "clk_16M384": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:7.15-7.25"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:108.43-108.54"
          }
        },
        "clk_1M024": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:8.15-8.24"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:110.43-110.53"
          }
        },
        "clk_2M048": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:9.15-9.24"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:15.22-15.32"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:12.16-12.26"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:14.16-14.26"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:13.16-13.27"
          }
        },
        "hdr_vld": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:76.9-76.16"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:28.17-28.31"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:30.10-30.18"
          }
        },
        "pld_vld": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:77.9-77.16"
          }
        },
        "rst_16M384": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:6.15-6.25"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:109.43-109.54"
          }
        },
        "rst_n_1M024": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:2.15-2.26"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:111.43-111.55"
          }
        },
        "tx_serial": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:11.16-11.25"
          }
        },
        "tx_valid": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:10.16-10.24"
          }
        }
      }
    },
    "Tx_Data": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Tx_Data.v:12.1-92.10"
      },
      "parameter_default_values": {
        "BYTES": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "pkt_sent": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "data_tdata": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
        },
        "data_tvalid": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "data_tready": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "data_tlast": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "data_tuser": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "payload_length": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Tx_Data.v:66$8": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.27-66.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$12": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.40-68.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:70$14": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.35-70.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:52$5": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 149 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:58$6": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 150 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:68$13": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
            "B": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "Y": [ 151 ]
          }
        },
        "$lt${workspace}/verilog/Tx_Data.v:66$10": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            "B": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
            "Y": [ 152 ]
          }
        },
        "$not${workspace}/verilog/Tx_Data.v:78$15": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:78.28-78.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "Y": [ 154 ]
          }
        },
        "$procdff$359": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 155 ],
            "Q": [ 19 ]
          }
        },
        "$procdff$360": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 156 ],
            "Q": [ 17 ]
          }
        },
        "$procdff$361": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 157 ],
            "Q": [ 20 ]
          }
        },
        "$procdff$362": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 158, 159, 160, 161, 162, 163, 164, 165 ],
            "Q": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
          }
        },
        "$procdff$363": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
            "Q": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "$procdff$364": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 182 ],
            "Q": [ 153 ]
          }
        },
        "$procmux$265": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:76.15-76.23|{workspace}/verilog/Tx_Data.v:76.11-80.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 154 ],
            "S": [ 8 ],
            "Y": [ 183 ]
          }
        },
        "$procmux$268": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183 ],
            "B": [ 153 ],
            "S": [ 152 ],
            "Y": [ 184 ]
          }
        },
        "$procmux$271": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 184 ],
            "B": [ 153 ],
            "S": [ 150 ],
            "Y": [ 185 ]
          }
        },
        "$procmux$274": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "B": [ 153 ],
            "S": [ 149 ],
            "Y": [ 186 ]
          }
        },
        "$procmux$276": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 186 ],
            "S": [ 3 ],
            "Y": [ 182 ]
          }
        },
        "$procmux$279": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:76.15-76.23|{workspace}/verilog/Tx_Data.v:76.11-80.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8 ],
            "Y": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ]
          }
        },
        "$procmux$282": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.15-70.26|{workspace}/verilog/Tx_Data.v:70.11-70.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "S": [ 18 ],
            "Y": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ]
          }
        },
        "$procmux$284": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
            "B": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "S": [ 152 ],
            "Y": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ]
          }
        },
        "$procmux$287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 150 ],
            "Y": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ]
          }
        },
        "$procmux$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 149 ],
            "Y": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ]
          }
        },
        "$procmux$292": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
            "S": [ 3 ],
            "Y": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ]
          }
        },
        "$procmux$296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 267, 268, 268, 268, 268, 268, 268, 268 ],
            "B": [ 269, 268, 268, 268, 268, 268, 268, 268 ],
            "S": [ 150 ],
            "Y": [ 270, 271, 272, 273, 274, 275, 276, 277 ]
          }
        },
        "$procmux$299": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 270, 271, 272, 273, 274, 275, 276, 277 ],
            "B": [ 268, 268, 268, 268, 268, 268, 268, 268 ],
            "S": [ 149 ],
            "Y": [ 278, 279, 280, 281, 282, 283, 284, 285 ]
          }
        },
        "$procmux$301": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
            "B": [ 278, 279, 280, 281, 282, 283, 284, 285 ],
            "S": [ 3 ],
            "Y": [ 158, 159, 160, 161, 162, 163, 164, 165 ]
          }
        },
        "$procmux$305": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 153 ],
            "S": [ 152 ],
            "Y": [ 286 ]
          }
        },
        "$procmux$308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 286 ],
            "B": [ "0" ],
            "S": [ 150 ],
            "Y": [ 287 ]
          }
        },
        "$procmux$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 287 ],
            "B": [ "1" ],
            "S": [ 149 ],
            "Y": [ 288 ]
          }
        },
        "$procmux$313": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 288 ],
            "S": [ 3 ],
            "Y": [ 157 ]
          }
        },
        "$procmux$317": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 152 ],
            "Y": [ 289 ]
          }
        },
        "$procmux$320": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 289 ],
            "B": [ "1" ],
            "S": [ 150 ],
            "Y": [ 290 ]
          }
        },
        "$procmux$323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 290 ],
            "B": [ "1" ],
            "S": [ 149 ],
            "Y": [ 291 ]
          }
        },
        "$procmux$325": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 291 ],
            "S": [ 3 ],
            "Y": [ 156 ]
          }
        },
        "$procmux$329": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 151 ],
            "S": [ 152 ],
            "Y": [ 292 ]
          }
        },
        "$procmux$332": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 292 ],
            "B": [ "0" ],
            "S": [ 150 ],
            "Y": [ 293 ]
          }
        },
        "$procmux$335": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ "0" ],
            "S": [ 149 ],
            "Y": [ 294 ]
          }
        },
        "$procmux$337": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 294 ],
            "S": [ 3 ],
            "Y": [ 155 ]
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:65$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:65.41-65.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 269 ],
            "B": [ 268 ],
            "S": [ 153 ],
            "Y": [ 267 ]
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:91$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.33-91.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 153 ],
            "Y": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "inst_PN_Gen_N4": {
          "hide_name": 0,
          "type": "PN_Gen",
          "parameters": {
            "N": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:45.19-48.4"
          },
          "port_directions": {
            "clk": "input",
            "pn": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "pn": [ 269 ]
          }
        },
        "inst_PN_Gen_N5": {
          "hide_name": 0,
          "type": "PN_Gen",
          "parameters": {
            "N": "00000000000000000000000000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:40.19-43.4"
          },
          "port_directions": {
            "clk": "input",
            "pn": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "pn": [ 268 ]
          }
        }
      },
      "netnames": {
        "$0\\cnt[15:0]": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tdata[7:0]": {
          "hide_name": 1,
          "bits": [ 158, 159, 160, 161, 162, 163, 164, 165 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tlast[0:0]": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tuser[0:0]": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\mix_is_bpsk[0:0]": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$1\\cnt[15:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:35.14-35.21"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$8_Y": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.24"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$9_Y": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.27-66.55"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$11_Y": {
          "hide_name": 1,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.36"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$12_Y": {
          "hide_name": 1,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.40-68.68"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:70$14_Y": {
          "hide_name": 1,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.35-70.42"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:52$5_Y": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:58$6_Y": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:68$13_Y": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.68"
          }
        },
        "$lt${workspace}/verilog/Tx_Data.v:66$10_Y": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55"
          }
        },
        "$not${workspace}/verilog/Tx_Data.v:78$15_Y": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:78.28-78.40"
          }
        },
        "$procmux$265_Y": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "$procmux$266_CMP": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$procmux$268_Y": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$procmux$269_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$271_Y": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "$procmux$272_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$274_Y": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "$procmux$275_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$276_Y": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "$procmux$277_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$279_Y": {
          "hide_name": 1,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
          }
        },
        "$procmux$280_CMP": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$procmux$282_Y": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
          }
        },
        "$procmux$283_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$284_Y": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ],
          "attributes": {
          }
        },
        "$procmux$285_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$287_Y": {
          "hide_name": 1,
          "bits": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
          "attributes": {
          }
        },
        "$procmux$288_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$290_Y": {
          "hide_name": 1,
          "bits": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
          "attributes": {
          }
        },
        "$procmux$291_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$292_Y": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
          "attributes": {
          }
        },
        "$procmux$293_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$296_Y": {
          "hide_name": 1,
          "bits": [ 270, 271, 272, 273, 274, 275, 276, 277 ],
          "attributes": {
          }
        },
        "$procmux$297_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$299_Y": {
          "hide_name": 1,
          "bits": [ 278, 279, 280, 281, 282, 283, 284, 285 ],
          "attributes": {
          }
        },
        "$procmux$300_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$301_Y": {
          "hide_name": 1,
          "bits": [ 158, 159, 160, 161, 162, 163, 164, 165 ],
          "attributes": {
          }
        },
        "$procmux$302_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$305_Y": {
          "hide_name": 1,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "$procmux$306_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$308_Y": {
          "hide_name": 1,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "$procmux$309_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$311_Y": {
          "hide_name": 1,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "$procmux$312_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$313_Y": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$procmux$314_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$317_Y": {
          "hide_name": 1,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "$procmux$318_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$320_Y": {
          "hide_name": 1,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "$procmux$321_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$323_Y": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "$procmux$324_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$325_Y": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$procmux$326_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$329_Y": {
          "hide_name": 1,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "$procmux$330_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$332_Y": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "$procmux$333_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$335_Y": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "$procmux$336_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$337_Y": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "$procmux$338_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$shr${workspace}/verilog/Tx_Data.v:91$16_Y": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.64-91.83"
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:65$7_Y": {
          "hide_name": 1,
          "bits": [ 267 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:65.41-65.66"
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:91$17_Y": {
          "hide_name": 1,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.33-91.83"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:17.28-17.37"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:15.28-15.31"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "init": "0000000000000000",
            "src": "{workspace}/verilog/Tx_Data.v:35.14-35.17"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:21.28-21.38"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:24.28-24.38"
          }
        },
        "data_tready": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:23.28-23.39"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:25.28-25.38"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:22.28-22.39"
          }
        },
        "mix_is_bpsk": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:36.14-36.25"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:26.28-26.42"
          }
        },
        "payload_length_symbs": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:33.15-33.35"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:19.28-19.36"
          }
        },
        "pn_4": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:38.14-38.18"
          }
        },
        "pn_5": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:38.8-38.12"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:16.28-16.33"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/top_wrapper.v:1.1-253.10"
      },
      "ports": {
        "PL_CLK_100MHz": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AD9361_P0_D": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "AD9361_DATACLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "AD9361_RX_FRAME": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "AD9361_FBCLK": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "AD9361_P1_D": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "AD9361_TX_FRAME": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "GPIO_TH1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "GPIO_TH2": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "GPIO_TH3": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "GPIO_TH4": {
          "direction": "output",
          "bits": [ 34 ]
        }
      },
      "cells": {
        "u_AD9361_1RT_FDD": {
          "hide_name": 0,
          "type": "AD9361_1RT_FDD",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:170.16-184.2"
          },
          "port_directions": {
            "AD9361_DATACLK": "input",
            "AD9361_FBCLK": "output",
            "AD9361_P0_D": "input",
            "AD9361_P1_D": "output",
            "AD9361_RX_CLK": "output",
            "AD9361_RX_DAT_I": "output",
            "AD9361_RX_DAT_Q": "output",
            "AD9361_RX_FRAME": "input",
            "AD9361_TX_CLK": "input",
            "AD9361_TX_DAT_I": "input",
            "AD9361_TX_DAT_Q": "input",
            "AD9361_TX_FRAME": "output",
            "clk200M": "input"
          },
          "connections": {
            "AD9361_DATACLK": [ 15 ],
            "AD9361_FBCLK": [ 17 ],
            "AD9361_P0_D": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
            "AD9361_P1_D": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
            "AD9361_RX_CLK": [ 35 ],
            "AD9361_RX_DAT_I": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
            "AD9361_RX_DAT_Q": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "AD9361_RX_FRAME": [ 16 ],
            "AD9361_TX_CLK": [ 35 ],
            "AD9361_TX_DAT_I": [ 60 ],
            "AD9361_TX_DAT_Q": [ 61 ],
            "AD9361_TX_FRAME": [ 30 ],
            "clk200M": [ 62 ]
          }
        },
        "u_CONSTANT_1": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000001000",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:22.1-24.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 63, 64, 65, 66, 67, 68, 69, 70 ]
          }
        },
        "u_CONSTANT_2": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:32.1-34.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 71, 72, 73, 74 ]
          }
        },
        "u_CONSTANT_3": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:42.1-44.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 75, 76, 77, 78 ]
          }
        },
        "u_CONSTANT_4": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:52.1-54.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 79, 80, 81, 82 ]
          }
        },
        "u_CONSTANT_5": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000010000000",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:62.1-64.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "u_CONSTANT_6": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:72.1-74.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 99, 100, 101, 102, 103, 104, 105, 106 ]
          }
        },
        "u_CONSTANT_7": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:82.1-84.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "u_CONSTANT_8": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:92.1-94.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 115, 116, 117, 118, 119, 120, 121, 122 ]
          }
        },
        "u_CONSTANT_9": {
          "hide_name": 0,
          "type": "CONSTANT",
          "parameters": {
            "VALUE": "00000000000000000010000000000000",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:102.1-104.2"
          },
          "port_directions": {
            "constant_out": "output"
          },
          "connections": {
            "constant_out": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ]
          }
        },
        "u_Clock_Gen": {
          "hide_name": 0,
          "type": "Clock_Gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:116.11-126.2"
          },
          "port_directions": {
            "PL_CLK_100MHz": "input",
            "clk_16d384M": "output",
            "clk_1d024M": "output",
            "clk_200M": "output",
            "clk_2d048M": "output",
            "clk_32d768M": "output",
            "rst_16d384M": "output",
            "rst_32d768M": "output",
            "rst_n_1d024M": "output"
          },
          "connections": {
            "PL_CLK_100MHz": [ 2 ],
            "clk_16d384M": [ 139 ],
            "clk_1d024M": [ 140 ],
            "clk_200M": [ 62 ],
            "clk_2d048M": [ 33 ],
            "clk_32d768M": [ 141 ],
            "rst_16d384M": [ 142 ],
            "rst_32d768M": [ 143 ],
            "rst_n_1d024M": [ 144 ]
          }
        },
        "u_Rx_wrapper": {
          "hide_name": 0,
          "type": "Rx_wrapper",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:209.12-245.2"
          },
          "port_directions": {
            "ADC_I": "input",
            "ADC_Q": "input",
            "BPSK": "output",
            "BPSK_raw": "output",
            "FEEDBACK_SHIFT": "input",
            "GARDNER_SHIFT": "input",
            "I_16M": "output",
            "I_1M": "output",
            "MODE_CTRL": "input",
            "NCO_cos": "output",
            "QPSK": "output",
            "QPSK_raw": "output",
            "Q_16M": "output",
            "Q_1M": "output",
            "RX_BD_WINDOW": "input",
            "RX_PD_WINDOW": "input",
            "RX_SD_THRESHOLD": "input",
            "RX_SD_WINDOW": "input",
            "Rx_1bit": "output",
            "Rx_valid": "output",
            "clk_16M384": "input",
            "clk_1M024": "input",
            "clk_1M_out": "output",
            "clk_2M048": "input",
            "clk_32M768": "input",
            "data_tdata": "output",
            "data_tlast": "output",
            "data_tuser": "output",
            "data_tvalid": "output",
            "error_tdata": "output",
            "feedback_tdata": "output",
            "gardner_error": "output",
            "gardner_increment": "output",
            "rst_16M384": "input",
            "rst_32M768": "input"
          },
          "connections": {
            "ADC_I": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
            "ADC_Q": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "BPSK": [ 145 ],
            "BPSK_raw": [ 146 ],
            "FEEDBACK_SHIFT": [ 75, 76, 77, 78 ],
            "GARDNER_SHIFT": [ 79, 80, 81, 82 ],
            "I_16M": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "I_1M": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
            "MODE_CTRL": [ 71, 72, 73, 74 ],
            "NCO_cos": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ],
            "QPSK": [ 191, 192 ],
            "QPSK_raw": [ 193, 194 ],
            "Q_16M": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
            "Q_1M": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
            "RX_BD_WINDOW": [ 115, 116, 117, 118, 119, 120, 121, 122 ],
            "RX_PD_WINDOW": [ 107, 108, 109, 110, 111, 112, 113, 114 ],
            "RX_SD_THRESHOLD": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "RX_SD_WINDOW": [ 99, 100, 101, 102, 103, 104, 105, 106 ],
            "Rx_1bit": [ 32 ],
            "Rx_valid": [ 227 ],
            "clk_16M384": [ 139 ],
            "clk_1M024": [ 140 ],
            "clk_1M_out": [ 34 ],
            "clk_2M048": [ 33 ],
            "clk_32M768": [ 141 ],
            "data_tdata": [ 228, 229, 230, 231, 232, 233, 234, 235 ],
            "data_tlast": [ 236 ],
            "data_tuser": [ 237 ],
            "data_tvalid": [ 238 ],
            "error_tdata": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254 ],
            "feedback_tdata": [ 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270 ],
            "gardner_error": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286 ],
            "gardner_increment": [ 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302 ],
            "rst_16M384": [ 142 ],
            "rst_32M768": [ 143 ]
          }
        },
        "u_Tx": {
          "hide_name": 0,
          "type": "Tx",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/top_wrapper.v:141.4-160.2"
          },
          "port_directions": {
            "DAC_I": "output",
            "DAC_Q": "output",
            "DAC_bits": "output",
            "DAC_valid": "output",
            "DELAY_CNT": "input",
            "MODE_CTRL": "input",
            "TX_PHASE_CONFIG": "input",
            "clk_16M384": "input",
            "clk_1M024": "input",
            "clk_2M048": "input",
            "data_tdata": "output",
            "data_tlast": "output",
            "data_tuser": "output",
            "data_tvalid": "output",
            "rst_16M384": "input",
            "rst_n_1M024": "input",
            "tx_serial": "output",
            "tx_valid": "output"
          },
          "connections": {
            "DAC_I": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
            "DAC_Q": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "DAC_bits": [ 327, 328 ],
            "DAC_valid": [ 329 ],
            "DELAY_CNT": [ 63, 64, 65, 66, 67, 68, 69, 70 ],
            "MODE_CTRL": [ 71, 72, 73, 74 ],
            "TX_PHASE_CONFIG": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
            "clk_16M384": [ 139 ],
            "clk_1M024": [ 140 ],
            "clk_2M048": [ 33 ],
            "data_tdata": [ 330, 331, 332, 333, 334, 335, 336, 337 ],
            "data_tlast": [ 338 ],
            "data_tuser": [ 339 ],
            "data_tvalid": [ 340 ],
            "rst_16M384": [ 142 ],
            "rst_n_1M024": [ 144 ],
            "tx_serial": [ 31 ],
            "tx_valid": [ 341 ]
          }
        }
      },
      "netnames": {
        "AD9361_CLK": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:168.6-168.16"
          }
        },
        "AD9361_DATACLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:4.11-4.25"
          }
        },
        "AD9361_FBCLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:6.12-6.24"
          }
        },
        "AD9361_P0_D": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:3.18-3.29"
          }
        },
        "AD9361_P1_D": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:7.19-7.30"
          }
        },
        "AD9361_RX_FRAME": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:5.11-5.26"
          }
        },
        "AD9361_TX_DAT_I": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:178.24-178.39"
          }
        },
        "AD9361_TX_DAT_Q": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:179.24-179.39"
          }
        },
        "AD9361_TX_FRAME": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:8.12-8.27"
          }
        },
        "BPSK": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:197.6-197.10"
          }
        },
        "BPSK_raw": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:188.6-188.14"
          }
        },
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:136.13-136.18"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:137.13-137.18"
          }
        },
        "DAC_bits": {
          "hide_name": 0,
          "bits": [ 327, 328 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:139.12-139.20"
          }
        },
        "DAC_valid": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:138.6-138.15"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:17.14-17.23"
          }
        },
        "FEEDBACK_SHIFT": {
          "hide_name": 0,
          "bits": [ 75, 76, 77, 78 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:37.14-37.28"
          }
        },
        "GARDNER_SHIFT": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:47.14-47.27"
          }
        },
        "GPIO_TH1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:9.12-9.20"
          }
        },
        "GPIO_TH2": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:10.12-10.20"
          }
        },
        "GPIO_TH3": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:11.12-11.20"
          }
        },
        "GPIO_TH4": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:12.12-12.20"
          }
        },
        "I_16M": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:190.13-190.18"
          }
        },
        "I_1M": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:193.13-193.17"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:27.14-27.23"
          }
        },
        "NCO_cos": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:192.13-192.20"
          }
        },
        "PL_CLK_100MHz": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:2.11-2.24"
          }
        },
        "QPSK": {
          "hide_name": 0,
          "bits": [ 191, 192 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:196.12-196.16"
          }
        },
        "QPSK_raw": {
          "hide_name": 0,
          "bits": [ 193, 194 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:189.12-189.20"
          }
        },
        "Q_16M": {
          "hide_name": 0,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:191.13-191.18"
          }
        },
        "Q_1M": {
          "hide_name": 0,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:194.13-194.17"
          }
        },
        "RX_BD_WINDOW": {
          "hide_name": 0,
          "bits": [ 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:87.14-87.26"
          }
        },
        "RX_PD_WINDOW": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:77.14-77.26"
          }
        },
        "RX_SD_THRESHOLD": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:57.15-57.30"
          }
        },
        "RX_SD_WINDOW": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:67.14-67.26"
          }
        },
        "Rx_valid": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:205.6-205.14"
          }
        },
        "TX_PHASE_CONFIG": {
          "hide_name": 0,
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:97.15-97.30"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:112.6-112.17"
          }
        },
        "clk_1M_out": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:195.6-195.16"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:114.6-114.16"
          }
        },
        "clk_200M": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:113.6-113.14"
          }
        },
        "clk_2d048M": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:107.6-107.16"
          }
        },
        "clk_32d768M": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:111.6-111.17"
          }
        },
        "error_tdata": {
          "hide_name": 0,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:203.13-203.24"
          }
        },
        "feedback_tdata": {
          "hide_name": 0,
          "bits": [ 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:204.13-204.27"
          }
        },
        "gardner_error": {
          "hide_name": 0,
          "bits": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:206.13-206.26"
          }
        },
        "gardner_increment": {
          "hide_name": 0,
          "bits": [ 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:207.13-207.30"
          }
        },
        "rev_I": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:163.13-163.18"
          }
        },
        "rev_Q": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:164.13-164.18"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:109.6-109.17"
          }
        },
        "rst_32d768M": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:108.6-108.17"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:110.6-110.18"
          }
        },
        "rx_data_tdata": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:199.12-199.25"
          }
        },
        "rx_data_tlast": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:201.6-201.19"
          }
        },
        "rx_data_tuser": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:202.6-202.19"
          }
        },
        "rx_data_tvalid": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:200.6-200.20"
          }
        },
        "rx_serial": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:198.6-198.15"
          }
        },
        "tx_data_tdata": {
          "hide_name": 0,
          "bits": [ 330, 331, 332, 333, 334, 335, 336, 337 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:135.12-135.25"
          }
        },
        "tx_data_tlast": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:132.6-132.19"
          }
        },
        "tx_data_tuser": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:134.6-134.19"
          }
        },
        "tx_data_tvalid": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:133.6-133.20"
          }
        },
        "tx_serial": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:131.6-131.15"
          }
        },
        "tx_valid": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "{workspace}/verilog/top_wrapper.v:130.6-130.14"
          }
        }
      }
    }
  }
}
