// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reg_file_26_reload,
        reg_file_27_reload,
        reg_file_28_reload,
        reg_file_29_reload,
        reg_file_30_reload,
        pc_V,
        reg_file_25_reload,
        reg_file_24_reload,
        reg_file_23_reload,
        reg_file_22_reload,
        reg_file_21_reload,
        reg_file_20_reload,
        reg_file_19_reload,
        reg_file_18_reload,
        reg_file_17_reload,
        reg_file_16_reload,
        reg_file_15_reload,
        reg_file_14_reload,
        reg_file_13_reload,
        reg_file_12_reload,
        reg_file_11_reload,
        reg_file_10_reload,
        reg_file_9_reload,
        reg_file_8_reload,
        reg_file_7_reload,
        reg_file_6_reload,
        reg_file_5_reload,
        reg_file_4_reload,
        reg_file_3_reload,
        reg_file_2_reload,
        reg_file_1_reload,
        reg_file_reload,
        reg_file_31_reload,
        code_ram_address0,
        code_ram_ce0,
        code_ram_q0,
        data_ram_address0,
        data_ram_ce0,
        data_ram_we0,
        data_ram_d0,
        data_ram_q0,
        nbi_out,
        nbi_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] reg_file_26_reload;
input  [31:0] reg_file_27_reload;
input  [31:0] reg_file_28_reload;
input  [31:0] reg_file_29_reload;
input  [31:0] reg_file_30_reload;
input  [15:0] pc_V;
input  [31:0] reg_file_25_reload;
input  [31:0] reg_file_24_reload;
input  [31:0] reg_file_23_reload;
input  [31:0] reg_file_22_reload;
input  [31:0] reg_file_21_reload;
input  [31:0] reg_file_20_reload;
input  [31:0] reg_file_19_reload;
input  [31:0] reg_file_18_reload;
input  [31:0] reg_file_17_reload;
input  [31:0] reg_file_16_reload;
input  [31:0] reg_file_15_reload;
input  [31:0] reg_file_14_reload;
input  [31:0] reg_file_13_reload;
input  [31:0] reg_file_12_reload;
input  [31:0] reg_file_11_reload;
input  [31:0] reg_file_10_reload;
input  [31:0] reg_file_9_reload;
input  [31:0] reg_file_8_reload;
input  [31:0] reg_file_7_reload;
input  [31:0] reg_file_6_reload;
input  [31:0] reg_file_5_reload;
input  [31:0] reg_file_4_reload;
input  [31:0] reg_file_3_reload;
input  [31:0] reg_file_2_reload;
input  [31:0] reg_file_1_reload;
input  [31:0] reg_file_reload;
input  [31:0] reg_file_31_reload;
output  [15:0] code_ram_address0;
output   code_ram_ce0;
input  [31:0] code_ram_q0;
output  [15:0] data_ram_address0;
output   data_ram_ce0;
output  [3:0] data_ram_we0;
output  [31:0] data_ram_d0;
input  [31:0] data_ram_q0;
output  [31:0] nbi_out;
output   nbi_out_ap_vld;

reg ap_idle;
reg code_ram_ce0;
reg[15:0] data_ram_address0;
reg data_ram_ce0;
reg[3:0] data_ram_we0;
reg[31:0] data_ram_d0;
reg nbi_out_ap_vld;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
wire   [0:0] and_ln57_fu_2410_p2;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] d_i_type_V_reg_696;
reg  signed [19:0] d_i_imm_V_6_reg_753;
reg   [31:0] result_29_reg_773;
wire   [31:0] grp_fu_871_p2;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] d_i_is_jalr_V_reg_2742;
reg   [0:0] d_i_is_load_V_reg_2734;
reg   [15:0] grp_load_fu_855_p1;
reg   [15:0] pc_V_2_reg_2680;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [31:0] instruction_reg_2692;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [4:0] d_i_opcode_V_fu_1096_p4;
reg   [4:0] d_i_opcode_V_reg_2698;
wire   [4:0] d_i_rd_V_fu_1107_p4;
reg   [4:0] d_i_rd_V_reg_2704;
reg   [2:0] d_i_func3_V_reg_2709;
reg   [4:0] d_i_rs2_V_reg_2720;
reg   [0:0] f7_6_reg_2726;
wire   [0:0] d_i_is_load_V_fu_1155_p2;
wire   [0:0] grp_fu_858_p2;
reg   [0:0] d_i_is_store_V_reg_2738;
wire   [0:0] d_i_is_jalr_V_fu_1161_p2;
wire   [0:0] d_i_is_lui_V_fu_1167_p2;
reg   [0:0] d_i_is_lui_V_reg_2747;
wire   [0:0] d_i_is_op_imm_V_fu_1173_p2;
reg   [0:0] d_i_is_op_imm_V_reg_2752;
wire   [1:0] opch_fu_1179_p4;
wire   [2:0] opcl_V_fu_1189_p4;
wire   [0:0] d_i_is_r_type_V_fu_1199_p2;
reg   [0:0] d_i_is_r_type_V_reg_2764;
wire  signed [19:0] sext_ln75_2_fu_1261_p1;
reg   [2:0] ap_phi_mux_d_i_type_V_phi_fu_699_p34;
wire  signed [19:0] sext_ln75_1_fu_1283_p1;
wire  signed [19:0] sext_ln75_fu_1297_p1;
wire   [19:0] ret_V_6_fu_1331_p5;
wire   [31:0] rv1_fu_1439_p34;
reg   [31:0] rv1_reg_2797;
wire   [17:0] trunc_ln251_fu_1509_p1;
reg   [17:0] trunc_ln251_reg_2825;
wire   [31:0] rv2_fu_1513_p34;
reg   [31:0] rv2_reg_2830;
wire   [31:0] zext_ln117_fu_1611_p1;
wire   [31:0] select_ln111_fu_1621_p3;
wire   [31:0] zext_ln108_fu_1749_p1;
wire   [31:0] result_28_fu_1763_p2;
wire   [31:0] result_27_fu_1782_p3;
wire   [31:0] result_24_fu_1789_p2;
wire   [31:0] zext_ln64_1_fu_1799_p1;
wire   [31:0] zext_ln62_1_fu_1808_p1;
wire   [31:0] result_21_fu_1816_p2;
wire   [31:0] result_20_fu_1830_p3;
wire   [31:0] result_17_fu_1838_p2;
wire   [31:0] zext_ln95_fu_1843_p1;
wire   [31:0] result_15_fu_1856_p2;
wire   [31:0] result_14_fu_1874_p3;
wire   [31:0] result_11_fu_1881_p2;
wire   [31:0] zext_ln64_fu_1885_p1;
wire   [31:0] zext_ln62_fu_1889_p1;
wire   [31:0] result_8_fu_1897_p2;
wire   [31:0] result_7_fu_1914_p3;
wire   [31:0] result_4_fu_1922_p2;
wire   [1:0] a01_fu_1926_p1;
reg   [1:0] a01_reg_2949;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [1:0] msize_V_fu_1930_p4;
wire   [3:0] shl_ln236_fu_1966_p2;
wire   [31:0] shl_ln236_2_fu_1985_p2;
wire   [3:0] shl_ln233_fu_2005_p2;
wire   [31:0] shl_ln233_2_fu_2024_p2;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire   [0:0] icmp_ln188_fu_2041_p2;
reg   [0:0] icmp_ln188_reg_3000;
wire   [0:0] icmp_ln188_1_fu_2046_p2;
reg   [0:0] icmp_ln188_1_reg_3005;
wire   [0:0] icmp_ln188_2_fu_2051_p2;
reg   [0:0] icmp_ln188_2_reg_3010;
wire   [2:0] ap_phi_reg_pp0_iter0_d_i_type_V_reg_696;
reg  signed [19:0] ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753;
reg   [31:0] ap_phi_reg_pp0_iter0_result_29_reg_773;
reg   [31:0] ap_phi_mux_reg_file_33_phi_fu_833_p16;
wire   [31:0] zext_ln200_fu_2148_p1;
reg   [31:0] ap_phi_reg_pp0_iter0_reg_file_33_reg_830;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire   [31:0] zext_ln196_fu_2130_p1;
wire  signed [31:0] sext_ln195_fu_2125_p1;
wire  signed [31:0] sext_ln199_fu_2143_p1;
wire   [63:0] zext_ln587_fu_1091_p1;
wire   [63:0] zext_ln587_1_fu_1945_p1;
wire   [63:0] zext_ln236_3_fu_1992_p1;
wire   [63:0] zext_ln233_3_fu_2031_p1;
wire   [63:0] zext_ln587_2_fu_2036_p1;
reg   [31:0] nbi_fu_308;
wire   [31:0] add_ln40_fu_2419_p2;
wire    ap_loop_init;
reg   [15:0] pc_V_1_fu_312;
wire   [15:0] grp_fu_905_p2;
wire   [15:0] grp_fu_910_p2;
wire   [15:0] next_pc_V_4_fu_2377_p3;
wire   [0:0] cond_V_fu_2329_p1;
reg   [15:0] ap_sig_allocacmp_pc_V_2;
reg   [31:0] reg_file_fu_316;
wire   [0:0] icmp_ln1069_fu_2153_p2;
wire   [0:0] empty_24_fu_2163_p2;
reg   [31:0] reg_file_1_fu_320;
reg   [31:0] reg_file_2_fu_324;
reg   [31:0] reg_file_3_fu_328;
reg   [31:0] reg_file_4_fu_332;
reg   [31:0] reg_file_5_fu_336;
reg   [31:0] reg_file_6_fu_340;
reg   [31:0] reg_file_7_fu_344;
reg   [31:0] reg_file_8_fu_348;
reg   [31:0] reg_file_9_fu_352;
reg   [31:0] reg_file_10_fu_356;
reg   [31:0] reg_file_11_fu_360;
reg   [31:0] reg_file_12_fu_364;
reg   [31:0] reg_file_13_fu_368;
reg   [31:0] reg_file_14_fu_372;
reg   [31:0] reg_file_15_fu_376;
reg   [31:0] reg_file_16_fu_380;
reg   [31:0] reg_file_17_fu_384;
reg   [31:0] reg_file_18_fu_388;
reg   [31:0] reg_file_19_fu_392;
reg   [31:0] reg_file_20_fu_396;
reg   [31:0] reg_file_21_fu_400;
reg   [31:0] reg_file_22_fu_404;
reg   [31:0] reg_file_23_fu_408;
reg   [31:0] reg_file_24_fu_412;
reg   [31:0] reg_file_25_fu_416;
reg   [31:0] reg_file_26_fu_420;
reg   [31:0] reg_file_27_fu_424;
reg   [31:0] reg_file_28_fu_428;
reg   [31:0] reg_file_29_fu_432;
reg   [31:0] reg_file_30_fu_436;
reg   [31:0] reg_file_31_fu_440;
reg   [4:0] grp_fu_858_p0;
wire  signed [31:0] sext_ln85_fu_1583_p1;
reg   [31:0] grp_fu_875_p1;
reg   [31:0] grp_fu_886_p1;
wire   [15:0] grp_fu_895_p4;
wire   [0:0] d_imm_inst_31_V_fu_1205_p3;
wire   [0:0] d_imm_inst_7_V_fu_1231_p3;
wire   [5:0] tmp_4_fu_1239_p4;
wire   [3:0] d_imm_inst_11_8_V_fu_1221_p4;
wire   [11:0] ret_V_4_fu_1249_p5;
wire   [6:0] tmp_2_fu_1265_p4;
wire   [11:0] ret_V_3_fu_1275_p3;
wire   [11:0] ret_V_fu_1287_p4;
wire   [7:0] tmp_fu_1311_p4;
wire   [0:0] d_imm_inst_20_V_fu_1213_p3;
wire   [9:0] tmp_1_fu_1321_p4;
wire   [4:0] rv1_fu_1439_p33;
wire   [4:0] rv2_fu_1513_p33;
wire   [15:0] r_V_fu_1596_p2;
wire   [15:0] npc4_fu_1605_p2;
wire   [31:0] imm12_fu_1588_p3;
wire   [31:0] zext_ln114_fu_1601_p1;
wire   [31:0] result_2_fu_1615_p2;
wire   [0:0] grp_fu_863_p2;
wire   [0:0] icmp_ln37_fu_1642_p2;
wire   [0:0] icmp_ln31_2_fu_1666_p2;
wire   [0:0] grp_fu_867_p2;
wire   [0:0] xor_ln37_fu_1646_p2;
wire   [0:0] icmp_ln31_1_fu_1661_p2;
wire   [0:0] icmp_ln31_fu_1656_p2;
wire   [0:0] icmp_ln38_fu_1652_p2;
wire   [0:0] xor_ln39_fu_1628_p2;
wire   [0:0] or_ln31_fu_1679_p2;
wire   [0:0] select_ln31_fu_1671_p3;
wire   [0:0] select_ln31_1_fu_1685_p3;
wire   [0:0] icmp_ln31_4_fu_1706_p2;
wire   [0:0] icmp_ln31_3_fu_1701_p2;
wire   [0:0] and_ln31_fu_1711_p2;
wire   [0:0] select_ln31_2_fu_1693_p3;
wire   [0:0] icmp_ln31_5_fu_1723_p2;
wire   [0:0] icmp_ln33_fu_1638_p2;
wire   [0:0] and_ln31_1_fu_1717_p2;
wire   [0:0] icmp_ln31_6_fu_1736_p2;
wire   [0:0] icmp_ln32_fu_1634_p2;
wire   [0:0] select_ln31_3_fu_1728_p3;
wire   [0:0] result_1_fu_1741_p3;
wire   [4:0] shift_V_3_fu_1753_p1;
wire   [4:0] shift_V_5_fu_1757_p3;
wire   [31:0] zext_ln69_1_fu_1768_p1;
wire   [31:0] result_25_fu_1772_p2;
wire   [31:0] result_26_fu_1777_p2;
wire   [0:0] result_23_fu_1794_p2;
wire   [0:0] result_22_fu_1803_p2;
wire   [31:0] zext_ln60_1_fu_1812_p1;
wire   [0:0] and_ln55_1_fu_1821_p2;
wire   [31:0] result_18_fu_1825_p2;
wire   [4:0] shift_V_fu_1847_p1;
wire   [4:0] shift_V_2_fu_1850_p3;
wire   [31:0] zext_ln69_fu_1860_p1;
wire   [31:0] result_12_fu_1864_p2;
wire   [31:0] result_13_fu_1869_p2;
wire   [31:0] zext_ln60_fu_1893_p1;
wire   [0:0] and_ln55_fu_1902_p2;
wire   [31:0] result_5_fu_1906_p2;
wire   [31:0] result_6_fu_1910_p2;
wire   [15:0] grp_fu_875_p4;
wire   [15:0] rv2_01_fu_1942_p1;
wire   [0:0] grp_fu_886_p3;
wire   [1:0] and_ln_fu_1954_p3;
wire   [3:0] zext_ln236_1_fu_1962_p1;
wire   [4:0] shl_ln236_1_fu_1973_p3;
wire   [31:0] zext_ln236_fu_1950_p1;
wire   [31:0] zext_ln236_2_fu_1981_p1;
wire   [7:0] rv2_0_fu_1939_p1;
wire   [3:0] zext_ln233_1_fu_2001_p1;
wire   [4:0] shl_ln233_1_fu_2012_p3;
wire   [31:0] zext_ln233_fu_1997_p1;
wire   [31:0] zext_ln233_2_fu_2020_p1;
wire   [7:0] b2_fu_2074_p4;
wire   [7:0] b3_fu_2084_p4;
wire   [7:0] b1_fu_2060_p4;
wire   [7:0] b_4_fu_2104_p3;
wire   [7:0] b0_fu_2056_p1;
wire   [7:0] b_5_fu_2111_p3;
wire  signed [7:0] b_fu_2118_p3;
wire   [15:0] ret_V_8_fu_2094_p4;
wire   [15:0] ret_V_7_fu_2070_p1;
wire  signed [15:0] result_33_fu_2135_p3;
wire   [0:0] empty_fu_2158_p2;
wire   [17:0] trunc_ln138_fu_2358_p1;
wire   [17:0] add_ln138_fu_2362_p2;
wire   [15:0] next_pc_V_2_fu_2367_p4;
wire   [0:0] icmp_ln18_fu_2399_p2;
wire   [0:0] icmp_ln1069_1_fu_2404_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_start_int;
reg    ap_condition_418;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_done_reg = 1'b0;
end

rv32i_npp_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U33(
    .din0(reg_file_27_fu_424),
    .din1(reg_file_28_fu_428),
    .din2(reg_file_29_fu_432),
    .din3(reg_file_30_fu_436),
    .din4(reg_file_31_fu_440),
    .din5(reg_file_26_fu_420),
    .din6(reg_file_25_fu_416),
    .din7(reg_file_24_fu_412),
    .din8(reg_file_23_fu_408),
    .din9(reg_file_22_fu_404),
    .din10(reg_file_21_fu_400),
    .din11(reg_file_20_fu_396),
    .din12(reg_file_19_fu_392),
    .din13(reg_file_18_fu_388),
    .din14(reg_file_17_fu_384),
    .din15(reg_file_16_fu_380),
    .din16(reg_file_15_fu_376),
    .din17(reg_file_14_fu_372),
    .din18(reg_file_13_fu_368),
    .din19(reg_file_12_fu_364),
    .din20(reg_file_11_fu_360),
    .din21(reg_file_10_fu_356),
    .din22(reg_file_9_fu_352),
    .din23(reg_file_8_fu_348),
    .din24(reg_file_7_fu_344),
    .din25(reg_file_6_fu_340),
    .din26(reg_file_5_fu_336),
    .din27(reg_file_4_fu_332),
    .din28(reg_file_3_fu_328),
    .din29(reg_file_2_fu_324),
    .din30(reg_file_1_fu_320),
    .din31(reg_file_fu_316),
    .din32(rv1_fu_1439_p33),
    .dout(rv1_fu_1439_p34)
);

rv32i_npp_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U34(
    .din0(reg_file_27_fu_424),
    .din1(reg_file_28_fu_428),
    .din2(reg_file_29_fu_432),
    .din3(reg_file_30_fu_436),
    .din4(reg_file_31_fu_440),
    .din5(reg_file_26_fu_420),
    .din6(reg_file_25_fu_416),
    .din7(reg_file_24_fu_412),
    .din8(reg_file_23_fu_408),
    .din9(reg_file_22_fu_404),
    .din10(reg_file_21_fu_400),
    .din11(reg_file_20_fu_396),
    .din12(reg_file_19_fu_392),
    .din13(reg_file_18_fu_388),
    .din14(reg_file_17_fu_384),
    .din15(reg_file_16_fu_380),
    .din16(reg_file_15_fu_376),
    .din17(reg_file_14_fu_372),
    .din18(reg_file_13_fu_368),
    .din19(reg_file_12_fu_364),
    .din20(reg_file_11_fu_360),
    .din21(reg_file_10_fu_356),
    .din22(reg_file_9_fu_352),
    .din23(reg_file_8_fu_348),
    .din24(reg_file_7_fu_344),
    .din25(reg_file_6_fu_340),
    .din26(reg_file_5_fu_336),
    .din27(reg_file_4_fu_332),
    .din28(reg_file_3_fu_328),
    .din29(reg_file_2_fu_324),
    .din30(reg_file_1_fu_320),
    .din31(reg_file_fu_316),
    .din32(rv2_fu_1513_p33),
    .dout(rv2_fu_1513_p34)
);

rv32i_npp_ip_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_418)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= 20'd0;
        end else if ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd2)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= sext_ln75_fu_1297_p1;
        end else if ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd3)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= sext_ln75_1_fu_1283_p1;
        end else if ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd4)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= sext_ln75_2_fu_1261_p1;
        end else if ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd5)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= {{code_ram_q0[31:12]}};
        end else if ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd6)) begin
            ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753 <= ret_V_6_fu_1331_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd0) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_20_fu_1830_p3;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd1) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_21_fu_1816_p2;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd2) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln62_1_fu_1808_p1;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd3) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln64_1_fu_1799_p1;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd4) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_24_fu_1789_p2;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd5) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_27_fu_1782_p3;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd6) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_28_fu_1763_p2;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_7_fu_1914_p3;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd1))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_8_fu_1897_p2;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd2))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln62_fu_1889_p1;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd3))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln64_fu_1885_p1;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd4))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_11_fu_1881_p2;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd5))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_14_fu_1874_p3;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd6))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_15_fu_1856_p2;
    end else if ((((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd0) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & ((d_i_type_V_reg_696 == 3'd7) | (d_i_type_V_reg_696 == 3'd0))))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= 32'd0;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_V_reg_2752 == 1'd1) & (d_i_func3_V_reg_2709 == 3'd7) & (d_i_is_load_V_reg_2734 == 1'd0) & (d_i_is_jalr_V_reg_2742 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_17_fu_1838_p2;
    end else if (((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state3) & (d_i_func3_V_reg_2709 == 3'd7))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= result_4_fu_1922_p2;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_jalr_V_reg_2742 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln95_fu_1843_p1;
    end else if ((((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_load_V_reg_2734 == 1'd1) & (d_i_is_jalr_V_reg_2742 == 1'd0)) | ((d_i_type_V_reg_696 == 3'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= grp_fu_871_p2;
    end else if (((d_i_type_V_reg_696 == 3'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln108_fu_1749_p1;
    end else if (((d_i_type_V_reg_696 == 3'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= zext_ln117_fu_1611_p1;
    end else if (((d_i_type_V_reg_696 == 3'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_reg_pp0_iter0_result_29_reg_773 <= select_ln111_fu_1621_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd3))) begin
        d_i_type_V_reg_696 <= 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd3) & (opch_fu_1179_p4 == 2'd3))) begin
        d_i_type_V_reg_696 <= 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd1))) begin
        d_i_type_V_reg_696 <= 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd1))) begin
        d_i_type_V_reg_696 <= 3'd1;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd1) & (opch_fu_1179_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd0)))) begin
        d_i_type_V_reg_696 <= 3'd2;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd0)))) begin
        d_i_type_V_reg_696 <= 3'd5;
    end else if (((~(opcl_V_fu_1189_p4 == 3'd4) & ~(opcl_V_fu_1189_p4 == 3'd5) & ~(opcl_V_fu_1189_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2) & (opch_fu_1179_p4 == 2'd1)) | (~(opcl_V_fu_1189_p4 == 3'd4) & ~(opcl_V_fu_1189_p4 == 3'd5) & ~(opcl_V_fu_1189_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2) & (opch_fu_1179_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd2) & (opch_fu_1179_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd6) & (opch_fu_1179_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opch_fu_1179_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_V_fu_1189_p4 == 3'd7) & (opch_fu_1179_p4 == 2'd3)))) begin
        d_i_type_V_reg_696 <= 3'd7;
    end else if ((~(1'd1 == and_ln57_fu_2410_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        d_i_type_V_reg_696 <= ap_phi_reg_pp0_iter0_d_i_type_V_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        nbi_fu_308 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == and_ln57_fu_2410_p2))) begin
        nbi_fu_308 <= add_ln40_fu_2419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        pc_V_1_fu_312 <= pc_V;
    end else if (((d_i_type_V_reg_696 == 3'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        pc_V_1_fu_312 <= next_pc_V_4_fu_2377_p3;
    end else if ((((1'b1 == ap_CS_fsm_state6) & ((d_i_type_V_reg_696 == 3'd7) | (d_i_type_V_reg_696 == 3'd0))) | ((d_i_type_V_reg_696 == 3'd1) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_V_reg_696 == 3'd4) & (cond_V_fu_2329_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_V_reg_696 == 3'd5) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_V_reg_696 == 3'd3) & (1'b1 == ap_CS_fsm_state6)))) begin
        pc_V_1_fu_312 <= grp_fu_910_p2;
    end else if ((((d_i_type_V_reg_696 == 3'd4) & (cond_V_fu_2329_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_V_reg_696 == 3'd6) & (1'b1 == ap_CS_fsm_state6)))) begin
        pc_V_1_fu_312 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_10_fu_356 <= reg_file_9_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd21))) begin
        reg_file_10_fu_356 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_11_fu_360 <= reg_file_10_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd20))) begin
        reg_file_11_fu_360 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_12_fu_364 <= reg_file_11_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd19))) begin
        reg_file_12_fu_364 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_13_fu_368 <= reg_file_12_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd18))) begin
        reg_file_13_fu_368 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_14_fu_372 <= reg_file_13_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd17))) begin
        reg_file_14_fu_372 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_15_fu_376 <= reg_file_14_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd16))) begin
        reg_file_15_fu_376 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_16_fu_380 <= reg_file_15_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd15))) begin
        reg_file_16_fu_380 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_17_fu_384 <= reg_file_16_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd14))) begin
        reg_file_17_fu_384 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_18_fu_388 <= reg_file_17_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd13))) begin
        reg_file_18_fu_388 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_19_fu_392 <= reg_file_18_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd12))) begin
        reg_file_19_fu_392 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_1_fu_320 <= reg_file_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd30))) begin
        reg_file_1_fu_320 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_20_fu_396 <= reg_file_19_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd11))) begin
        reg_file_20_fu_396 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_21_fu_400 <= reg_file_20_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd10))) begin
        reg_file_21_fu_400 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_22_fu_404 <= reg_file_21_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd9))) begin
        reg_file_22_fu_404 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_23_fu_408 <= reg_file_22_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd8))) begin
        reg_file_23_fu_408 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_24_fu_412 <= reg_file_23_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd7))) begin
        reg_file_24_fu_412 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_25_fu_416 <= reg_file_24_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd6))) begin
        reg_file_25_fu_416 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_26_fu_420 <= reg_file_25_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd5))) begin
        reg_file_26_fu_420 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_27_fu_424 <= reg_file_30_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd0))) begin
        reg_file_27_fu_424 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_28_fu_428 <= reg_file_29_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd1))) begin
        reg_file_28_fu_428 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_29_fu_432 <= reg_file_28_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd2))) begin
        reg_file_29_fu_432 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_2_fu_324 <= reg_file_1_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd29))) begin
        reg_file_2_fu_324 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_30_fu_436 <= reg_file_27_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd3))) begin
        reg_file_30_fu_436 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_31_fu_440 <= reg_file_26_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd4))) begin
        reg_file_31_fu_440 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_3_fu_328 <= reg_file_2_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd28))) begin
        reg_file_3_fu_328 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_4_fu_332 <= reg_file_3_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd27))) begin
        reg_file_4_fu_332 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_5_fu_336 <= reg_file_4_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd26))) begin
        reg_file_5_fu_336 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_6_fu_340 <= reg_file_5_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd25))) begin
        reg_file_6_fu_340 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_7_fu_344 <= reg_file_6_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd24))) begin
        reg_file_7_fu_344 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_8_fu_348 <= reg_file_7_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd23))) begin
        reg_file_8_fu_348 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_9_fu_352 <= reg_file_8_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd22))) begin
        reg_file_9_fu_352 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_fu_316 <= reg_file_31_reload;
    end else if (((empty_24_fu_2163_p2 == 1'd0) & (icmp_ln1069_fu_2153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_V_reg_2704 == 5'd31))) begin
        reg_file_fu_316 <= ap_phi_mux_reg_file_33_phi_fu_833_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a01_reg_2949 <= a01_fu_1926_p1;
        result_29_reg_773 <= ap_phi_reg_pp0_iter0_result_29_reg_773;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (d_i_is_load_V_reg_2734 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_reg_file_33_reg_830 <= result_29_reg_773;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_func3_V_reg_2709 <= {{code_ram_q0[14:12]}};
        d_i_is_jalr_V_reg_2742 <= d_i_is_jalr_V_fu_1161_p2;
        d_i_is_load_V_reg_2734 <= d_i_is_load_V_fu_1155_p2;
        d_i_is_lui_V_reg_2747 <= d_i_is_lui_V_fu_1167_p2;
        d_i_is_op_imm_V_reg_2752 <= d_i_is_op_imm_V_fu_1173_p2;
        d_i_is_r_type_V_reg_2764 <= d_i_is_r_type_V_fu_1199_p2;
        d_i_is_store_V_reg_2738 <= grp_fu_858_p2;
        d_i_opcode_V_reg_2698 <= {{code_ram_q0[6:2]}};
        d_i_rd_V_reg_2704 <= {{code_ram_q0[11:7]}};
        d_i_rs2_V_reg_2720 <= {{code_ram_q0[24:20]}};
        f7_6_reg_2726 <= code_ram_q0[32'd30];
        instruction_reg_2692 <= code_ram_q0;
        rv1_reg_2797 <= rv1_fu_1439_p34;
        rv2_reg_2830 <= rv2_fu_1513_p34;
        trunc_ln251_reg_2825 <= trunc_ln251_fu_1509_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_imm_V_6_reg_753 <= ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        icmp_ln188_1_reg_3005 <= icmp_ln188_1_fu_2046_p2;
        icmp_ln188_2_reg_3010 <= icmp_ln188_2_fu_2051_p2;
        icmp_ln188_reg_3000 <= icmp_ln188_fu_2041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        pc_V_2_reg_2680 <= grp_load_fu_855_p1;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((1'd1 == and_ln57_fu_2410_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd3))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd4;
    end else if (((opcl_V_fu_1189_p4 == 3'd3) & (opch_fu_1179_p4 == 2'd3))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd6;
    end else if (((opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd1))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd3;
    end else if (((opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd1))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd1;
    end else if ((((opcl_V_fu_1189_p4 == 3'd1) & (opch_fu_1179_p4 == 2'd3)) | ((opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd0)) | ((opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd0)))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd2;
    end else if ((((opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd1)) | ((opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd0)))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd5;
    end else if (((opch_fu_1179_p4 == 2'd2) | ((opcl_V_fu_1189_p4 == 3'd2) & (opch_fu_1179_p4 == 2'd3)) | ((opcl_V_fu_1189_p4 == 3'd6) & (opch_fu_1179_p4 == 2'd3)) | (~(opcl_V_fu_1189_p4 == 3'd4) & ~(opcl_V_fu_1189_p4 == 3'd5) & ~(opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd1)) | (~(opcl_V_fu_1189_p4 == 3'd4) & ~(opcl_V_fu_1189_p4 == 3'd5) & ~(opcl_V_fu_1189_p4 == 3'd0) & (opch_fu_1179_p4 == 2'd0)) | ((opcl_V_fu_1189_p4 == 3'd4) & (opch_fu_1179_p4 == 2'd3)) | ((opcl_V_fu_1189_p4 == 3'd5) & (opch_fu_1179_p4 == 2'd3)) | ((opcl_V_fu_1189_p4 == 3'd7) & (opch_fu_1179_p4 == 2'd3)))) begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = 3'd7;
    end else begin
        ap_phi_mux_d_i_type_V_phi_fu_699_p34 = ap_phi_reg_pp0_iter0_d_i_type_V_reg_696;
    end
end

always @ (*) begin
    if (((d_i_func3_V_reg_2709 == 3'd1) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = sext_ln199_fu_2143_p1;
    end else if (((d_i_func3_V_reg_2709 == 3'd0) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = sext_ln195_fu_2125_p1;
    end else if (((d_i_func3_V_reg_2709 == 3'd2) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = data_ram_q0;
    end else if ((((d_i_func3_V_reg_2709 == 3'd7) & (d_i_is_load_V_reg_2734 == 1'd1)) | ((d_i_func3_V_reg_2709 == 3'd3) & (d_i_is_load_V_reg_2734 == 1'd1)) | ((d_i_func3_V_reg_2709 == 3'd6) & (d_i_is_load_V_reg_2734 == 1'd1)))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = 32'd0;
    end else if (((d_i_func3_V_reg_2709 == 3'd4) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = zext_ln196_fu_2130_p1;
    end else if (((d_i_func3_V_reg_2709 == 3'd5) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = zext_ln200_fu_2148_p1;
    end else begin
        ap_phi_mux_reg_file_33_phi_fu_833_p16 = ap_phi_reg_pp0_iter0_reg_file_33_reg_830;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_pc_V_2 = pc_V;
    end else begin
        ap_sig_allocacmp_pc_V_2 = pc_V_1_fu_312;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        code_ram_ce0 = 1'b1;
    end else begin
        code_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (d_i_is_load_V_reg_2734 == 1'd1))) begin
        data_ram_address0 = zext_ln587_2_fu_2036_p1;
    end else if (((msize_V_fu_1930_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1))) begin
        data_ram_address0 = zext_ln233_3_fu_2031_p1;
    end else if (((msize_V_fu_1930_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1))) begin
        data_ram_address0 = zext_ln236_3_fu_1992_p1;
    end else if (((msize_V_fu_1930_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1))) begin
        data_ram_address0 = zext_ln587_1_fu_1945_p1;
    end else begin
        data_ram_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state5) & (d_i_is_load_V_reg_2734 == 1'd1)) | ((msize_V_fu_1930_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1)) | ((msize_V_fu_1930_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1)) | ((msize_V_fu_1930_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1)))) begin
        data_ram_ce0 = 1'b1;
    end else begin
        data_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1))) begin
        if ((msize_V_fu_1930_p4 == 2'd0)) begin
            data_ram_d0 = shl_ln233_2_fu_2024_p2;
        end else if ((msize_V_fu_1930_p4 == 2'd1)) begin
            data_ram_d0 = shl_ln236_2_fu_1985_p2;
        end else if ((msize_V_fu_1930_p4 == 2'd2)) begin
            data_ram_d0 = rv2_reg_2830;
        end else begin
            data_ram_d0 = 'bx;
        end
    end else begin
        data_ram_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (d_i_is_store_V_reg_2738 == 1'd1))) begin
        if ((msize_V_fu_1930_p4 == 2'd0)) begin
            data_ram_we0 = shl_ln233_fu_2005_p2;
        end else if ((msize_V_fu_1930_p4 == 2'd1)) begin
            data_ram_we0 = shl_ln236_fu_1966_p2;
        end else if ((msize_V_fu_1930_p4 == 2'd2)) begin
            data_ram_we0 = 4'd15;
        end else begin
            data_ram_we0 = 4'd0;
        end
    end else begin
        data_ram_we0 = 4'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_858_p0 = d_i_opcode_V_reg_2698;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_858_p0 = {{code_ram_q0[6:2]}};
    end else begin
        grp_fu_858_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_875_p1 = result_29_reg_773;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_875_p1 = ap_phi_reg_pp0_iter0_result_29_reg_773;
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_886_p1 = result_29_reg_773;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_886_p1 = ap_phi_reg_pp0_iter0_result_29_reg_773;
    end else begin
        grp_fu_886_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_load_fu_855_p1 = pc_V_1_fu_312;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_load_fu_855_p1 = ap_sig_allocacmp_pc_V_2;
    end else begin
        grp_load_fu_855_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln57_fu_2410_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        nbi_out_ap_vld = 1'b1;
    end else begin
        nbi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a01_fu_1926_p1 = ap_phi_reg_pp0_iter0_result_29_reg_773[1:0];

assign add_ln138_fu_2362_p2 = (trunc_ln251_reg_2825 + trunc_ln138_fu_2358_p1);

assign add_ln40_fu_2419_p2 = (nbi_fu_308 + 32'd1);

assign and_ln31_1_fu_1717_p2 = (select_ln31_2_fu_1693_p3 & and_ln31_fu_1711_p2);

assign and_ln31_fu_1711_p2 = (icmp_ln31_4_fu_1706_p2 & icmp_ln31_3_fu_1701_p2);

assign and_ln55_1_fu_1821_p2 = (f7_6_reg_2726 & d_i_is_r_type_V_reg_2764);

assign and_ln55_fu_1902_p2 = (f7_6_reg_2726 & d_i_is_r_type_V_reg_2764);

assign and_ln57_fu_2410_p2 = (icmp_ln18_fu_2399_p2 & icmp_ln1069_1_fu_2404_p2);

assign and_ln_fu_1954_p3 = {{grp_fu_886_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_418 = ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd0) | ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd7) | (ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd1)));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign ap_phi_reg_pp0_iter0_d_i_type_V_reg_696 = 'bx;

assign b0_fu_2056_p1 = data_ram_q0[7:0];

assign b1_fu_2060_p4 = {{data_ram_q0[15:8]}};

assign b2_fu_2074_p4 = {{data_ram_q0[23:16]}};

assign b3_fu_2084_p4 = {{data_ram_q0[31:24]}};

assign b_4_fu_2104_p3 = ((icmp_ln188_reg_3000[0:0] == 1'b1) ? b2_fu_2074_p4 : b3_fu_2084_p4);

assign b_5_fu_2111_p3 = ((icmp_ln188_1_reg_3005[0:0] == 1'b1) ? b1_fu_2060_p4 : b_4_fu_2104_p3);

assign b_fu_2118_p3 = ((icmp_ln188_2_reg_3010[0:0] == 1'b1) ? b0_fu_2056_p1 : b_5_fu_2111_p3);

assign code_ram_address0 = zext_ln587_fu_1091_p1;

assign cond_V_fu_2329_p1 = ap_phi_mux_reg_file_33_phi_fu_833_p16[0:0];

assign d_i_is_jalr_V_fu_1161_p2 = ((d_i_opcode_V_fu_1096_p4 == 5'd25) ? 1'b1 : 1'b0);

assign d_i_is_load_V_fu_1155_p2 = ((d_i_opcode_V_fu_1096_p4 == 5'd0) ? 1'b1 : 1'b0);

assign d_i_is_lui_V_fu_1167_p2 = ((d_i_opcode_V_fu_1096_p4 == 5'd13) ? 1'b1 : 1'b0);

assign d_i_is_op_imm_V_fu_1173_p2 = ((d_i_opcode_V_fu_1096_p4 == 5'd4) ? 1'b1 : 1'b0);

assign d_i_is_r_type_V_fu_1199_p2 = ((ap_phi_mux_d_i_type_V_phi_fu_699_p34 == 3'd1) ? 1'b1 : 1'b0);

assign d_i_opcode_V_fu_1096_p4 = {{code_ram_q0[6:2]}};

assign d_i_rd_V_fu_1107_p4 = {{code_ram_q0[11:7]}};

assign d_imm_inst_11_8_V_fu_1221_p4 = {{code_ram_q0[11:8]}};

assign d_imm_inst_20_V_fu_1213_p3 = code_ram_q0[32'd20];

assign d_imm_inst_31_V_fu_1205_p3 = code_ram_q0[32'd31];

assign d_imm_inst_7_V_fu_1231_p3 = code_ram_q0[32'd7];

assign empty_24_fu_2163_p2 = (grp_fu_858_p2 | empty_fu_2158_p2);

assign empty_fu_2158_p2 = ((d_i_opcode_V_reg_2698 == 5'd24) ? 1'b1 : 1'b0);

assign grp_fu_858_p2 = ((grp_fu_858_p0 == 5'd8) ? 1'b1 : 1'b0);

assign grp_fu_863_p2 = ((rv1_reg_2797 < rv2_reg_2830) ? 1'b1 : 1'b0);

assign grp_fu_867_p2 = (($signed(rv1_reg_2797) < $signed(rv2_reg_2830)) ? 1'b1 : 1'b0);

assign grp_fu_871_p2 = ($signed(rv1_reg_2797) + $signed(sext_ln85_fu_1583_p1));

assign grp_fu_875_p4 = {{grp_fu_875_p1[17:2]}};

assign grp_fu_886_p3 = grp_fu_886_p1[32'd1];

assign grp_fu_895_p4 = {{d_i_imm_V_6_reg_753[16:1]}};

assign grp_fu_905_p2 = (grp_fu_895_p4 + pc_V_2_reg_2680);

assign grp_fu_910_p2 = (pc_V_2_reg_2680 + 16'd1);

assign icmp_ln1069_1_fu_2404_p2 = ((grp_load_fu_855_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_2153_p2 = ((d_i_rd_V_reg_2704 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_1_fu_2046_p2 = ((a01_reg_2949 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_2051_p2 = ((a01_reg_2949 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_2041_p2 = ((a01_reg_2949 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_2399_p2 = ((instruction_reg_2692 == 32'd32871) ? 1'b1 : 1'b0);

assign icmp_ln31_1_fu_1661_p2 = ((d_i_func3_V_reg_2709 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln31_2_fu_1666_p2 = ((d_i_func3_V_reg_2709 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln31_3_fu_1701_p2 = ((d_i_func3_V_reg_2709 != 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln31_4_fu_1706_p2 = ((d_i_func3_V_reg_2709 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln31_5_fu_1723_p2 = ((d_i_func3_V_reg_2709 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln31_6_fu_1736_p2 = ((d_i_func3_V_reg_2709 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1656_p2 = ((d_i_func3_V_reg_2709 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_1634_p2 = ((rv1_reg_2797 == rv2_reg_2830) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1638_p2 = ((rv1_reg_2797 != rv2_reg_2830) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1642_p2 = (($signed(rv1_reg_2797) < $signed(rv2_reg_2830)) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1652_p2 = ((rv1_reg_2797 < rv2_reg_2830) ? 1'b1 : 1'b0);

assign imm12_fu_1588_p3 = {{ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753}, {12'd0}};

assign msize_V_fu_1930_p4 = {{instruction_reg_2692[13:12]}};

assign nbi_out = nbi_fu_308;

assign next_pc_V_2_fu_2367_p4 = {{add_ln138_fu_2362_p2[17:2]}};

assign next_pc_V_4_fu_2377_p3 = ((d_i_is_jalr_V_reg_2742[0:0] == 1'b1) ? next_pc_V_2_fu_2367_p4 : grp_fu_910_p2);

assign npc4_fu_1605_p2 = (r_V_fu_1596_p2 + 16'd4);

assign opch_fu_1179_p4 = {{code_ram_q0[6:5]}};

assign opcl_V_fu_1189_p4 = {{code_ram_q0[4:2]}};

assign or_ln31_fu_1679_p2 = (icmp_ln31_2_fu_1666_p2 | icmp_ln31_1_fu_1661_p2);

assign r_V_fu_1596_p2 = pc_V_2_reg_2680 << 16'd2;

assign result_11_fu_1881_p2 = (rv2_reg_2830 ^ rv1_reg_2797);

assign result_12_fu_1864_p2 = $signed(rv1_reg_2797) >>> zext_ln69_fu_1860_p1;

assign result_13_fu_1869_p2 = rv1_reg_2797 >> zext_ln69_fu_1860_p1;

assign result_14_fu_1874_p3 = ((f7_6_reg_2726[0:0] == 1'b1) ? result_12_fu_1864_p2 : result_13_fu_1869_p2);

assign result_15_fu_1856_p2 = (rv2_reg_2830 | rv1_reg_2797);

assign result_17_fu_1838_p2 = (sext_ln85_fu_1583_p1 & rv1_reg_2797);

assign result_18_fu_1825_p2 = ($signed(rv1_reg_2797) - $signed(sext_ln85_fu_1583_p1));

assign result_1_fu_1741_p3 = ((icmp_ln31_6_fu_1736_p2[0:0] == 1'b1) ? icmp_ln32_fu_1634_p2 : select_ln31_3_fu_1728_p3);

assign result_20_fu_1830_p3 = ((and_ln55_1_fu_1821_p2[0:0] == 1'b1) ? result_18_fu_1825_p2 : grp_fu_871_p2);

assign result_21_fu_1816_p2 = rv1_reg_2797 << zext_ln60_1_fu_1812_p1;

assign result_22_fu_1803_p2 = (($signed(sext_ln85_fu_1583_p1) > $signed(rv1_reg_2797)) ? 1'b1 : 1'b0);

assign result_23_fu_1794_p2 = ((sext_ln85_fu_1583_p1 > rv1_reg_2797) ? 1'b1 : 1'b0);

assign result_24_fu_1789_p2 = (sext_ln85_fu_1583_p1 ^ rv1_reg_2797);

assign result_25_fu_1772_p2 = $signed(rv1_reg_2797) >>> zext_ln69_1_fu_1768_p1;

assign result_26_fu_1777_p2 = rv1_reg_2797 >> zext_ln69_1_fu_1768_p1;

assign result_27_fu_1782_p3 = ((f7_6_reg_2726[0:0] == 1'b1) ? result_25_fu_1772_p2 : result_26_fu_1777_p2);

assign result_28_fu_1763_p2 = (sext_ln85_fu_1583_p1 | rv1_reg_2797);

assign result_2_fu_1615_p2 = (imm12_fu_1588_p3 + zext_ln114_fu_1601_p1);

assign result_33_fu_2135_p3 = ((grp_fu_886_p3[0:0] == 1'b1) ? ret_V_8_fu_2094_p4 : ret_V_7_fu_2070_p1);

assign result_4_fu_1922_p2 = (rv2_reg_2830 & rv1_reg_2797);

assign result_5_fu_1906_p2 = (rv1_reg_2797 - rv2_reg_2830);

assign result_6_fu_1910_p2 = (rv2_reg_2830 + rv1_reg_2797);

assign result_7_fu_1914_p3 = ((and_ln55_fu_1902_p2[0:0] == 1'b1) ? result_5_fu_1906_p2 : result_6_fu_1910_p2);

assign result_8_fu_1897_p2 = rv1_reg_2797 << zext_ln60_fu_1893_p1;

assign ret_V_3_fu_1275_p3 = {{tmp_2_fu_1265_p4}, {d_i_rd_V_fu_1107_p4}};

assign ret_V_4_fu_1249_p5 = {{{{d_imm_inst_31_V_fu_1205_p3}, {d_imm_inst_7_V_fu_1231_p3}}, {tmp_4_fu_1239_p4}}, {d_imm_inst_11_8_V_fu_1221_p4}};

assign ret_V_6_fu_1331_p5 = {{{{d_imm_inst_31_V_fu_1205_p3}, {tmp_fu_1311_p4}}, {d_imm_inst_20_V_fu_1213_p3}}, {tmp_1_fu_1321_p4}};

assign ret_V_7_fu_2070_p1 = data_ram_q0[15:0];

assign ret_V_8_fu_2094_p4 = {{data_ram_q0[31:16]}};

assign ret_V_fu_1287_p4 = {{code_ram_q0[31:20]}};

assign rv1_fu_1439_p33 = {{code_ram_q0[19:15]}};

assign rv2_01_fu_1942_p1 = rv2_reg_2830[15:0];

assign rv2_0_fu_1939_p1 = rv2_reg_2830[7:0];

assign rv2_fu_1513_p33 = {{code_ram_q0[24:20]}};

assign select_ln111_fu_1621_p3 = ((d_i_is_lui_V_reg_2747[0:0] == 1'b1) ? imm12_fu_1588_p3 : result_2_fu_1615_p2);

assign select_ln31_1_fu_1685_p3 = ((icmp_ln31_fu_1656_p2[0:0] == 1'b1) ? icmp_ln38_fu_1652_p2 : xor_ln39_fu_1628_p2);

assign select_ln31_2_fu_1693_p3 = ((or_ln31_fu_1679_p2[0:0] == 1'b1) ? select_ln31_fu_1671_p3 : select_ln31_1_fu_1685_p3);

assign select_ln31_3_fu_1728_p3 = ((icmp_ln31_5_fu_1723_p2[0:0] == 1'b1) ? icmp_ln33_fu_1638_p2 : and_ln31_1_fu_1717_p2);

assign select_ln31_fu_1671_p3 = ((icmp_ln31_2_fu_1666_p2[0:0] == 1'b1) ? grp_fu_867_p2 : xor_ln37_fu_1646_p2);

assign sext_ln195_fu_2125_p1 = b_fu_2118_p3;

assign sext_ln199_fu_2143_p1 = result_33_fu_2135_p3;

assign sext_ln75_1_fu_1283_p1 = $signed(ret_V_3_fu_1275_p3);

assign sext_ln75_2_fu_1261_p1 = $signed(ret_V_4_fu_1249_p5);

assign sext_ln75_fu_1297_p1 = $signed(ret_V_fu_1287_p4);

assign sext_ln85_fu_1583_p1 = ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753;

assign shift_V_2_fu_1850_p3 = ((d_i_is_r_type_V_reg_2764[0:0] == 1'b1) ? shift_V_fu_1847_p1 : d_i_rs2_V_reg_2720);

assign shift_V_3_fu_1753_p1 = ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753[4:0];

assign shift_V_5_fu_1757_p3 = ((d_i_is_r_type_V_reg_2764[0:0] == 1'b1) ? shift_V_3_fu_1753_p1 : d_i_rs2_V_reg_2720);

assign shift_V_fu_1847_p1 = rv2_reg_2830[4:0];

assign shl_ln233_1_fu_2012_p3 = {{a01_fu_1926_p1}, {3'd0}};

assign shl_ln233_2_fu_2024_p2 = zext_ln233_fu_1997_p1 << zext_ln233_2_fu_2020_p1;

assign shl_ln233_fu_2005_p2 = 4'd1 << zext_ln233_1_fu_2001_p1;

assign shl_ln236_1_fu_1973_p3 = {{grp_fu_886_p3}, {4'd0}};

assign shl_ln236_2_fu_1985_p2 = zext_ln236_fu_1950_p1 << zext_ln236_2_fu_1981_p1;

assign shl_ln236_fu_1966_p2 = 4'd3 << zext_ln236_1_fu_1962_p1;

assign tmp_1_fu_1321_p4 = {{code_ram_q0[30:21]}};

assign tmp_2_fu_1265_p4 = {{code_ram_q0[31:25]}};

assign tmp_4_fu_1239_p4 = {{code_ram_q0[30:25]}};

assign tmp_fu_1311_p4 = {{code_ram_q0[19:12]}};

assign trunc_ln138_fu_2358_p1 = d_i_imm_V_6_reg_753[17:0];

assign trunc_ln251_fu_1509_p1 = rv1_fu_1439_p34[17:0];

assign xor_ln37_fu_1646_p2 = (icmp_ln37_fu_1642_p2 ^ 1'd1);

assign xor_ln39_fu_1628_p2 = (grp_fu_863_p2 ^ 1'd1);

assign zext_ln108_fu_1749_p1 = result_1_fu_1741_p3;

assign zext_ln114_fu_1601_p1 = r_V_fu_1596_p2;

assign zext_ln117_fu_1611_p1 = npc4_fu_1605_p2;

assign zext_ln196_fu_2130_p1 = $unsigned(b_fu_2118_p3);

assign zext_ln200_fu_2148_p1 = $unsigned(result_33_fu_2135_p3);

assign zext_ln233_1_fu_2001_p1 = a01_fu_1926_p1;

assign zext_ln233_2_fu_2020_p1 = shl_ln233_1_fu_2012_p3;

assign zext_ln233_3_fu_2031_p1 = grp_fu_875_p4;

assign zext_ln233_fu_1997_p1 = rv2_0_fu_1939_p1;

assign zext_ln236_1_fu_1962_p1 = and_ln_fu_1954_p3;

assign zext_ln236_2_fu_1981_p1 = shl_ln236_1_fu_1973_p3;

assign zext_ln236_3_fu_1992_p1 = grp_fu_875_p4;

assign zext_ln236_fu_1950_p1 = rv2_01_fu_1942_p1;

assign zext_ln587_1_fu_1945_p1 = grp_fu_875_p4;

assign zext_ln587_2_fu_2036_p1 = grp_fu_875_p4;

assign zext_ln587_fu_1091_p1 = grp_load_fu_855_p1;

assign zext_ln60_1_fu_1812_p1 = shift_V_5_fu_1757_p3;

assign zext_ln60_fu_1893_p1 = shift_V_2_fu_1850_p3;

assign zext_ln62_1_fu_1808_p1 = result_22_fu_1803_p2;

assign zext_ln62_fu_1889_p1 = grp_fu_867_p2;

assign zext_ln64_1_fu_1799_p1 = result_23_fu_1794_p2;

assign zext_ln64_fu_1885_p1 = grp_fu_863_p2;

assign zext_ln69_1_fu_1768_p1 = shift_V_5_fu_1757_p3;

assign zext_ln69_fu_1860_p1 = shift_V_2_fu_1850_p3;

assign zext_ln95_fu_1843_p1 = npc4_fu_1605_p2;

endmodule //rv32i_npp_ip_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2
