\doxysubsubsubsubsection{Break}
\hypertarget{group___s_y_s_c_f_g___break}{}\label{group___s_y_s_c_f_g___break}\index{Break@{Break}}
\doxysubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___break_ga0b12fed7483ef8feb8b29601d8e31ab5}{SYSCFG\+\_\+\+BREAK\+\_\+\+SP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___break_gafa4da24adf8bc1a333276ad5955af133}{SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___break_ga0072a6cf39044d79a06fa10de0f8ec22}{SYSCFG\+\_\+\+BREAK\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_y_s_c_f_g___break_ga0072a6cf39044d79a06fa10de0f8ec22}\label{group___s_y_s_c_f_g___break_ga0072a6cf39044d79a06fa10de0f8ec22} 
\index{Break@{Break}!SYSCFG\_BREAK\_ECC@{SYSCFG\_BREAK\_ECC}}
\index{SYSCFG\_BREAK\_ECC@{SYSCFG\_BREAK\_ECC}!Break@{Break}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_BREAK\_ECC}{SYSCFG\_BREAK\_ECC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+ECC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}}

Enables and locks the ECC of Cortex\+M0+ with Break Input of TIM1/15/16/17 \Hypertarget{group___s_y_s_c_f_g___break_gafa4da24adf8bc1a333276ad5955af133}\label{group___s_y_s_c_f_g___break_gafa4da24adf8bc1a333276ad5955af133} 
\index{Break@{Break}!SYSCFG\_BREAK\_LOCKUP@{SYSCFG\_BREAK\_LOCKUP}}
\index{SYSCFG\_BREAK\_LOCKUP@{SYSCFG\_BREAK\_LOCKUP}!Break@{Break}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_BREAK\_LOCKUP}{SYSCFG\_BREAK\_LOCKUP}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}}

Enables and locks the LOCKUP output of Cortex\+M0+ with Break Input of TIM1/15/16/17 \Hypertarget{group___s_y_s_c_f_g___break_ga0b12fed7483ef8feb8b29601d8e31ab5}\label{group___s_y_s_c_f_g___break_ga0b12fed7483ef8feb8b29601d8e31ab5} 
\index{Break@{Break}!SYSCFG\_BREAK\_SP@{SYSCFG\_BREAK\_SP}}
\index{SYSCFG\_BREAK\_SP@{SYSCFG\_BREAK\_SP}!Break@{Break}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_BREAK\_SP}{SYSCFG\_BREAK\_SP}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+SP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}}

Enables and locks the SRAM Parity error signal with Break Input of TIM1/15/16/17 