# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=no
rotate_labels=no
sort_labels=no
generate_pinseq=no
sym_width=3500
pinwidthvertical=400
pinwidthhorizontal=500

[geda_attr]
# name will be printed in the top of the symbol
# name is only some graphical text, not an attribute
# version specifies a gschem version.
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20060113 1
name=ER-EPD0154-2R
device=ER-EPD0154-2R
refdes=U?
footprint=ER-EPD0154-2R
description=
documentation=
author=
dist-license=
use-license=
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,spacer,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets.
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
1	1	io	line	l		NC
2	2	out	line	l		GDR
3	3	in	line	l		RESE
4	4	io	line	l		NC
5	5	pas	line	l		VSH2
6	6	out	line	r		TSCL
7	7	io	line	r		TSDA
8	8	in	line	r		BS1
9	9	out	line	r		BUSY
10	10	in	line	r		RES#
11	11	in	line	r		D/C#
12	12	in	line	r		CS#
13	13	in	line	r		SCL
14	14	io	line	r		SDA
15	15	pwr	line	t		VDDIO
16	16	pwr	line	t		VCI
17	17	pwr	line	b		VSS
18	18	pwr	line	t		VDD
19	19	pwr	line	t		VPP
20	20	pas	line	l		VSH1
21	21	pas	line	l		VGH
22	22	pas	line	l		VSL
23	23	pas	line	l		VGL
24	24	pas	line	l		VCOM
