-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Sep  9 18:39:56 2024
-- Host        : DESKTOP-9UI98RB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.srcs/sources_1/bd/params/ip/params_adsr_config_0_2/params_adsr_config_0_2_sim_netlist.vhdl
-- Design      : params_adsr_config_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff : entity is "d_ff";
end params_adsr_config_0_2_d_ff;

architecture STRUCTURE of params_adsr_config_0_2_d_ff is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_10 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_10 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_10;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_10 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_11 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_11 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_11;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_11 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_12 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_12 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_12;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_12 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_13 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_13 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_13;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_13 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_14 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_14 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_14;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_14 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_15 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_15 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_15;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_15 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_16 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_16 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_16;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_16 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_17 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_17 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_17;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_17 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_18 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_18 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_18;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_18 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_19 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_19 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_19;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_19 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_20 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_20 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_20;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_20 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_21 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_21 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_21;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_21 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_22 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_22 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_22;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_22 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_23 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_23 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_23;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_23 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_24 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_24 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_24;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_24 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_25 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_25 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_25;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_25 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_26 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_26 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_26;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_26 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_27 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_27 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_27;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_27 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_28 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_28 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_28;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_28 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_29 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_29 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_29;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_29 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_3 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_3 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_3;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_3 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_30 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_30 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_30;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_30 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_31 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_31 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_31;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_31 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_32 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_32 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_32;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_32 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_33 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_33 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_33;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_33 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_4 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_4 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_4;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_4 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_5 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_5 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_5;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_5 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_6 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_6 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_6;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_6 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_7 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_7 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_7;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_7 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_8 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_8 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_8;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_8 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_d_ff_9 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_d_ff_9 : entity is "d_ff";
end params_adsr_config_0_2_d_ff_9;

architecture STRUCTURE of params_adsr_config_0_2_d_ff_9 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Q(0),
      CLR => clear,
      D => Q_reg_0(0),
      Q => adsr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_pl_reg is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_pl_reg : entity is "pl_reg";
end params_adsr_config_0_2_pl_reg;

architecture STRUCTURE of params_adsr_config_0_2_pl_reg is
begin
\gen[0].DFF\: entity work.params_adsr_config_0_2_d_ff_26
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(0),
      adsr_out(0) => adsr_out(0),
      clear => clear,
      clk => clk
    );
\gen[1].DFF\: entity work.params_adsr_config_0_2_d_ff_27
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(1),
      adsr_out(0) => adsr_out(1),
      clear => clear,
      clk => clk
    );
\gen[2].DFF\: entity work.params_adsr_config_0_2_d_ff_28
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(2),
      adsr_out(0) => adsr_out(2),
      clear => clear,
      clk => clk
    );
\gen[3].DFF\: entity work.params_adsr_config_0_2_d_ff_29
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(3),
      adsr_out(0) => adsr_out(3),
      clear => clear,
      clk => clk
    );
\gen[4].DFF\: entity work.params_adsr_config_0_2_d_ff_30
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(4),
      adsr_out(0) => adsr_out(4),
      clear => clear,
      clk => clk
    );
\gen[5].DFF\: entity work.params_adsr_config_0_2_d_ff_31
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(5),
      adsr_out(0) => adsr_out(5),
      clear => clear,
      clk => clk
    );
\gen[6].DFF\: entity work.params_adsr_config_0_2_d_ff_32
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(6),
      adsr_out(0) => adsr_out(6),
      clear => clear,
      clk => clk
    );
\gen[7].DFF\: entity work.params_adsr_config_0_2_d_ff_33
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(7),
      adsr_out(0) => adsr_out(7),
      clear => clear,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_pl_reg_0 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_pl_reg_0 : entity is "pl_reg";
end params_adsr_config_0_2_pl_reg_0;

architecture STRUCTURE of params_adsr_config_0_2_pl_reg_0 is
begin
\gen[0].DFF\: entity work.params_adsr_config_0_2_d_ff_18
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(0),
      adsr_out(0) => adsr_out(0),
      clear => clear,
      clk => clk
    );
\gen[1].DFF\: entity work.params_adsr_config_0_2_d_ff_19
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(1),
      adsr_out(0) => adsr_out(1),
      clear => clear,
      clk => clk
    );
\gen[2].DFF\: entity work.params_adsr_config_0_2_d_ff_20
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(2),
      adsr_out(0) => adsr_out(2),
      clear => clear,
      clk => clk
    );
\gen[3].DFF\: entity work.params_adsr_config_0_2_d_ff_21
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(3),
      adsr_out(0) => adsr_out(3),
      clear => clear,
      clk => clk
    );
\gen[4].DFF\: entity work.params_adsr_config_0_2_d_ff_22
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(4),
      adsr_out(0) => adsr_out(4),
      clear => clear,
      clk => clk
    );
\gen[5].DFF\: entity work.params_adsr_config_0_2_d_ff_23
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(5),
      adsr_out(0) => adsr_out(5),
      clear => clear,
      clk => clk
    );
\gen[6].DFF\: entity work.params_adsr_config_0_2_d_ff_24
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(6),
      adsr_out(0) => adsr_out(6),
      clear => clear,
      clk => clk
    );
\gen[7].DFF\: entity work.params_adsr_config_0_2_d_ff_25
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(7),
      adsr_out(0) => adsr_out(7),
      clear => clear,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_pl_reg_1 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_pl_reg_1 : entity is "pl_reg";
end params_adsr_config_0_2_pl_reg_1;

architecture STRUCTURE of params_adsr_config_0_2_pl_reg_1 is
begin
\gen[0].DFF\: entity work.params_adsr_config_0_2_d_ff_10
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(0),
      adsr_out(0) => adsr_out(0),
      clear => clear,
      clk => clk
    );
\gen[1].DFF\: entity work.params_adsr_config_0_2_d_ff_11
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(1),
      adsr_out(0) => adsr_out(1),
      clear => clear,
      clk => clk
    );
\gen[2].DFF\: entity work.params_adsr_config_0_2_d_ff_12
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(2),
      adsr_out(0) => adsr_out(2),
      clear => clear,
      clk => clk
    );
\gen[3].DFF\: entity work.params_adsr_config_0_2_d_ff_13
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(3),
      adsr_out(0) => adsr_out(3),
      clear => clear,
      clk => clk
    );
\gen[4].DFF\: entity work.params_adsr_config_0_2_d_ff_14
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(4),
      adsr_out(0) => adsr_out(4),
      clear => clear,
      clk => clk
    );
\gen[5].DFF\: entity work.params_adsr_config_0_2_d_ff_15
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(5),
      adsr_out(0) => adsr_out(5),
      clear => clear,
      clk => clk
    );
\gen[6].DFF\: entity work.params_adsr_config_0_2_d_ff_16
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(6),
      adsr_out(0) => adsr_out(6),
      clear => clear,
      clk => clk
    );
\gen[7].DFF\: entity work.params_adsr_config_0_2_d_ff_17
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(7),
      adsr_out(0) => adsr_out(7),
      clear => clear,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_pl_reg_2 is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_pl_reg_2 : entity is "pl_reg";
end params_adsr_config_0_2_pl_reg_2;

architecture STRUCTURE of params_adsr_config_0_2_pl_reg_2 is
begin
\gen[0].DFF\: entity work.params_adsr_config_0_2_d_ff
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(0),
      adsr_out(0) => adsr_out(0),
      clear => clear,
      clk => clk
    );
\gen[1].DFF\: entity work.params_adsr_config_0_2_d_ff_3
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(1),
      adsr_out(0) => adsr_out(1),
      clear => clear,
      clk => clk
    );
\gen[2].DFF\: entity work.params_adsr_config_0_2_d_ff_4
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(2),
      adsr_out(0) => adsr_out(2),
      clear => clear,
      clk => clk
    );
\gen[3].DFF\: entity work.params_adsr_config_0_2_d_ff_5
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(3),
      adsr_out(0) => adsr_out(3),
      clear => clear,
      clk => clk
    );
\gen[4].DFF\: entity work.params_adsr_config_0_2_d_ff_6
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(4),
      adsr_out(0) => adsr_out(4),
      clear => clear,
      clk => clk
    );
\gen[5].DFF\: entity work.params_adsr_config_0_2_d_ff_7
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(5),
      adsr_out(0) => adsr_out(5),
      clear => clear,
      clk => clk
    );
\gen[6].DFF\: entity work.params_adsr_config_0_2_d_ff_8
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(6),
      adsr_out(0) => adsr_out(6),
      clear => clear,
      clk => clk
    );
\gen[7].DFF\: entity work.params_adsr_config_0_2_d_ff_9
     port map (
      Q(0) => Q(0),
      Q_reg_0(0) => Q_reg(7),
      adsr_out(0) => adsr_out(7),
      clear => clear,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2_adsr_config is
  port (
    adsr_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    param : in STD_LOGIC_VECTOR ( 1 downto 0 );
    change : in STD_LOGIC;
    clk : in STD_LOGIC;
    value : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of params_adsr_config_0_2_adsr_config : entity is "adsr_config";
end params_adsr_config_0_2_adsr_config;

architecture STRUCTURE of params_adsr_config_0_2_adsr_config is
  signal D : STD_LOGIC;
  signal EN : STD_LOGIC;
  signal attack_reg : STD_LOGIC;
  signal \attack_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \attack_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal decay_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal decay_reg_0 : STD_LOGIC;
  signal \modify[0]_i_1_n_0\ : STD_LOGIC;
  signal \modify[1]_i_1_n_0\ : STD_LOGIC;
  signal \modify[2]_i_1_n_0\ : STD_LOGIC;
  signal \modify[3]_i_1_n_0\ : STD_LOGIC;
  signal \modify_reg_n_0_[0]\ : STD_LOGIC;
  signal \modify_reg_n_0_[2]\ : STD_LOGIC;
  signal \modify_reg_n_0_[3]\ : STD_LOGIC;
  signal rel_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rel_reg_2 : STD_LOGIC;
  signal sustain_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sustain_reg_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \modify[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \modify[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \modify[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \modify[3]_i_1\ : label is "soft_lutpair1";
begin
\attack_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => change,
      I1 => param(1),
      I2 => param(0),
      O => attack_reg
    );
\attack_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(0),
      Q => \attack_reg_reg_n_0_[0]\,
      R => '0'
    );
\attack_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(1),
      Q => D,
      R => '0'
    );
\attack_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(2),
      Q => \attack_reg_reg_n_0_[2]\,
      R => '0'
    );
\attack_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(3),
      Q => \attack_reg_reg_n_0_[3]\,
      R => '0'
    );
\attack_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(4),
      Q => \attack_reg_reg_n_0_[4]\,
      R => '0'
    );
\attack_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(5),
      Q => \attack_reg_reg_n_0_[5]\,
      R => '0'
    );
\attack_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(6),
      Q => \attack_reg_reg_n_0_[6]\,
      R => '0'
    );
\attack_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => attack_reg,
      D => value(7),
      Q => \attack_reg_reg_n_0_[7]\,
      R => '0'
    );
\decay_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => change,
      I1 => param(1),
      I2 => param(0),
      O => decay_reg_0
    );
\decay_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(0),
      Q => decay_reg(0),
      R => '0'
    );
\decay_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(1),
      Q => decay_reg(1),
      R => '0'
    );
\decay_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(2),
      Q => decay_reg(2),
      R => '0'
    );
\decay_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(3),
      Q => decay_reg(3),
      R => '0'
    );
\decay_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(4),
      Q => decay_reg(4),
      R => '0'
    );
\decay_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(5),
      Q => decay_reg(5),
      R => '0'
    );
\decay_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(6),
      Q => decay_reg(6),
      R => '0'
    );
\decay_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => decay_reg_0,
      D => value(7),
      Q => decay_reg(7),
      R => '0'
    );
\modify[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => param(0),
      I1 => param(1),
      O => \modify[0]_i_1_n_0\
    );
\modify[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => param(0),
      I1 => param(1),
      O => \modify[1]_i_1_n_0\
    );
\modify[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => param(1),
      I1 => param(0),
      O => \modify[2]_i_1_n_0\
    );
\modify[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => param(0),
      I1 => param(1),
      O => \modify[3]_i_1_n_0\
    );
\modify_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => change,
      D => \modify[0]_i_1_n_0\,
      Q => \modify_reg_n_0_[0]\,
      R => '0'
    );
\modify_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => change,
      D => \modify[1]_i_1_n_0\,
      Q => EN,
      R => '0'
    );
\modify_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => change,
      D => \modify[2]_i_1_n_0\,
      Q => \modify_reg_n_0_[2]\,
      R => '0'
    );
\modify_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => change,
      D => \modify[3]_i_1_n_0\,
      Q => \modify_reg_n_0_[3]\,
      R => '0'
    );
reg_attack: entity work.params_adsr_config_0_2_pl_reg
     port map (
      Q(0) => \modify_reg_n_0_[0]\,
      Q_reg(7) => \attack_reg_reg_n_0_[7]\,
      Q_reg(6) => \attack_reg_reg_n_0_[6]\,
      Q_reg(5) => \attack_reg_reg_n_0_[5]\,
      Q_reg(4) => \attack_reg_reg_n_0_[4]\,
      Q_reg(3) => \attack_reg_reg_n_0_[3]\,
      Q_reg(2) => \attack_reg_reg_n_0_[2]\,
      Q_reg(1) => D,
      Q_reg(0) => \attack_reg_reg_n_0_[0]\,
      adsr_out(7 downto 0) => adsr_out(7 downto 0),
      clear => clear,
      clk => clk
    );
reg_decay: entity work.params_adsr_config_0_2_pl_reg_0
     port map (
      Q(0) => EN,
      Q_reg(7 downto 0) => decay_reg(7 downto 0),
      adsr_out(7 downto 0) => adsr_out(15 downto 8),
      clear => clear,
      clk => clk
    );
reg_rel: entity work.params_adsr_config_0_2_pl_reg_1
     port map (
      Q(0) => \modify_reg_n_0_[3]\,
      Q_reg(7 downto 0) => rel_reg(7 downto 0),
      adsr_out(7 downto 0) => adsr_out(31 downto 24),
      clear => clear,
      clk => clk
    );
reg_sustain: entity work.params_adsr_config_0_2_pl_reg_2
     port map (
      Q(0) => \modify_reg_n_0_[2]\,
      Q_reg(7 downto 0) => sustain_reg(7 downto 0),
      adsr_out(7 downto 0) => adsr_out(23 downto 16),
      clear => clear,
      clk => clk
    );
\rel_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => change,
      I1 => param(1),
      I2 => param(0),
      O => rel_reg_2
    );
\rel_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(0),
      Q => rel_reg(0),
      R => '0'
    );
\rel_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(1),
      Q => rel_reg(1),
      R => '0'
    );
\rel_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(2),
      Q => rel_reg(2),
      R => '0'
    );
\rel_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(3),
      Q => rel_reg(3),
      R => '0'
    );
\rel_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(4),
      Q => rel_reg(4),
      R => '0'
    );
\rel_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(5),
      Q => rel_reg(5),
      R => '0'
    );
\rel_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(6),
      Q => rel_reg(6),
      R => '0'
    );
\rel_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rel_reg_2,
      D => value(7),
      Q => rel_reg(7),
      R => '0'
    );
\sustain_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => change,
      I1 => param(0),
      I2 => param(1),
      O => sustain_reg_1
    );
\sustain_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(0),
      Q => sustain_reg(0),
      R => '0'
    );
\sustain_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(1),
      Q => sustain_reg(1),
      R => '0'
    );
\sustain_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(2),
      Q => sustain_reg(2),
      R => '0'
    );
\sustain_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(3),
      Q => sustain_reg(3),
      R => '0'
    );
\sustain_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(4),
      Q => sustain_reg(4),
      R => '0'
    );
\sustain_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(5),
      Q => sustain_reg(5),
      R => '0'
    );
\sustain_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(6),
      Q => sustain_reg(6),
      R => '0'
    );
\sustain_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sustain_reg_1,
      D => value(7),
      Q => sustain_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity params_adsr_config_0_2 is
  port (
    clk : in STD_LOGIC;
    clear : in STD_LOGIC;
    change : in STD_LOGIC;
    param : in STD_LOGIC_VECTOR ( 1 downto 0 );
    value : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adsr_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of params_adsr_config_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of params_adsr_config_0_2 : entity is "params_adsr_config_0_2,adsr_config,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of params_adsr_config_0_2 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of params_adsr_config_0_2 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of params_adsr_config_0_2 : entity is "adsr_config,Vivado 2018.3";
end params_adsr_config_0_2;

architecture STRUCTURE of params_adsr_config_0_2 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
begin
U0: entity work.params_adsr_config_0_2_adsr_config
     port map (
      adsr_out(31 downto 0) => adsr_out(31 downto 0),
      change => change,
      clear => clear,
      clk => clk,
      param(1 downto 0) => param(1 downto 0),
      value(7 downto 0) => value(7 downto 0)
    );
end STRUCTURE;
