
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog

# Written on Mon Feb 14 16:19:24 2022

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                            Ending                                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              System                                              |     5.000            |     No paths         |     No paths         |     No paths                         
System                                              pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
oDDRx4|sclk_inferred_clock                          System                                              |     5.000            |     No paths         |     No paths         |     No paths                         
oDDRx4|sclk_inferred_clock                          oDDRx4|sclk_inferred_clock                          |     5.000            |     No paths         |     No paths         |     No paths                         
top|w_pixclk_inferred_clock                         System                                              |     41.356           |     No paths         |     No paths         |     No paths                         
top|w_pixclk_inferred_clock                         top|w_pixclk_inferred_clock                         |     41.356           |     No paths         |     No paths         |     No paths                         
top|w_pixclk_inferred_clock                         pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     System                                              |     5.000            |     No paths         |     No paths         |     No paths                         
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:D0
p:D1
p:DCK
p:DE
p:HSYNC
p:LP0[0]
p:LP0[1]
p:LP1[0]
p:LP1[1]
p:PIXCLK
p:PIXDATA[0]
p:PIXDATA[1]
p:PIXDATA[2]
p:PIXDATA[3]
p:PIXDATA[4]
p:PIXDATA[5]
p:PIXDATA[6]
p:PIXDATA[7]
p:PIXDATA[8]
p:PIXDATA[9]
p:PIXDATA[10]
p:PIXDATA[11]
p:PIXDATA[12]
p:PIXDATA[13]
p:PIXDATA[14]
p:PIXDATA[15]
p:PIXDATA[16]
p:PIXDATA[17]
p:PIXDATA[18]
p:PIXDATA[19]
p:PIXDATA[20]
p:PIXDATA[21]
p:PIXDATA[22]
p:PIXDATA[23]
p:VSYNC
p:i_Global_Enable
p:reset_n


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
