// Seed: 1051344799
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5;
  for (id_6 = 1; 1; id_3 = 1) begin : id_7
    wire id_8;
  end
  wire id_9;
  module_0(); id_10 :
  assert property (@(posedge id_2) 1)
  else $display(id_5, id_6);
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    input tri1 id_8,
    output wor id_9
    , id_18,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input supply0 id_13,
    output supply0 id_14,
    input wire id_15,
    input uwire id_16
);
  assign id_18 = id_8;
  module_0();
endmodule
