Flow report for DUT
Wed Nov 27 14:08:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Nov 27 14:08:58 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; main7                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,399 / 22,320 ( 6 % )                      ;
;     Total combinational functions  ; 696 / 22,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 1,197 / 22,320 ( 5 % )                      ;
; Total registers                    ; 1197                                        ;
; Total pins                         ; 3 / 154 ( 2 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,704 / 608,256 ( 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/27/2019 14:08:06 ;
; Main task         ; Compilation         ;
; Revision Name     ; DUT                 ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 193744352946293.157484388605543                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                                                 ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                                                                                                                                                                                                               ; <None>        ; --          ; --               ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                                                 ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                   ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                   ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                    ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                               ; --            ; main7       ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                               ; --            ; main7       ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                               ; --            ; main7       ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                  ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; No Heat Sink With Still Air                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=68                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=68                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=68                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=225                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; TOP_LEVEL_ENTITY                    ; main7                                                                                                                                                                                                                                                ; DUT           ; --          ; --               ;
; USE_SIGNALTAP_FILE                  ; stp1.stp                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:31     ; 1.0                     ; 1061 MB             ; 00:01:06                           ;
; Fitter               ; 00:00:08     ; 1.0                     ; 1284 MB             ; 00:00:10                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 827 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 1.1                     ; 849 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 1078 MB             ; 00:00:04                           ;
; Total                ; 00:00:47     ; --                      ; --                  ; 00:01:24                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; gaurav           ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Fitter               ; gaurav           ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Assembler            ; gaurav           ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Timing Analyzer      ; gaurav           ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; gaurav           ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT
quartus_fit --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT
quartus_asm --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT
quartus_sta nonhazardit1 -c DUT
quartus_eda --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT



