// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="aes,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.870000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module aes (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        ddr_address0,
        ddr_ce0,
        ddr_we0,
        ddr_d0,
        ddr_q0,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_ST_st24_fsm_23 = 5'b10111;
parameter    ap_ST_st25_fsm_24 = 5'b11000;
parameter    ap_ST_st26_fsm_25 = 5'b11001;
parameter    ap_ST_st27_fsm_26 = 5'b11010;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_DATA_WIDTH = 32;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter    C_WSTRB_WIDTH = (C_DATA_WIDTH / ap_const_int64_8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
output  [21:0] ddr_address0;
output   ddr_ce0;
output   ddr_we0;
output  [7:0] ddr_d0;
input  [7:0] ddr_q0;
output   interrupt;

reg[21:0] ddr_address0;
reg ddr_ce0;
reg ddr_we0;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg    ap_ready;
wire   [31:0] sourceAddress;
reg   [31:0] sourceAddress_in_sig;
reg   [31:0] sourceAddress_preg = 32'b00000000000000000000000000000000;
wire    sourceAddress_ap_vld;
reg    sourceAddress_ap_vld_in_sig;
reg    sourceAddress_ap_vld_preg = 1'b0;
wire   [127:0] key_in_V;
reg   [127:0] key_in_V_in_sig;
reg   [127:0] key_in_V_preg = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire    key_in_V_ap_vld;
reg    key_in_V_ap_vld_in_sig;
reg    key_in_V_ap_vld_preg = 1'b0;
wire   [31:0] destinationAddress;
reg   [31:0] destinationAddress_in_sig;
reg   [31:0] destinationAddress_preg = 32'b00000000000000000000000000000000;
wire    destinationAddress_ap_vld;
reg    destinationAddress_ap_vld_in_sig;
reg    destinationAddress_ap_vld_preg = 1'b0;
wire   [31:0] length_r;
reg   [31:0] length_r_in_sig;
reg   [31:0] length_r_preg = 32'b00000000000000000000000000000000;
wire    length_r_ap_vld;
reg    length_r_ap_vld_in_sig;
reg    length_r_ap_vld_preg = 1'b0;
wire   [0:0] ap_return;
reg    ap_sig_bdd_135;
wire   [31:0] iterations_1_fu_346_p2;
reg   [31:0] iterations_1_reg_587;
wire   [4:0] i_3_fu_362_p2;
reg   [4:0] i_3_reg_595;
reg   [21:0] ddr_addr_reg_600;
wire   [0:0] exitcond3_fu_356_p2;
wire   [6:0] tmp_28_fu_391_p2;
reg   [6:0] tmp_28_reg_605;
wire   [3:0] j_1_fu_407_p2;
reg   [3:0] j_1_reg_613;
wire   [6:0] i_assign_fu_413_p2;
reg   [6:0] i_assign_reg_618;
wire   [0:0] exitcond4_fu_401_p2;
wire   [127:0] data_V_2_fu_445_p3;
wire   [7:0] mask_2_fu_463_p1;
wire   [127:0] grp_aestest_fu_278_ap_return;
reg   [127:0] encrypted_data_V_reg_633;
wire   [4:0] i_2_fu_477_p2;
wire   [31:0] sourceAddressLocal_1_fu_540_p2;
wire   [0:0] exitcond_fu_471_p2;
wire   [31:0] destinationAddressLocal_1_fu_546_p2;
reg    grp_aestest_fu_278_ap_rst;
wire    grp_aestest_fu_278_ap_start;
wire    grp_aestest_fu_278_ap_done;
wire    grp_aestest_fu_278_ap_idle;
wire    grp_aestest_fu_278_ap_ready;
wire    grp_aestest_fu_278_ap_ce;
wire   [127:0] grp_aestest_fu_278_inptext_V_read;
wire   [127:0] grp_aestest_fu_278_key_V_read;
reg   [31:0] iterations_reg_177;
reg   [31:0] sourceAddressLocal1_reg_188;
reg   [31:0] destinationAddressLocal1_reg_198;
reg   [127:0] data_V_reg_208;
wire   [0:0] exitcond8_fu_341_p2;
reg   [4:0] i_reg_220;
reg   [127:0] p_Val2_1_reg_231;
reg   [3:0] j_reg_243;
reg   [7:0] mask_reg_254;
reg   [4:0] i_1_reg_266;
reg    grp_aestest_fu_278_ap_start_ap_start_reg = 1'b0;
reg   [4:0] ap_NS_fsm;
wire   [63:0] tmp_26_fu_374_p1;
wire   [63:0] tmp_31_fu_535_p1;
reg   [31:0] sourceAddress_assign_fu_126;
reg   [31:0] destinationAddress_assign_fu_130;
wire   [31:0] i_cast5_fu_352_p1;
wire   [31:0] tmp_s_fu_368_p2;
wire   [3:0] tmp_fu_379_p1;
wire   [6:0] tmp_27_fu_383_p3;
wire   [6:0] j_cast3_fu_397_p1;
wire   [7:0] tmp_32_fu_418_p2;
wire   [31:0] i_assign_cast_fu_430_p1;
wire   [0:0] tmp_33_fu_424_p2;
wire   [127:0] p_Result_2_fu_433_p5;
wire   [6:0] mask_1_fu_453_p4;
wire   [3:0] tmp_325_fu_483_p1;
wire   [6:0] tmp_29_fu_487_p3;
wire   [6:0] Hi_assign_fu_495_p2;
wire   [6:0] Lo_assign_fu_505_p2;
wire   [31:0] Lo_assign_cast_fu_511_p1;
wire   [31:0] Hi_assign_cast_fu_501_p1;
wire   [127:0] p_Result_s_fu_515_p4;
wire   [31:0] i_1_cast2_fu_467_p1;
wire   [31:0] tmp_30_fu_529_p2;


aes_AXILiteS_s_axi #(
    .C_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
aes_AXILiteS_s_axi_U(
    .AWVALID( s_axi_AXILiteS_AWVALID ),
    .AWREADY( s_axi_AXILiteS_AWREADY ),
    .AWADDR( s_axi_AXILiteS_AWADDR ),
    .WVALID( s_axi_AXILiteS_WVALID ),
    .WREADY( s_axi_AXILiteS_WREADY ),
    .WDATA( s_axi_AXILiteS_WDATA ),
    .WSTRB( s_axi_AXILiteS_WSTRB ),
    .ARVALID( s_axi_AXILiteS_ARVALID ),
    .ARREADY( s_axi_AXILiteS_ARREADY ),
    .ARADDR( s_axi_AXILiteS_ARADDR ),
    .RVALID( s_axi_AXILiteS_RVALID ),
    .RREADY( s_axi_AXILiteS_RREADY ),
    .RDATA( s_axi_AXILiteS_RDATA ),
    .RRESP( s_axi_AXILiteS_RRESP ),
    .BVALID( s_axi_AXILiteS_BVALID ),
    .BREADY( s_axi_AXILiteS_BREADY ),
    .BRESP( s_axi_AXILiteS_BRESP ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .sourceAddress( sourceAddress ),
    .sourceAddress_ap_vld( sourceAddress_ap_vld ),
    .key_in_V( key_in_V ),
    .key_in_V_ap_vld( key_in_V_ap_vld ),
    .destinationAddress( destinationAddress ),
    .destinationAddress_ap_vld( destinationAddress_ap_vld ),
    .length_r( length_r ),
    .length_r_ap_vld( length_r_ap_vld )
);

aestest grp_aestest_fu_278(
    .ap_clk( ap_clk ),
    .ap_rst( grp_aestest_fu_278_ap_rst ),
    .ap_start( grp_aestest_fu_278_ap_start ),
    .ap_done( grp_aestest_fu_278_ap_done ),
    .ap_idle( grp_aestest_fu_278_ap_idle ),
    .ap_ready( grp_aestest_fu_278_ap_ready ),
    .ap_ce( grp_aestest_fu_278_ap_ce ),
    .inptext_V_read( grp_aestest_fu_278_inptext_V_read ),
    .key_V_read( grp_aestest_fu_278_key_V_read ),
    .ap_return( grp_aestest_fu_278_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst_n == 1'b0) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// destinationAddress_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_destinationAddress_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        destinationAddress_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
            destinationAddress_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == destinationAddress_ap_vld))) begin
            destinationAddress_ap_vld_preg <= destinationAddress_ap_vld;
        end
    end
end

/// destinationAddress_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_destinationAddress_preg
    if (ap_rst_n == 1'b0) begin
        destinationAddress_preg <= ap_const_lv32_0;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == destinationAddress_ap_vld))) begin
            destinationAddress_preg <= destinationAddress;
        end
    end
end

/// grp_aestest_fu_278_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_aestest_fu_278_ap_start_ap_start_reg
    if (ap_rst_n == 1'b0) begin
        grp_aestest_fu_278_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_ST_st7_fsm_6 == ap_NS_fsm))) begin
            grp_aestest_fu_278_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_aestest_fu_278_ap_ready)) begin
            grp_aestest_fu_278_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// key_in_V_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_key_in_V_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        key_in_V_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
            key_in_V_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == key_in_V_ap_vld))) begin
            key_in_V_ap_vld_preg <= key_in_V_ap_vld;
        end
    end
end

/// key_in_V_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_key_in_V_preg
    if (ap_rst_n == 1'b0) begin
        key_in_V_preg <= ap_const_lv128_lc_1;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == key_in_V_ap_vld))) begin
            key_in_V_preg <= key_in_V;
        end
    end
end

/// length_r_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_length_r_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        length_r_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
            length_r_ap_vld_preg <= ap_const_logic_0;
        end else if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == length_r_ap_vld))) begin
            length_r_ap_vld_preg <= length_r_ap_vld;
        end
    end
end

/// length_r_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_length_r_preg
    if (ap_rst_n == 1'b0) begin
        length_r_preg <= ap_const_lv32_0;
    end else begin
        if ((~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)) & (ap_const_logic_1 == length_r_ap_vld))) begin
            length_r_preg <= length_r;
        end
    end
end

/// sourceAddress_ap_vld_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sourceAddress_ap_vld_preg
    if (ap_rst_n == 1'b0) begin
        sourceAddress_ap_vld_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
            sourceAddress_ap_vld_preg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sourceAddress_ap_vld) & ~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)))) begin
            sourceAddress_ap_vld_preg <= sourceAddress_ap_vld;
        end
    end
end

/// sourceAddress_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sourceAddress_preg
    if (ap_rst_n == 1'b0) begin
        sourceAddress_preg <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == sourceAddress_ap_vld) & ~((ap_ST_st1_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_start)))) begin
            sourceAddress_preg <= sourceAddress;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_401_p2))) begin
        data_V_reg_208 <= p_Val2_1_reg_231;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
        data_V_reg_208 <= ap_const_lv128_lc_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        destinationAddressLocal1_reg_198 <= destinationAddressLocal_1_fu_546_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        destinationAddressLocal1_reg_198 <= destinationAddress_assign_fu_130;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        i_1_reg_266 <= i_2_fu_477_p2;
    end else if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        i_1_reg_266 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_401_p2))) begin
        i_reg_220 <= i_3_reg_595;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
        i_reg_220 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        iterations_reg_177 <= iterations_1_reg_587;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        iterations_reg_177 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        j_reg_243 <= j_1_reg_613;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (exitcond3_fu_356_p2 == ap_const_lv1_0))) begin
        j_reg_243 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        mask_reg_254 <= mask_2_fu_463_p1;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (exitcond3_fu_356_p2 == ap_const_lv1_0))) begin
        mask_reg_254 <= ap_const_lv8_80;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_Val2_1_reg_231 <= data_V_2_fu_445_p3;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (exitcond3_fu_356_p2 == ap_const_lv1_0))) begin
        p_Val2_1_reg_231 <= data_V_reg_208;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        sourceAddressLocal1_reg_188 <= sourceAddressLocal_1_fu_540_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        sourceAddressLocal1_reg_188 <= sourceAddress_assign_fu_126;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (exitcond3_fu_356_p2 == ap_const_lv1_0))) begin
        ddr_addr_reg_600 <= tmp_26_fu_374_p1;
        tmp_28_reg_605 <= tmp_28_fu_391_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_135)) begin
        destinationAddress_assign_fu_130 <= destinationAddress_in_sig;
        sourceAddress_assign_fu_126 <= sourceAddress_in_sig;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        encrypted_data_V_reg_633 <= grp_aestest_fu_278_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        i_3_reg_595 <= i_3_fu_362_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_401_p2))) begin
        i_assign_reg_618 <= i_assign_fu_413_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        iterations_1_reg_587 <= iterations_1_fu_346_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        j_1_reg_613 <= j_1_fu_407_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond8_fu_341_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond8_fu_341_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_341_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ddr_address0 assign process. ///
always @ (ap_CS_fsm or ddr_addr_reg_600 or tmp_31_fu_535_p1)
begin
    if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        ddr_address0 = tmp_31_fu_535_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        ddr_address0 = ddr_addr_reg_600;
    end else begin
        ddr_address0 = 'bx;
    end
end

/// ddr_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) | (ap_ST_st27_fsm_26 == ap_CS_fsm))) begin
        ddr_ce0 = ap_const_logic_1;
    end else begin
        ddr_ce0 = ap_const_logic_0;
    end
end

/// ddr_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_471_p2)
begin
    if (((ap_ST_st27_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        ddr_we0 = ap_const_logic_1;
    end else begin
        ddr_we0 = ap_const_logic_0;
    end
end

/// destinationAddress_ap_vld_in_sig assign process. ///
always @ (destinationAddress_ap_vld or destinationAddress_ap_vld_preg)
begin
    if ((ap_const_logic_1 == destinationAddress_ap_vld)) begin
        destinationAddress_ap_vld_in_sig = destinationAddress_ap_vld;
    end else begin
        destinationAddress_ap_vld_in_sig = destinationAddress_ap_vld_preg;
    end
end

/// destinationAddress_in_sig assign process. ///
always @ (destinationAddress or destinationAddress_preg or destinationAddress_ap_vld)
begin
    if ((ap_const_logic_1 == destinationAddress_ap_vld)) begin
        destinationAddress_in_sig = destinationAddress;
    end else begin
        destinationAddress_in_sig = destinationAddress_preg;
    end
end

/// key_in_V_ap_vld_in_sig assign process. ///
always @ (key_in_V_ap_vld or key_in_V_ap_vld_preg)
begin
    if ((ap_const_logic_1 == key_in_V_ap_vld)) begin
        key_in_V_ap_vld_in_sig = key_in_V_ap_vld;
    end else begin
        key_in_V_ap_vld_in_sig = key_in_V_ap_vld_preg;
    end
end

/// key_in_V_in_sig assign process. ///
always @ (key_in_V or key_in_V_preg or key_in_V_ap_vld)
begin
    if ((ap_const_logic_1 == key_in_V_ap_vld)) begin
        key_in_V_in_sig = key_in_V;
    end else begin
        key_in_V_in_sig = key_in_V_preg;
    end
end

/// length_r_ap_vld_in_sig assign process. ///
always @ (length_r_ap_vld or length_r_ap_vld_preg)
begin
    if ((ap_const_logic_1 == length_r_ap_vld)) begin
        length_r_ap_vld_in_sig = length_r_ap_vld;
    end else begin
        length_r_ap_vld_in_sig = length_r_ap_vld_preg;
    end
end

/// length_r_in_sig assign process. ///
always @ (length_r or length_r_preg or length_r_ap_vld)
begin
    if ((ap_const_logic_1 == length_r_ap_vld)) begin
        length_r_in_sig = length_r;
    end else begin
        length_r_in_sig = length_r_preg;
    end
end

/// sourceAddress_ap_vld_in_sig assign process. ///
always @ (sourceAddress_ap_vld or sourceAddress_ap_vld_preg)
begin
    if ((ap_const_logic_1 == sourceAddress_ap_vld)) begin
        sourceAddress_ap_vld_in_sig = sourceAddress_ap_vld;
    end else begin
        sourceAddress_ap_vld_in_sig = sourceAddress_ap_vld_preg;
    end
end

/// sourceAddress_in_sig assign process. ///
always @ (sourceAddress or sourceAddress_preg or sourceAddress_ap_vld)
begin
    if ((ap_const_logic_1 == sourceAddress_ap_vld)) begin
        sourceAddress_in_sig = sourceAddress;
    end else begin
        sourceAddress_in_sig = sourceAddress_preg;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_135 or exitcond3_fu_356_p2 or exitcond4_fu_401_p2 or exitcond_fu_471_p2 or exitcond8_fu_341_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_135) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_lv1_0 == exitcond8_fu_341_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if ((exitcond3_fu_356_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == exitcond4_fu_401_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            if (~(ap_const_lv1_0 == exitcond_fu_471_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign Hi_assign_cast_fu_501_p1 = $unsigned(Hi_assign_fu_495_p2);
assign Hi_assign_fu_495_p2 = (tmp_29_fu_487_p3 ^ ap_const_lv7_7F);
assign Lo_assign_cast_fu_511_p1 = $unsigned(Lo_assign_fu_505_p2);
assign Lo_assign_fu_505_p2 = (ap_const_lv7_78 - tmp_29_fu_487_p3);
assign ap_return = ap_const_lv1_1;

/// ap_sig_bdd_135 assign process. ///
always @ (ap_start or sourceAddress_ap_vld_in_sig or key_in_V_ap_vld_in_sig or destinationAddress_ap_vld_in_sig or length_r_ap_vld_in_sig)
begin
    ap_sig_bdd_135 = ((length_r_ap_vld_in_sig == ap_const_logic_0) | (destinationAddress_ap_vld_in_sig == ap_const_logic_0) | (sourceAddress_ap_vld_in_sig == ap_const_logic_0) | (key_in_V_ap_vld_in_sig == ap_const_logic_0) | (ap_start == ap_const_logic_0));
end
assign data_V_2_fu_445_p3 = ((tmp_33_fu_424_p2)? p_Val2_1_reg_231: p_Result_2_fu_433_p5);
assign ddr_d0 = p_Result_s_fu_515_p4[7:0];
assign destinationAddressLocal_1_fu_546_p2 = (destinationAddressLocal1_reg_198 + ap_const_lv32_10);
assign exitcond3_fu_356_p2 = (i_reg_220 == ap_const_lv5_10? 1'b1: 1'b0);
assign exitcond4_fu_401_p2 = (j_reg_243 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond8_fu_341_p2 = (iterations_reg_177 == length_r_in_sig? 1'b1: 1'b0);
assign exitcond_fu_471_p2 = (i_1_reg_266 == ap_const_lv5_10? 1'b1: 1'b0);
assign grp_aestest_fu_278_ap_ce = ap_const_logic_1;

/// grp_aestest_fu_278_ap_rst assign process. ///
always @ (ap_rst_n)
begin
    grp_aestest_fu_278_ap_rst = ~ap_rst_n;
end
assign grp_aestest_fu_278_ap_start = grp_aestest_fu_278_ap_start_ap_start_reg;
assign grp_aestest_fu_278_inptext_V_read = data_V_reg_208;
assign grp_aestest_fu_278_key_V_read = key_in_V_in_sig;
assign i_1_cast2_fu_467_p1 = $unsigned(i_1_reg_266);
assign i_2_fu_477_p2 = (i_1_reg_266 + ap_const_lv5_1);
assign i_3_fu_362_p2 = (i_reg_220 + ap_const_lv5_1);
assign i_assign_cast_fu_430_p1 = $unsigned(i_assign_reg_618);
assign i_assign_fu_413_p2 = (tmp_28_reg_605 - j_cast3_fu_397_p1);
assign i_cast5_fu_352_p1 = $unsigned(i_reg_220);
assign iterations_1_fu_346_p2 = (iterations_reg_177 + ap_const_lv32_1);
assign j_1_fu_407_p2 = (j_reg_243 + ap_const_lv4_1);
assign j_cast3_fu_397_p1 = $unsigned(j_reg_243);
assign mask_1_fu_453_p4 = {{mask_reg_254[ap_const_lv32_7 : ap_const_lv32_1]}};
assign mask_2_fu_463_p1 = $unsigned(mask_1_fu_453_p4);
wire [7-1:0] p_Result_2_fu_433_p5_vHi_buf;
wire [7-1:0] p_Result_2_fu_433_p5_vLo_buf;
wire [128-1:0] p_Result_2_fu_433_p5_v1_buf;
wire [128-1:0] p_Result_2_fu_433_p5_v1_buf_r;
wire [128-1:0] p_Result_2_fu_433_p5_v1_tmp;
wire [7-1:0] p_Result_2_fu_433_p5_v1_shift;
wire [128-1:0] p_Result_2_fu_433_p5_mask0;
wire [128-1:0] p_Result_2_fu_433_p5_mask1;
wire [128-1:0] p_Result_2_fu_433_p5_mask2;

genvar ap_tvar_int_0;
generate
    for (ap_tvar_int_0 = 0; ap_tvar_int_0 < 128; ap_tvar_int_0 = ap_tvar_int_0 + 1) begin :p_Result_2_fu_433_p5_label0
        assign p_Result_2_fu_433_p5_v1_buf_r[ap_tvar_int_0] = p_Result_2_fu_433_p5_v1_buf[128-1-ap_tvar_int_0];
    end
endgenerate

assign p_Result_2_fu_433_p5_vHi_buf = (i_assign_cast_fu_430_p1 >= i_assign_cast_fu_430_p1)? i_assign_cast_fu_430_p1 : i_assign_cast_fu_430_p1;
assign p_Result_2_fu_433_p5_vLo_buf = (i_assign_cast_fu_430_p1 >= i_assign_cast_fu_430_p1)? i_assign_cast_fu_430_p1 : i_assign_cast_fu_430_p1;
assign p_Result_2_fu_433_p5_v1_buf = ap_const_lv32_1;
assign p_Result_2_fu_433_p5_v1_shift = (i_assign_cast_fu_430_p1 >= i_assign_cast_fu_430_p1)? i_assign_cast_fu_430_p1 : (128-1-i_assign_cast_fu_430_p1);
assign p_Result_2_fu_433_p5_v1_tmp = (i_assign_cast_fu_430_p1 >= i_assign_cast_fu_430_p1)? (p_Result_2_fu_433_p5_v1_buf << p_Result_2_fu_433_p5_v1_shift) : (p_Result_2_fu_433_p5_v1_buf_r >> p_Result_2_fu_433_p5_v1_shift);
assign p_Result_2_fu_433_p5_mask0 = {{(128-1){1'b1}}, 1'b0} << p_Result_2_fu_433_p5_vHi_buf;
assign p_Result_2_fu_433_p5_mask1 = ~({(128){1'b1}} << p_Result_2_fu_433_p5_vLo_buf);
assign p_Result_2_fu_433_p5_mask2 = p_Result_2_fu_433_p5_mask0 | p_Result_2_fu_433_p5_mask1;
assign p_Result_2_fu_433_p5 = (p_Val2_1_reg_231 & p_Result_2_fu_433_p5_mask2) | (p_Result_2_fu_433_p5_v1_tmp & ~p_Result_2_fu_433_p5_mask2);

wire [7-1:0] p_Result_s_fu_515_p4_vh_buf;
wire [7-1:0] p_Result_s_fu_515_p4_vl_buf;
wire [128-1:0] p_Result_s_fu_515_p4_vi_buf;
wire [128-1:0] p_Result_s_fu_515_p4_vo_buf;
wire [128-1:0] p_Result_s_fu_515_p4_vi_r;
wire [7:0] p_Result_s_fu_515_p4_length;
wire [128-1:0] p_Result_s_fu_515_p4_mask;

genvar ap_tvar_int_1;
generate
    for (ap_tvar_int_1 = 0; ap_tvar_int_1 < 128; ap_tvar_int_1 = ap_tvar_int_1 + 1) begin :p_Result_s_fu_515_p4_label0
        assign p_Result_s_fu_515_p4_vi_r[ap_tvar_int_1] = encrypted_data_V_reg_633[128-1-ap_tvar_int_1];
    end
endgenerate

assign p_Result_s_fu_515_p4_vh_buf = (Hi_assign_cast_fu_501_p1 >= Lo_assign_cast_fu_511_p1)? Hi_assign_cast_fu_501_p1 : (128 -1- Hi_assign_cast_fu_501_p1);
assign p_Result_s_fu_515_p4_vl_buf = (Hi_assign_cast_fu_501_p1 >= Lo_assign_cast_fu_511_p1)? Lo_assign_cast_fu_511_p1 : (128 -1-Lo_assign_cast_fu_511_p1);
assign p_Result_s_fu_515_p4_vi_buf = (Hi_assign_cast_fu_501_p1 >= Lo_assign_cast_fu_511_p1)? encrypted_data_V_reg_633 : p_Result_s_fu_515_p4_vi_r;
assign p_Result_s_fu_515_p4_length = p_Result_s_fu_515_p4_vh_buf - p_Result_s_fu_515_p4_vl_buf + 1'b1;
assign p_Result_s_fu_515_p4_mask = ~({128{1'b1}} << p_Result_s_fu_515_p4_length);
assign p_Result_s_fu_515_p4 = (p_Result_s_fu_515_p4_vi_buf >> p_Result_s_fu_515_p4_vl_buf) & p_Result_s_fu_515_p4_mask;

assign sourceAddressLocal_1_fu_540_p2 = (sourceAddressLocal1_reg_188 + ap_const_lv32_10);
assign tmp_26_fu_374_p1 = $unsigned(tmp_s_fu_368_p2);
assign tmp_27_fu_383_p3 = {{tmp_fu_379_p1}, {ap_const_lv3_0}};
assign tmp_28_fu_391_p2 = (tmp_27_fu_383_p3 ^ ap_const_lv7_7F);
assign tmp_29_fu_487_p3 = {{tmp_325_fu_483_p1}, {ap_const_lv3_0}};
assign tmp_30_fu_529_p2 = (i_1_cast2_fu_467_p1 + destinationAddressLocal1_reg_198);
assign tmp_31_fu_535_p1 = $unsigned(tmp_30_fu_529_p2);
assign tmp_325_fu_483_p1 = i_1_reg_266[3:0];
assign tmp_32_fu_418_p2 = (ddr_q0 & mask_reg_254);
assign tmp_33_fu_424_p2 = (tmp_32_fu_418_p2 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_fu_379_p1 = i_reg_220[3:0];
assign tmp_s_fu_368_p2 = (i_cast5_fu_352_p1 + sourceAddressLocal1_reg_188);


endmodule //aes

