// Seed: 3908107578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1) $display;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output logic id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    output wor id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wand id_10
);
  wire id_12;
  initial id_2 = #1 1;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
