
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.024758                       # Number of seconds simulated
sim_ticks                                 24757726000                       # Number of ticks simulated
final_tick                                24757726000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50757                       # Simulator instruction rate (inst/s)
host_op_rate                                    85849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              527034417                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660504                       # Number of bytes of host memory used
host_seconds                                    46.98                       # Real time elapsed on the host
sim_insts                                     2384326                       # Number of instructions simulated
sim_ops                                       4032784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          421440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3329280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3329280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         52020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             917693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17022565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17940258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        917693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           917693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       134474386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134474386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       134474386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            917693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17022565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152414644                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      402207                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      343365                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           604                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3206407                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         49515452                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2384326                       # Number of instructions committed
system.cpu.committedOps                       4032784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               4031252                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  11960                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       48264                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       344161                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      4031252                       # number of integer instructions
system.cpu.num_fp_insts                         11960                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             8013139                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3269392                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                13790                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1489                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              2443012                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1530598                       # number of times the CC registers were written
system.cpu.num_mem_refs                        745566                       # number of memory refs
system.cpu.num_load_insts                      402201                       # Number of load instructions
system.cpu.num_store_insts                     343365                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   49515452                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            422542                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   101      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3282131     81.39%     81.39% # Class of executed instruction
system.cpu.op_class::IntMult                     4004      0.10%     81.49% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.01%     81.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     81.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     81.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.01%     81.51% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.51% # Class of executed instruction
system.cpu.op_class::MemRead                   402145      9.97%     91.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  332942      8.26%     99.74% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%     99.74% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              10423      0.26%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    4032784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.524630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              745572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9684                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.990087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.524630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1500828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1500828                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       401224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          401224                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       142126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142126                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        543350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           543350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       543350                       # number of overall hits
system.cpu.dcache.overall_hits::total          543350                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           983                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       201239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       201239                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       202222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         202222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       202222                       # number of overall misses
system.cpu.dcache.overall_misses::total        202222                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     54559000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54559000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20852185500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20852185500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  20906744500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20906744500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  20906744500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20906744500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       402207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       402207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       343365                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       343365                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       745572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       745572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       745572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       745572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002444                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.586079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.586079                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.271231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.271231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.271231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.271231                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55502.543235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55502.543235                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103619.007747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103619.007747                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103385.113885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103385.113885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103385.113885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103385.113885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          703                       # number of writebacks
system.cpu.dcache.writebacks::total               703                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       201239                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       201239                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       202222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       202222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       202222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       202222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20650946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20650946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20704522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20704522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20704522500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20704522500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.586079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.586079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.271231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.271231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.271231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.271231                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54502.543235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54502.543235                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102619.007747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102619.007747                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 102385.113885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102385.113885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 102385.113885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102385.113885                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9172                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           266.338992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3206407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8931.495822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   266.338992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.520193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.520193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6413173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6413173                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3206048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3206048                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3206048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3206048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3206048                       # number of overall hits
system.cpu.icache.overall_hits::total         3206048                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          359                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          359                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            359                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          359                       # number of overall misses
system.cpu.icache.overall_misses::total           359                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    101589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101589500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    101589500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101589500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    101589500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101589500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3206407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3206407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3206407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3206407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3206407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3206407                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000112                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000112                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 282979.108635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 282979.108635                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 282979.108635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 282979.108635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 282979.108635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 282979.108635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101230500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101230500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 281979.108635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 281979.108635                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 281979.108635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 281979.108635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 281979.108635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 281979.108635                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1997.916054                       # Cycle average of tags in use
system.l2.tags.total_refs                      412187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.662152                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.870432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         29.601031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1967.444591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.014454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.960666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3306797                       # Number of tag accesses
system.l2.tags.data_accesses                  3306797                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              703                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks          200384                       # number of WriteClean hits
system.l2.WriteClean_hits::total               200384                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data             97635                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                97635                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               335                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   593                       # number of demand (read+write) hits
system.l2.demand_hits::total                      594                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                  593                       # number of overall hits
system.l2.overall_hits::total                     594                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data           94903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              94903                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             8443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8443                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              358                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             648                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                9091                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9449                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                358                       # number of overall misses
system.l2.overall_misses::cpu.data               9091                       # number of overall misses
system.l2.overall_misses::total                  9449                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data  13363351500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  13363351500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   5955782000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5955782000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100673000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     48582500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48582500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6004364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6105037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100673000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6004364500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6105037500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks       200384                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           200384                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        192538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           192538                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10043                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10043                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.492905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.492905                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.970348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970348                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997214                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.659207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659207                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.938765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940854                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.938765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940854                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 140810.632962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 140810.632962                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 705410.636030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 705410.636030                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 281209.497207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 281209.497207                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74972.993827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74972.993827                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 281209.497207                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 660473.490265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 646104.085088                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 281209.497207                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 660473.490265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 646104.085088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 6825                       # number of writebacks
system.l2.writebacks::total                      6825                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data        94903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         94903                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8443                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          358                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          648                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           9091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          9091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9449                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data  12414371000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  12414371000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5871352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5871352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97093000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97093000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     42102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5913454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6010547500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5913454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6010547500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.492905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.492905                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.970348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.659207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.659207                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.938765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.938765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940854                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 130811.154547                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 130811.154547                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 695410.636030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 695410.636030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 271209.497207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 271209.497207                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64972.993827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64972.993827                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 271209.497207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 650473.490265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 636104.085088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 271209.497207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 650473.490265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 636104.085088                       # average overall mshr miss latency
system.l2.replacements                           7181                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4398.326549                       # Cycle average of tags in use
system.l3.tags.total_refs                      209165                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6940                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     30.139049                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        306.160254                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       4092.166294                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.018687                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.249766                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.268453                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6940                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1910                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4977                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.423584                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3353580                       # Number of tag accesses
system.l3.tags.data_accesses                  3353580                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         6824                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             6824                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks           97901                       # number of WriteClean hits
system.l3.WriteClean_hits::total                97901                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data             51287                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                51287                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                710                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   710                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data            546                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               549                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                  1256                       # number of demand (read+write) hits
system.l3.demand_hits::total                     1259                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data                 1256                       # number of overall hits
system.l3.overall_hits::total                    1259                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data           43856                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              43856                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             7493                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                7493                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          102                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             457                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7595                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7950                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data               7595                       # number of overall misses
system.l3.overall_misses::total                  7950                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data  10844422500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total  10844422500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   5758526000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5758526000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     93123500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     29241500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    122365000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      93123500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5787767500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5880891000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     93123500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5787767500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5880891000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         6824                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         6824                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks        97901                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total            97901                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data         95143                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            95143                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           8203                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              8203                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          358                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          648                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1006                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               358                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data              8851                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 9209                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              358                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data             8851                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                9209                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.460948                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.460948                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.913446                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.913446                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.991620                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.157407                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.454274                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.991620                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.858095                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.863286                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.991620                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.858095                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.863286                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 247273.406147                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 247273.406147                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 768520.752703                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 768520.752703                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 262319.718310                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 286681.372549                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 267757.111597                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 262319.718310                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 762049.703752                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 739734.716981                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 262319.718310                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 762049.703752                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 739734.716981                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data        43856                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         43856                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         7493                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           7493                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          457                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7595                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7950                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7595                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7950                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data  10405862500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total  10405862500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   5683596000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5683596000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     89573500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     28221500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    117795000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     89573500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5711817500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5801391000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     89573500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5711817500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5801391000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.460948                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.460948                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.913446                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.913446                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.991620                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.157407                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.454274                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.991620                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.858095                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.863286                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.991620                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.858095                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.863286                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 237273.406147                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 237273.406147                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 758520.752703                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 758520.752703                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 252319.718310                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 276681.372549                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 257757.111597                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 252319.718310                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 752049.703752                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 729734.716981                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 252319.718310                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 752049.703752                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 729734.716981                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         51806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        44866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                457                       # Transaction distribution
system.membus.trans_dist::WriteClean            52020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44866                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6483                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           457                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       110766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       110766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 110766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51806                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51806    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51806                       # Request fanout histogram
system.membus.reqLayer2.occupancy           355020500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34714500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       211812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       201769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         150208                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       150208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          350305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8825                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          192538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         192538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           359                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          983                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       614000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                614777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13489344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13516096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          157102                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10031744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           359683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417612                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 209475     58.24%     58.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 150208     41.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             359683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          407244000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            538500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110795000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  24757726000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1006                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         6824                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean          149921                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              88                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           95143                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          95143                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             8203                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            8203                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1006                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       313517                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      7291776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           52020                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3329280                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           163284                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.318586                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.465929                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 111264     68.14%     68.14% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  52020     31.86%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             163284                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          209307500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          61385000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
