<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec  6 13:15:55 2017" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="top" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="7" NAME="blue_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_blue_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="blue_sig"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="green_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_green_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="green_sig"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hsync_sig" SIGIS="undef" SIGNAME="lcd_display_0_hsync_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="hsync_sig"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lcd_dclk" SIGIS="undef" SIGNAME="lcd_display_0_lcd_dclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="lcd_dclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lcd_de" SIGIS="undef" SIGNAME="lcd_display_0_lcd_de">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="lcd_de"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="red_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_red_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="red_sig"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vsync_sig" SIGIS="undef" SIGNAME="lcd_display_0_vsync_sig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lcd_display_0" PORT="vsync_sig"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/lcd_display_0" HWVERSION="1.0" INSTANCE="lcd_display_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lcd_display" VLNV="fudan_university:peter:lcd_display:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_lcd_display_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="blue_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_blue_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blue_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="test_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="green_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_green_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="green_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync_sig" SIGIS="undef" SIGNAME="lcd_display_0_hsync_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hsync_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lcd_dclk" SIGIS="undef" SIGNAME="lcd_display_0_lcd_dclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lcd_dclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lcd_de" SIGIS="undef" SIGNAME="lcd_display_0_lcd_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lcd_de"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="red_sig" RIGHT="0" SIGIS="undef" SIGNAME="lcd_display_0_red_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="red_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_sig" SIGIS="undef" SIGNAME="lcd_display_0_vsync_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vsync_sig"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/test_0" HWVERSION="1.0" INSTANCE="test_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="test" VLNV="xilinx.com:module_ref:test:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_test_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="test_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lcd_display_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
