// Seed: 776758298
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7,
    output wire id_8,
    output tri id_9,
    input tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    input wire id_13
    , id_31,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply1 id_22,
    input uwire id_23,
    input wor id_24,
    input wor id_25,
    input wand id_26,
    input supply1 id_27,
    output wor id_28,
    input supply1 id_29
);
  tri0 id_32 = id_23 < id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd44
) (
    input  tri0 _id_0,
    output tri0 id_1,
    input  wand id_2,
    input  wand id_3#(.id_5(-1), .id_6(1 * 1), .id_7(1), .id_8(1))
);
  always id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_14 = 0;
  assign id_1 = -1 - id_2;
  wire [id_0 : 1 'b0] id_9;
endmodule
