

================================================================
== Vitis HLS Report for 'write_gmem_Pipeline_VITIS_LOOP_549_11'
================================================================
* Date:           Tue Oct 18 21:21:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.294 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_549_11  |      128|      128|         2|          1|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      30|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       11|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       11|      75|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_58_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln549_fu_52_p2        |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          18|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|    8|         16|
    |dense_activations_stream129_blk_n  |   9|          2|    1|          2|
    |i_fu_34                            |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   19|         38|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_34                  |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_549_11|  return value|
|dense_activations_stream129_dout            |   in|    1|     ap_fifo|            dense_activations_stream129|       pointer|
|dense_activations_stream129_num_data_valid  |   in|    8|     ap_fifo|            dense_activations_stream129|       pointer|
|dense_activations_stream129_fifo_cap        |   in|    8|     ap_fifo|            dense_activations_stream129|       pointer|
|dense_activations_stream129_empty_n         |   in|    1|     ap_fifo|            dense_activations_stream129|       pointer|
|dense_activations_stream129_read            |  out|    1|     ap_fifo|            dense_activations_stream129|       pointer|
+--------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

