# Reading pref.tcl
# do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:35 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:46:35 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:35 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# ** Error: (vlog-13069) C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv(20): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 17:46:35 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./uart_project_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}"
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:56 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:46:56 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:56 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 17:46:56 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:56 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 17:46:56 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:56 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 17:46:56 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 17:46:56 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/state
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:57 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:49:57 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:57 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 17:49:57 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:57 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 17:49:57 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:57 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 17:49:57 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# End time: 17:50:04 on Oct 17,2024, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 17:50:04 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_data
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_input
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/bit_index
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/buffer_prev
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_50
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_counts
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/CLKS_PER_BIT
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/DATA_BITS
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/input_buffer
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/next_state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/ready
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/reset
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q0
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q1
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/valid
restart -f; run -a
# GetModuleFileName: 找不到指定的模块。
# 
# 
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:52:10 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 17:52:10 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 17:52:10 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:10 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 17:52:10 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# End time: 17:52:12 on Oct 17,2024, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 17:52:12 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Received data: 0xff
# Test failed! Expected 0x55 but got 0xff
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 226690 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_data
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_input
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/bit_index
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/buffer_prev
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_50
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_counts
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/CLKS_PER_BIT
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/DATA_BITS
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/input_buffer
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/next_state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/ready
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/reset
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q0
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q1
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/valid
restart -f; run -a
# GetModuleFileName: 找不到指定的模块。
# 
# 
# Received data: 0xff
# Test failed! Expected 0x55 but got 0xff
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 226690 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/lykan/MTRX3700_Major/uart_project/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/lykan/MTRX3700_Major/uart_project/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 17:54:30 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 17:54:30 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 17:54:30 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 17:54:30 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# End time: 17:54:39 on Oct 17,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 17:54:39 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Received data: 0xff
# Test failed! Expected 0x55 but got 0xff
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 226690 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_data
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/arduino_input
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/bit_index
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/buffer_prev
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_50
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/clk_counts
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/CLKS_PER_BIT
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/DATA_BITS
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/input_buffer
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/next_state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/ready
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/reset
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q0
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/rx_q1
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/state
add wave -position end  sim:/arduino_uart_tb/uart_rx_inst/valid
restart -f; run -a
# Received data: 0xff
# Test failed! Expected 0x55 but got 0xff
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 226690 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/lykan/MTRX3700_Major/uart_project/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/lykan/MTRX3700_Major/uart_project/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:05 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 18:00:05 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:05 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 18:00:05 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:05 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 18:00:05 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:05 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 18:00:05 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# End time: 18:00:08 on Oct 17,2024, Elapsed time: 0:05:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 18:00:08 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Received data: 0x55
# Test passed!
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 174508 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
do uart_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:39 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 18:13:39 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:39 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 18:13:39 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:39 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv 
# -- Compiling module arduino_uart_buffer
# 
# Top level modules:
# 	arduino_uart_buffer
# End time: 18:13:39 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Major/uart_project {C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:39 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Major/uart_project" C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv 
# -- Compiling module arduino_uart_tb
# 
# Top level modules:
# 	arduino_uart_tb
# End time: 18:13:39 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  arduino_uart_tb
# End time: 18:13:41 on Oct 17,2024, Elapsed time: 0:13:33
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" arduino_uart_tb 
# Start time: 18:13:41 on Oct 17,2024
# Loading sv_std.std
# Loading work.arduino_uart_tb
# Loading work.arduino_uart_buffer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Received data: 0x55
# Test passed!
# Received data: 0xa3
# Test passed!
# ** Note: $finish    : C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv(88)
#    Time: 174508 ps  Iteration: 0  Instance: /arduino_uart_tb
# 1
# Break in Module arduino_uart_tb at C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv line 88
# End time: 18:21:49 on Oct 17,2024, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
