INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/key_debounce _state_machine/key_debounce _state_machine.srcs/sources_1/new/key_debounce _state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_debounce_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/key_debounce _state_machine/key_debounce _state_machine.srcs/sim_1/new/key_debounce_state_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_debounce_state_machine_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/key_debounce _state_machine/key_debounce _state_machine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
