

================================================================
== Vivado HLS Report for 'start_timer'
================================================================
* Date:           Mon Oct 26 21:45:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.173 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%total_count = alloca i7, align 1"   --->   Operation 4 'alloca' 'total_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tc = alloca i16, align 2"   --->   Operation 5 'alloca' 'tc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "store volatile i7 0, i7* %total_count, align 1" [fyp/timer.c:4]   --->   Operation 6 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.70ns)   --->   "store volatile i16 0, i16* %tc, align 2" [fyp/timer.c:5]   --->   Operation 7 'store' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%count_idle_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %count_idle) nounwind"   --->   Operation 8 'read' 'count_idle_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.66ns)   --->   "store volatile i7 -56, i7* %total_count, align 1" [fyp/timer.c:6]   --->   Operation 9 'store' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 10 [1/1] (1.66ns)   --->   "br label %1" [fyp/timer.c:8]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i20 [ 0, %0 ], [ %i, %6 ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i20 %i_0 to i21" [fyp/timer.c:8]   --->   Operation 12 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%total_count_load = load volatile i7* %total_count, align 1" [fyp/timer.c:8]   --->   Operation 13 'load' 'total_count_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i7 %total_count_load to i8" [fyp/timer.c:8]   --->   Operation 14 'sext' 'sext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i8 %sext_ln8_1 to i9" [fyp/timer.c:8]   --->   Operation 15 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.11ns)   --->   "%add_ln8 = add i9 %zext_ln8_1, -2" [fyp/timer.c:8]   --->   Operation 16 'add' 'add_ln8' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i9 %add_ln8 to i21" [fyp/timer.c:8]   --->   Operation 17 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (2.39ns)   --->   "%icmp_ln8 = icmp slt i21 %zext_ln8, %sext_ln8" [fyp/timer.c:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.28ns)   --->   "%i = add i20 %i_0, 1" [fyp/timer.c:8]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "br i1 %icmp_ln8, label %2, label %._crit_edge" [fyp/timer.c:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %count_idle_read, label %3, label %5" [fyp/timer.c:9]   --->   Operation 21 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tc_load = load volatile i16* %tc, align 2" [fyp/timer.c:17]   --->   Operation 22 'load' 'tc_load' <Predicate = (icmp_ln8 & !count_idle_read)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.14ns)   --->   "%tc_1 = add i16 %tc_load, 1" [fyp/timer.c:17]   --->   Operation 23 'add' 'tc_1' <Predicate = (icmp_ln8 & !count_idle_read)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.70ns)   --->   "store volatile i16 %tc_1, i16* %tc, align 2" [fyp/timer.c:17]   --->   Operation 24 'store' <Predicate = (icmp_ln8 & !count_idle_read)> <Delay = 1.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 25 'br' <Predicate = (icmp_ln8 & !count_idle_read)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%medium_state_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state) nounwind" [fyp/timer.c:10]   --->   Operation 26 'read' 'medium_state_read' <Predicate = (icmp_ln8 & count_idle_read)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.66ns)   --->   "br i1 %medium_state_read, label %4, label %._crit_edge" [fyp/timer.c:10]   --->   Operation 27 'br' <Predicate = (icmp_ln8 & count_idle_read)> <Delay = 1.66>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tc_load_1 = load volatile i16* %tc, align 2" [fyp/timer.c:11]   --->   Operation 28 'load' 'tc_load_1' <Predicate = (icmp_ln8 & count_idle_read & medium_state_read)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.14ns)   --->   "%tc_2 = add i16 %tc_load_1, 1" [fyp/timer.c:11]   --->   Operation 29 'add' 'tc_2' <Predicate = (icmp_ln8 & count_idle_read & medium_state_read)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.70ns)   --->   "store volatile i16 %tc_2, i16* %tc, align 2" [fyp/timer.c:11]   --->   Operation 30 'store' <Predicate = (icmp_ln8 & count_idle_read & medium_state_read)> <Delay = 1.70>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %6" [fyp/timer.c:16]   --->   Operation 31 'br' <Predicate = (icmp_ln8 & count_idle_read & medium_state_read)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [fyp/timer.c:8]   --->   Operation 32 'br' <Predicate = (icmp_ln8 & medium_state_read) | (icmp_ln8 & !count_idle_read)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%timeout_write_assign = phi i1 [ true, %1 ], [ false, %3 ]"   --->   Operation 33 'phi' 'timeout_write_assign' <Predicate = (count_idle_read & !medium_state_read) | (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret i1 %timeout_write_assign" [fyp/timer.c:22]   --->   Operation 34 'ret' <Predicate = (count_idle_read & !medium_state_read) | (!icmp_ln8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ count_idle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ medium_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
total_count          (alloca) [ 0111]
tc                   (alloca) [ 0111]
store_ln4            (store ) [ 0000]
store_ln5            (store ) [ 0000]
count_idle_read      (read  ) [ 0001]
store_ln6            (store ) [ 0000]
br_ln8               (br    ) [ 0011]
i_0                  (phi   ) [ 0001]
zext_ln8             (zext  ) [ 0000]
total_count_load     (load  ) [ 0000]
sext_ln8_1           (sext  ) [ 0000]
zext_ln8_1           (zext  ) [ 0000]
add_ln8              (add   ) [ 0000]
sext_ln8             (sext  ) [ 0000]
icmp_ln8             (icmp  ) [ 0001]
i                    (add   ) [ 0011]
br_ln8               (br    ) [ 0000]
br_ln9               (br    ) [ 0000]
tc_load              (load  ) [ 0000]
tc_1                 (add   ) [ 0000]
store_ln17           (store ) [ 0000]
br_ln0               (br    ) [ 0000]
medium_state_read    (read  ) [ 0001]
br_ln10              (br    ) [ 0000]
tc_load_1            (load  ) [ 0000]
tc_2                 (add   ) [ 0000]
store_ln11           (store ) [ 0000]
br_ln16              (br    ) [ 0000]
br_ln8               (br    ) [ 0011]
timeout_write_assign (phi   ) [ 0000]
ret_ln22             (ret   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="count_idle">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_idle"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="medium_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="medium_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="total_count_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="total_count/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="tc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="count_idle_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_idle_read/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="medium_state_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="medium_state_read/3 "/>
</bind>
</comp>

<comp id="48" class="1005" name="i_0_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="20" slack="1"/>
<pin id="50" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_0_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="20" slack="0"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="59" class="1005" name="timeout_write_assign_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="61" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="timeout_write_assign (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="timeout_write_assign_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="timeout_write_assign/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="2"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tc_load/3 tc_load_1/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tc_1/3 tc_2/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 store_ln11/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln4_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln5_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln6_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="1"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln8_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="20" slack="0"/>
<pin id="101" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="total_count_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="2"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_count_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln8_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln8_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln8_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="20" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="total_count_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="total_count "/>
</bind>
</comp>

<comp id="143" class="1005" name="tc_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tc "/>
</bind>
</comp>

<comp id="150" class="1005" name="count_idle_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_idle_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="20" slack="0"/>
<pin id="159" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="73" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="52" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="99" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="28" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="146"><net_src comp="32" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="153"><net_src comp="36" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="130" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: start_timer : count_idle | {2 }
	Port: start_timer : medium_state | {3 }
  - Chain level:
	State 1
		store_ln4 : 1
		store_ln5 : 1
	State 2
	State 3
		zext_ln8 : 1
		sext_ln8_1 : 1
		zext_ln8_1 : 2
		add_ln8 : 3
		sext_ln8 : 4
		icmp_ln8 : 5
		i : 1
		br_ln8 : 6
		tc_1 : 1
		store_ln17 : 2
		tc_2 : 1
		store_ln11 : 2
		timeout_write_assign : 7
		ret_ln22 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           grp_fu_73          |    0    |    23   |
|    add   |        add_ln8_fu_114        |    0    |    15   |
|          |           i_fu_130           |    0    |    27   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln8_fu_124       |    0    |    18   |
|----------|------------------------------|---------|---------|
|   read   |  count_idle_read_read_fu_36  |    0    |    0    |
|          | medium_state_read_read_fu_42 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        zext_ln8_fu_99        |    0    |    0    |
|          |       zext_ln8_1_fu_110      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln8_1_fu_106      |    0    |    0    |
|          |        sext_ln8_fu_120       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    83   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  count_idle_read_reg_150  |    1   |
|         i_0_reg_48        |   20   |
|         i_reg_157         |   20   |
|         tc_reg_143        |   16   |
|timeout_write_assign_reg_59|    1   |
|    total_count_reg_136    |    7   |
+---------------------------+--------+
|           Total           |   65   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   83   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |   83   |
+-----------+--------+--------+
