SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -2
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx50
SET_PREFERENCE projectname ram_64x16
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff676
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_pipeline_stages 0
SET_SIM_PARAMETER c_has_i_ce 0
SET_SIM_PARAMETER c_read_mif 0
SET_SIM_PARAMETER c_has_clk 1
SET_SIM_PARAMETER c_has_qdpo_rst 0
SET_SIM_PARAMETER c_has_spra 0
SET_SIM_PARAMETER c_qce_joined 0
SET_SIM_PARAMETER c_has_qspo 0
SET_SIM_PARAMETER c_has_spo 0
SET_SIM_PARAMETER c_mem_init_file no_coe_file_loaded
SET_SIM_PARAMETER c_has_qdpo 0
SET_SIM_PARAMETER c_reg_dpra_input 0
SET_SIM_PARAMETER c_has_dpo 1
SET_SIM_PARAMETER c_depth 64
SET_SIM_PARAMETER c_qualify_we 0
SET_SIM_PARAMETER c_addr_width 6
SET_SIM_PARAMETER c_has_dpra 1
SET_SIM_PARAMETER c_has_qspo_rst 0
SET_SIM_PARAMETER c_reg_a_d_inputs 0
SET_SIM_PARAMETER c_mem_type 4
SET_SIM_PARAMETER c_has_d 1
SET_SIM_PARAMETER c_has_qspo_srst 0
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_has_qspo_ce 0
SET_SIM_PARAMETER c_has_qdpo_srst 0
SET_SIM_PARAMETER c_has_qdpo_ce 0
SET_SIM_PARAMETER c_sync_enable 1
SET_SIM_PARAMETER c_has_qdpo_clk 0
SET_SIM_PARAMETER c_width 16
SET_SIM_PARAMETER c_has_we 1
SET_PARAMETER component_name ram_64x16
SET_PARAMETER default_data 0
SET_PARAMETER pipeline_stages 0
SET_PARAMETER reset_qspo false
SET_PARAMETER coefficient_file no_coe_file_loaded
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER reset_qdpo false
SET_PARAMETER common_output_clk false
SET_PARAMETER memory_type simple_dual_port_ram
SET_PARAMETER default_data_radix 16
SET_PARAMETER simple_dual_port_address non_registered
SET_PARAMETER common_output_ce false
SET_PARAMETER depth 64
SET_PARAMETER input_clock_enable false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER data_width 16
SET_PARAMETER single_port_output_clock_enable false
SET_PARAMETER reset_qsdpo false
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER output_options non_registered
SET_PARAMETER sync_reset_qdpo false
SET_PARAMETER simple_dual_port_output_clock_enable false
SET_PARAMETER input_options non_registered
SET_PARAMETER ce_overrides ce_overrides_sync_controls
SET_PARAMETER sync_reset_qsdpo false
SET_CORE_CLASS com.xilinx.ip.dist_mem_gen_v5_1.dist_mem_gen_v5_1
SET_CORE_PATH /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v5_1/
SET_CORE_GUIPATH /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v5_1/gui/dist_mem_gen_v5_1.tcl
SET_CORE_NAME Distributed Memory Generator
SET_CORE_VERSION 5.1
SET_CORE_VLNV xilinx.com:ip:dist_mem_gen:5.1
SET_CORE_DATASHEET /home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v5_1/doc/dist_mem_gen_ds322.pdf
ADD_CORE_DOCUMENT </home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v5_1/doc/dist_mem_gen_ds322.pdf><Data Sheet>
ADD_CORE_DOCUMENT </home/haein/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/dist_mem_gen_v5_1/doc/dist_mem_gen_v5_1_vinfo.html><Version Information>
