onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/MEM_WIDHT
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/HOLD_CYLES
add wave -noupdate -expand -group inst -radix hexadecimal /cpu_tb/cache_l1/START_ADRESS
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/reset_n
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/bw
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/we_n
add wave -noupdate -expand -group inst -radix hexadecimal /cpu_tb/cache_l1/addr
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/oe_n
add wave -noupdate -expand -group inst -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/data[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/data[0]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/data[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data[0]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/data
add wave -noupdate -expand -group inst -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/data_out[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out[0]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/data_out[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out[0]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/data_out
add wave -noupdate -expand -group inst -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/data_out_ram[255]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[254]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[253]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[252]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[251]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[250]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[249]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[248]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[247]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[246]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[245]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[244]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[243]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[242]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[241]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[240]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[239]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[238]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[237]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[236]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[235]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[234]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[233]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[232]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[231]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[230]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[229]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[228]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[227]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[226]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[225]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[224]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[223]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[222]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[221]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[220]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[219]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[218]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[217]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[216]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[215]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[214]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[213]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[212]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[211]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[210]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[209]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[208]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[207]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[206]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[205]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[204]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[203]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[202]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[201]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[200]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[199]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[198]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[197]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[196]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[195]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[194]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[193]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[192]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[191]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[190]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[189]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[188]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[187]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[186]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[185]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[184]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[183]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[182]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[181]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[180]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[179]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[178]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[177]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[176]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[175]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[174]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[173]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[172]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[171]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[170]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[169]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[168]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[167]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[166]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[165]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[164]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[163]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[162]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[161]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[160]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[159]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[158]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[157]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[156]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[155]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[154]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[153]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[152]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[151]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[150]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[149]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[148]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[147]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[146]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[145]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[144]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[143]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[142]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[141]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[140]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[139]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[138]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[137]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[136]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[135]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[134]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[133]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[132]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[131]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[130]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[129]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[128]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[127]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[126]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[125]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[124]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[123]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[122]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[121]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[120]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[119]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[118]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[117]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[116]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[115]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[114]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[113]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[112]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[111]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[110]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[109]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[108]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[107]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[106]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[105]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[104]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[103]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[102]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[101]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[100]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[99]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[98]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[97]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[96]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[95]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[94]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[93]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[92]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[91]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[90]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[89]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[88]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[87]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[86]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[85]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[84]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[83]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[82]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[81]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[80]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[79]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[78]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[77]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[76]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[75]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[74]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[73]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[72]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[71]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[70]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[69]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[68]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[67]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[66]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[65]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[64]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[63]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[62]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[61]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[60]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[59]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[58]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[57]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[56]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[55]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[54]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[53]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[52]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[51]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[50]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[49]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[48]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[47]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[46]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[45]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[44]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[43]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[42]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[41]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[40]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[39]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[38]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[37]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[36]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[35]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[34]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[33]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[32]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/data_out_ram[0]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/data_out_ram[255]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[254]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[253]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[252]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[251]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[250]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[249]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[248]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[247]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[246]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[245]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[244]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[243]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[242]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[241]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[240]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[239]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[238]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[237]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[236]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[235]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[234]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[233]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[232]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[231]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[230]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[229]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[228]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[227]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[226]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[225]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[224]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[223]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[222]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[221]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[220]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[219]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[218]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[217]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[216]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[215]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[214]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[213]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[212]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[211]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[210]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[209]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[208]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[207]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[206]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[205]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[204]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[203]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[202]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[201]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[200]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[199]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[198]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[197]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[196]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[195]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[194]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[193]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[192]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[191]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[190]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[189]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[188]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[187]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[186]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[185]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[184]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[183]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[182]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[181]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[180]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[179]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[178]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[177]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[176]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[175]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[174]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[173]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[172]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[171]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[170]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[169]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[168]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[167]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[166]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[165]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[164]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[163]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[162]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[161]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[160]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[159]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[158]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[157]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[156]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[155]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[154]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[153]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[152]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[151]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[150]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[149]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[148]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[147]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[146]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[145]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[144]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[143]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[142]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[141]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[140]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[139]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[138]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[137]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[136]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[135]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[134]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[133]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[132]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[131]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[130]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[129]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[128]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[127]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[126]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[125]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[124]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[123]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[122]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[121]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[120]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[119]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[118]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[117]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[116]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[115]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[114]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[113]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[112]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[111]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[110]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[109]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[108]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[107]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[106]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[105]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[104]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[103]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[102]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[101]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[100]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[99]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[98]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[97]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[96]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[95]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[94]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[93]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[92]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[91]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[90]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[89]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[88]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[87]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[86]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[85]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[84]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[83]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[82]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[81]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[80]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[79]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[78]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[77]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[76]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[75]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[74]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[73]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[72]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[71]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[70]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[69]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[68]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[67]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[66]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[65]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[64]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[63]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[62]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[61]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[60]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[59]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[58]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[57]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[56]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[55]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[54]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[53]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[52]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[51]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[50]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[49]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[48]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[47]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[46]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[45]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[44]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[43]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[42]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[41]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[40]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[39]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[38]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[37]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[36]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[35]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[34]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[33]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[32]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/data_out_ram[0]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/data_out_ram
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/hold_o
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/valid_bit
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/oe_n_read
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/we_n_fake
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/clk
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/hit
add wave -noupdate -expand -group inst -radix hexadecimal /cpu_tb/cache_l1/tag
add wave -noupdate -expand -group inst -radix hexadecimal /cpu_tb/cache_l1/address_tag
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/address_line
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/address_word
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/ce_n
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/EA
add wave -noupdate -expand -group inst /cpu_tb/cache_l1/PE
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/CACHE_1[255]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[254]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[253]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[252]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[251]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[250]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[249]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[248]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[247]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[246]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[245]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[244]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[243]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[242]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[241]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[240]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[239]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[238]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[237]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[236]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[235]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[234]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[233]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[232]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[231]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[230]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[229]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[228]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[227]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[226]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[225]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[224]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[223]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[222]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[221]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[220]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[219]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[218]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[217]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[216]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[215]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[214]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[213]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[212]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[211]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[210]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[209]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[208]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[207]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[206]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[205]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[204]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[203]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[202]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[201]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[200]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[199]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[198]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[197]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[196]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[195]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[194]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[193]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[192]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[191]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[190]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[189]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[188]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[187]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[186]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[185]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[184]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[183]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[182]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[181]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[180]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[179]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[178]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[177]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[176]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[175]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[174]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[173]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[172]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[171]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[170]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[169]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[168]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[167]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[166]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[165]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[164]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[163]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[162]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[161]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[160]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[159]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[158]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[157]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[156]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[155]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[154]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[153]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[152]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[151]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[150]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[149]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[148]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[147]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[146]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[145]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[144]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[143]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[142]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[141]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[140]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[139]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[138]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[137]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[136]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[135]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[134]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[133]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[132]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[131]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[130]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[129]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[128]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[127]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[126]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[125]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[124]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[123]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[122]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[121]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[120]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[119]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[118]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[117]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[116]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[115]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[114]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[113]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[112]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[111]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[110]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[109]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[108]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[107]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[106]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[105]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[104]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[103]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[102]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[101]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[100]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[99]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[98]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[97]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[96]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[95]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[94]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[93]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[92]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[91]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[90]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[89]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[88]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[87]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[86]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[85]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[84]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[83]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[82]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[81]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[80]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[79]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[78]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[77]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[76]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[75]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[74]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[73]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[72]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[71]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[70]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[69]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[68]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[67]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[66]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[65]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[64]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[63]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[62]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[61]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[60]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[59]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[58]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[57]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[56]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[55]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[54]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[53]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[52]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[51]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[50]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[49]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[48]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[47]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[46]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[45]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[44]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[43]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[42]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[41]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[40]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[39]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[38]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[37]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[36]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[35]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[34]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[33]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[32]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/CACHE_1[0]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/CACHE_1[255]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[254]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[253]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[252]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[251]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[250]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[249]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[248]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[247]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[246]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[245]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[244]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[243]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[242]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[241]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[240]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[239]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[238]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[237]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[236]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[235]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[234]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[233]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[232]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[231]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[230]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[229]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[228]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[227]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[226]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[225]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[224]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[223]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[222]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[221]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[220]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[219]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[218]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[217]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[216]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[215]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[214]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[213]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[212]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[211]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[210]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[209]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[208]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[207]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[206]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[205]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[204]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[203]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[202]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[201]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[200]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[199]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[198]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[197]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[196]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[195]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[194]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[193]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[192]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[191]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[190]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[189]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[188]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[187]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[186]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[185]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[184]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[183]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[182]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[181]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[180]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[179]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[178]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[177]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[176]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[175]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[174]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[173]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[172]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[171]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[170]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[169]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[168]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[167]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[166]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[165]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[164]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[163]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[162]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[161]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[160]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[159]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[158]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[157]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[156]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[155]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[154]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[153]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[152]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[151]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[150]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[149]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[148]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[147]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[146]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[145]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[144]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[143]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[142]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[141]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[140]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[139]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[138]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[137]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[136]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[135]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[134]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[133]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[132]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[131]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[130]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[129]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[128]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[127]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[126]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[125]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[124]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[123]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[122]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[121]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[120]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[119]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[118]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[117]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[116]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[115]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[114]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[113]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[112]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[111]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[110]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[109]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[108]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[107]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[106]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[105]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[104]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[103]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[102]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[101]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[100]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[99]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[98]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[97]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[96]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[95]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[94]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[93]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[92]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[91]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[90]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[89]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[88]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[87]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[86]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[85]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[84]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[83]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[82]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[81]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[80]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[79]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[78]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[77]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[76]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[75]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[74]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[73]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[72]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[71]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[70]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[69]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[68]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[67]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[66]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[65]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[64]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[63]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[62]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[61]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[60]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[59]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[58]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[57]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[56]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[55]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[54]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[53]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[52]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[51]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[50]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[49]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[48]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[47]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[46]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[45]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[44]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[43]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[42]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[41]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[40]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[39]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[38]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[37]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[36]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[35]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[34]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[33]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[32]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/CACHE_1[0]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/CACHE_1
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_2
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_3
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_4
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_5
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_6
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_7
add wave -noupdate -expand -group inst -expand -group CACHE -radix hexadecimal /cpu_tb/cache_l1/CACHE_8
add wave -noupdate -expand -group inst -divider {Main Memory}
add wave -noupdate -expand -group inst /cpu_tb/reset
add wave -noupdate -expand -group inst /cpu_tb/reset_n
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/START_ADRESS
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/HOLD_CYLES
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/MEM_WIDHT
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/addr
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/main_memory_inst/addr_view[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/addr_view[0]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/main_memory_inst/addr_view[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/addr_view[0]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/main_memory_inst/addr_view
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/bw
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/cache_data
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/cache_data_out
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/CACHE_WIDTH
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/ce_n
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/clk
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/cache_read_full
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/data
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal /cpu_tb/cache_l1/main_memory_inst/data_out
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/fd
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/hold_o
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/count
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/count_cache
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/multiple_read
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/oe_n
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE -radix hexadecimal -childformat {{{/cpu_tb/cache_l1/main_memory_inst/RAM[0]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[1]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[2]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[3]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[4]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[5]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[6]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[7]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[8]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[9]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[10]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[11]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[12]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[13]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[14]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[15]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[16]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[17]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[18]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[19]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[20]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[21]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[22]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[23]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[24]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[25]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[26]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[27]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[28]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[29]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[30]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[31]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[32]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[33]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[34]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[35]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[36]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[37]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[38]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[39]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[40]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[41]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[42]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[43]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[44]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[45]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[46]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[47]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[48]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[49]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[50]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[51]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[52]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[53]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[54]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[55]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[56]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[57]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[58]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[59]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[60]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[61]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[62]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[63]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[64]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[65]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[66]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[67]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[68]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[69]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[70]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[71]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[72]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[73]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[74]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[75]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[76]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[77]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[78]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[79]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[80]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[81]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[82]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[83]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[84]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[85]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[86]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[87]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[88]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[89]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[90]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[91]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[92]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[93]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[94]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[95]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[96]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[97]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[98]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[99]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[100]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[101]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[102]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[103]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[104]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[105]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[106]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[107]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[108]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[109]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[110]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[111]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[112]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[113]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[114]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[115]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[116]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[117]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[118]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[119]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[120]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[121]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[122]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[123]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[124]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[125]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[126]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[127]} -radix hexadecimal} {{/cpu_tb/cache_l1/main_memory_inst/RAM[128]} -radix hexadecimal}} -subitemconfig {{/cpu_tb/cache_l1/main_memory_inst/RAM[0]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[1]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[2]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[3]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[4]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[5]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[6]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[7]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[8]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[9]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[10]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[11]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[12]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[13]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[14]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[15]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[16]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[17]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[18]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[19]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[20]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[21]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[22]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[23]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[24]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[25]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[26]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[27]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[28]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[29]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[30]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[31]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[32]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[33]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[34]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[35]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[36]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[37]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[38]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[39]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[40]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[41]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[42]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[43]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[44]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[45]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[46]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[47]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[48]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[49]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[50]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[51]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[52]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[53]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[54]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[55]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[56]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[57]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[58]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[59]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[60]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[61]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[62]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[63]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[64]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[65]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[66]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[67]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[68]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[69]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[70]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[71]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[72]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[73]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[74]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[75]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[76]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[77]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[78]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[79]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[80]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[81]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[82]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[83]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[84]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[85]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[86]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[87]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[88]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[89]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[90]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[91]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[92]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[93]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[94]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[95]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[96]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[97]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[98]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[99]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[100]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[101]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[102]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[103]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[104]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[105]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[106]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[107]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[108]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[109]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[110]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[111]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[112]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[113]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[114]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[115]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[116]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[117]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[118]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[119]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[120]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[121]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[122]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[123]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[124]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[125]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[126]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[127]} {-height 15 -radix hexadecimal} {/cpu_tb/cache_l1/main_memory_inst/RAM[128]} {-height 15 -radix hexadecimal}} /cpu_tb/cache_l1/main_memory_inst/RAM
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/reset_n
add wave -noupdate -expand -group inst -expand -group Main_Memory_CACHE /cpu_tb/cache_l1/main_memory_inst/we_n
add wave -noupdate -divider Everything_Else
add wave -noupdate -group data /cpu_tb/main_memory_data/HOLD_CYLES
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/MEM_WIDHT
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/RAM
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/START_ADRESS
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/addr
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/addr_view
add wave -noupdate -group data /cpu_tb/main_memory_data/bw
add wave -noupdate -group data /cpu_tb/main_memory_data/ce_n
add wave -noupdate -group data /cpu_tb/main_memory_data/clk
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/data
add wave -noupdate -group data -radix hexadecimal /cpu_tb/main_memory_data/data_out
add wave -noupdate -group data /cpu_tb/main_memory_data/fd
add wave -noupdate -group data /cpu_tb/main_memory_data/hold_o
add wave -noupdate -group data /cpu_tb/main_memory_data/multiple_read
add wave -noupdate -group data /cpu_tb/main_memory_data/oe_n
add wave -noupdate -group data /cpu_tb/main_memory_data/reset_n
add wave -noupdate -group data /cpu_tb/main_memory_data/we_n
add wave -noupdate -group cpu /cpu_tb/cpu/clock
add wave -noupdate -group cpu /cpu_tb/cpu/reset
add wave -noupdate -group cpu /cpu_tb/cpu/hold
add wave -noupdate -group cpu /cpu_tb/cpu/ce
add wave -noupdate -group cpu /cpu_tb/cpu/rw
add wave -noupdate -group cpu /cpu_tb/cpu/bw
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/i_address
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/d_address
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/instruction
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/data
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/IR
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/NPC
add wave -noupdate -group cpu -radix hexadecimal /cpu_tb/cpu/RESULT
add wave -noupdate -group cpu -expand /cpu_tb/cpu/uins
add wave -noupdate -group cpu /cpu_tb/cpu/inst_branch
add wave -noupdate -group cpu /cpu_tb/cpu/salta
add wave -noupdate -group cpu /cpu_tb/cpu/end_mul
add wave -noupdate -group cpu /cpu_tb/cpu/end_div
TreeUpdate [SetDefaultTree]
quietly WaveActivateNextPane
WaveRestoreCursors {{Cursor 1} {38172 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 262
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {293268 ps}
