<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4595" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4595{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4595{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4595{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4595{left:82px;bottom:959px;letter-spacing:-0.14px;}
#t5_4595{left:143px;bottom:959px;letter-spacing:-0.17px;}
#t6_4595{left:190px;bottom:959px;letter-spacing:-0.15px;}
#t7_4595{left:420px;bottom:959px;letter-spacing:-0.15px;}
#t8_4595{left:513px;bottom:959px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4595{left:513px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4595{left:513px;bottom:917px;letter-spacing:-0.13px;}
#tb_4595{left:513px;bottom:900px;letter-spacing:-0.15px;}
#tc_4595{left:82px;bottom:875px;letter-spacing:-0.16px;}
#td_4595{left:143px;bottom:875px;letter-spacing:-0.17px;}
#te_4595{left:190px;bottom:875px;letter-spacing:-0.15px;}
#tf_4595{left:420px;bottom:875px;letter-spacing:-0.15px;}
#tg_4595{left:513px;bottom:875px;letter-spacing:-0.11px;}
#th_4595{left:513px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_4595{left:83px;bottom:830px;letter-spacing:-0.15px;}
#tj_4595{left:143px;bottom:830px;letter-spacing:-0.17px;}
#tk_4595{left:190px;bottom:830px;letter-spacing:-0.16px;}
#tl_4595{left:420px;bottom:830px;letter-spacing:-0.14px;}
#tm_4595{left:513px;bottom:830px;letter-spacing:-0.12px;}
#tn_4595{left:513px;bottom:808px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#to_4595{left:82px;bottom:784px;letter-spacing:-0.16px;}
#tp_4595{left:143px;bottom:784px;letter-spacing:-0.17px;}
#tq_4595{left:190px;bottom:784px;letter-spacing:-0.16px;}
#tr_4595{left:420px;bottom:784px;letter-spacing:-0.15px;}
#ts_4595{left:513px;bottom:784px;letter-spacing:-0.11px;}
#tt_4595{left:190px;bottom:759px;letter-spacing:-0.14px;}
#tu_4595{left:513px;bottom:759px;letter-spacing:-0.14px;}
#tv_4595{left:190px;bottom:735px;letter-spacing:-0.21px;}
#tw_4595{left:513px;bottom:735px;letter-spacing:-0.12px;}
#tx_4595{left:513px;bottom:713px;letter-spacing:-0.12px;}
#ty_4595{left:513px;bottom:692px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tz_4595{left:546px;bottom:692px;letter-spacing:-0.11px;}
#t10_4595{left:546px;bottom:675px;letter-spacing:-0.11px;}
#t11_4595{left:513px;bottom:655px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#t12_4595{left:546px;bottom:655px;letter-spacing:-0.11px;}
#t13_4595{left:546px;bottom:639px;letter-spacing:-0.11px;}
#t14_4595{left:513px;bottom:619px;letter-spacing:-0.11px;}
#t15_4595{left:513px;bottom:602px;letter-spacing:-0.12px;}
#t16_4595{left:513px;bottom:585px;letter-spacing:-0.12px;}
#t17_4595{left:190px;bottom:561px;letter-spacing:-0.14px;}
#t18_4595{left:513px;bottom:561px;letter-spacing:-0.14px;}
#t19_4595{left:82px;bottom:536px;letter-spacing:-0.15px;}
#t1a_4595{left:143px;bottom:536px;letter-spacing:-0.18px;}
#t1b_4595{left:190px;bottom:536px;letter-spacing:-0.14px;}
#t1c_4595{left:513px;bottom:536px;letter-spacing:-0.11px;}
#t1d_4595{left:513px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1e_4595{left:513px;bottom:498px;letter-spacing:-0.11px;}
#t1f_4595{left:190px;bottom:474px;}
#t1g_4595{left:513px;bottom:474px;letter-spacing:-0.12px;}
#t1h_4595{left:513px;bottom:452px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4595{left:190px;bottom:428px;letter-spacing:-0.11px;}
#t1j_4595{left:513px;bottom:428px;letter-spacing:-0.14px;}
#t1k_4595{left:190px;bottom:403px;}
#t1l_4595{left:420px;bottom:403px;letter-spacing:-0.15px;}
#t1m_4595{left:513px;bottom:403px;letter-spacing:-0.11px;}
#t1n_4595{left:513px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_4595{left:190px;bottom:357px;letter-spacing:-0.11px;}
#t1p_4595{left:513px;bottom:357px;letter-spacing:-0.14px;}
#t1q_4595{left:190px;bottom:333px;}
#t1r_4595{left:420px;bottom:333px;letter-spacing:-0.14px;}
#t1s_4595{left:513px;bottom:333px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_4595{left:513px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_4595{left:190px;bottom:287px;}
#t1v_4595{left:513px;bottom:287px;letter-spacing:-0.14px;}
#t1w_4595{left:190px;bottom:263px;}
#t1x_4595{left:513px;bottom:263px;letter-spacing:-0.12px;}
#t1y_4595{left:513px;bottom:241px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1z_4595{left:513px;bottom:224px;letter-spacing:-0.11px;}
#t20_4595{left:513px;bottom:208px;letter-spacing:-0.12px;}
#t21_4595{left:513px;bottom:186px;letter-spacing:-0.12px;}
#t22_4595{left:513px;bottom:169px;letter-spacing:-0.12px;}
#t23_4595{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t24_4595{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t25_4595{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t26_4595{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t27_4595{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t28_4595{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t29_4595{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t2a_4595{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2b_4595{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t2c_4595{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_4595{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4595{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4595{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4595{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4595{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4595" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4595Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4595" style="-webkit-user-select: none;"><object width="935" height="1210" data="4595/4595.svg" type="image/svg+xml" id="pdf4595" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4595" class="t s1_4595">Vol. 4 </span><span id="t2_4595" class="t s1_4595">2-73 </span>
<span id="t3_4595" class="t s2_4595">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4595" class="t s3_4595">19AH </span><span id="t5_4595" class="t s3_4595">410 </span><span id="t6_4595" class="t s3_4595">IA32_CLOCK_MODULATION </span><span id="t7_4595" class="t s3_4595">Unique </span><span id="t8_4595" class="t s3_4595">Clock Modulation (R/W) </span>
<span id="t9_4595" class="t s3_4595">See Table 2-2. </span>
<span id="ta_4595" class="t s3_4595">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="tb_4595" class="t s3_4595">IA32_THERM_CONTROL MSR. </span>
<span id="tc_4595" class="t s3_4595">19BH </span><span id="td_4595" class="t s3_4595">411 </span><span id="te_4595" class="t s3_4595">IA32_THERM_INTERRUPT </span><span id="tf_4595" class="t s3_4595">Unique </span><span id="tg_4595" class="t s3_4595">Thermal Interrupt Control (R/W) </span>
<span id="th_4595" class="t s3_4595">See Table 2-2. </span>
<span id="ti_4595" class="t s3_4595">19CH </span><span id="tj_4595" class="t s3_4595">412 </span><span id="tk_4595" class="t s3_4595">IA32_THERM_STATUS </span><span id="tl_4595" class="t s3_4595">Unique </span><span id="tm_4595" class="t s3_4595">Thermal Monitor Status (R/W) </span>
<span id="tn_4595" class="t s3_4595">See Table 2-2. </span>
<span id="to_4595" class="t s3_4595">19DH </span><span id="tp_4595" class="t s3_4595">413 </span><span id="tq_4595" class="t s3_4595">MSR_THERM2_CTL </span><span id="tr_4595" class="t s3_4595">Unique </span><span id="ts_4595" class="t s3_4595">Thermal Monitor 2 Control </span>
<span id="tt_4595" class="t s3_4595">15:0 </span><span id="tu_4595" class="t s3_4595">Reserved </span>
<span id="tv_4595" class="t s3_4595">16 </span><span id="tw_4595" class="t s3_4595">TM_SELECT (R/W) </span>
<span id="tx_4595" class="t s3_4595">Mode of automatic thermal monitor: </span>
<span id="ty_4595" class="t s3_4595">0 = </span><span id="tz_4595" class="t s3_4595">Thermal Monitor 1 (thermally-initiated on-die </span>
<span id="t10_4595" class="t s3_4595">modulation of the stop-clock duty cycle). </span>
<span id="t11_4595" class="t s3_4595">1 = </span><span id="t12_4595" class="t s3_4595">Thermal Monitor 2 (thermally-initiated frequency </span>
<span id="t13_4595" class="t s3_4595">transitions). </span>
<span id="t14_4595" class="t s3_4595">If bit 3 of the IA32_MISC_ENABLE register is cleared, </span>
<span id="t15_4595" class="t s3_4595">TM_SELECT has no effect. Neither TM1 nor TM2 are </span>
<span id="t16_4595" class="t s3_4595">enabled. </span>
<span id="t17_4595" class="t s3_4595">63:16 </span><span id="t18_4595" class="t s3_4595">Reserved </span>
<span id="t19_4595" class="t s3_4595">1A0H </span><span id="t1a_4595" class="t s3_4595">416 </span><span id="t1b_4595" class="t s3_4595">IA32_MISC_ENABLE </span><span id="t1c_4595" class="t s3_4595">Enable Misc. Processor Features (R/W) </span>
<span id="t1d_4595" class="t s3_4595">Allows a variety of processor functions to be enabled and </span>
<span id="t1e_4595" class="t s3_4595">disabled. </span>
<span id="t1f_4595" class="t s3_4595">0 </span><span id="t1g_4595" class="t s3_4595">Fast-Strings Enable </span>
<span id="t1h_4595" class="t s3_4595">See Table 2-2. </span>
<span id="t1i_4595" class="t s3_4595">2:1 </span><span id="t1j_4595" class="t s3_4595">Reserved </span>
<span id="t1k_4595" class="t s3_4595">3 </span><span id="t1l_4595" class="t s3_4595">Unique </span><span id="t1m_4595" class="t s3_4595">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t1n_4595" class="t s3_4595">See Table 2-2. </span>
<span id="t1o_4595" class="t s3_4595">6:4 </span><span id="t1p_4595" class="t s3_4595">Reserved </span>
<span id="t1q_4595" class="t s3_4595">7 </span><span id="t1r_4595" class="t s3_4595">Shared </span><span id="t1s_4595" class="t s3_4595">Performance Monitoring Available (R) </span>
<span id="t1t_4595" class="t s3_4595">See Table 2-2. </span>
<span id="t1u_4595" class="t s3_4595">8 </span><span id="t1v_4595" class="t s3_4595">Reserved </span>
<span id="t1w_4595" class="t s3_4595">9 </span><span id="t1x_4595" class="t s3_4595">Hardware Prefetcher Disable (R/W) </span>
<span id="t1y_4595" class="t s3_4595">When set, disables the hardware prefetcher operation on </span>
<span id="t1z_4595" class="t s3_4595">streams of data. When clear (default), enables the </span>
<span id="t20_4595" class="t s3_4595">prefetch queue. </span>
<span id="t21_4595" class="t s3_4595">Disabling of the hardware prefetcher may impact </span>
<span id="t22_4595" class="t s3_4595">processor performance. </span>
<span id="t23_4595" class="t s4_4595">Table 2-3. </span><span id="t24_4595" class="t s4_4595">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t25_4595" class="t s5_4595">Register </span>
<span id="t26_4595" class="t s5_4595">Address </span><span id="t27_4595" class="t s5_4595">Register Name / Bit Fields </span>
<span id="t28_4595" class="t s5_4595">Shared/ </span>
<span id="t29_4595" class="t s5_4595">Unique </span><span id="t2a_4595" class="t s5_4595">Bit Description </span>
<span id="t2b_4595" class="t s5_4595">Hex </span><span id="t2c_4595" class="t s5_4595">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
