# Parallel Arithmetic Unit (PAU) 

**Report:** [ECE242_Final_Report.pdf](./ECE242_Final_Report.pdf)  
**Course:** Digital Systems Testing and Testable Design (ECE 242)  
**Title:** Design, Verification, and Testing of a Parallel Arithmetic Unit  
**Author:** Saachi Jaiswal ‚Ä¢ **Advisor:** Dr. Reza Raeisi ‚Ä¢ **Date:** May 2024

## üìñ Summary
Combinational **Parallel Arithmetic Unit (PAU)** that performs **multiplication + addition in parallel** (no MAC-style sequencing). Verified in **ModelSim**, synthesized with **Synopsys Design Compiler** (NanGate 45nm), then **post-synthesis simulation** and **ATPG with Synopsys TetraMAX** for stuck-at fault coverage.  [oai_citation:2‚Ä°Saachi_242_Final_Report.pdf](file-service://file-QHCw6qqnLN2T5k5FMBRPVm)

## üìÇ Structure
- `verilog/` ‚Äî RTL & testbench  
  - `Multiplier.v`, `Adder.v`, `p_unit.v`, `tb_p_unit.v`
- `modelsim/` ‚Äî project/run scripts and wave configs (optional)
- `synthesis_dc/` ‚Äî DC scripts & reports (`.vg`, `.area`, `.pow`, `.timing`)
- `post_synth_sim/` ‚Äî gate-level sim files + libraries
- `tetramax_atpg/` ‚Äî TetraMAX TCL, logs, and generated **test patterns**
- `figures/` ‚Äî waveform screenshots & schematic views
- `ECE242_Final_Report.pdf` ‚Äî full write-up

## üõ†Ô∏è Tools
ModelSim 10.5b ‚Ä¢ Synopsys DC / Design Vision ‚Ä¢ Synopsys TetraMAX ‚Ä¢ NanGate 45nm OCL.  [oai_citation:3‚Ä°Saachi_242_Final_Report.pdf](file-service://file-QHCw6qqnLN2T5k5FMBRPVm)
