// Seed: 516887399
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign module_2.id_3 = 0;
  wire id_6;
  id_7(
      id_3, -1
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
endmodule
program module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8
);
  always
    if (1) begin : LABEL_0
      id_6 = 1'h0;
    end
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
