Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  4 03:58:50 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matrixmul_1D_rev2_control_sets_placed.rpt
| Design       : matrixmul_1D_rev2
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            7 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            6 |
| Yes          | No                    | No                     |              40 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------+------------------+------------------+----------------+
| Clock Signal |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------+------------------+------------------+----------------+
|  ap_clk      | AB_ce0            |                  |                2 |             10 |
|  ap_clk      | AB_we0            | j7_reg_2380      |                1 |             10 |
|  ap_clk      | ap_CS_fsm_state11 |                  |                1 |             10 |
|  ap_clk      | ap_CS_fsm_state14 | k_reg_2620       |                2 |             10 |
|  ap_clk      | ap_CS_fsm_state10 |                  |                1 |             10 |
|  ap_clk      | ap_NS_fsm1        | ap_NS_fsm11_out  |                1 |             10 |
|  ap_clk      | tmp_8_reg_5641    |                  |                1 |             10 |
|  ap_clk      | invdar_reg_1580   | invdar_reg_158   |                4 |             20 |
|  ap_clk      | invdar1_reg_1690  | ap_NS_fsm15_out  |                4 |             20 |
|  ap_clk      |                   | ap_rst           |                6 |             28 |
|  ap_clk      |                   |                  |                9 |             52 |
+--------------+-------------------+------------------+------------------+----------------+


