Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 23 00:16:03 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesign_wrapper_timing_summary_routed.rpt -pb BlockDesign_wrapper_timing_summary_routed.pb -rpx BlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesign_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BlockDesign_i/digilent_jstk2_0/U0/btn_jstk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BlockDesign_i/digilent_jstk2_0/U0/btn_trigger_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.575        0.000                      0                 2340        0.074        0.000                      0                 2300        3.000        0.000                       0                  1130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_BlockDesign_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_BlockDesign_clk_wiz_0_0  {0.000 22.143}     44.286          22.581          
  clkfbout_BlockDesign_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_BlockDesign_clk_wiz_0_0        4.575        0.000                      0                 1401        0.119        0.000                      0                 1401        4.020        0.000                       0                   722  
  clk_out2_BlockDesign_clk_wiz_0_0       38.870        0.000                      0                  857        0.074        0.000                      0                  857       21.163        0.000                       0                   404  
  clkfbout_BlockDesign_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_BlockDesign_clk_wiz_0_0  clk_out1_BlockDesign_clk_wiz_0_0       42.903        0.000                      0                   20                                                                        
clk_out1_BlockDesign_clk_wiz_0_0  clk_out2_BlockDesign_clk_wiz_0_0        8.629        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_BlockDesign_clk_wiz_0_0  clk_out1_BlockDesign_clk_wiz_0_0        6.254        0.000                      0                   42        0.340        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_BlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.828ns (15.533%)  route 4.502ns (84.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.525     3.808    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.932 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[16]_i_2/O
                         net (fo=1, routed)           0.490     4.422    BlockDesign_i/VolumeController_0/U0/data0_in[16]
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.124     4.546 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     4.546    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[16]_i_1_n_0
    SLICE_X28Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.597     8.602    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X28Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[16]/C
                         clock pessimism              0.571     9.172    
                         clock uncertainty           -0.083     9.090    
    SLICE_X28Y122        FDRE (Setup_fdre_C_D)        0.031     9.121    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.828ns (15.512%)  route 4.510ns (84.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.529     3.813    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I1_O)        0.124     3.937 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[12]_i_2/O
                         net (fo=1, routed)           0.493     4.429    BlockDesign_i/VolumeController_0/U0/data0_in[12]
    SLICE_X26Y123        LUT5 (Prop_lut5_I1_O)        0.124     4.553 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     4.553    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[12]_i_1_n_0
    SLICE_X26Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.597     8.602    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X26Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[12]/C
                         clock pessimism              0.585     9.186    
                         clock uncertainty           -0.083     9.104    
    SLICE_X26Y123        FDRE (Setup_fdre_C_D)        0.029     9.133    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.828ns (15.653%)  route 4.462ns (84.347%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.224     3.507    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[6]_i_2/O
                         net (fo=1, routed)           0.750     4.381    BlockDesign_i/VolumeController_0/U0/data0_in[6]
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124     4.505 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     4.505    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X25Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.602     8.607    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X25Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[6]/C
                         clock pessimism              0.585     9.191    
                         clock uncertainty           -0.083     9.109    
    SLICE_X25Y118        FDRE (Setup_fdre_C_D)        0.029     9.138    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.828ns (15.711%)  route 4.442ns (84.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.509     3.792    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X24Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.916 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[14]_i_2/O
                         net (fo=1, routed)           0.445     4.362    BlockDesign_i/VolumeController_0/U0/data0_in[14]
    SLICE_X24Y123        LUT5 (Prop_lut5_I1_O)        0.124     4.486 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     4.486    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[14]_i_1_n_0
    SLICE_X24Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.597     8.602    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X24Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[14]/C
                         clock pessimism              0.585     9.186    
                         clock uncertainty           -0.083     9.104    
    SLICE_X24Y123        FDRE (Setup_fdre_C_D)        0.029     9.133    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.828ns (15.842%)  route 4.399ns (84.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 f  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          0.832     3.116    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X18Y121        LUT5 (Prop_lut5_I0_O)        0.124     3.240 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_3/O
                         net (fo=25, routed)          1.079     4.318    BlockDesign_i/VolumeController_0/U0/data1
    SLICE_X26Y123        LUT6 (Prop_lut6_I1_O)        0.124     4.442 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_2/O
                         net (fo=1, routed)           0.000     4.442    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_2_n_0
    SLICE_X26Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.597     8.602    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X26Y123        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[23]/C
                         clock pessimism              0.585     9.186    
                         clock uncertainty           -0.083     9.104    
    SLICE_X26Y123        FDRE (Setup_fdre_C_D)        0.031     9.135    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.828ns (15.942%)  route 4.366ns (84.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.388     3.672    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.796 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[20]_i_2/O
                         net (fo=1, routed)           0.490     4.285    BlockDesign_i/VolumeController_0/U0/data0_in[20]
    SLICE_X26Y122        LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     4.409    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[20]_i_1_n_0
    SLICE_X26Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.598     8.603    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X26Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[20]/C
                         clock pessimism              0.585     9.187    
                         clock uncertainty           -0.083     9.105    
    SLICE_X26Y122        FDRE (Setup_fdre_C_D)        0.031     9.136    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/data_R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.828ns (16.050%)  route 4.331ns (83.950%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 f  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          0.832     3.116    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X18Y121        LUT5 (Prop_lut5_I0_O)        0.124     3.240 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_3/O
                         net (fo=25, routed)          1.011     4.250    BlockDesign_i/VolumeController_0/U0/data1
    SLICE_X27Y122        LUT5 (Prop_lut5_I1_O)        0.124     4.374 r  BlockDesign_i/VolumeController_0/U0/data_R[16]_i_1/O
                         net (fo=1, routed)           0.000     4.374    BlockDesign_i/VolumeController_0/U0/in9[16]
    SLICE_X27Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/data_R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.598     8.603    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/data_R_reg[16]/C
                         clock pessimism              0.585     9.187    
                         clock uncertainty           -0.083     9.105    
    SLICE_X27Y122        FDRE (Setup_fdre_C_D)        0.031     9.136    BlockDesign_i/VolumeController_0/U0/data_R_reg[16]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.828ns (16.107%)  route 4.313ns (83.893%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 f  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          1.392     3.675    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I1_O)        0.124     3.799 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[17]_i_2/O
                         net (fo=1, routed)           0.433     4.232    BlockDesign_i/VolumeController_0/U0/data0_in[17]
    SLICE_X27Y121        LUT5 (Prop_lut5_I1_O)        0.124     4.356 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     4.356    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[17]_i_1_n_0
    SLICE_X27Y121        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.600     8.605    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y121        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[17]/C
                         clock pessimism              0.585     9.189    
                         clock uncertainty           -0.083     9.107    
    SLICE_X27Y121        FDRE (Setup_fdre_C_D)        0.029     9.136    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.087ns (21.155%)  route 4.051ns (78.845%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.366 r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[1]/Q
                         net (fo=60, routed)          1.932     1.566    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[1]
    SLICE_X19Y122        LUT6 (Prop_lut6_I1_O)        0.296     1.862 f  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_19/O
                         net (fo=1, routed)           0.433     2.296    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_19_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_9/O
                         net (fo=24, routed)          1.264     3.684    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_9_n_0
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[3]_i_2/O
                         net (fo=1, routed)           0.422     4.230    BlockDesign_i/VolumeController_0/U0/data0_in[3]
    SLICE_X24Y119        LUT5 (Prop_lut5_I1_O)        0.124     4.354 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     4.354    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[3]_i_1_n_0
    SLICE_X24Y119        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.601     8.606    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X24Y119        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[3]/C
                         clock pessimism              0.585     9.190    
                         clock uncertainty           -0.083     9.108    
    SLICE_X24Y119        FDRE (Setup_fdre_C_D)        0.029     9.137    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/VolumeController_0/U0/data_R_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.828ns (16.181%)  route 4.289ns (83.820%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.727    -0.785    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y118        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  BlockDesign_i/VolumeController_0/U0/vol_N_reg[0]/Q
                         net (fo=59, routed)          2.488     2.159    BlockDesign_i/VolumeController_0/U0/vol_N_reg_n_0_[0]
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.124     2.283 f  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5/O
                         net (fo=24, routed)          0.832     3.116    BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_5_n_0
    SLICE_X18Y121        LUT5 (Prop_lut5_I0_O)        0.124     3.240 r  BlockDesign_i/VolumeController_0/U0/M_AXIS_TDATA[23]_i_3/O
                         net (fo=25, routed)          0.969     4.209    BlockDesign_i/VolumeController_0/U0/data1
    SLICE_X27Y122        LUT5 (Prop_lut5_I1_O)        0.124     4.333 r  BlockDesign_i/VolumeController_0/U0/data_R[17]_i_1/O
                         net (fo=1, routed)           0.000     4.333    BlockDesign_i/VolumeController_0/U0/in9[17]
    SLICE_X27Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/data_R_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.598     8.603    BlockDesign_i/VolumeController_0/U0/aclk
    SLICE_X27Y122        FDRE                                         r  BlockDesign_i/VolumeController_0/U0/data_R_reg[17]/C
                         clock pessimism              0.585     9.187    
                         clock uncertainty           -0.083     9.105    
    SLICE_X27Y122        FDRE (Setup_fdre_C_D)        0.031     9.136    BlockDesign_i/VolumeController_0/U0/data_R_reg[17]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.673    -0.508    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.311    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.947    -0.742    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.078    -0.430    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.672    -0.509    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.312    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.946    -0.743    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.234    -0.509    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.078    -0.431    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.673    -0.508    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.311    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.947    -0.742    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.076    -0.432    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.672    -0.509    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.312    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.946    -0.743    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.234    -0.509    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.076    -0.433    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.673    -0.508    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.311    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.947    -0.742    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.075    -0.433    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.672    -0.509    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.312    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.946    -0.743    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.234    -0.509    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.075    -0.434    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.644    -0.537    BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X23Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.340    BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X23Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.918    -0.771    BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X23Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.537    
    SLICE_X23Y109        FDRE (Hold_fdre_C_D)         0.075    -0.462    BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.059    -0.339    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X16Y113        FDRE (Hold_fdre_C_D)         0.076    -0.463    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.059    -0.339    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X16Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X16Y114        FDRE (Hold_fdre_C_D)         0.076    -0.463    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.062    -0.336    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X16Y113        FDRE (Hold_fdre_C_D)         0.078    -0.461    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    BlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y110    BlockDesign_i/Debouncer_0/U0/counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y111    BlockDesign_i/Debouncer_0/U0/counter_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y112    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_C/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X27Y112    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_P/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y115     BlockDesign_i/MobileMean_0/U0/SUM_TOTAL_R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y117     BlockDesign_i/MobileMean_0/U0/SUM_TOTAL_R_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y118     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][12]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y118     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][13]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y118     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][15]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y118     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][16]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y120     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][17]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y120     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][18]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y120     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][19]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y120     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][21]_srl31/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y109    BlockDesign_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][10]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][10]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][14]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y115     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][1]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][20]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][22]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][23]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y115     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][2]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y115     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][3]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y115     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][6]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y117     BlockDesign_i/MobileMean_0/U0/mem_L_reg[30][7]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesign_clk_wiz_0_0
  To Clock:  clk_out2_BlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.870ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.250ns (25.628%)  route 3.627ns (74.371%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 42.936 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.190 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/Q
                         net (fo=8, routed)           0.841     0.652    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.776 f  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           1.170     1.946    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X11Y115        LUT4 (Prop_lut4_I3_O)        0.152     2.098 f  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_3/O
                         net (fo=1, routed)           0.812     2.910    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_3_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I1_O)        0.332     3.242 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1/O
                         net (fo=2, routed)           0.160     3.401    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_1
    SLICE_X11Y114        LUT4 (Prop_lut4_I1_O)        0.124     3.525 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.645     4.170    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB36_X0Y23         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.645    42.936    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.571    43.506    
                         clock uncertainty           -0.107    43.400    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    43.040    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         43.040    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 38.870    

Slack (MET) :             39.666ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.126ns (25.951%)  route 3.213ns (74.049%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 42.900 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.190 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]/Q
                         net (fo=8, routed)           0.841     0.652    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[5]
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.776 f  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           1.170     1.946    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X11Y115        LUT4 (Prop_lut4_I3_O)        0.152     2.098 f  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_3/O
                         net (fo=1, routed)           0.812     2.910    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_3_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I1_O)        0.332     3.242 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1/O
                         net (fo=2, routed)           0.390     3.631    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.610    42.900    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X11Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/C
                         clock pessimism              0.571    43.471    
                         clock uncertainty           -0.107    43.364    
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)       -0.067    43.297    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg
  -------------------------------------------------------------------
                         required time                         43.297    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                 39.666    

Slack (MET) :             39.703ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.897ns (20.395%)  route 3.501ns (79.605%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 42.898 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.965     3.567    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X15Y116        LUT3 (Prop_lut3_I1_O)        0.124     3.691 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[12]_i_1/O
                         net (fo=1, routed)           0.000     3.691    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[12]
    SLICE_X15Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.608    42.898    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X15Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/C
                         clock pessimism              0.571    43.469    
                         clock uncertainty           -0.107    43.362    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)        0.031    43.393    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         43.393    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                 39.703    

Slack (MET) :             39.719ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.925ns (20.898%)  route 3.501ns (79.102%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 42.898 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.965     3.567    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X15Y116        LUT3 (Prop_lut3_I1_O)        0.152     3.719 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     3.719    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[13]
    SLICE_X15Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.608    42.898    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X15Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.571    43.469    
                         clock uncertainty           -0.107    43.362    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)        0.075    43.437    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         43.437    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 39.719    

Slack (MET) :             39.735ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.897ns (20.561%)  route 3.466ns (79.439%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 42.897 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.929     3.531    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X16Y116        LUT3 (Prop_lut3_I1_O)        0.124     3.655 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000     3.655    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[16]
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.607    42.897    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.571    43.468    
                         clock uncertainty           -0.107    43.361    
    SLICE_X16Y116        FDRE (Setup_fdre_C_D)        0.029    43.390    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         43.390    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 39.735    

Slack (MET) :             39.744ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.897ns (20.595%)  route 3.458ns (79.405%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 42.897 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.922     3.524    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X16Y116        LUT3 (Prop_lut3_I1_O)        0.124     3.648 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[18]_i_1/O
                         net (fo=1, routed)           0.000     3.648    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[18]
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.607    42.897    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/C
                         clock pessimism              0.571    43.468    
                         clock uncertainty           -0.107    43.361    
    SLICE_X16Y116        FDRE (Setup_fdre_C_D)        0.031    43.392    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         43.392    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 39.744    

Slack (MET) :             39.753ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.925ns (21.067%)  route 3.466ns (78.933%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 42.897 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.929     3.531    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X16Y116        LUT3 (Prop_lut3_I1_O)        0.152     3.683 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000     3.683    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[17]
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.607    42.897    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.571    43.468    
                         clock uncertainty           -0.107    43.361    
    SLICE_X16Y116        FDRE (Setup_fdre_C_D)        0.075    43.436    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         43.436    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                 39.753    

Slack (MET) :             39.760ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.925ns (21.102%)  route 3.458ns (78.898%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 42.897 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.804    -0.708    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X2Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.536     1.307    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X9Y115         LUT4 (Prop_lut4_I0_O)        0.295     1.602 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          1.922     3.524    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X16Y116        LUT3 (Prop_lut3_I1_O)        0.152     3.676 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000     3.676    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/p_1_in[19]
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.607    42.897    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X16Y116        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.571    43.468    
                         clock uncertainty           -0.107    43.361    
    SLICE_X16Y116        FDRE (Setup_fdre_C_D)        0.075    43.436    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         43.436    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 39.760    

Slack (MET) :             39.774ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.671ns (18.307%)  route 2.994ns (81.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 42.943 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.740    -0.772    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X10Y108        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.254 f  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.459     1.205    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X6Y109         LUT4 (Prop_lut4_I0_O)        0.153     1.358 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.536     2.894    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.653    42.943    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571    43.514    
                         clock uncertainty           -0.107    43.407    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.739    42.668    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         42.668    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 39.774    

Slack (MET) :             39.774ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@44.286ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.671ns (18.307%)  route 2.994ns (81.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 42.943 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.740    -0.772    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X10Y108        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.254 f  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.459     1.205    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X6Y109         LUT4 (Prop_lut4_I0_O)        0.153     1.358 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.536     2.894    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.653    42.943    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571    43.514    
                         clock uncertainty           -0.107    43.407    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.739    42.668    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         42.668    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 39.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.523%)  route 0.241ns (56.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y113         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.136    -0.262    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/rx_data_l[17]
    SLICE_X9Y112         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_fifo_i_7/O
                         net (fo=1, routed)           0.105    -0.112    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.959    -0.731    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y22         RAMB36E1                                     r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296    -0.185    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.342    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X17Y113        FDRE (Hold_fdre_C_D)         0.078    -0.461    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.342    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.915    -0.774    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.078    -0.461    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.674    -0.507    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.310    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.949    -0.740    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.233    -0.507    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.078    -0.429    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.342    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X17Y113        FDRE (Hold_fdre_C_D)         0.076    -0.463    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.342    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.915    -0.774    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.076    -0.463    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.674    -0.507    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.310    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.949    -0.740    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.233    -0.507    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.076    -0.431    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.342    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.914    -0.775    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X17Y113        FDRE (Hold_fdre_C_D)         0.075    -0.464    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.674    -0.507    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.310    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.949    -0.740    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.233    -0.507    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.075    -0.432    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out2_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.674    -0.507    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y108         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.310    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X1Y108         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out2_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.949    -0.740    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y108         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.233    -0.507    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.075    -0.432    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 22.143 }
Period(ns):         44.286
Sources:            { BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y23     BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y22     BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         44.286      42.131     BUFGCTRL_X0Y0    BlockDesign_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.286      43.037     MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X13Y115    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X13Y115    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X13Y115    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X13Y115    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.286      169.074    MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y117     BlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y117     BlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X16Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X16Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X15Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X15Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X17Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X17Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_reg[18]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y117     BlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y117     BlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X11Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X16Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X16Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X15Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X15Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X10Y115    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X17Y116    BlockDesign_i/axis_dual_i2s_1/inst/axis_dual_i2s_inst/tx_data_r_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_BlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    BlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_BlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.903ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.903ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.922%)  route 0.636ns (57.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.114    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.269    44.017    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.017    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 42.903    

Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.120ns  (logic 0.478ns (42.686%)  route 0.642ns (57.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.642     1.120    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.218    44.068    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         44.068    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             42.972ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.050ns  (logic 0.478ns (45.529%)  route 0.572ns (54.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.572     1.050    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.264    44.022    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         44.022    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 42.972    

Slack (MET) :             42.989ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.702%)  route 0.610ns (59.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.029    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X16Y112        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X16Y112        FDRE (Setup_fdre_C_D)       -0.268    44.018    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         44.018    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 42.989    

Slack (MET) :             43.012ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.724%)  route 0.585ns (58.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X16Y113        FDRE (Setup_fdre_C_D)       -0.270    44.016    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 43.012    

Slack (MET) :             43.025ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.208%)  route 0.574ns (57.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.574     0.993    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X4Y111         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.268    44.018    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         44.018    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                 43.025    

Slack (MET) :             43.040ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (45.019%)  route 0.633ns (54.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.633     1.151    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.095    44.191    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 43.040    

Slack (MET) :             43.072ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.199%)  route 0.603ns (53.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.603     1.121    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.093    44.193    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 43.072    

Slack (MET) :             43.090ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.334%)  route 0.647ns (58.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.647     1.103    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y114        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X16Y114        FDRE (Setup_fdre_C_D)       -0.093    44.193    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 43.090    

Slack (MET) :             43.098ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.325%)  route 0.577ns (52.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.095    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X16Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X16Y113        FDRE (Setup_fdre_C_D)       -0.093    44.193    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 43.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesign_clk_wiz_0_0
  To Clock:  clk_out2_BlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.105ns  (logic 0.478ns (43.276%)  route 0.627ns (56.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.627     1.105    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)       -0.266     9.734    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.190%)  route 0.580ns (54.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.580     1.058    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.265     9.735    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.977%)  route 0.629ns (60.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.629     1.048    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X15Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)       -0.264     9.736    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.318%)  route 0.620ns (59.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.620     1.039    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y113        FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y113        FDRE (Setup_fdre_C_D)       -0.220     9.780    BlockDesign_i/axis_dual_i2s_1/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.046%)  route 0.607ns (53.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.607     1.125    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.095     9.905    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.667%)  route 0.592ns (53.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.592     1.110    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)       -0.093     9.907    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  8.797    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.234%)  route 0.627ns (54.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.627     1.145    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X2Y108         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.045     9.955    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.042%)  route 0.440ns (47.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y108         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)       -0.266     9.734    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.614%)  route 0.570ns (52.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.570     1.088    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)       -0.095     9.905    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.212%)  route 0.437ns (47.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110                                      0.000     0.000 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.915    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y109         FDRE                                         r  BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)       -0.264     9.736    BlockDesign_i/axis_dual_i2s_1/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  8.821    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_BlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_BlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.664%)  route 2.484ns (80.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.518     1.198    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X33Y111        LUT2 (Prop_lut2_I0_O)        0.152     1.350 f  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.966     2.316    BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X34Y111        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.605     8.610    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X34Y111        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_C/C
                         clock pessimism              0.571     9.180    
                         clock uncertainty           -0.083     9.098    
    SLICE_X34Y111        FDCE (Recov_fdce_C_CLR)     -0.527     8.571    BlockDesign_i/Debouncer_1/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.608ns (24.108%)  route 1.914ns (75.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.732    -0.780    <hidden>
    SLICE_X28Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.324 r  <hidden>
                         net (fo=4, routed)           1.105     0.781    BlockDesign_i/Debouncer_0/U0/input_signal
    SLICE_X27Y112        LUT2 (Prop_lut2_I1_O)        0.152     0.933 f  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.809     1.742    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X26Y112        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.608     8.613    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X26Y112        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.083     9.101    
    SLICE_X26Y112        FDCE (Recov_fdce_C_CLR)     -0.607     8.494    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.580ns (23.231%)  route 1.917ns (76.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.518     1.198    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X33Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.322 f  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.399     1.721    BlockDesign_i/Debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X33Y111        FDPE                                         f  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X33Y111        FDPE                                         r  BlockDesign_i/Debouncer_1/U0/debounced_int_reg_P/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X33Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.740    BlockDesign_i/Debouncer_1/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.828%)  route 1.733ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.733     1.414    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y109        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y109        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[1]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.828%)  route 1.733ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.733     1.414    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y109        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y109        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[2]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.828%)  route 1.733ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.733     1.414    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y109        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y109        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[3]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.828%)  route 1.733ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.733     1.414    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y109        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y109        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[4]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.082%)  route 1.644ns (73.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.732    -0.780    <hidden>
    SLICE_X28Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.324 f  <hidden>
                         net (fo=4, routed)           1.105     0.781    BlockDesign_i/Debouncer_0/U0/input_signal
    SLICE_X27Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.905 f  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.539     1.444    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X27Y112        FDPE                                         f  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.608     8.613    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y112        FDPE                                         r  BlockDesign_i/Debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.083     9.101    
    SLICE_X27Y112        FDPE (Recov_fdpe_C_PRE)     -0.359     8.742    BlockDesign_i/Debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.172%)  route 1.601ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.601     1.281    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y110        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y110        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[5]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_1/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.172%)  route 1.601ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.736    -0.776    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          1.601     1.281    BlockDesign_i/Debouncer_1/U0/reset
    SLICE_X35Y110        FDCE                                         f  BlockDesign_i/Debouncer_1/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         1.606     8.611    BlockDesign_i/Debouncer_1/U0/clk
    SLICE_X35Y110        FDCE                                         r  BlockDesign_i/Debouncer_1/U0/counter_reg[6]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.083     9.099    
    SLICE_X35Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.694    BlockDesign_i/Debouncer_1/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  7.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.443%)  route 0.123ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.123    -0.274    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y109        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.917    -0.772    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y109        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[1]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    BlockDesign_i/Debouncer_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.443%)  route 0.123ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.123    -0.274    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y109        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.917    -0.772    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y109        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[2]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    BlockDesign_i/Debouncer_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.443%)  route 0.123ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.123    -0.274    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y109        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.917    -0.772    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y109        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[3]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    BlockDesign_i/Debouncer_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.443%)  route 0.123ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.123    -0.274    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y109        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.917    -0.772    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y109        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[4]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    BlockDesign_i/Debouncer_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.575%)  route 0.127ns (47.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.127    -0.270    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X26Y109        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.917    -0.772    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X26Y109        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[0]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    BlockDesign_i/Debouncer_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.186    -0.211    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y110        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.916    -0.773    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y110        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    BlockDesign_i/Debouncer_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.186    -0.211    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y110        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.916    -0.773    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y110        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[6]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    BlockDesign_i/Debouncer_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.186    -0.211    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y110        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.916    -0.773    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y110        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[7]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    BlockDesign_i/Debouncer_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.186    -0.211    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y110        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.916    -0.773    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y110        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[8]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    BlockDesign_i/Debouncer_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesign_i/Debouncer_0/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_BlockDesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_BlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.225%)  route 0.259ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.643    -0.538    BlockDesign_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X25Y109        FDRE                                         r  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BlockDesign_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=44, routed)          0.259    -0.138    BlockDesign_i/Debouncer_0/U0/reset
    SLICE_X27Y111        FDCE                                         f  BlockDesign_i/Debouncer_0/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BlockDesign_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BlockDesign_i/clk_wiz_0/inst/clk_in1_BlockDesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BlockDesign_i/clk_wiz_0/inst/clk_out1_BlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=720, routed)         0.916    -0.773    BlockDesign_i/Debouncer_0/U0/clk
    SLICE_X27Y111        FDCE                                         r  BlockDesign_i/Debouncer_0/U0/counter_reg[11]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X27Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    BlockDesign_i/Debouncer_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    





