#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 16:34:29 2024
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "C:/Users/r9000/project/project/source/jishuqi.v" has been added to project successfully. 
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "C:/Users/r9000/project/project/source/gate74LS161.v" has been added to project successfully. 
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jun  5 16:35:38 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
E: Specified top module "jishuqi" is not found in library.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:35:47 2024
Action compile: Peak memory pool usage is 179 MB
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jun  5 16:36:05 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
E: Specified top module "jishu" is not found in library.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:36:14 2024
Action compile: Peak memory pool usage is 179 MB
Parse module hierarchy of project 'C:/Users/r9000/project/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jun  5 16:36:48 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.074s wall, 0.016s user + 0.000s system = 0.016s CPU (0.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.000s user + 0.016s system = 0.016s CPU (92.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:36:57 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:9s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Compile" started.
Current time: Wed Jun  5 16:37:03 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.907s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.016s wall, 0.000s user + 0.016s system = 0.016s CPU (97.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:37:11 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:37:12 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (82.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (580.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (57.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:37:16 2024
Action synthesize: Peak memory pool usage is 217 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:37:16 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 16:37:24 2024
Action dev_map: Peak memory pool usage is 281 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:20s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:37:24 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Building architecture floorplan logic view.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 996843
Wirelength after clock region global placement is 161.
1st GP placement takes 0.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.41 sec.

Pre global placement takes 1.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997193
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 246.
Global placement takes 0.11 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 246.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997193
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 246.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 0.805970.
Wirelength after legalization is 232.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997251.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 232.
Phase 5.2 DP placement started.
Legalized cost 997251.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 232.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997251, TNS after placement is 0.
Placement done.
Total placement takes 1.42 sec.
Finished placement.

Routing started.
Building routing graph takes 0.38 sec.
Worst slack is 997251, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.827088 M.
Total nets for routing : 59.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 60 subnets.
    forward max bucket size 79 , backward 12.
        Unrouted nets 34 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 12 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 5 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.59 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 12       | 3274          | 1                  
|   FF                     | 30       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:37:36 2024
Action pnr: Peak memory pool usage is 853 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:31s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:17s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:17s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:37:37 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:37:46 2024
Action report_timing: Peak memory pool usage is 856 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:40s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:23s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:23s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:37:46 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.718750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:37:55 2024
Action gen_bit_stream: Peak memory pool usage is 383 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:48s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:29s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:29s
Process "Generate Bitstream" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324


Process "Compile" started.
Current time: Wed Jun  5 16:39:03 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.938s wall, 0.000s user + 0.016s system = 0.016s CPU (0.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (92.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:39:12 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:39:12 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.028s wall, 0.016s user + 0.000s system = 0.016s CPU (56.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:39:16 2024
Action synthesize: Peak memory pool usage is 217 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:39:16 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 16:39:25 2024
Action dev_map: Peak memory pool usage is 283 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:19s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:39:25 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Building architecture floorplan logic view.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 996843
Wirelength after clock region global placement is 161.
1st GP placement takes 0.53 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.48 sec.

Pre global placement takes 1.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997193
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 246.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 246.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997193
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 246.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 0.805970.
Wirelength after legalization is 232.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997251.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 232.
Phase 5.2 DP placement started.
Legalized cost 997251.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 232.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997251, TNS after placement is 0.
Placement done.
Total placement takes 1.42 sec.
Finished placement.

Routing started.
Building routing graph takes 0.34 sec.
Worst slack is 997251, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.827088 M.
Total nets for routing : 59.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 60 subnets.
    forward max bucket size 79 , backward 12.
        Unrouted nets 34 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 12 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 5 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.62 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 12       | 3274          | 1                  
|   FF                     | 30       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:39:37 2024
Action pnr: Peak memory pool usage is 853 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:30s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:17s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:17s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:39:37 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:39:47 2024
Action report_timing: Peak memory pool usage is 857 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:39s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:23s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:23s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:39:47 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 16:39:56 2024
Action gen_bit_stream: Peak memory pool usage is 383 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:47s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:28s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:28s
Process "Generate Bitstream" done.
File "C:/Users/r9000/project/project/project.fdc" has been added to project successfully.
Save Constraint in file C:/Users/r9000/project/project/project.fdc success.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
Open UCE successfully.
Current device : PGL22G-6MBG324


Process "Compile" started.
Current time: Wed Jun  5 16:40:16 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.871s wall, 0.000s user + 0.016s system = 0.016s CPU (0.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.022s wall, 0.000s user + 0.016s system = 0.016s CPU (70.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (290.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:40:25 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:40:25 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.031s user + 0.000s system = 0.031s CPU (112.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.028s wall, 0.016s user + 0.000s system = 0.016s CPU (56.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun  5 16:40:31 2024
Action synthesize: Peak memory pool usage is 287 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:40:31 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:40:40 2024
Action dev_map: Peak memory pool usage is 282 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:12s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:12s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:40:40 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/r9000/project/project/device_map/jishuqi.pcf(line number: 7)] Object 'reset' is dangling, which has no connection. it will be ignored.
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 996905
Wirelength after clock region global placement is 127.
1st GP placement takes 0.70 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOL_151_209 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:40:50 2024
Action pnr: Peak memory pool usage is 860 MB
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
E: Flow-0129: User has canceled the loading process.
W: WorkFlow-4004: Error occurs in compiling gate operators.
File "C:/Users/r9000/project/project/project.fdc" has been removed from project successfully. 


Process "Compile" started.
Current time: Wed Jun  5 16:41:08 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.950s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (90.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:41:17 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:41:17 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (124.6%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (83.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.026s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (144.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:41:21 2024
Action synthesize: Peak memory pool usage is 216 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:41:21 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/r9000/project/project/device_map/jishuqi.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 16:41:29 2024
Action dev_map: Peak memory pool usage is 282 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:18s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:41:30 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 996843
Wirelength after clock region global placement is 161.
1st GP placement takes 0.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.30 sec.

Pre global placement takes 1.02 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997193
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 246.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 246.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997193
3rd GP placement takes 0.03 sec.

Wirelength after post global placement is 246.
Post global placement takes 0.03 sec.

Phase 4 Legalization started.
The average distance in LP is 0.805970.
Wirelength after legalization is 232.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997251.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 232.
Phase 5.2 DP placement started.
Legalized cost 997251.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 232.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997251, TNS after placement is 0.
Placement done.
Total placement takes 1.12 sec.
Finished placement.

Routing started.
Building routing graph takes 0.33 sec.
Worst slack is 997251, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.827088 M.
Total nets for routing : 59.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 60 subnets.
    forward max bucket size 79 , backward 12.
        Unrouted nets 34 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 12 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 5 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.58 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 12       | 3274          | 1                  
|   FF                     | 30       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:41:42 2024
Action pnr: Peak memory pool usage is 861 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:30s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:17s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:17s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:41:42 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:41:51 2024
Action report_timing: Peak memory pool usage is 857 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:38s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:23s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:23s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:41:52 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 16:42:00 2024
Action gen_bit_stream: Peak memory pool usage is 384 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:46s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:28s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:28s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324


Process "Compile" started.
Current time: Wed Jun  5 16:43:21 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Process exit normally.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.860s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:43:30 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:43:30 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.027s wall, 0.031s user + 0.000s system = 0.031s CPU (114.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.020s wall, 0.000s user + 0.016s system = 0.016s CPU (78.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.027s wall, 0.031s user + 0.000s system = 0.031s CPU (116.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun  5 16:43:34 2024
Action synthesize: Peak memory pool usage is 217 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:43:34 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/r9000/project/project/device_map/jishuqi.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:43:42 2024
Action dev_map: Peak memory pool usage is 281 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:18s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:43:43 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 996843
Wirelength after clock region global placement is 161.
1st GP placement takes 0.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.39 sec.

Pre global placement takes 1.09 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997193
2nd GP placement takes 0.05 sec.

Wirelength after global placement is 246.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 246.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997193
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 246.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 0.805970.
Wirelength after legalization is 232.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997251.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 232.
Phase 5.2 DP placement started.
Legalized cost 997251.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 232.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997251, TNS after placement is 0.
Placement done.
Total placement takes 1.25 sec.
Finished placement.

Routing started.
Building routing graph takes 0.36 sec.
Worst slack is 997251, TNS before global route is 0.
Processing design graph takes 0.08 sec.
Total memory for routing:
	46.827088 M.
Total nets for routing : 59.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 60 subnets.
    forward max bucket size 79 , backward 12.
        Unrouted nets 34 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 12 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 5 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.66 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 12       | 3274          | 1                  
|   FF                     | 30       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Wed Jun  5 16:43:55 2024
Action pnr: Peak memory pool usage is 861 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:30s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:20s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:43:55 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun  5 16:44:04 2024
Action report_timing: Peak memory pool usage is 856 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:38s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:44:05 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.781250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:44:13 2024
Action gen_bit_stream: Peak memory pool usage is 383 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:46s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Wed Jun  5 16:57:30 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.998s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:57:38 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:57:39 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.027s wall, 0.031s user + 0.000s system = 0.031s CPU (114.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (548.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.026s wall, 0.000s user + 0.016s system = 0.016s CPU (60.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun  5 16:57:43 2024
Action synthesize: Peak memory pool usage is 218 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:57:43 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/r9000/project/project/device_map/jishuqi.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:57:51 2024
Action dev_map: Peak memory pool usage is 283 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:19s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:57:52 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4019: Port Bus 'q' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'reset' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.03 sec
Worst slack after clock region global placement is 996843
Wirelength after clock region global placement is 161.
1st GP placement takes 0.62 sec.

Phase 1.2 Clock placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.50 sec.

Pre global placement takes 1.30 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997193
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 246.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 246.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997193
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 246.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 0.805970.
Wirelength after legalization is 232.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997251.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 232.
Phase 5.2 DP placement started.
Legalized cost 997251.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 232.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997251, TNS after placement is 0.
Placement done.
Total placement takes 1.48 sec.
Finished placement.

Routing started.
Building routing graph takes 0.50 sec.
Worst slack is 997251, TNS before global route is 0.
Processing design graph takes 0.08 sec.
Total memory for routing:
	46.827088 M.
Total nets for routing : 59.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 60 subnets.
    forward max bucket size 79 , backward 12.
        Unrouted nets 34 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 12 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 5 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 0.84 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 12       | 3274          | 1                  
|   FF                     | 30       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:10s
Current time: Wed Jun  5 16:58:04 2024
Action pnr: Peak memory pool usage is 860 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:31s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:58:04 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun  5 16:58:14 2024
Action report_timing: Peak memory pool usage is 856 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:40s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:28s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:58:14 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.859375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:58:23 2024
Action gen_bit_stream: Peak memory pool usage is 383 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:48s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
File "C:/Users/r9000/project/project/project.fdc" has been added to project successfully.
Save Constraint in file C:/Users/r9000/project/project/project.fdc success.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
E: Flow-0129: User has canceled the loading process.
W: WorkFlow-4004: Error occurs in compiling prim grid devices.


Process "Compile" started.
Current time: Wed Jun  5 16:58:38 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.954s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (88.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 16:58:47 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 16:58:47 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (143.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun  5 16:58:53 2024
Action synthesize: Peak memory pool usage is 287 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 16:58:53 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/r9000/project/project/device_map/jishuqi.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:8s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Jun  5 16:59:02 2024
Action dev_map: Peak memory pool usage is 283 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:12s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:12s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 16:59:02 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/r9000/project/project/device_map/jishuqi.pcf(line number: 7)] Object 'reset' is dangling, which has no connection. it will be ignored.
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.03 sec
Worst slack after clock region global placement is 997012
Wirelength after clock region global placement is 136.
1st GP placement takes 0.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.05 sec.

Pre global placement takes 0.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst q_obuf[0]/opit_1 on IOL_151_134.
Placed fixed group with base inst q_obuf[1]/opit_1 on IOL_151_170.
Placed fixed group with base inst q_obuf[2]/opit_1 on IOL_151_205.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996975
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 179.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 179.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 996975
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 179.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 2.671642.
Wirelength after legalization is 215.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997297.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 215.
Phase 5.2 DP placement started.
Legalized cost 997297.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 215.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997297, TNS after placement is 0.
Placement done.
Total placement takes 0.89 sec.
Finished placement.

Routing started.
Building routing graph takes 0.44 sec.
Worst slack is 997297, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.827477 M.
Total nets for routing : 61.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 62 subnets.
    forward max bucket size 79 , backward 10.
        Unrouted nets 32 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 21.
        Unrouted nets 16 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 9 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 3 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 15.
        Unrouted nets 3 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 3 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
I: Design net CLKin is routed by general path.
C: Route-2036: The clock path from CLKin/opit_0_L5Q:Q to U1/Qtemp[0]/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 270.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.73 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 14       | 3274          | 1                  
|   FF                     | 29       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 5        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 1        | 6660          | 1                  
|   LUT                    | 1        | 4440          | 1                  
|   LUT-FF pairs           | 1        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:59:14 2024
Action pnr: Peak memory pool usage is 862 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:32s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:20s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 16:59:14 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun  5 16:59:24 2024
Action report_timing: Peak memory pool usage is 856 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:41s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 16:59:24 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.859375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Jun  5 16:59:32 2024
Action gen_bit_stream: Peak memory pool usage is 384 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:48s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:07
Loading the device ...
Open UCE successfully.
Current device : PGL22G-6MBG324
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.


Process "Compile" started.
Current time: Wed Jun  5 17:57:27 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/jishuqi.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Analyzing module jishuqi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/jishuqi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project/project/source/gate74LS161.v
I: Verilog-0002: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Analyzing module gate74LS161 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project/project} C:/Users/r9000/project/project/source/gate74LS161.v successfully.
I: Module "jishuqi" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 6.827s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 1)] Elaborating module jishuqi
I: Verilog-0004: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 1)] Elaborating module gate74LS161
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin D in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin C in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin B in module instance jishuqi.U1
W: Verilog-2023: [C:/Users/r9000/project/project/source/jishuqi.v(line number: 8)] Give initial value 0 for the no drive pin A in module instance jishuqi.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/r9000/project/project/source/gate74LS161.v(line number: 7)] Feedback mux created for signal 'COtemp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:11s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 17:57:40 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:11s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun  5 17:57:41 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (96.2%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (110.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.022s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.035s wall, 0.016s user + 0.000s system = 0.016s CPU (44.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (105.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 17:57:48 2024
Action synthesize: Peak memory pool usage is 287 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:17s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun  5 17:57:49 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'jishuqi'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance CLKcount[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'jishuqi' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/r9000/project/project/device_map/jishuqi.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun  5 17:58:00 2024
Action dev_map: Peak memory pool usage is 282 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:7s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun  5 17:58:00 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/r9000/project/project/device_map/jishuqi.pcf(line number: 7)] Object 'reset' is dangling, which has no connection. it will be ignored.
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 997012
Wirelength after clock region global placement is 136.
1st GP placement takes 0.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.00 sec.

Pre global placement takes 0.53 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst q_obuf[0]/opit_1 on IOL_151_134.
Placed fixed group with base inst q_obuf[1]/opit_1 on IOL_151_170.
Placed fixed group with base inst q_obuf[2]/opit_1 on IOL_151_205.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996975
2nd GP placement takes 0.00 sec.

Wirelength after global placement is 179.
Global placement takes 0.03 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 179.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 996975
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 179.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 2.671642.
Wirelength after legalization is 215.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997297.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 215.
Phase 5.2 DP placement started.
Legalized cost 997297.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 215.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997297, TNS after placement is 0.
Placement done.
Total placement takes 0.64 sec.
Finished placement.

Routing started.
Building routing graph takes 0.34 sec.
Worst slack is 997297, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.827477 M.
Total nets for routing : 61.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 62 subnets.
    forward max bucket size 79 , backward 10.
        Unrouted nets 32 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 25 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 21.
        Unrouted nets 16 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 9 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 3 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 15.
        Unrouted nets 3 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 3 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
I: Design net CLKin is routed by general path.
C: Route-2036: The clock path from CLKin/opit_0_L5Q:Q to U1/Qtemp[0]/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 270.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.52 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 14       | 3274          | 1                  
|   FF                     | 29       | 19644         | 1                  
|   LUT                    | 38       | 13096         | 1                  
|   LUT-FF pairs           | 5        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 1        | 6660          | 1                  
|   LUT                    | 1        | 4440          | 1                  
|   LUT-FF pairs           | 1        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 4        | 240           | 2                  
|   IOBD                   | 3        | 120           | 3                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 4        | 240           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'jishuqi' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:14s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jun  5 17:58:15 2024
Action pnr: Peak memory pool usage is 861 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:12s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:12s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun  5 17:58:15 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:11s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun  5 17:58:27 2024
Action report_timing: Peak memory pool usage is 857 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:52s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:16s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:16s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun  5 17:58:27 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/r9000/project/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/r9000/project/project/generate_bitstream/jishuqi.sbit"
Generate programming file takes 0.375000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun  5 17:58:38 2024
Action gen_bit_stream: Peak memory pool usage is 383 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:2s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:19s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:19s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:10
Loading the device ...
Open UCE successfully.
Current device : PGL22G-6MBG324
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
