\hypertarget{group___i2_c___interrupt__configuration__definition}{}\section{I2C Interrupt configuration definition}
\label{group___i2_c___interrupt__configuration__definition}\index{I2\+C Interrupt configuration definition@{I2\+C Interrupt configuration definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+B\+UF}~\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}\hypertarget{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}{}\label{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}

\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+E\+VT}~\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}\hypertarget{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}{}\label{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}

\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+E\+RR}~\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}\hypertarget{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}{}\label{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
