<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - xz-5.8.1/src/liblzma/simple/riscv.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">xz-5.8.1/src/liblzma/simple</a> - riscv.c<span style="font-size: 80%;"> (source / <a href="riscv.c.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">0.0&nbsp;%</td>
            <td class="headerCovTableEntry">123</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2026-02-03 17:29:02</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryLo">0.0&nbsp;%</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
            | Branches:
            <span class="coverLegendCov">+</span> taken
            <span class="coverLegendNoCov">-</span> not taken
            <span class="coverLegendNoCov">#</span> not executed
</td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // SPDX-License-Identifier: 0BSD</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : </span>
<span id="L3"><span class="lineNum">       3</span>                 :             : ///////////////////////////////////////////////////////////////////////////////</span>
<span id="L4"><span class="lineNum">       4</span>                 :             : //</span>
<span id="L5"><span class="lineNum">       5</span>                 :             : /// \file       riscv.c</span>
<span id="L6"><span class="lineNum">       6</span>                 :             : /// \brief      Filter for 32-bit/64-bit little/big endian RISC-V binaries</span>
<span id="L7"><span class="lineNum">       7</span>                 :             : ///</span>
<span id="L8"><span class="lineNum">       8</span>                 :             : /// This converts program counter relative addresses in function calls</span>
<span id="L9"><span class="lineNum">       9</span>                 :             : /// (JAL, AUIPC+JALR), address calculation of functions and global</span>
<span id="L10"><span class="lineNum">      10</span>                 :             : /// variables (AUIPC+ADDI), loads (AUIPC+load), and stores (AUIPC+store).</span>
<span id="L11"><span class="lineNum">      11</span>                 :             : ///</span>
<span id="L12"><span class="lineNum">      12</span>                 :             : /// For AUIPC+inst2 pairs, the paired instruction checking is fairly relaxed.</span>
<span id="L13"><span class="lineNum">      13</span>                 :             : /// The paired instruction opcode must only have its lowest two bits set,</span>
<span id="L14"><span class="lineNum">      14</span>                 :             : /// meaning it will convert any paired instruction that is not a 16-bit</span>
<span id="L15"><span class="lineNum">      15</span>                 :             : /// compressed instruction. This was shown to be enough to keep the number</span>
<span id="L16"><span class="lineNum">      16</span>                 :             : /// of false matches low while improving code size and speed.</span>
<span id="L17"><span class="lineNum">      17</span>                 :             : //</span>
<span id="L18"><span class="lineNum">      18</span>                 :             : //  Authors:    Lasse Collin</span>
<span id="L19"><span class="lineNum">      19</span>                 :             : //              Jia Tan</span>
<span id="L20"><span class="lineNum">      20</span>                 :             : //</span>
<span id="L21"><span class="lineNum">      21</span>                 :             : //  Special thanks:</span>
<span id="L22"><span class="lineNum">      22</span>                 :             : //</span>
<span id="L23"><span class="lineNum">      23</span>                 :             : //    - Chien Wong &lt;m@xv97.com&gt; provided a few early versions of RISC-V</span>
<span id="L24"><span class="lineNum">      24</span>                 :             : //      filter variants along with test files and benchmark results.</span>
<span id="L25"><span class="lineNum">      25</span>                 :             : //</span>
<span id="L26"><span class="lineNum">      26</span>                 :             : //    - Igor Pavlov helped a lot in the filter design, getting it both</span>
<span id="L27"><span class="lineNum">      27</span>                 :             : //      faster and smaller. The implementation here is still independently</span>
<span id="L28"><span class="lineNum">      28</span>                 :             : //      written, not based on LZMA SDK.</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : //</span>
<span id="L30"><span class="lineNum">      30</span>                 :             : ///////////////////////////////////////////////////////////////////////////////</span>
<span id="L31"><span class="lineNum">      31</span>                 :             : </span>
<span id="L32"><span class="lineNum">      32</span>                 :             : /*</span>
<span id="L33"><span class="lineNum">      33</span>                 :             : </span>
<span id="L34"><span class="lineNum">      34</span>                 :             : RISC-V filtering</span>
<span id="L35"><span class="lineNum">      35</span>                 :             : ================</span>
<span id="L36"><span class="lineNum">      36</span>                 :             : </span>
<span id="L37"><span class="lineNum">      37</span>                 :             :     RV32I and RV64I, possibly combined with extensions C, Zfh, F, D,</span>
<span id="L38"><span class="lineNum">      38</span>                 :             :     and Q, are identical enough that the same filter works for both.</span>
<span id="L39"><span class="lineNum">      39</span>                 :             : </span>
<span id="L40"><span class="lineNum">      40</span>                 :             :     The instruction encoding is always little endian, even on systems</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :     with big endian data access. Thus the same filter works for both</span>
<span id="L42"><span class="lineNum">      42</span>                 :             :     endiannesses.</span>
<span id="L43"><span class="lineNum">      43</span>                 :             : </span>
<span id="L44"><span class="lineNum">      44</span>                 :             :     The following instructions have program counter relative</span>
<span id="L45"><span class="lineNum">      45</span>                 :             :     (pc-relative) behavior:</span>
<span id="L46"><span class="lineNum">      46</span>                 :             : </span>
<span id="L47"><span class="lineNum">      47</span>                 :             : JAL</span>
<span id="L48"><span class="lineNum">      48</span>                 :             : ---</span>
<span id="L49"><span class="lineNum">      49</span>                 :             : </span>
<span id="L50"><span class="lineNum">      50</span>                 :             :     JAL is used for function calls (including tail calls) and</span>
<span id="L51"><span class="lineNum">      51</span>                 :             :     unconditional jumps within functions. Jumps within functions</span>
<span id="L52"><span class="lineNum">      52</span>                 :             :     aren't useful to filter because the absolute addresses often</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :     appear only once or at most a few times. Tail calls and jumps</span>
<span id="L54"><span class="lineNum">      54</span>                 :             :     within functions look the same to a simple filter so neither</span>
<span id="L55"><span class="lineNum">      55</span>                 :             :     are filtered, that is, JAL x0 is ignored (the ABI name of the</span>
<span id="L56"><span class="lineNum">      56</span>                 :             :     register x0 is &quot;zero&quot;).</span>
<span id="L57"><span class="lineNum">      57</span>                 :             : </span>
<span id="L58"><span class="lineNum">      58</span>                 :             :     Almost all calls store the return address to register x1 (ra)</span>
<span id="L59"><span class="lineNum">      59</span>                 :             :     or x5 (t0). To reduce false matches when the filter is applied</span>
<span id="L60"><span class="lineNum">      60</span>                 :             :     to non-code data, only the JAL instructions that use x1 or x5</span>
<span id="L61"><span class="lineNum">      61</span>                 :             :     are converted. JAL has pc-relative range of +/-1 MiB so longer</span>
<span id="L62"><span class="lineNum">      62</span>                 :             :     calls and jumps need another method (AUIPC+JALR).</span>
<span id="L63"><span class="lineNum">      63</span>                 :             : </span>
<span id="L64"><span class="lineNum">      64</span>                 :             : C.J and C.JAL</span>
<span id="L65"><span class="lineNum">      65</span>                 :             : -------------</span>
<span id="L66"><span class="lineNum">      66</span>                 :             : </span>
<span id="L67"><span class="lineNum">      67</span>                 :             :     C.J and C.JAL have pc-relative range of +/-2 KiB.</span>
<span id="L68"><span class="lineNum">      68</span>                 :             : </span>
<span id="L69"><span class="lineNum">      69</span>                 :             :     C.J is for tail calls and jumps within functions and isn't</span>
<span id="L70"><span class="lineNum">      70</span>                 :             :     filtered for the reasons mentioned for JAL x0.</span>
<span id="L71"><span class="lineNum">      71</span>                 :             : </span>
<span id="L72"><span class="lineNum">      72</span>                 :             :     C.JAL is an RV32C-only instruction. Its encoding overlaps with</span>
<span id="L73"><span class="lineNum">      73</span>                 :             :     RV64C-only C.ADDIW which is a common instruction. So if filtering</span>
<span id="L74"><span class="lineNum">      74</span>                 :             :     C.JAL was useful (it wasn't tested) then a separate filter would</span>
<span id="L75"><span class="lineNum">      75</span>                 :             :     be needed for RV32 and RV64. Also, false positives would be a</span>
<span id="L76"><span class="lineNum">      76</span>                 :             :     significant problem when the filter is applied to non-code data</span>
<span id="L77"><span class="lineNum">      77</span>                 :             :     because C.JAL needs only five bits to match. Thus, this filter</span>
<span id="L78"><span class="lineNum">      78</span>                 :             :     doesn't modify C.JAL instructions.</span>
<span id="L79"><span class="lineNum">      79</span>                 :             : </span>
<span id="L80"><span class="lineNum">      80</span>                 :             : BEQ, BNE, BLT, BGE, BLTU, BGEU, C.BEQZ, and C.BNEZ</span>
<span id="L81"><span class="lineNum">      81</span>                 :             : --------------------------------------------------</span>
<span id="L82"><span class="lineNum">      82</span>                 :             : </span>
<span id="L83"><span class="lineNum">      83</span>                 :             :     These are conditional branches with pc-relative range</span>
<span id="L84"><span class="lineNum">      84</span>                 :             :     of +/-4 KiB (+/-256 B for C.*). The absolute addresses often</span>
<span id="L85"><span class="lineNum">      85</span>                 :             :     appear only once and very short distances are the most common,</span>
<span id="L86"><span class="lineNum">      86</span>                 :             :     so filtering these instructions would make compression worse.</span>
<span id="L87"><span class="lineNum">      87</span>                 :             : </span>
<span id="L88"><span class="lineNum">      88</span>                 :             : AUIPC with rd != x0</span>
<span id="L89"><span class="lineNum">      89</span>                 :             : -------------------</span>
<span id="L90"><span class="lineNum">      90</span>                 :             : </span>
<span id="L91"><span class="lineNum">      91</span>                 :             :     AUIPC is paired with a second instruction (inst2) to do</span>
<span id="L92"><span class="lineNum">      92</span>                 :             :     pc-relative jumps, calls, loads, stores, and for taking</span>
<span id="L93"><span class="lineNum">      93</span>                 :             :     an address of a symbol. AUIPC has a 20-bit immediate and</span>
<span id="L94"><span class="lineNum">      94</span>                 :             :     the possible inst2 choices have a 12-bit immediate.</span>
<span id="L95"><span class="lineNum">      95</span>                 :             : </span>
<span id="L96"><span class="lineNum">      96</span>                 :             :     AUIPC stores pc + 20-bit signed immediate to a register.</span>
<span id="L97"><span class="lineNum">      97</span>                 :             :     The immediate encodes a multiple of 4 KiB so AUIPC itself</span>
<span id="L98"><span class="lineNum">      98</span>                 :             :     has a pc-relative range of +/-2 GiB. AUIPC does *NOT* set</span>
<span id="L99"><span class="lineNum">      99</span>                 :             :     the lowest 12 bits of the result to zero! This means that</span>
<span id="L100"><span class="lineNum">     100</span>                 :             :     the 12-bit immediate in inst2 cannot just include the lowest</span>
<span id="L101"><span class="lineNum">     101</span>                 :             :     12 bits of the absolute address as is; the immediate has to</span>
<span id="L102"><span class="lineNum">     102</span>                 :             :     compensate for the lowest 12 bits that AUIPC copies from the</span>
<span id="L103"><span class="lineNum">     103</span>                 :             :     program counter. This means that a good filter has to convert</span>
<span id="L104"><span class="lineNum">     104</span>                 :             :     not only AUIPC but also the paired inst2.</span>
<span id="L105"><span class="lineNum">     105</span>                 :             : </span>
<span id="L106"><span class="lineNum">     106</span>                 :             :     A strict filter would focus on filtering the following</span>
<span id="L107"><span class="lineNum">     107</span>                 :             :     AUIPC+inst2 pairs:</span>
<span id="L108"><span class="lineNum">     108</span>                 :             : </span>
<span id="L109"><span class="lineNum">     109</span>                 :             :       - AUIPC+JALR: Function calls, including tail calls.</span>
<span id="L110"><span class="lineNum">     110</span>                 :             : </span>
<span id="L111"><span class="lineNum">     111</span>                 :             :       - AUIPC+ADDI: Calculating the address of a function</span>
<span id="L112"><span class="lineNum">     112</span>                 :             :         or a global variable.</span>
<span id="L113"><span class="lineNum">     113</span>                 :             : </span>
<span id="L114"><span class="lineNum">     114</span>                 :             :       - AUIPC+load/store from the base instruction sets</span>
<span id="L115"><span class="lineNum">     115</span>                 :             :         (RV32I, RV64I) or from the floating point extensions</span>
<span id="L116"><span class="lineNum">     116</span>                 :             :         Zfh, F, D, and Q:</span>
<span id="L117"><span class="lineNum">     117</span>                 :             :           * RV32I: LB, LH, LW, LBU, LHU, SB, SH, SW</span>
<span id="L118"><span class="lineNum">     118</span>                 :             :           * RV64I has also: LD, LWU, SD</span>
<span id="L119"><span class="lineNum">     119</span>                 :             :           * Zfh: FLH, FSH</span>
<span id="L120"><span class="lineNum">     120</span>                 :             :           * F: FLW, FSW</span>
<span id="L121"><span class="lineNum">     121</span>                 :             :           * D: FLD, FSD</span>
<span id="L122"><span class="lineNum">     122</span>                 :             :           * Q: FLQ, FSQ</span>
<span id="L123"><span class="lineNum">     123</span>                 :             : </span>
<span id="L124"><span class="lineNum">     124</span>                 :             :     NOTE: AUIPC+inst2 can only be a pair if AUIPC's rd specifies</span>
<span id="L125"><span class="lineNum">     125</span>                 :             :     the same register as inst2's rs1.</span>
<span id="L126"><span class="lineNum">     126</span>                 :             : </span>
<span id="L127"><span class="lineNum">     127</span>                 :             :     Instead of strictly accepting only the above instructions as inst2,</span>
<span id="L128"><span class="lineNum">     128</span>                 :             :     this filter uses a much simpler condition: the lowest two bits of</span>
<span id="L129"><span class="lineNum">     129</span>                 :             :     inst2 must be set, that is, inst2 must not be a 16-bit compressed</span>
<span id="L130"><span class="lineNum">     130</span>                 :             :     instruction. So this will accept all 32-bit and possible future</span>
<span id="L131"><span class="lineNum">     131</span>                 :             :     extended instructions as a pair to AUIPC if the bits in AUIPC's</span>
<span id="L132"><span class="lineNum">     132</span>                 :             :     rd [11:7] match the bits [19:15] in inst2 (the bits that I-type and</span>
<span id="L133"><span class="lineNum">     133</span>                 :             :     S-type instructions use for rs1). Testing showed that this relaxed</span>
<span id="L134"><span class="lineNum">     134</span>                 :             :     condition for inst2 did not consistently or significantly affect</span>
<span id="L135"><span class="lineNum">     135</span>                 :             :     compression ratio but it reduced code size and improved speed.</span>
<span id="L136"><span class="lineNum">     136</span>                 :             : </span>
<span id="L137"><span class="lineNum">     137</span>                 :             :     Additionally, the paired instruction is always treated as an I-type</span>
<span id="L138"><span class="lineNum">     138</span>                 :             :     instruction. The S-type instructions used by stores (SB, SH, SW,</span>
<span id="L139"><span class="lineNum">     139</span>                 :             :     etc.) place the lowest 5 bits of the immediate in a different</span>
<span id="L140"><span class="lineNum">     140</span>                 :             :     location than I-type instructions. AUIPC+store pairs are less</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :     common than other pairs, and testing showed that the extra</span>
<span id="L142"><span class="lineNum">     142</span>                 :             :     code required to handle S-type instructions was not worth the</span>
<span id="L143"><span class="lineNum">     143</span>                 :             :     compression ratio gained.</span>
<span id="L144"><span class="lineNum">     144</span>                 :             : </span>
<span id="L145"><span class="lineNum">     145</span>                 :             :     AUIPC+inst2 don't necessarily appear sequentially next to each</span>
<span id="L146"><span class="lineNum">     146</span>                 :             :     other although very often they do. Especially AUIPC+JALR are</span>
<span id="L147"><span class="lineNum">     147</span>                 :             :     sequential as that may allow instruction fusion in processors</span>
<span id="L148"><span class="lineNum">     148</span>                 :             :     (and perhaps help branch prediction as a fused AUIPC+JALR is</span>
<span id="L149"><span class="lineNum">     149</span>                 :             :     a direct branch while JALR alone is an indirect branch).</span>
<span id="L150"><span class="lineNum">     150</span>                 :             : </span>
<span id="L151"><span class="lineNum">     151</span>                 :             :     Clang 16 can generate code where AUIPC+inst2 is split:</span>
<span id="L152"><span class="lineNum">     152</span>                 :             : </span>
<span id="L153"><span class="lineNum">     153</span>                 :             :       - AUIPC is outside a loop and inst2 (load/store) is inside</span>
<span id="L154"><span class="lineNum">     154</span>                 :             :         the loop. This way the AUIPC instruction needs to be</span>
<span id="L155"><span class="lineNum">     155</span>                 :             :         executed only once.</span>
<span id="L156"><span class="lineNum">     156</span>                 :             : </span>
<span id="L157"><span class="lineNum">     157</span>                 :             :       - Load-modify-store may have AUIPC for the load and the same</span>
<span id="L158"><span class="lineNum">     158</span>                 :             :         AUIPC-result is used for the store too. This may get combined</span>
<span id="L159"><span class="lineNum">     159</span>                 :             :         with AUIPC being outside the loop.</span>
<span id="L160"><span class="lineNum">     160</span>                 :             : </span>
<span id="L161"><span class="lineNum">     161</span>                 :             :       - AUIPC is before a conditional branch and inst2 is hundreds</span>
<span id="L162"><span class="lineNum">     162</span>                 :             :         of bytes away at the branch target.</span>
<span id="L163"><span class="lineNum">     163</span>                 :             : </span>
<span id="L164"><span class="lineNum">     164</span>                 :             :       - Inner and outer pair:</span>
<span id="L165"><span class="lineNum">     165</span>                 :             : </span>
<span id="L166"><span class="lineNum">     166</span>                 :             :             auipc   a1,0x2f</span>
<span id="L167"><span class="lineNum">     167</span>                 :             :             auipc   a2,0x3d</span>
<span id="L168"><span class="lineNum">     168</span>                 :             :             ld      a2,-500(a2)</span>
<span id="L169"><span class="lineNum">     169</span>                 :             :             addi    a1,a1,-233</span>
<span id="L170"><span class="lineNum">     170</span>                 :             : </span>
<span id="L171"><span class="lineNum">     171</span>                 :             :       - Many split pairs with an untaken conditional branch between:</span>
<span id="L172"><span class="lineNum">     172</span>                 :             : </span>
<span id="L173"><span class="lineNum">     173</span>                 :             :             auipc   s9,0x1613   # Pair 1</span>
<span id="L174"><span class="lineNum">     174</span>                 :             :             auipc   s4,0x1613   # Pair 2</span>
<span id="L175"><span class="lineNum">     175</span>                 :             :             auipc   s6,0x1613   # Pair 3</span>
<span id="L176"><span class="lineNum">     176</span>                 :             :             auipc   s10,0x1613  # Pair 4</span>
<span id="L177"><span class="lineNum">     177</span>                 :             :             beqz    a5,a3baae</span>
<span id="L178"><span class="lineNum">     178</span>                 :             :             ld      a0,0(a6)</span>
<span id="L179"><span class="lineNum">     179</span>                 :             :             ld      a6,246(s9)  # Pair 1</span>
<span id="L180"><span class="lineNum">     180</span>                 :             :             ld      a1,250(s4)  # Pair 2</span>
<span id="L181"><span class="lineNum">     181</span>                 :             :             ld      a3,254(s6)  # Pair 3</span>
<span id="L182"><span class="lineNum">     182</span>                 :             :             ld      a4,258(s10) # Pair 4</span>
<span id="L183"><span class="lineNum">     183</span>                 :             : </span>
<span id="L184"><span class="lineNum">     184</span>                 :             :     It's not possible to find all split pairs in a filter like this.</span>
<span id="L185"><span class="lineNum">     185</span>                 :             :     At least in 2024, simple sequential pairs are 99 % of AUIPC uses</span>
<span id="L186"><span class="lineNum">     186</span>                 :             :     so filtering only such pairs gives good results and makes the</span>
<span id="L187"><span class="lineNum">     187</span>                 :             :     filter simpler. However, it's possible that future compilers will</span>
<span id="L188"><span class="lineNum">     188</span>                 :             :     produce different code where sequential pairs aren't as common.</span>
<span id="L189"><span class="lineNum">     189</span>                 :             : </span>
<span id="L190"><span class="lineNum">     190</span>                 :             :     This filter doesn't convert AUIPC instructions alone because:</span>
<span id="L191"><span class="lineNum">     191</span>                 :             : </span>
<span id="L192"><span class="lineNum">     192</span>                 :             :     (1) The conversion would be off-by-one (or off-by-4096) half the</span>
<span id="L193"><span class="lineNum">     193</span>                 :             :         time because the lowest 12 bits from inst2 (inst2_imm12)</span>
<span id="L194"><span class="lineNum">     194</span>                 :             :         aren't known. We only know that the absolute address is</span>
<span id="L195"><span class="lineNum">     195</span>                 :             :         pc + AUIPC_imm20 + [-2048, +2047] but there is no way to</span>
<span id="L196"><span class="lineNum">     196</span>                 :             :         know the exact 4096-byte multiple (or 4096 * n + 2048):</span>
<span id="L197"><span class="lineNum">     197</span>                 :             :         there are always two possibilities because AUIPC copies</span>
<span id="L198"><span class="lineNum">     198</span>                 :             :         the 12 lowest bits from pc instead of zeroing them.</span>
<span id="L199"><span class="lineNum">     199</span>                 :             : </span>
<span id="L200"><span class="lineNum">     200</span>                 :             :         NOTE: The sign-extension of inst2_imm12 adds a tiny bit</span>
<span id="L201"><span class="lineNum">     201</span>                 :             :         of extra complexity to AUIPC math in general but it's not</span>
<span id="L202"><span class="lineNum">     202</span>                 :             :         the reason for this problem. The sign-extension only changes</span>
<span id="L203"><span class="lineNum">     203</span>                 :             :         the relative position of the pc-relative 4096-byte window.</span>
<span id="L204"><span class="lineNum">     204</span>                 :             : </span>
<span id="L205"><span class="lineNum">     205</span>                 :             :     (2) Matching AUIPC instruction alone requires only seven bits.</span>
<span id="L206"><span class="lineNum">     206</span>                 :             :         When the filter is applied to non-code data, that leads</span>
<span id="L207"><span class="lineNum">     207</span>                 :             :         to many false positives which make compression worse.</span>
<span id="L208"><span class="lineNum">     208</span>                 :             :         As long as most AUIPC+inst2 pairs appear as two consecutive</span>
<span id="L209"><span class="lineNum">     209</span>                 :             :         instructions, converting only such pairs gives better results.</span>
<span id="L210"><span class="lineNum">     210</span>                 :             : </span>
<span id="L211"><span class="lineNum">     211</span>                 :             :     In assembly, AUIPC+inst2 tend to look like this:</span>
<span id="L212"><span class="lineNum">     212</span>                 :             : </span>
<span id="L213"><span class="lineNum">     213</span>                 :             :         # Call:</span>
<span id="L214"><span class="lineNum">     214</span>                 :             :         auipc   ra, 0x12345</span>
<span id="L215"><span class="lineNum">     215</span>                 :             :         jalr    ra, -42(ra)</span>
<span id="L216"><span class="lineNum">     216</span>                 :             : </span>
<span id="L217"><span class="lineNum">     217</span>                 :             :         # Tail call:</span>
<span id="L218"><span class="lineNum">     218</span>                 :             :         auipc   t1, 0x12345</span>
<span id="L219"><span class="lineNum">     219</span>                 :             :         jalr    zero, -42(t1)</span>
<span id="L220"><span class="lineNum">     220</span>                 :             : </span>
<span id="L221"><span class="lineNum">     221</span>                 :             :         # Getting the absolute address:</span>
<span id="L222"><span class="lineNum">     222</span>                 :             :         auipc   a0, 0x12345</span>
<span id="L223"><span class="lineNum">     223</span>                 :             :         addi    a0, a0, -42</span>
<span id="L224"><span class="lineNum">     224</span>                 :             : </span>
<span id="L225"><span class="lineNum">     225</span>                 :             :         # rd of inst2 isn't necessarily the same as rs1 even</span>
<span id="L226"><span class="lineNum">     226</span>                 :             :         # in cases where there is no reason to preserve rs1.</span>
<span id="L227"><span class="lineNum">     227</span>                 :             :         auipc   a0, 0x12345</span>
<span id="L228"><span class="lineNum">     228</span>                 :             :         addi    a1, a0, -42</span>
<span id="L229"><span class="lineNum">     229</span>                 :             : </span>
<span id="L230"><span class="lineNum">     230</span>                 :             :     As of 2024, 16-bit instructions from the C extension don't</span>
<span id="L231"><span class="lineNum">     231</span>                 :             :     appear as inst2. The RISC-V psABI doesn't list AUIPC+C.* as</span>
<span id="L232"><span class="lineNum">     232</span>                 :             :     a linker relaxation type explicitly but it's not disallowed</span>
<span id="L233"><span class="lineNum">     233</span>                 :             :     either. Usefulness is limited as most of the time the lowest</span>
<span id="L234"><span class="lineNum">     234</span>                 :             :     12 bits won't fit in a C instruction. This filter doesn't</span>
<span id="L235"><span class="lineNum">     235</span>                 :             :     support AUIPC+C.* combinations because this makes the filter</span>
<span id="L236"><span class="lineNum">     236</span>                 :             :     simpler, there are no test files, and it hopefully will never</span>
<span id="L237"><span class="lineNum">     237</span>                 :             :     be needed anyway.</span>
<span id="L238"><span class="lineNum">     238</span>                 :             : </span>
<span id="L239"><span class="lineNum">     239</span>                 :             :     (Compare AUIPC to ARM64 where ADRP does set the lowest 12 bits</span>
<span id="L240"><span class="lineNum">     240</span>                 :             :     to zero. The paired instruction has the lowest 12 bits of the</span>
<span id="L241"><span class="lineNum">     241</span>                 :             :     absolute address as is in a zero-extended immediate. Thus the</span>
<span id="L242"><span class="lineNum">     242</span>                 :             :     ARM64 filter doesn't need to care about the instructions that</span>
<span id="L243"><span class="lineNum">     243</span>                 :             :     are paired with ADRP. An off-by-4096 issue can still occur if</span>
<span id="L244"><span class="lineNum">     244</span>                 :             :     the code section isn't aligned with the filter's start offset.</span>
<span id="L245"><span class="lineNum">     245</span>                 :             :     It's not a problem with standalone ELF files but Windows PE</span>
<span id="L246"><span class="lineNum">     246</span>                 :             :     files need start_offset=3072 for best results. Also, a .tar</span>
<span id="L247"><span class="lineNum">     247</span>                 :             :     stores files with 512-byte alignment so most of the time it</span>
<span id="L248"><span class="lineNum">     248</span>                 :             :     won't be the best for ARM64.)</span>
<span id="L249"><span class="lineNum">     249</span>                 :             : </span>
<span id="L250"><span class="lineNum">     250</span>                 :             : AUIPC with rd == x0</span>
<span id="L251"><span class="lineNum">     251</span>                 :             : -------------------</span>
<span id="L252"><span class="lineNum">     252</span>                 :             : </span>
<span id="L253"><span class="lineNum">     253</span>                 :             :     AUIPC instructions with rd=x0 are reserved for HINTs in the base</span>
<span id="L254"><span class="lineNum">     254</span>                 :             :     instruction set. Such AUIPC instructions are never filtered.</span>
<span id="L255"><span class="lineNum">     255</span>                 :             : </span>
<span id="L256"><span class="lineNum">     256</span>                 :             :     As of January 2024, it seems likely that AUIPC with rd=x0 will</span>
<span id="L257"><span class="lineNum">     257</span>                 :             :     be used for landing pads (pseudoinstruction LPAD). LPAD is used</span>
<span id="L258"><span class="lineNum">     258</span>                 :             :     to mark valid targets for indirect jumps (for JALR), for example,</span>
<span id="L259"><span class="lineNum">     259</span>                 :             :     beginnings of functions. The 20-bit immediate in LPAD instruction</span>
<span id="L260"><span class="lineNum">     260</span>                 :             :     is a label, not a pc-relative address. Thus it would be</span>
<span id="L261"><span class="lineNum">     261</span>                 :             :     counterproductive to convert AUIPC instructions with rd=x0.</span>
<span id="L262"><span class="lineNum">     262</span>                 :             : </span>
<span id="L263"><span class="lineNum">     263</span>                 :             :     Often the next instruction after LPAD won't have rs1=x0 and thus</span>
<span id="L264"><span class="lineNum">     264</span>                 :             :     the filtering would be skipped for that reason alone. However,</span>
<span id="L265"><span class="lineNum">     265</span>                 :             :     it's not good to rely on this. For example, consider a function</span>
<span id="L266"><span class="lineNum">     266</span>                 :             :     that begins like this:</span>
<span id="L267"><span class="lineNum">     267</span>                 :             : </span>
<span id="L268"><span class="lineNum">     268</span>                 :             :         int foo(int i)</span>
<span id="L269"><span class="lineNum">     269</span>                 :             :         {</span>
<span id="L270"><span class="lineNum">     270</span>                 :             :             if (i &lt;= 234) {</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :                 ...</span>
<span id="L272"><span class="lineNum">     272</span>                 :             :             }</span>
<span id="L273"><span class="lineNum">     273</span>                 :             : </span>
<span id="L274"><span class="lineNum">     274</span>                 :             :     A compiler may generate something like this:</span>
<span id="L275"><span class="lineNum">     275</span>                 :             : </span>
<span id="L276"><span class="lineNum">     276</span>                 :             :         lpad    0x54321</span>
<span id="L277"><span class="lineNum">     277</span>                 :             :         li      a5, 234</span>
<span id="L278"><span class="lineNum">     278</span>                 :             :         bgt     a0, a5, .L2</span>
<span id="L279"><span class="lineNum">     279</span>                 :             : </span>
<span id="L280"><span class="lineNum">     280</span>                 :             :     Converting the pseudoinstructions to raw instructions:</span>
<span id="L281"><span class="lineNum">     281</span>                 :             : </span>
<span id="L282"><span class="lineNum">     282</span>                 :             :         auipc   x0, 0x54321</span>
<span id="L283"><span class="lineNum">     283</span>                 :             :         addi    x15, x0, 234</span>
<span id="L284"><span class="lineNum">     284</span>                 :             :         blt     x15, x10, .L2</span>
<span id="L285"><span class="lineNum">     285</span>                 :             : </span>
<span id="L286"><span class="lineNum">     286</span>                 :             :     In this case the filter would undesirably convert the AUIPC+ADDI</span>
<span id="L287"><span class="lineNum">     287</span>                 :             :     pair if the filter didn't explicitly skip AUIPC instructions</span>
<span id="L288"><span class="lineNum">     288</span>                 :             :     that have rd=x0.</span>
<span id="L289"><span class="lineNum">     289</span>                 :             : </span>
<span id="L290"><span class="lineNum">     290</span>                 :             : */</span>
<span id="L291"><span class="lineNum">     291</span>                 :             : </span>
<span id="L292"><span class="lineNum">     292</span>                 :             : </span>
<span id="L293"><span class="lineNum">     293</span>                 :             : #include &quot;simple_private.h&quot;</span>
<span id="L294"><span class="lineNum">     294</span>                 :             : </span>
<span id="L295"><span class="lineNum">     295</span>                 :             : </span>
<span id="L296"><span class="lineNum">     296</span>                 :             : // This checks two conditions at once:</span>
<span id="L297"><span class="lineNum">     297</span>                 :             : //    - AUIPC rd == inst2 rs1.</span>
<span id="L298"><span class="lineNum">     298</span>                 :             : //    - inst2 opcode has the lowest two bits set.</span>
<span id="L299"><span class="lineNum">     299</span>                 :             : //</span>
<span id="L300"><span class="lineNum">     300</span>                 :             : // The 8 bit left shift aligns the rd of AUIPC with the rs1 of inst2.</span>
<span id="L301"><span class="lineNum">     301</span>                 :             : // By XORing the registers, any non-zero value in those bits indicates the</span>
<span id="L302"><span class="lineNum">     302</span>                 :             : // registers are not equal and thus not an AUIPC pair. Subtracting 3 from</span>
<span id="L303"><span class="lineNum">     303</span>                 :             : // inst2 will zero out the first two opcode bits only when they are set.</span>
<span id="L304"><span class="lineNum">     304</span>                 :             : // The mask tests if any of the register or opcode bits are set (and thus</span>
<span id="L305"><span class="lineNum">     305</span>                 :             : // not an AUIPC pair).</span>
<span id="L306"><span class="lineNum">     306</span>                 :             : //</span>
<span id="L307"><span class="lineNum">     307</span>                 :             : // Alternative expression: (((((auipc) &lt;&lt; 8) ^ (inst2)) &amp; 0xF8003) != 3)</span>
<span id="L308"><span class="lineNum">     308</span>                 :             : #define NOT_AUIPC_PAIR(auipc, inst2) \</span>
<span id="L309"><span class="lineNum">     309</span>                 :             :         ((((auipc) &lt;&lt; 8) ^ ((inst2) - 3)) &amp; 0xF8003)</span>
<span id="L310"><span class="lineNum">     310</span>                 :             : </span>
<span id="L311"><span class="lineNum">     311</span>                 :             : // This macro checks multiple conditions:</span>
<span id="L312"><span class="lineNum">     312</span>                 :             : //   (1) AUIPC rd [11:7] == x2 (special rd value).</span>
<span id="L313"><span class="lineNum">     313</span>                 :             : //   (2) AUIPC bits 12 and 13 set (the lowest two opcode bits of packed inst2).</span>
<span id="L314"><span class="lineNum">     314</span>                 :             : //   (3) inst2_rs1 doesn't equal x0 or x2 because the opposite</span>
<span id="L315"><span class="lineNum">     315</span>                 :             : //       conversion is only done when</span>
<span id="L316"><span class="lineNum">     316</span>                 :             : //       auipc_rd != x0 &amp;&amp;</span>
<span id="L317"><span class="lineNum">     317</span>                 :             : //       auipc_rd != x2 &amp;&amp;</span>
<span id="L318"><span class="lineNum">     318</span>                 :             : //       auipc_rd == inst2_rs1.</span>
<span id="L319"><span class="lineNum">     319</span>                 :             : //</span>
<span id="L320"><span class="lineNum">     320</span>                 :             : // The left-hand side takes care of (1) and (2).</span>
<span id="L321"><span class="lineNum">     321</span>                 :             : //   (a) The lowest 7 bits are already known to be AUIPC so subtracting 0x17</span>
<span id="L322"><span class="lineNum">     322</span>                 :             : //       makes those bits zeros.</span>
<span id="L323"><span class="lineNum">     323</span>                 :             : //   (b) If AUIPC rd equals x2, subtracting 0x100 makes bits [11:7] zeros.</span>
<span id="L324"><span class="lineNum">     324</span>                 :             : //       If rd doesn't equal x2, then there will be at least one non-zero bit</span>
<span id="L325"><span class="lineNum">     325</span>                 :             : //       and the next step (c) is irrelevant.</span>
<span id="L326"><span class="lineNum">     326</span>                 :             : //   (c) If the lowest two opcode bits of the packed inst2 are set in [13:12],</span>
<span id="L327"><span class="lineNum">     327</span>                 :             : //       then subtracting 0x3000 will make those bits zeros. Otherwise there</span>
<span id="L328"><span class="lineNum">     328</span>                 :             : //       will be at least one non-zero bit.</span>
<span id="L329"><span class="lineNum">     329</span>                 :             : //</span>
<span id="L330"><span class="lineNum">     330</span>                 :             : // The shift by 18 removes the high bits from the final '&gt;=' comparison and</span>
<span id="L331"><span class="lineNum">     331</span>                 :             : // ensures that any non-zero result will be larger than any possible result</span>
<span id="L332"><span class="lineNum">     332</span>                 :             : // from the right-hand side of the comparison. The cast ensures that the</span>
<span id="L333"><span class="lineNum">     333</span>                 :             : // left-hand side didn't get promoted to a larger type than uint32_t.</span>
<span id="L334"><span class="lineNum">     334</span>                 :             : //</span>
<span id="L335"><span class="lineNum">     335</span>                 :             : // On the right-hand side, inst2_rs1 &amp; 0x1D will be non-zero as long as</span>
<span id="L336"><span class="lineNum">     336</span>                 :             : // inst2_rs1 is not x0 or x2.</span>
<span id="L337"><span class="lineNum">     337</span>                 :             : //</span>
<span id="L338"><span class="lineNum">     338</span>                 :             : // The final '&gt;=' comparison will make the expression true if:</span>
<span id="L339"><span class="lineNum">     339</span>                 :             : //   - The subtraction caused any bits to be set (special AUIPC rd value not</span>
<span id="L340"><span class="lineNum">     340</span>                 :             : //     used or inst2 opcode bits not set). (non-zero &gt;= non-zero or 0)</span>
<span id="L341"><span class="lineNum">     341</span>                 :             : //   - The subtraction did not cause any bits to be set but inst2_rs1 was</span>
<span id="L342"><span class="lineNum">     342</span>                 :             : //     x0 or x2. (0 &gt;= 0)</span>
<span id="L343"><span class="lineNum">     343</span>                 :             : #define NOT_SPECIAL_AUIPC(auipc, inst2_rs1) \</span>
<span id="L344"><span class="lineNum">     344</span>                 :             :         ((uint32_t)(((auipc) - 0x3117) &lt;&lt; 18) &gt;= ((inst2_rs1) &amp; 0x1D))</span>
<span id="L345"><span class="lineNum">     345</span>                 :             : </span>
<span id="L346"><span class="lineNum">     346</span>                 :             : </span>
<span id="L347"><span class="lineNum">     347</span>                 :             : // The encode and decode functions are split for this filter because of the</span>
<span id="L348"><span class="lineNum">     348</span>                 :             : // AUIPC+inst2 filtering. This filter design allows a decoder-only</span>
<span id="L349"><span class="lineNum">     349</span>                 :             : // implementation to be smaller than alternative designs.</span>
<span id="L350"><span class="lineNum">     350</span>                 :             : </span>
<span id="L351"><span class="lineNum">     351</span>                 :             : #ifdef HAVE_ENCODER_RISCV</span>
<span id="L352"><span class="lineNum">     352</span>                 :             : static size_t</span>
<span id="L353"><span class="lineNum">     353</span>                 :<span class="tlaUNC tlaBgUNC">           0 : riscv_encode(void *simple lzma_attribute((__unused__)),</span></span>
<span id="L354"><span class="lineNum">     354</span>                 :             :                 uint32_t now_pos,</span>
<span id="L355"><span class="lineNum">     355</span>                 :             :                 bool is_encoder lzma_attribute((__unused__)),</span>
<span id="L356"><span class="lineNum">     356</span>                 :             :                 uint8_t *buffer, size_t size)</span>
<span id="L357"><span class="lineNum">     357</span>                 :             : {</span>
<span id="L358"><span class="lineNum">     358</span>                 :             :         // Avoid using i + 8 &lt;= size in the loop condition.</span>
<span id="L359"><span class="lineNum">     359</span>                 :             :         //</span>
<span id="L360"><span class="lineNum">     360</span>                 :             :         // NOTE: If there is a JAL in the last six bytes of the stream, it</span>
<span id="L361"><span class="lineNum">     361</span>                 :             :         // won't be converted. This is intentional to keep the code simpler.</span>
<span id="L362"><span class="lineNum">     362</span>                 :<span class="tlaUNC">           0 :         if (size &lt; 8)</span></span>
<span id="L363"><span class="lineNum">     363</span>                 :<span class="tlaUNC">           0 :                 return 0;</span></span>
<span id="L364"><span class="lineNum">     364</span>                 :             : </span>
<span id="L365"><span class="lineNum">     365</span>                 :<span class="tlaUNC">           0 :         size -= 8;</span></span>
<span id="L366"><span class="lineNum">     366</span>                 :             : </span>
<span id="L367"><span class="lineNum">     367</span>                 :             :         size_t i;</span>
<span id="L368"><span class="lineNum">     368</span>                 :             : </span>
<span id="L369"><span class="lineNum">     369</span>                 :             :         // The loop is advanced by 2 bytes every iteration since the</span>
<span id="L370"><span class="lineNum">     370</span>                 :             :         // instruction stream may include 16-bit instructions (C extension).</span>
<span id="L371"><span class="lineNum">     371</span>                 :<span class="tlaUNC">           0 :         for (i = 0; i &lt;= size; i += 2) {</span></span>
<span id="L372"><span class="lineNum">     372</span>                 :<span class="tlaUNC">           0 :                 uint32_t inst = buffer[i];</span></span>
<span id="L373"><span class="lineNum">     373</span>                 :             : </span>
<span id="L374"><span class="lineNum">     374</span>                 :<span class="tlaUNC">           0 :                 if (inst == 0xEF) {</span></span>
<span id="L375"><span class="lineNum">     375</span>                 :             :                         // JAL</span>
<span id="L376"><span class="lineNum">     376</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b1 = buffer[i + 1];</span></span>
<span id="L377"><span class="lineNum">     377</span>                 :             : </span>
<span id="L378"><span class="lineNum">     378</span>                 :             :                         // Only filter rd=x1(ra) and rd=x5(t0).</span>
<span id="L379"><span class="lineNum">     379</span>                 :<span class="tlaUNC">           0 :                         if ((b1 &amp; 0x0D) != 0)</span></span>
<span id="L380"><span class="lineNum">     380</span>                 :<span class="tlaUNC">           0 :                                 continue;</span></span>
<span id="L381"><span class="lineNum">     381</span>                 :             : </span>
<span id="L382"><span class="lineNum">     382</span>                 :             :                         // The 20-bit immediate is in four pieces.</span>
<span id="L383"><span class="lineNum">     383</span>                 :             :                         // The encoder stores it in big endian form</span>
<span id="L384"><span class="lineNum">     384</span>                 :             :                         // since it improves compression slightly.</span>
<span id="L385"><span class="lineNum">     385</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b2 = buffer[i + 2];</span></span>
<span id="L386"><span class="lineNum">     386</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b3 = buffer[i + 3];</span></span>
<span id="L387"><span class="lineNum">     387</span>                 :<span class="tlaUNC">           0 :                         const uint32_t pc = now_pos + (uint32_t)i;</span></span>
<span id="L388"><span class="lineNum">     388</span>                 :             : </span>
<span id="L389"><span class="lineNum">     389</span>                 :             : // The following chart shows the highest three bytes of JAL, focusing on</span>
<span id="L390"><span class="lineNum">     390</span>                 :             : // the 20-bit immediate field [31:12]. The first row of numbers is the</span>
<span id="L391"><span class="lineNum">     391</span>                 :             : // bit position in a 32-bit little endian instruction. The second row of</span>
<span id="L392"><span class="lineNum">     392</span>                 :             : // numbers shows the order of the immediate field in a J-type instruction.</span>
<span id="L393"><span class="lineNum">     393</span>                 :             : // The last row is the bit number in each byte.</span>
<span id="L394"><span class="lineNum">     394</span>                 :             : //</span>
<span id="L395"><span class="lineNum">     395</span>                 :             : // To determine the amount to shift each bit, subtract the value in</span>
<span id="L396"><span class="lineNum">     396</span>                 :             : // the last row from the value in the second last row. If the number</span>
<span id="L397"><span class="lineNum">     397</span>                 :             : // is positive, shift left. If negative, shift right.</span>
<span id="L398"><span class="lineNum">     398</span>                 :             : //</span>
<span id="L399"><span class="lineNum">     399</span>                 :             : // For example, at the rightmost side of the chart, the bit 4 in b1 is</span>
<span id="L400"><span class="lineNum">     400</span>                 :             : // the bit 12 of the address. Thus that bit needs to be shifted left</span>
<span id="L401"><span class="lineNum">     401</span>                 :             : // by 12 - 4 = 8 bits to put it in the right place in the addr variable.</span>
<span id="L402"><span class="lineNum">     402</span>                 :             : //</span>
<span id="L403"><span class="lineNum">     403</span>                 :             : // NOTE: The immediate of a J-type instruction holds bits [20:1] of</span>
<span id="L404"><span class="lineNum">     404</span>                 :             : // the address. The bit [0] is always 0 and not part of the immediate.</span>
<span id="L405"><span class="lineNum">     405</span>                 :             : //</span>
<span id="L406"><span class="lineNum">     406</span>                 :             : // |          b3             |          b2             |          b1         |</span>
<span id="L407"><span class="lineNum">     407</span>                 :             : // | 31 30 29 28 27 26 25 24 | 23 22 21 20 19 18 17 16 | 15 14 13 12 x x x x |</span>
<span id="L408"><span class="lineNum">     408</span>                 :             : // | 20 10  9  8  7  6  5  4 |  3  2  1 11 19 18 17 16 | 15 14 13 12 x x x x |</span>
<span id="L409"><span class="lineNum">     409</span>                 :             : // |  7  6  5  4  3  2  1  0 |  7  6  5  4  3  2  1  0 |  7  6  5  4 x x x x |</span>
<span id="L410"><span class="lineNum">     410</span>                 :             : </span>
<span id="L411"><span class="lineNum">     411</span>                 :<span class="tlaUNC">           0 :                         uint32_t addr = ((b1 &amp; 0xF0) &lt;&lt; 8)</span></span>
<span id="L412"><span class="lineNum">     412</span>                 :<span class="tlaUNC">           0 :                                         | ((b2 &amp; 0x0F) &lt;&lt; 16)</span></span>
<span id="L413"><span class="lineNum">     413</span>                 :<span class="tlaUNC">           0 :                                         | ((b2 &amp; 0x10) &lt;&lt; 7)</span></span>
<span id="L414"><span class="lineNum">     414</span>                 :<span class="tlaUNC">           0 :                                         | ((b2 &amp; 0xE0) &gt;&gt; 4)</span></span>
<span id="L415"><span class="lineNum">     415</span>                 :<span class="tlaUNC">           0 :                                         | ((b3 &amp; 0x7F) &lt;&lt; 4)</span></span>
<span id="L416"><span class="lineNum">     416</span>                 :<span class="tlaUNC">           0 :                                         | ((b3 &amp; 0x80) &lt;&lt; 13);</span></span>
<span id="L417"><span class="lineNum">     417</span>                 :             : </span>
<span id="L418"><span class="lineNum">     418</span>                 :<span class="tlaUNC">           0 :                         addr += pc;</span></span>
<span id="L419"><span class="lineNum">     419</span>                 :             : </span>
<span id="L420"><span class="lineNum">     420</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 1] = (uint8_t)((b1 &amp; 0x0F)</span></span>
<span id="L421"><span class="lineNum">     421</span>                 :<span class="tlaUNC">           0 :                                         | ((addr &gt;&gt; 13) &amp; 0xF0));</span></span>
<span id="L422"><span class="lineNum">     422</span>                 :             : </span>
<span id="L423"><span class="lineNum">     423</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 2] = (uint8_t)(addr &gt;&gt; 9);</span></span>
<span id="L424"><span class="lineNum">     424</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 3] = (uint8_t)(addr &gt;&gt; 1);</span></span>
<span id="L425"><span class="lineNum">     425</span>                 :             : </span>
<span id="L426"><span class="lineNum">     426</span>                 :             :                         // The &quot;-2&quot; is included because the for-loop will</span>
<span id="L427"><span class="lineNum">     427</span>                 :             :                         // always increment by 2. In this case, we want to</span>
<span id="L428"><span class="lineNum">     428</span>                 :             :                         // skip an extra 2 bytes since we used 4 bytes</span>
<span id="L429"><span class="lineNum">     429</span>                 :             :                         // of input.</span>
<span id="L430"><span class="lineNum">     430</span>                 :<span class="tlaUNC">           0 :                         i += 4 - 2;</span></span>
<span id="L431"><span class="lineNum">     431</span>                 :             : </span>
<span id="L432"><span class="lineNum">     432</span>                 :<span class="tlaUNC">           0 :                 } else if ((inst &amp; 0x7F) == 0x17) {</span></span>
<span id="L433"><span class="lineNum">     433</span>                 :             :                         // AUIPC</span>
<span id="L434"><span class="lineNum">     434</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 1] &lt;&lt; 8;</span></span>
<span id="L435"><span class="lineNum">     435</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 2] &lt;&lt; 16;</span></span>
<span id="L436"><span class="lineNum">     436</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 3] &lt;&lt; 24;</span></span>
<span id="L437"><span class="lineNum">     437</span>                 :             : </span>
<span id="L438"><span class="lineNum">     438</span>                 :             :                         // Branch based on AUIPC's rd. The bitmask test does</span>
<span id="L439"><span class="lineNum">     439</span>                 :             :                         // the same thing as this:</span>
<span id="L440"><span class="lineNum">     440</span>                 :             :                         //</span>
<span id="L441"><span class="lineNum">     441</span>                 :             :                         //     const uint32_t auipc_rd = (inst &gt;&gt; 7) &amp; 0x1F;</span>
<span id="L442"><span class="lineNum">     442</span>                 :             :                         //     if (auipc_rd != 0 &amp;&amp; auipc_rd != 2) {</span>
<span id="L443"><span class="lineNum">     443</span>                 :<span class="tlaUNC">           0 :                         if (inst &amp; 0xE80) {</span></span>
<span id="L444"><span class="lineNum">     444</span>                 :             :                                 // AUIPC's rd doesn't equal x0 or x2.</span>
<span id="L445"><span class="lineNum">     445</span>                 :             : </span>
<span id="L446"><span class="lineNum">     446</span>                 :             :                                 // Check if AUIPC+inst2 are a pair.</span>
<span id="L447"><span class="lineNum">     447</span>                 :<span class="tlaUNC">           0 :                                 uint32_t inst2 = read32le(buffer + i + 4);</span></span>
<span id="L448"><span class="lineNum">     448</span>                 :             : </span>
<span id="L449"><span class="lineNum">     449</span>                 :<span class="tlaUNC">           0 :                                 if (NOT_AUIPC_PAIR(inst, inst2)) {</span></span>
<span id="L450"><span class="lineNum">     450</span>                 :             :                                         // The NOT_AUIPC_PAIR macro allows</span>
<span id="L451"><span class="lineNum">     451</span>                 :             :                                         // a false AUIPC+AUIPC pair if the</span>
<span id="L452"><span class="lineNum">     452</span>                 :             :                                         // bits [19:15] (where rs1 would be)</span>
<span id="L453"><span class="lineNum">     453</span>                 :             :                                         // in the second AUIPC match the rd</span>
<span id="L454"><span class="lineNum">     454</span>                 :             :                                         // of the first AUIPC.</span>
<span id="L455"><span class="lineNum">     455</span>                 :             :                                         //</span>
<span id="L456"><span class="lineNum">     456</span>                 :             :                                         // We must skip enough forward so</span>
<span id="L457"><span class="lineNum">     457</span>                 :             :                                         // that the first two bytes of the</span>
<span id="L458"><span class="lineNum">     458</span>                 :             :                                         // second AUIPC cannot get converted.</span>
<span id="L459"><span class="lineNum">     459</span>                 :             :                                         // Such a conversion could make the</span>
<span id="L460"><span class="lineNum">     460</span>                 :             :                                         // current pair become a valid pair</span>
<span id="L461"><span class="lineNum">     461</span>                 :             :                                         // which would desync the decoder.</span>
<span id="L462"><span class="lineNum">     462</span>                 :             :                                         //</span>
<span id="L463"><span class="lineNum">     463</span>                 :             :                                         // Skipping six bytes is enough even</span>
<span id="L464"><span class="lineNum">     464</span>                 :             :                                         // though the above condition looks</span>
<span id="L465"><span class="lineNum">     465</span>                 :             :                                         // at the lowest four bits of the</span>
<span id="L466"><span class="lineNum">     466</span>                 :             :                                         // buffer[i + 6] too. This is safe</span>
<span id="L467"><span class="lineNum">     467</span>                 :             :                                         // because this filter never changes</span>
<span id="L468"><span class="lineNum">     468</span>                 :             :                                         // those bits if a conversion at</span>
<span id="L469"><span class="lineNum">     469</span>                 :             :                                         // that position is done.</span>
<span id="L470"><span class="lineNum">     470</span>                 :<span class="tlaUNC">           0 :                                         i += 6 - 2;</span></span>
<span id="L471"><span class="lineNum">     471</span>                 :<span class="tlaUNC">           0 :                                         continue;</span></span>
<span id="L472"><span class="lineNum">     472</span>                 :             :                                 }</span>
<span id="L473"><span class="lineNum">     473</span>                 :             : </span>
<span id="L474"><span class="lineNum">     474</span>                 :             :                                 // Convert AUIPC+inst2 to a special format:</span>
<span id="L475"><span class="lineNum">     475</span>                 :             :                                 //</span>
<span id="L476"><span class="lineNum">     476</span>                 :             :                                 //   - The lowest 7 bits [6:0] retain the</span>
<span id="L477"><span class="lineNum">     477</span>                 :             :                                 //     AUIPC opcode.</span>
<span id="L478"><span class="lineNum">     478</span>                 :             :                                 //</span>
<span id="L479"><span class="lineNum">     479</span>                 :             :                                 //   - The rd [11:7] is set to x2(sp). x2 is</span>
<span id="L480"><span class="lineNum">     480</span>                 :             :                                 //     used as the stack pointer so AUIPC with</span>
<span id="L481"><span class="lineNum">     481</span>                 :             :                                 //     rd=x2 should be very rare in real-world</span>
<span id="L482"><span class="lineNum">     482</span>                 :             :                                 //     executables.</span>
<span id="L483"><span class="lineNum">     483</span>                 :             :                                 //</span>
<span id="L484"><span class="lineNum">     484</span>                 :             :                                 //   - The remaining 20 bits [31:12] (that</span>
<span id="L485"><span class="lineNum">     485</span>                 :             :                                 //     normally hold the pc-relative immediate)</span>
<span id="L486"><span class="lineNum">     486</span>                 :             :                                 //     are used to store the lowest 20 bits of</span>
<span id="L487"><span class="lineNum">     487</span>                 :             :                                 //     inst2. That is, the 12-bit immediate of</span>
<span id="L488"><span class="lineNum">     488</span>                 :             :                                 //     inst2 is not included.</span>
<span id="L489"><span class="lineNum">     489</span>                 :             :                                 //</span>
<span id="L490"><span class="lineNum">     490</span>                 :             :                                 //   - The location of the original inst2 is</span>
<span id="L491"><span class="lineNum">     491</span>                 :             :                                 //     used to store the 32-bit absolute</span>
<span id="L492"><span class="lineNum">     492</span>                 :             :                                 //     address in big endian format. Compared</span>
<span id="L493"><span class="lineNum">     493</span>                 :             :                                 //     to the 20+12-bit split encoding, this</span>
<span id="L494"><span class="lineNum">     494</span>                 :             :                                 //     results in a longer uninterrupted</span>
<span id="L495"><span class="lineNum">     495</span>                 :             :                                 //     sequence of identical common bytes</span>
<span id="L496"><span class="lineNum">     496</span>                 :             :                                 //     when the same address is referred</span>
<span id="L497"><span class="lineNum">     497</span>                 :             :                                 //     with different instruction pairs</span>
<span id="L498"><span class="lineNum">     498</span>                 :             :                                 //     (like AUIPC+LD vs. AUIPC+ADDI) or</span>
<span id="L499"><span class="lineNum">     499</span>                 :             :                                 //     when the occurrences of the same</span>
<span id="L500"><span class="lineNum">     500</span>                 :             :                                 //     pair use different registers. When</span>
<span id="L501"><span class="lineNum">     501</span>                 :             :                                 //     referring to adjacent memory locations</span>
<span id="L502"><span class="lineNum">     502</span>                 :             :                                 //     (like function calls that go via the</span>
<span id="L503"><span class="lineNum">     503</span>                 :             :                                 //     ELF PLT), in big endian order only the</span>
<span id="L504"><span class="lineNum">     504</span>                 :             :                                 //     last 1-2 bytes differ; in little endian</span>
<span id="L505"><span class="lineNum">     505</span>                 :             :                                 //     the differing 1-2 bytes would be in the</span>
<span id="L506"><span class="lineNum">     506</span>                 :             :                                 //     middle of the 8-byte sequence.</span>
<span id="L507"><span class="lineNum">     507</span>                 :             :                                 //</span>
<span id="L508"><span class="lineNum">     508</span>                 :             :                                 // When reversing the transformation, the</span>
<span id="L509"><span class="lineNum">     509</span>                 :             :                                 // original rd of AUIPC can be restored</span>
<span id="L510"><span class="lineNum">     510</span>                 :             :                                 // from inst2's rs1 as they are required to</span>
<span id="L511"><span class="lineNum">     511</span>                 :             :                                 // be the same.</span>
<span id="L512"><span class="lineNum">     512</span>                 :             : </span>
<span id="L513"><span class="lineNum">     513</span>                 :             :                                 // Arithmetic right shift makes sign extension</span>
<span id="L514"><span class="lineNum">     514</span>                 :             :                                 // trivial but (1) it's implementation-defined</span>
<span id="L515"><span class="lineNum">     515</span>                 :             :                                 // behavior (C99/C11/C23 6.5.7-p5) and so is</span>
<span id="L516"><span class="lineNum">     516</span>                 :             :                                 // (2) casting unsigned to signed (6.3.1.3-p3).</span>
<span id="L517"><span class="lineNum">     517</span>                 :             :                                 //</span>
<span id="L518"><span class="lineNum">     518</span>                 :             :                                 // One can check for (1) with</span>
<span id="L519"><span class="lineNum">     519</span>                 :             :                                 //</span>
<span id="L520"><span class="lineNum">     520</span>                 :             :                                 //     if ((-1 &gt;&gt; 1) == -1) ...</span>
<span id="L521"><span class="lineNum">     521</span>                 :             :                                 //</span>
<span id="L522"><span class="lineNum">     522</span>                 :             :                                 // but (2) has to be checked from the</span>
<span id="L523"><span class="lineNum">     523</span>                 :             :                                 // compiler docs. GCC promises that (1)</span>
<span id="L524"><span class="lineNum">     524</span>                 :             :                                 // and (2) behave in the common expected</span>
<span id="L525"><span class="lineNum">     525</span>                 :             :                                 // way and thus</span>
<span id="L526"><span class="lineNum">     526</span>                 :             :                                 //</span>
<span id="L527"><span class="lineNum">     527</span>                 :             :                                 //     addr += (uint32_t)(</span>
<span id="L528"><span class="lineNum">     528</span>                 :             :                                 //             (int32_t)inst2 &gt;&gt; 20);</span>
<span id="L529"><span class="lineNum">     529</span>                 :             :                                 //</span>
<span id="L530"><span class="lineNum">     530</span>                 :             :                                 // does the same as the code below. But since</span>
<span id="L531"><span class="lineNum">     531</span>                 :             :                                 // the 100 % portable way is only a few bytes</span>
<span id="L532"><span class="lineNum">     532</span>                 :             :                                 // bigger code and there is no real speed</span>
<span id="L533"><span class="lineNum">     533</span>                 :             :                                 // difference, let's just use that, especially</span>
<span id="L534"><span class="lineNum">     534</span>                 :             :                                 // since the decoder doesn't need this at all.</span>
<span id="L535"><span class="lineNum">     535</span>                 :<span class="tlaUNC">           0 :                                 uint32_t addr = inst &amp; 0xFFFFF000;</span></span>
<span id="L536"><span class="lineNum">     536</span>                 :<span class="tlaUNC">           0 :                                 addr += (inst2 &gt;&gt; 20)</span></span>
<span id="L537"><span class="lineNum">     537</span>                 :<span class="tlaUNC">           0 :                                                 - ((inst2 &gt;&gt; 19) &amp; 0x1000);</span></span>
<span id="L538"><span class="lineNum">     538</span>                 :             : </span>
<span id="L539"><span class="lineNum">     539</span>                 :<span class="tlaUNC">           0 :                                 addr += now_pos + (uint32_t)i;</span></span>
<span id="L540"><span class="lineNum">     540</span>                 :             : </span>
<span id="L541"><span class="lineNum">     541</span>                 :             :                                 // Construct the first 32 bits:</span>
<span id="L542"><span class="lineNum">     542</span>                 :             :                                 //   [6:0]    AUIPC opcode</span>
<span id="L543"><span class="lineNum">     543</span>                 :             :                                 //   [11:7]   Special AUIPC rd = x2</span>
<span id="L544"><span class="lineNum">     544</span>                 :             :                                 //   [31:12]  The lowest 20 bits of inst2</span>
<span id="L545"><span class="lineNum">     545</span>                 :<span class="tlaUNC">           0 :                                 inst = 0x17 | (2 &lt;&lt; 7) | (inst2 &lt;&lt; 12);</span></span>
<span id="L546"><span class="lineNum">     546</span>                 :             : </span>
<span id="L547"><span class="lineNum">     547</span>                 :<span class="tlaUNC">           0 :                                 write32le(buffer + i, inst);</span></span>
<span id="L548"><span class="lineNum">     548</span>                 :             : </span>
<span id="L549"><span class="lineNum">     549</span>                 :             :                                 // The second 32 bits store the absolute</span>
<span id="L550"><span class="lineNum">     550</span>                 :             :                                 // address in big endian order.</span>
<span id="L551"><span class="lineNum">     551</span>                 :<span class="tlaUNC">           0 :                                 write32be(buffer + i + 4, addr);</span></span>
<span id="L552"><span class="lineNum">     552</span>                 :<span class="tlaUNC">           0 :                         } else {</span></span>
<span id="L553"><span class="lineNum">     553</span>                 :             :                                 // AUIPC's rd equals x0 or x2.</span>
<span id="L554"><span class="lineNum">     554</span>                 :             :                                 //</span>
<span id="L555"><span class="lineNum">     555</span>                 :             :                                 // x0 indicates a landing pad (LPAD).</span>
<span id="L556"><span class="lineNum">     556</span>                 :             :                                 // It's always skipped.</span>
<span id="L557"><span class="lineNum">     557</span>                 :             :                                 //</span>
<span id="L558"><span class="lineNum">     558</span>                 :             :                                 // AUIPC with rd == x2 is used for the special</span>
<span id="L559"><span class="lineNum">     559</span>                 :             :                                 // format as explained above. When the input</span>
<span id="L560"><span class="lineNum">     560</span>                 :             :                                 // contains a byte sequence that matches the</span>
<span id="L561"><span class="lineNum">     561</span>                 :             :                                 // special format, &quot;fake&quot; decoding must be</span>
<span id="L562"><span class="lineNum">     562</span>                 :             :                                 // done to keep the filter bijective (that</span>
<span id="L563"><span class="lineNum">     563</span>                 :             :                                 // is, safe to apply on arbitrary data).</span>
<span id="L564"><span class="lineNum">     564</span>                 :             :                                 //</span>
<span id="L565"><span class="lineNum">     565</span>                 :             :                                 // See the &quot;x0 or x2&quot; section in riscv_decode()</span>
<span id="L566"><span class="lineNum">     566</span>                 :             :                                 // for how the &quot;real&quot; decoding is done. The</span>
<span id="L567"><span class="lineNum">     567</span>                 :             :                                 // &quot;fake&quot; decoding is a simplified version</span>
<span id="L568"><span class="lineNum">     568</span>                 :             :                                 // of &quot;real&quot; decoding with the following</span>
<span id="L569"><span class="lineNum">     569</span>                 :             :                                 // differences (these reduce code size of</span>
<span id="L570"><span class="lineNum">     570</span>                 :             :                                 // the decoder):</span>
<span id="L571"><span class="lineNum">     571</span>                 :             :                                 // (1) The lowest 12 bits aren't sign-extended.</span>
<span id="L572"><span class="lineNum">     572</span>                 :             :                                 // (2) No address conversion is done.</span>
<span id="L573"><span class="lineNum">     573</span>                 :             :                                 // (3) Big endian format isn't used (the fake</span>
<span id="L574"><span class="lineNum">     574</span>                 :             :                                 //     address is in little endian order).</span>
<span id="L575"><span class="lineNum">     575</span>                 :             : </span>
<span id="L576"><span class="lineNum">     576</span>                 :             :                                 // Check if inst matches the special format.</span>
<span id="L577"><span class="lineNum">     577</span>                 :<span class="tlaUNC">           0 :                                 const uint32_t fake_rs1 = inst &gt;&gt; 27;</span></span>
<span id="L578"><span class="lineNum">     578</span>                 :             : </span>
<span id="L579"><span class="lineNum">     579</span>                 :<span class="tlaUNC">           0 :                                 if (NOT_SPECIAL_AUIPC(inst, fake_rs1)) {</span></span>
<span id="L580"><span class="lineNum">     580</span>                 :<span class="tlaUNC">           0 :                                         i += 4 - 2;</span></span>
<span id="L581"><span class="lineNum">     581</span>                 :<span class="tlaUNC">           0 :                                         continue;</span></span>
<span id="L582"><span class="lineNum">     582</span>                 :             :                                 }</span>
<span id="L583"><span class="lineNum">     583</span>                 :             : </span>
<span id="L584"><span class="lineNum">     584</span>                 :<span class="tlaUNC">           0 :                                 const uint32_t fake_addr =</span></span>
<span id="L585"><span class="lineNum">     585</span>                 :<span class="tlaUNC">           0 :                                                 read32le(buffer + i + 4);</span></span>
<span id="L586"><span class="lineNum">     586</span>                 :             : </span>
<span id="L587"><span class="lineNum">     587</span>                 :             :                                 // Construct the second 32 bits:</span>
<span id="L588"><span class="lineNum">     588</span>                 :             :                                 //   [19:0]   Upper 20 bits from AUIPC</span>
<span id="L589"><span class="lineNum">     589</span>                 :             :                                 //   [31:20]  The lowest 12 bits of fake_addr</span>
<span id="L590"><span class="lineNum">     590</span>                 :<span class="tlaUNC">           0 :                                 const uint32_t fake_inst2 = (inst &gt;&gt; 12)</span></span>
<span id="L591"><span class="lineNum">     591</span>                 :<span class="tlaUNC">           0 :                                                 | (fake_addr &lt;&lt; 20);</span></span>
<span id="L592"><span class="lineNum">     592</span>                 :             : </span>
<span id="L593"><span class="lineNum">     593</span>                 :             :                                 // Construct new first 32 bits from:</span>
<span id="L594"><span class="lineNum">     594</span>                 :             :                                 //   [6:0]   AUIPC opcode</span>
<span id="L595"><span class="lineNum">     595</span>                 :             :                                 //   [11:7]  Fake AUIPC rd = fake_rs1</span>
<span id="L596"><span class="lineNum">     596</span>                 :             :                                 //   [31:12] The highest 20 bits of fake_addr</span>
<span id="L597"><span class="lineNum">     597</span>                 :<span class="tlaUNC">           0 :                                 inst = 0x17 | (fake_rs1 &lt;&lt; 7)</span></span>
<span id="L598"><span class="lineNum">     598</span>                 :<span class="tlaUNC">           0 :                                         | (fake_addr &amp; 0xFFFFF000);</span></span>
<span id="L599"><span class="lineNum">     599</span>                 :             : </span>
<span id="L600"><span class="lineNum">     600</span>                 :<span class="tlaUNC">           0 :                                 write32le(buffer + i, inst);</span></span>
<span id="L601"><span class="lineNum">     601</span>                 :<span class="tlaUNC">           0 :                                 write32le(buffer + i + 4, fake_inst2);</span></span>
<span id="L602"><span class="lineNum">     602</span>                 :             :                         }</span>
<span id="L603"><span class="lineNum">     603</span>                 :             : </span>
<span id="L604"><span class="lineNum">     604</span>                 :<span class="tlaUNC">           0 :                         i += 8 - 2;</span></span>
<span id="L605"><span class="lineNum">     605</span>                 :<span class="tlaUNC">           0 :                 }</span></span>
<span id="L606"><span class="lineNum">     606</span>                 :<span class="tlaUNC">           0 :         }</span></span>
<span id="L607"><span class="lineNum">     607</span>                 :             : </span>
<span id="L608"><span class="lineNum">     608</span>                 :<span class="tlaUNC">           0 :         return i;</span></span>
<span id="L609"><span class="lineNum">     609</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L610"><span class="lineNum">     610</span>                 :             : </span>
<span id="L611"><span class="lineNum">     611</span>                 :             : </span>
<span id="L612"><span class="lineNum">     612</span>                 :             : extern lzma_ret</span>
<span id="L613"><span class="lineNum">     613</span>                 :<span class="tlaUNC">           0 : lzma_simple_riscv_encoder_init(lzma_next_coder *next,</span></span>
<span id="L614"><span class="lineNum">     614</span>                 :             :                 const lzma_allocator *allocator,</span>
<span id="L615"><span class="lineNum">     615</span>                 :             :                 const lzma_filter_info *filters)</span>
<span id="L616"><span class="lineNum">     616</span>                 :             : {</span>
<span id="L617"><span class="lineNum">     617</span>                 :<span class="tlaUNC">           0 :         return lzma_simple_coder_init(next, allocator, filters,</span></span>
<span id="L618"><span class="lineNum">     618</span>                 :             :                         &amp;riscv_encode, 0, 8, 2, true);</span>
<span id="L619"><span class="lineNum">     619</span>                 :             : }</span>
<span id="L620"><span class="lineNum">     620</span>                 :             : </span>
<span id="L621"><span class="lineNum">     621</span>                 :             : </span>
<span id="L622"><span class="lineNum">     622</span>                 :             : extern LZMA_API(size_t)</span>
<span id="L623"><span class="lineNum">     623</span>                 :<span class="tlaUNC">           0 : lzma_bcj_riscv_encode(uint32_t start_offset, uint8_t *buf, size_t size)</span></span>
<span id="L624"><span class="lineNum">     624</span>                 :             : {</span>
<span id="L625"><span class="lineNum">     625</span>                 :             :         // start_offset must be a multiple of two.</span>
<span id="L626"><span class="lineNum">     626</span>                 :<span class="tlaUNC">           0 :         start_offset &amp;= ~UINT32_C(1);</span></span>
<span id="L627"><span class="lineNum">     627</span>                 :<span class="tlaUNC">           0 :         return riscv_encode(NULL, start_offset, true, buf, size);</span></span>
<span id="L628"><span class="lineNum">     628</span>                 :             : }</span>
<span id="L629"><span class="lineNum">     629</span>                 :             : #endif</span>
<span id="L630"><span class="lineNum">     630</span>                 :             : </span>
<span id="L631"><span class="lineNum">     631</span>                 :             : </span>
<span id="L632"><span class="lineNum">     632</span>                 :             : #ifdef HAVE_DECODER_RISCV</span>
<span id="L633"><span class="lineNum">     633</span>                 :             : static size_t</span>
<span id="L634"><span class="lineNum">     634</span>                 :<span class="tlaUNC">           0 : riscv_decode(void *simple lzma_attribute((__unused__)),</span></span>
<span id="L635"><span class="lineNum">     635</span>                 :             :                 uint32_t now_pos,</span>
<span id="L636"><span class="lineNum">     636</span>                 :             :                 bool is_encoder lzma_attribute((__unused__)),</span>
<span id="L637"><span class="lineNum">     637</span>                 :             :                 uint8_t *buffer, size_t size)</span>
<span id="L638"><span class="lineNum">     638</span>                 :             : {</span>
<span id="L639"><span class="lineNum">     639</span>                 :<span class="tlaUNC">           0 :         if (size &lt; 8)</span></span>
<span id="L640"><span class="lineNum">     640</span>                 :<span class="tlaUNC">           0 :                 return 0;</span></span>
<span id="L641"><span class="lineNum">     641</span>                 :             : </span>
<span id="L642"><span class="lineNum">     642</span>                 :<span class="tlaUNC">           0 :         size -= 8;</span></span>
<span id="L643"><span class="lineNum">     643</span>                 :             : </span>
<span id="L644"><span class="lineNum">     644</span>                 :             :         size_t i;</span>
<span id="L645"><span class="lineNum">     645</span>                 :<span class="tlaUNC">           0 :         for (i = 0; i &lt;= size; i += 2) {</span></span>
<span id="L646"><span class="lineNum">     646</span>                 :<span class="tlaUNC">           0 :                 uint32_t inst = buffer[i];</span></span>
<span id="L647"><span class="lineNum">     647</span>                 :             : </span>
<span id="L648"><span class="lineNum">     648</span>                 :<span class="tlaUNC">           0 :                 if (inst == 0xEF) {</span></span>
<span id="L649"><span class="lineNum">     649</span>                 :             :                         // JAL</span>
<span id="L650"><span class="lineNum">     650</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b1 = buffer[i + 1];</span></span>
<span id="L651"><span class="lineNum">     651</span>                 :             : </span>
<span id="L652"><span class="lineNum">     652</span>                 :             :                         // Only filter rd=x1(ra) and rd=x5(t0).</span>
<span id="L653"><span class="lineNum">     653</span>                 :<span class="tlaUNC">           0 :                         if ((b1 &amp; 0x0D) != 0)</span></span>
<span id="L654"><span class="lineNum">     654</span>                 :<span class="tlaUNC">           0 :                                 continue;</span></span>
<span id="L655"><span class="lineNum">     655</span>                 :             : </span>
<span id="L656"><span class="lineNum">     656</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b2 = buffer[i + 2];</span></span>
<span id="L657"><span class="lineNum">     657</span>                 :<span class="tlaUNC">           0 :                         const uint32_t b3 = buffer[i + 3];</span></span>
<span id="L658"><span class="lineNum">     658</span>                 :<span class="tlaUNC">           0 :                         const uint32_t pc = now_pos + (uint32_t)i;</span></span>
<span id="L659"><span class="lineNum">     659</span>                 :             : </span>
<span id="L660"><span class="lineNum">     660</span>                 :             : // |          b3             |          b2             |          b1         |</span>
<span id="L661"><span class="lineNum">     661</span>                 :             : // | 31 30 29 28 27 26 25 24 | 23 22 21 20 19 18 17 16 | 15 14 13 12 x x x x |</span>
<span id="L662"><span class="lineNum">     662</span>                 :             : // | 20 10  9  8  7  6  5  4 |  3  2  1 11 19 18 17 16 | 15 14 13 12 x x x x |</span>
<span id="L663"><span class="lineNum">     663</span>                 :             : // |  7  6  5  4  3  2  1  0 |  7  6  5  4  3  2  1  0 |  7  6  5  4 x x x x |</span>
<span id="L664"><span class="lineNum">     664</span>                 :             : </span>
<span id="L665"><span class="lineNum">     665</span>                 :<span class="tlaUNC">           0 :                         uint32_t addr = ((b1 &amp; 0xF0) &lt;&lt; 13)</span></span>
<span id="L666"><span class="lineNum">     666</span>                 :<span class="tlaUNC">           0 :                                         | (b2 &lt;&lt; 9) | (b3 &lt;&lt; 1);</span></span>
<span id="L667"><span class="lineNum">     667</span>                 :             : </span>
<span id="L668"><span class="lineNum">     668</span>                 :<span class="tlaUNC">           0 :                         addr -= pc;</span></span>
<span id="L669"><span class="lineNum">     669</span>                 :             : </span>
<span id="L670"><span class="lineNum">     670</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 1] = (uint8_t)((b1 &amp; 0x0F)</span></span>
<span id="L671"><span class="lineNum">     671</span>                 :<span class="tlaUNC">           0 :                                         | ((addr &gt;&gt; 8) &amp; 0xF0));</span></span>
<span id="L672"><span class="lineNum">     672</span>                 :             : </span>
<span id="L673"><span class="lineNum">     673</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 2] = (uint8_t)(((addr &gt;&gt; 16) &amp; 0x0F)</span></span>
<span id="L674"><span class="lineNum">     674</span>                 :<span class="tlaUNC">           0 :                                         | ((addr &gt;&gt; 7) &amp; 0x10)</span></span>
<span id="L675"><span class="lineNum">     675</span>                 :<span class="tlaUNC">           0 :                                         | ((addr &lt;&lt; 4) &amp; 0xE0));</span></span>
<span id="L676"><span class="lineNum">     676</span>                 :             : </span>
<span id="L677"><span class="lineNum">     677</span>                 :<span class="tlaUNC">           0 :                         buffer[i + 3] = (uint8_t)(((addr &gt;&gt; 4) &amp; 0x7F)</span></span>
<span id="L678"><span class="lineNum">     678</span>                 :<span class="tlaUNC">           0 :                                         | ((addr &gt;&gt; 13) &amp; 0x80));</span></span>
<span id="L679"><span class="lineNum">     679</span>                 :             : </span>
<span id="L680"><span class="lineNum">     680</span>                 :<span class="tlaUNC">           0 :                         i += 4 - 2;</span></span>
<span id="L681"><span class="lineNum">     681</span>                 :             : </span>
<span id="L682"><span class="lineNum">     682</span>                 :<span class="tlaUNC">           0 :                 } else if ((inst &amp; 0x7F) == 0x17) {</span></span>
<span id="L683"><span class="lineNum">     683</span>                 :             :                         // AUIPC</span>
<span id="L684"><span class="lineNum">     684</span>                 :             :                         uint32_t inst2;</span>
<span id="L685"><span class="lineNum">     685</span>                 :             : </span>
<span id="L686"><span class="lineNum">     686</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 1] &lt;&lt; 8;</span></span>
<span id="L687"><span class="lineNum">     687</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 2] &lt;&lt; 16;</span></span>
<span id="L688"><span class="lineNum">     688</span>                 :<span class="tlaUNC">           0 :                         inst |= (uint32_t)buffer[i + 3] &lt;&lt; 24;</span></span>
<span id="L689"><span class="lineNum">     689</span>                 :             : </span>
<span id="L690"><span class="lineNum">     690</span>                 :<span class="tlaUNC">           0 :                         if (inst &amp; 0xE80) {</span></span>
<span id="L691"><span class="lineNum">     691</span>                 :             :                                 // AUIPC's rd doesn't equal x0 or x2.</span>
<span id="L692"><span class="lineNum">     692</span>                 :             : </span>
<span id="L693"><span class="lineNum">     693</span>                 :             :                                 // Check if it is a &quot;fake&quot; AUIPC+inst2 pair.</span>
<span id="L694"><span class="lineNum">     694</span>                 :<span class="tlaUNC">           0 :                                 inst2 = read32le(buffer + i + 4);</span></span>
<span id="L695"><span class="lineNum">     695</span>                 :             : </span>
<span id="L696"><span class="lineNum">     696</span>                 :<span class="tlaUNC">           0 :                                 if (NOT_AUIPC_PAIR(inst, inst2)) {</span></span>
<span id="L697"><span class="lineNum">     697</span>                 :<span class="tlaUNC">           0 :                                         i += 6 - 2;</span></span>
<span id="L698"><span class="lineNum">     698</span>                 :<span class="tlaUNC">           0 :                                         continue;</span></span>
<span id="L699"><span class="lineNum">     699</span>                 :             :                                 }</span>
<span id="L700"><span class="lineNum">     700</span>                 :             : </span>
<span id="L701"><span class="lineNum">     701</span>                 :             :                                 // Decode (or more like re-encode) the &quot;fake&quot;</span>
<span id="L702"><span class="lineNum">     702</span>                 :             :                                 // pair. The &quot;fake&quot; format doesn't do</span>
<span id="L703"><span class="lineNum">     703</span>                 :             :                                 // sign-extension, address conversion, or</span>
<span id="L704"><span class="lineNum">     704</span>                 :             :                                 // use big endian. (The use of little endian</span>
<span id="L705"><span class="lineNum">     705</span>                 :             :                                 // allows sharing the write32le() calls in</span>
<span id="L706"><span class="lineNum">     706</span>                 :             :                                 // the decoder to reduce code size when</span>
<span id="L707"><span class="lineNum">     707</span>                 :             :                                 // unaligned access isn't supported.)</span>
<span id="L708"><span class="lineNum">     708</span>                 :<span class="tlaUNC">           0 :                                 uint32_t addr = inst &amp; 0xFFFFF000;</span></span>
<span id="L709"><span class="lineNum">     709</span>                 :<span class="tlaUNC">           0 :                                 addr += inst2 &gt;&gt; 20;</span></span>
<span id="L710"><span class="lineNum">     710</span>                 :             : </span>
<span id="L711"><span class="lineNum">     711</span>                 :<span class="tlaUNC">           0 :                                 inst = 0x17 | (2 &lt;&lt; 7) | (inst2 &lt;&lt; 12);</span></span>
<span id="L712"><span class="lineNum">     712</span>                 :<span class="tlaUNC">           0 :                                 inst2 = addr;</span></span>
<span id="L713"><span class="lineNum">     713</span>                 :<span class="tlaUNC">           0 :                         } else {</span></span>
<span id="L714"><span class="lineNum">     714</span>                 :             :                                 // AUIPC's rd equals x0 or x2.</span>
<span id="L715"><span class="lineNum">     715</span>                 :             : </span>
<span id="L716"><span class="lineNum">     716</span>                 :             :                                 // Check if inst matches the special format</span>
<span id="L717"><span class="lineNum">     717</span>                 :             :                                 // used by the encoder.</span>
<span id="L718"><span class="lineNum">     718</span>                 :<span class="tlaUNC">           0 :                                 const uint32_t inst2_rs1 = inst &gt;&gt; 27;</span></span>
<span id="L719"><span class="lineNum">     719</span>                 :             : </span>
<span id="L720"><span class="lineNum">     720</span>                 :<span class="tlaUNC">           0 :                                 if (NOT_SPECIAL_AUIPC(inst, inst2_rs1)) {</span></span>
<span id="L721"><span class="lineNum">     721</span>                 :<span class="tlaUNC">           0 :                                         i += 4 - 2;</span></span>
<span id="L722"><span class="lineNum">     722</span>                 :<span class="tlaUNC">           0 :                                         continue;</span></span>
<span id="L723"><span class="lineNum">     723</span>                 :             :                                 }</span>
<span id="L724"><span class="lineNum">     724</span>                 :             : </span>
<span id="L725"><span class="lineNum">     725</span>                 :             :                                 // Decode the &quot;real&quot; pair.</span>
<span id="L726"><span class="lineNum">     726</span>                 :<span class="tlaUNC">           0 :                                 uint32_t addr = read32be(buffer + i + 4);</span></span>
<span id="L727"><span class="lineNum">     727</span>                 :             : </span>
<span id="L728"><span class="lineNum">     728</span>                 :<span class="tlaUNC">           0 :                                 addr -= now_pos + (uint32_t)i;</span></span>
<span id="L729"><span class="lineNum">     729</span>                 :             : </span>
<span id="L730"><span class="lineNum">     730</span>                 :             :                                 // The second instruction:</span>
<span id="L731"><span class="lineNum">     731</span>                 :             :                                 //   - Get the lowest 20 bits from inst.</span>
<span id="L732"><span class="lineNum">     732</span>                 :             :                                 //   - Add the lowest 12 bits of the address</span>
<span id="L733"><span class="lineNum">     733</span>                 :             :                                 //     as the immediate field.</span>
<span id="L734"><span class="lineNum">     734</span>                 :<span class="tlaUNC">           0 :                                 inst2 = (inst &gt;&gt; 12) | (addr &lt;&lt; 20);</span></span>
<span id="L735"><span class="lineNum">     735</span>                 :             : </span>
<span id="L736"><span class="lineNum">     736</span>                 :             :                                 // AUIPC:</span>
<span id="L737"><span class="lineNum">     737</span>                 :             :                                 //   - rd is the same as inst2_rs1.</span>
<span id="L738"><span class="lineNum">     738</span>                 :             :                                 //   - The sign extension of the lowest 12 bits</span>
<span id="L739"><span class="lineNum">     739</span>                 :             :                                 //     must be taken into account.</span>
<span id="L740"><span class="lineNum">     740</span>                 :<span class="tlaUNC">           0 :                                 inst = 0x17 | (inst2_rs1 &lt;&lt; 7)</span></span>
<span id="L741"><span class="lineNum">     741</span>                 :<span class="tlaUNC">           0 :                                         | ((addr + 0x800) &amp; 0xFFFFF000);</span></span>
<span id="L742"><span class="lineNum">     742</span>                 :             :                         }</span>
<span id="L743"><span class="lineNum">     743</span>                 :             : </span>
<span id="L744"><span class="lineNum">     744</span>                 :             :                         // Both decoder branches write in little endian order.</span>
<span id="L745"><span class="lineNum">     745</span>                 :<span class="tlaUNC">           0 :                         write32le(buffer + i, inst);</span></span>
<span id="L746"><span class="lineNum">     746</span>                 :<span class="tlaUNC">           0 :                         write32le(buffer + i + 4, inst2);</span></span>
<span id="L747"><span class="lineNum">     747</span>                 :             : </span>
<span id="L748"><span class="lineNum">     748</span>                 :<span class="tlaUNC">           0 :                         i += 8 - 2;</span></span>
<span id="L749"><span class="lineNum">     749</span>                 :<span class="tlaUNC">           0 :                 }</span></span>
<span id="L750"><span class="lineNum">     750</span>                 :<span class="tlaUNC">           0 :         }</span></span>
<span id="L751"><span class="lineNum">     751</span>                 :             : </span>
<span id="L752"><span class="lineNum">     752</span>                 :<span class="tlaUNC">           0 :         return i;</span></span>
<span id="L753"><span class="lineNum">     753</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L754"><span class="lineNum">     754</span>                 :             : </span>
<span id="L755"><span class="lineNum">     755</span>                 :             : </span>
<span id="L756"><span class="lineNum">     756</span>                 :             : extern lzma_ret</span>
<span id="L757"><span class="lineNum">     757</span>                 :<span class="tlaUNC">           0 : lzma_simple_riscv_decoder_init(lzma_next_coder *next,</span></span>
<span id="L758"><span class="lineNum">     758</span>                 :             :                 const lzma_allocator *allocator,</span>
<span id="L759"><span class="lineNum">     759</span>                 :             :                 const lzma_filter_info *filters)</span>
<span id="L760"><span class="lineNum">     760</span>                 :             : {</span>
<span id="L761"><span class="lineNum">     761</span>                 :<span class="tlaUNC">           0 :         return lzma_simple_coder_init(next, allocator, filters,</span></span>
<span id="L762"><span class="lineNum">     762</span>                 :             :                         &amp;riscv_decode, 0, 8, 2, false);</span>
<span id="L763"><span class="lineNum">     763</span>                 :             : }</span>
<span id="L764"><span class="lineNum">     764</span>                 :             : </span>
<span id="L765"><span class="lineNum">     765</span>                 :             : </span>
<span id="L766"><span class="lineNum">     766</span>                 :             : extern LZMA_API(size_t)</span>
<span id="L767"><span class="lineNum">     767</span>                 :<span class="tlaUNC">           0 : lzma_bcj_riscv_decode(uint32_t start_offset, uint8_t *buf, size_t size)</span></span>
<span id="L768"><span class="lineNum">     768</span>                 :             : {</span>
<span id="L769"><span class="lineNum">     769</span>                 :             :         // start_offset must be a multiple of two.</span>
<span id="L770"><span class="lineNum">     770</span>                 :<span class="tlaUNC">           0 :         start_offset &amp;= ~UINT32_C(1);</span></span>
<span id="L771"><span class="lineNum">     771</span>                 :<span class="tlaUNC">           0 :         return riscv_decode(NULL, start_offset, false, buf, size);</span></span>
<span id="L772"><span class="lineNum">     772</span>                 :             : }</span>
<span id="L773"><span class="lineNum">     773</span>                 :             : #endif</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
