\hypertarget{structALT__GPIO__CFG__REG1__s}{}\section{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+F\+G\+\_\+\+R\+E\+G1\+\_\+s Struct Reference}
\label{structALT__GPIO__CFG__REG1__s}\index{ALT\_GPIO\_CFG\_REG1\_s@{ALT\_GPIO\_CFG\_REG1\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a8843ace4d6ed89151eafe938ef33e8b0}\label{structALT__GPIO__CFG__REG1__s_a8843ace4d6ed89151eafe938ef33e8b0}} 
const uint32\+\_\+t {\bfseries apb\+\_\+data\+\_\+width}\+: 2
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a91b37183a67522d1219b59bdf5be4283}\label{structALT__GPIO__CFG__REG1__s_a91b37183a67522d1219b59bdf5be4283}} 
const uint32\+\_\+t {\bfseries num\+\_\+ports}\+: 2
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_ae140571b080f638cb510060329ad93f9}\label{structALT__GPIO__CFG__REG1__s_ae140571b080f638cb510060329ad93f9}} 
const uint32\+\_\+t {\bfseries porta\+\_\+single\+\_\+ctl}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a7db74877d42b865030909a4a1f28b27f}\label{structALT__GPIO__CFG__REG1__s_a7db74877d42b865030909a4a1f28b27f}} 
const uint32\+\_\+t {\bfseries portb\+\_\+single\+\_\+ctl}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_aaabd2d72a1fb279820fde718a7f597ba}\label{structALT__GPIO__CFG__REG1__s_aaabd2d72a1fb279820fde718a7f597ba}} 
const uint32\+\_\+t {\bfseries portc\+\_\+single\+\_\+ctl}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_ab608827f785e33a36bf7695dc5e0c4f9}\label{structALT__GPIO__CFG__REG1__s_ab608827f785e33a36bf7695dc5e0c4f9}} 
const uint32\+\_\+t {\bfseries portd\+\_\+single\+\_\+ctl}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a0bdb8223fccabcf0d9d81db11969ac13}\label{structALT__GPIO__CFG__REG1__s_a0bdb8223fccabcf0d9d81db11969ac13}} 
const uint32\+\_\+t {\bfseries hw\+\_\+porta}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_abc875d88c5f744edfec87399fdd1f6c8}\label{structALT__GPIO__CFG__REG1__s_abc875d88c5f744edfec87399fdd1f6c8}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 3
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a53452b10b16fdef0d9bef055bd50bf9e}\label{structALT__GPIO__CFG__REG1__s_a53452b10b16fdef0d9bef055bd50bf9e}} 
const uint32\+\_\+t {\bfseries porta\+\_\+intr}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a869aaa0d8583abc3759d5924f95eb394}\label{structALT__GPIO__CFG__REG1__s_a869aaa0d8583abc3759d5924f95eb394}} 
const uint32\+\_\+t {\bfseries debounce}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a02d540dfec0b6fbeac587ade92a4df6f}\label{structALT__GPIO__CFG__REG1__s_a02d540dfec0b6fbeac587ade92a4df6f}} 
const uint32\+\_\+t {\bfseries add\+\_\+encoded\+\_\+params}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a3a0e09f4410a4e4a204c2af042f85597}\label{structALT__GPIO__CFG__REG1__s_a3a0e09f4410a4e4a204c2af042f85597}} 
const uint32\+\_\+t {\bfseries gpio\+\_\+id}\+: 1
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_a6a1ac6b7c648195666902c3027e67d6f}\label{structALT__GPIO__CFG__REG1__s_a6a1ac6b7c648195666902c3027e67d6f}} 
const uint32\+\_\+t {\bfseries encoded\+\_\+id\+\_\+width}\+: 5
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG1__s_ae94a9bfc1131450ffae99ed798b6e798}\label{structALT__GPIO__CFG__REG1__s_ae94a9bfc1131450ffae99ed798b6e798}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad1\+\_\+\+\_\+}\+: 11
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__gpio_8h}{alt\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
