{
    "relation": [
        [
            "Date",
            "Nov 4, 1998",
            "Mar 30, 2001",
            "Mar 22, 2004",
            "Feb 15, 2005",
            "Jul 20, 2005",
            "Jul 15, 2009",
            "Jan 4, 2010",
            "Jul 17, 2013"
        ],
        [
            "Code",
            "AS",
            "AS",
            "AS",
            "CC",
            "FPAY",
            "FPAY",
            "AS",
            "FPAY"
        ],
        [
            "Event",
            "Assignment",
            "Assignment",
            "Assignment",
            "Certificate of correction",
            "Fee payment",
            "Fee payment",
            "Assignment",
            "Fee payment"
        ],
        [
            "Description",
            "Owner name: MICRON ELECTRONICS, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OCHOA, ROLAND;OLSON, JOE;REEL/FRAME:009565/0500 Effective date: 19981027",
            "",
            "",
            "",
            "Year of fee payment: 4",
            "Year of fee payment: 8",
            "Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223",
            "Year of fee payment: 12"
        ]
    ],
    "pageTitle": "Patent US6347394 - Buffering circuit embedded in an integrated circuit device module used for ... - Google Patents",
    "title": "",
    "url": "http://www.google.com/patents/US6347394?ie=ISO-8859-1",
    "hasHeader": true,
    "headerPosition": "FIRST_ROW",
    "tableType": "RELATION",
    "tableNum": 9,
    "s3Link": "common-crawl/crawl-data/CC-MAIN-2015-32/segments/1438043062723.96/warc/CC-MAIN-20150728002422-00261-ip-10-236-191-2.ec2.internal.warc.gz",
    "recordEndOffset": 471245419,
    "recordOffset": 471230393,
    "tableOrientation": "HORIZONTAL",
    "textBeforeTable": "Patent Citations Although this invention has been described with reference to particular embodiments, the invention is not limited to these described embodiments. Rather, the invention is limited only by the appended claims, which include within their scope all equivalent devices or methods that operate according to the principles of the invention as described. The input device 52 may be, for example, a keyboard, a mouse, a trackball, a touch pad, a transducer, a musical instrument, or any other input device. The output device 54 may be, for example, a display screen or monitor, a television screen, a printer, a speaker, a musical instrument, a transducer, an actuator, or any other output device. Also, the processor device 56 may be, for example, any conventional general purpose single- or multi-chip microprocessor such as a Pentium\ufffd processor, a Pentium\ufffd Pro processor, a Pentium\ufffd II processor, an 8051 processor, a MIPS\ufffd processor, a Power PC\ufffd processor, an ALPHA\ufffd processor, or any of the AMD\ufffd or Cyrix\ufffd lines of processors. In addition, the processor device 56 may be, for example, any conventional special purpose microprocessor such as a digital signal processor or a graphics processor. As shown in FIG. 5, an electronic system 50 of this invention includes an input device 52, an output device 54, a processor device 56, and a memory device 58 that incorporates the IC module 20 of FIG. 2. It will be understood, of course, that any one",
    "textAfterTable": "Method for performing simulation using a hardware logic emulation system US5909375 * Sep 19, 1996 Jun 1, 1999 Altera Corporation Buffer for identification of pin contentions in circuit design and simulation EP0571099A1 May 4, 1993 Nov 24, 1993 Sun Microsystems, Inc. Bus architecture for integrated data and video memory EP0744748A2 May 14, 1996 Nov 27, 1996 Silicon Graphics, Inc. High memory capacity DIMM with data and state memory EP0840448A2 Oct 28, 1997 May 6, 1998 Texas Instruments Incorporated A setup/hold time delay network * Cited by examiner Non-Patent Citations Reference 1 PCT International Search Report of Feb. 29, 2000. Referenced by Citing Patent Filing date Publication date Applicant Title US6661272 * Jan 7, 2002 Dec 9,",
    "hasKeyColumn": false,
    "keyColumnIndex": -1,
    "headerRowIndex": 0
}