Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 11:20:01 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    60          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2280)
---------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.135        0.000                      0                 2009        0.135        0.000                      0                 2009        4.500        0.000                       0                   715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.135        0.000                      0                 1509        0.135        0.000                      0                 1509        4.500        0.000                       0                   715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.511        0.000                      0                  500        0.827        0.000                      0                  500  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 2.626ns (26.807%)  route 7.170ns (73.193%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 r  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 r  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.527    13.285    yoshi_unit/sel_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.409 r  yoshi_unit/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.669    14.079    vsync_unit/rgb_reg_reg[1]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.203 r  vsync_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.544    14.746    vsync_unit/rgb_reg[1]_i_3_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.870 r  vsync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.870    vsync_unit_n_163
    SLICE_X30Y20         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.077    15.005    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 2.626ns (27.164%)  route 7.041ns (72.836%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 f  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 f  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 f  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 f  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 f  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 f  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.506    13.899    vsync_unit/rgb_reg_reg[11]_2
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.023 r  vsync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.594    14.618    vsync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.742 r  vsync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.742    vsync_unit_n_161
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 2.626ns (27.186%)  route 7.033ns (72.814%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 r  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 r  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 r  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.647    14.040    ghost_top_unit/rgb_reg[10]_i_8
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  ghost_top_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.445    14.610    vsync_unit/rgb_reg_reg[0]_1
    SLICE_X29Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.734 r  vsync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.734    vsync_unit_n_165
    SLICE_X29Y20         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.032    14.962    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.626ns (27.259%)  route 7.008ns (72.741%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 f  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 f  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 f  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 f  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 f  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 f  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.629    14.023    vsync_unit/rgb_reg_reg[11]_2
    SLICE_X33Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  vsync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.437    14.584    vsync_unit/rgb_reg[5]_i_3_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I2_O)        0.124    14.708 r  vsync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.708    vsync_unit_n_164
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    14.954    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.626ns (27.259%)  route 7.008ns (72.741%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 f  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 f  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 f  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 f  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 f  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 f  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.566    13.959    vsync_unit/rgb_reg_reg[11]_2
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.083 r  vsync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.501    14.584    vsync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.124    14.708 r  vsync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.708    vsync_unit_n_159
    SLICE_X33Y20         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.031    14.959    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 2.626ns (27.319%)  route 6.986ns (72.681%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 r  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 r  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.437    13.195    yoshi_unit/sel_1
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.319 r  yoshi_unit/rgb_reg[2]_i_5/O
                         net (fo=1, routed)           0.601    13.920    vsync_unit/rgb_reg_reg[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.044 r  vsync_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.518    14.563    vsync_unit/rgb_reg[2]_i_3_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.687 r  vsync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.687    vsync_unit_n_162
    SLICE_X30Y20         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.081    15.009    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 2.626ns (27.342%)  route 6.978ns (72.658%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 r  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 r  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.671    13.429    yoshi_unit/sel_1
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.553 r  yoshi_unit/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.569    14.122    vsync_unit/rgb_reg_reg[10]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.246 r  vsync_unit/rgb_reg[10]_i_4/O
                         net (fo=1, routed)           0.308    14.555    vsync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124    14.679 r  vsync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.679    vsync_unit_n_150
    SLICE_X30Y22         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.077    15.002    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 2.626ns (27.594%)  route 6.890ns (72.406%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 f  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 f  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 f  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 f  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 f  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 f  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.654    14.047    ghost_top_unit/rgb_reg[10]_i_8
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.124    14.171 r  ghost_top_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.295    14.467    vsync_unit/rgb_reg_reg[9]_0
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.591 r  vsync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.591    vsync_unit_n_149
    SLICE_X31Y22         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.029    14.954    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 2.626ns (27.598%)  route 6.889ns (72.402%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 r  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 r  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 r  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.517    13.910    vsync_unit/rgb_reg_reg[11]_2
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.034 r  vsync_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.431    14.465    vsync_unit/rgb_reg[7]_i_4_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I3_O)        0.124    14.589 r  vsync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.589    vsync_unit_n_158
    SLICE_X31Y21         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.029    14.956    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 2.619ns (27.277%)  route 6.983ns (72.723%))
  Logic Levels:           11  (CARRY4=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.553     5.074    yoshi_unit/clk
    SLICE_X39Y19         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=75, routed)          1.206     6.736    yoshi_unit/Q[3]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  yoshi_unit/sel_rep_i_162/O
                         net (fo=10, routed)          0.504     7.392    yoshi_unit/sel_rep_i_162_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.326     7.718 r  yoshi_unit/sel_rep_i_110/O
                         net (fo=4, routed)           0.646     8.363    yoshi_unit/sel_rep_i_110_n_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.487 r  yoshi_unit/sel_rep_i_63/O
                         net (fo=1, routed)           0.000     8.487    yoshi_unit/sel_rep_i_63_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.979 f  yoshi_unit/sel_rep_i_29/CO[1]
                         net (fo=4, routed)           0.684     9.663    yoshi_unit/torso_on2
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.332     9.995 f  yoshi_unit/sel_rep_i_18/O
                         net (fo=8, routed)           1.041    11.036    yoshi_unit/sel_rep_i_18_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.160 f  yoshi_unit/rgb_reg[6]_i_12/O
                         net (fo=11, routed)          0.538    11.698    yoshi_unit/rgb_reg[6]_i_12_n_0
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.822 f  yoshi_unit/rgb_reg[11]_i_107/O
                         net (fo=1, routed)           0.813    12.635    yoshi_unit/rgb_reg[11]_i_107_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.759 f  yoshi_unit/rgb_reg[11]_i_48/O
                         net (fo=13, routed)          0.511    13.269    ghost_top_unit/rgb_reg[10]_i_4
    SLICE_X32Y18         LUT3 (Prop_lut3_I1_O)        0.124    13.393 f  ghost_top_unit/rgb_reg[11]_i_18/O
                         net (fo=15, routed)          0.482    13.876    vsync_unit/rgb_reg_reg[11]_2
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  vsync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.559    14.559    vsync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X30Y21         LUT3 (Prop_lut3_I1_O)        0.117    14.676 r  vsync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.676    vsync_unit_n_148
    SLICE_X30Y21         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)        0.118    15.045    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.157%)  route 0.301ns (61.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.558     1.441    vsync_unit/clk
    SLICE_X36Y16         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=79, routed)          0.301     1.884    vsync_unit/x[5]
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  vsync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.929    vsync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X35Y17         FDCE                                         r  vsync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.823     1.950    vsync_unit/clk
    SLICE_X35Y17         FDCE                                         r  vsync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.092     1.793    vsync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y13         FDPE                                         r  eggs_unit/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  eggs_unit/B_reg_reg[5]/Q
                         net (fo=6, routed)           0.121     1.708    eggs_unit/B_reg_reg[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  eggs_unit/B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.753    eggs_unit/p_0_in__0[7]
    SLICE_X52Y13         FDPE                                         r  eggs_unit/B_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.832     1.959    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y13         FDPE                                         r  eggs_unit/B_reg_reg[7]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y13         FDPE (Hold_fdpe_C_D)         0.120     1.578    eggs_unit/B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 eggs_unit/D_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/D_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X51Y15         FDCE                                         r  eggs_unit/D_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  eggs_unit/D_reg_reg[0]/Q
                         net (fo=9, routed)           0.126     1.713    eggs_unit/D_reg[0]
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.758 r  eggs_unit/D_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    eggs_unit/D_reg[1]_i_1_n_0
    SLICE_X50Y15         FDCE                                         r  eggs_unit/D_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.831     1.958    eggs_unit/clk_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  eggs_unit/D_reg_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y15         FDCE (Hold_fdce_C_D)         0.121     1.579    eggs_unit/D_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 eggs_unit/C_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/C_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  eggs_unit/C_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  eggs_unit/C_reg_reg[1]/Q
                         net (fo=7, routed)           0.120     1.706    eggs_unit/C_reg_reg[1]
    SLICE_X49Y14         LUT5 (Prop_lut5_I1_O)        0.048     1.754 r  eggs_unit/C_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    eggs_unit/p_0_in__1[3]
    SLICE_X49Y14         FDCE                                         r  eggs_unit/C_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.831     1.958    eggs_unit/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  eggs_unit/C_reg_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDCE (Hold_fdce_C_D)         0.107     1.565    eggs_unit/C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.589     1.472    yoshi_unit/clk
    SLICE_X60Y16         FDCE                                         r  yoshi_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  yoshi_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.094     1.730    yoshi_unit/extra_up_reg[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  yoshi_unit/extra_up_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    yoshi_unit/extra_up_reg[1]_i_1_n_0
    SLICE_X61Y16         FDCE                                         r  yoshi_unit/extra_up_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.857     1.984    yoshi_unit/clk
    SLICE_X61Y16         FDCE                                         r  yoshi_unit/extra_up_reg_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.091     1.576    yoshi_unit/extra_up_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.441%)  route 0.149ns (44.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  eggs_unit/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  eggs_unit/B_reg_reg[0]/Q
                         net (fo=9, routed)           0.149     1.736    eggs_unit/B_reg_reg[0]
    SLICE_X52Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  eggs_unit/B_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    eggs_unit/p_0_in__0[4]
    SLICE_X52Y14         FDCE                                         r  eggs_unit/B_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.832     1.959    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y14         FDCE                                         r  eggs_unit/B_reg_reg[4]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y14         FDCE (Hold_fdce_C_D)         0.121     1.581    eggs_unit/B_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 eggs_unit/F_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.786%)  route 0.142ns (43.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.560     1.443    eggs_unit/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  eggs_unit/F_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  eggs_unit/F_reg_reg[7]/Q
                         net (fo=4, routed)           0.142     1.726    eggs_unit/F_reg_reg[7]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  eggs_unit/egg_x_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.771    eggs_unit/p_0_out[7]
    SLICE_X44Y12         FDCE                                         r  eggs_unit/egg_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.957    eggs_unit/clk_IBUF_BUFG
    SLICE_X44Y12         FDCE                                         r  eggs_unit/egg_x_reg_reg[7]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X44Y12         FDCE (Hold_fdce_C_D)         0.092     1.571    eggs_unit/egg_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eggs_unit/C_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/C_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  eggs_unit/C_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  eggs_unit/C_reg_reg[1]/Q
                         net (fo=7, routed)           0.120     1.706    eggs_unit/C_reg_reg[1]
    SLICE_X49Y14         LUT4 (Prop_lut4_I2_O)        0.045     1.751 r  eggs_unit/C_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    eggs_unit/p_0_in__1[2]
    SLICE_X49Y14         FDCE                                         r  eggs_unit/C_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.831     1.958    eggs_unit/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  eggs_unit/C_reg_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y14         FDCE (Hold_fdce_C_D)         0.091     1.549    eggs_unit/C_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eggs_unit/C_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/C_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.562     1.445    eggs_unit/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  eggs_unit/C_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  eggs_unit/C_reg_reg[2]/Q
                         net (fo=6, routed)           0.121     1.707    eggs_unit/C_reg_reg[2]
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  eggs_unit/C_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    eggs_unit/p_0_in__1[4]
    SLICE_X48Y14         FDPE                                         r  eggs_unit/C_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.831     1.958    eggs_unit/clk_IBUF_BUFG
    SLICE_X48Y14         FDPE                                         r  eggs_unit/C_reg_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y14         FDPE (Hold_fdpe_C_D)         0.092     1.550    eggs_unit/C_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eggs_unit/platform_select_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.560     1.443    eggs_unit/clk_IBUF_BUFG
    SLICE_X45Y13         FDPE                                         r  eggs_unit/platform_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  eggs_unit/platform_select_reg_reg[2]/Q
                         net (fo=16, routed)          0.121     1.705    eggs_unit/platform_select_reg[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  eggs_unit/egg_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.750    eggs_unit/p_0_out[8]
    SLICE_X44Y13         FDPE                                         r  eggs_unit/egg_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    eggs_unit/clk_IBUF_BUFG
    SLICE_X44Y13         FDPE                                         r  eggs_unit/egg_x_reg_reg[8]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X44Y13         FDPE (Hold_fdpe_C_D)         0.092     1.548    eggs_unit/egg_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  sel_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   sel_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  sel_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   sel_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   sel_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   sel_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  sel_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y20  rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y20  rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19  rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19  rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y20  rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y20  rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19  rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19  rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/start_reg_y_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.668ns (11.379%)  route 5.202ns (88.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.964    10.960    yoshi_unit/reset
    SLICE_X61Y15         FDCE                                         f  yoshi_unit/start_reg_y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.512    14.853    yoshi_unit/clk
    SLICE_X61Y15         FDCE                                         r  yoshi_unit/start_reg_y_reg[17]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y15         FDCE (Recov_fdce_C_CLR)     -0.607    14.471    yoshi_unit/start_reg_y_reg[17]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/start_reg_y_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.668ns (11.650%)  route 5.066ns (88.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.828    10.823    yoshi_unit/reset
    SLICE_X58Y16         FDCE                                         f  yoshi_unit/start_reg_y_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511    14.852    yoshi_unit/clk
    SLICE_X58Y16         FDCE                                         r  yoshi_unit/start_reg_y_reg[18]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y16         FDCE (Recov_fdce_C_CLR)     -0.607    14.470    yoshi_unit/start_reg_y_reg[18]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/FSM_sequential_state_reg_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.668ns (11.659%)  route 5.062ns (88.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.823    10.819    yoshi_unit/reset
    SLICE_X59Y16         FDCE                                         f  yoshi_unit/FSM_sequential_state_reg_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511    14.852    yoshi_unit/clk
    SLICE_X59Y16         FDCE                                         r  yoshi_unit/FSM_sequential_state_reg_y_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDCE (Recov_fdce_C_CLR)     -0.607    14.470    yoshi_unit/FSM_sequential_state_reg_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/FSM_sequential_state_reg_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.668ns (11.659%)  route 5.062ns (88.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.823    10.819    yoshi_unit/reset
    SLICE_X59Y16         FDCE                                         f  yoshi_unit/FSM_sequential_state_reg_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511    14.852    yoshi_unit/clk
    SLICE_X59Y16         FDCE                                         r  yoshi_unit/FSM_sequential_state_reg_y_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDCE (Recov_fdce_C_CLR)     -0.607    14.470    yoshi_unit/FSM_sequential_state_reg_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/platform_select_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.668ns (12.086%)  route 4.859ns (87.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.621    10.616    eggs_unit/reset
    SLICE_X48Y12         FDCE                                         f  eggs_unit/platform_select_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.447    14.788    eggs_unit/clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  eggs_unit/platform_select_reg_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y12         FDCE (Recov_fdce_C_CLR)     -0.607    14.406    eggs_unit/platform_select_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.668ns (11.954%)  route 4.920ns (88.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.682    10.677    yoshi_unit/reset
    SLICE_X58Y15         FDCE                                         f  yoshi_unit/jump_t_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.512    14.853    yoshi_unit/clk
    SLICE_X58Y15         FDCE                                         r  yoshi_unit/jump_t_reg_reg[17]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y15         FDCE (Recov_fdce_C_CLR)     -0.607    14.471    yoshi_unit/jump_t_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.668ns (12.266%)  route 4.778ns (87.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.540    10.535    ghost_top_unit/reset
    SLICE_X33Y10         FDCE                                         f  ghost_top_unit/face_t_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.443    14.784    ghost_top_unit/clk
    SLICE_X33Y10         FDCE                                         r  ghost_top_unit/face_t_reg_reg[0]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y10         FDCE (Recov_fdce_C_CLR)     -0.607    14.330    ghost_top_unit/face_t_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.668ns (12.266%)  route 4.778ns (87.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.540    10.535    ghost_top_unit/reset
    SLICE_X33Y10         FDCE                                         f  ghost_top_unit/face_t_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.443    14.784    ghost_top_unit/clk
    SLICE_X33Y10         FDCE                                         r  ghost_top_unit/face_t_reg_reg[1]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y10         FDCE (Recov_fdce_C_CLR)     -0.607    14.330    ghost_top_unit/face_t_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.668ns (12.266%)  route 4.778ns (87.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.540    10.535    ghost_top_unit/reset
    SLICE_X33Y10         FDCE                                         f  ghost_top_unit/face_t_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.443    14.784    ghost_top_unit/clk
    SLICE_X33Y10         FDCE                                         r  ghost_top_unit/face_t_reg_reg[2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y10         FDCE (Recov_fdce_C_CLR)     -0.607    14.330    ghost_top_unit/face_t_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.668ns (12.266%)  route 4.778ns (87.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  controller/start_reg_reg/Q
                         net (fo=4, routed)           1.238     6.846    game_FSM/start_reg
    SLICE_X45Y31         LUT5 (Prop_lut5_I3_O)        0.150     6.996 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.540    10.535    ghost_top_unit/reset
    SLICE_X33Y10         FDCE                                         f  ghost_top_unit/face_t_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.443    14.784    ghost_top_unit/clk
    SLICE_X33Y10         FDCE                                         r  ghost_top_unit/face_t_reg_reg[3]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y10         FDCE (Recov_fdce_C_CLR)     -0.607    14.330    ghost_top_unit/face_t_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  3.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/m_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.183ns (26.432%)  route 0.509ns (73.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.228     2.132    score_display_unit/reset
    SLICE_X44Y37         FDCE                                         f  score_display_unit/m_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.957    score_display_unit/clk
    SLICE_X44Y37         FDCE                                         r  score_display_unit/m_count_reg_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.305    score_display_unit/m_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/m_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.183ns (26.432%)  route 0.509ns (73.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.228     2.132    score_display_unit/reset
    SLICE_X44Y37         FDCE                                         f  score_display_unit/m_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.957    score_display_unit/clk
    SLICE_X44Y37         FDCE                                         r  score_display_unit/m_count_reg_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.305    score_display_unit/m_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/m_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.183ns (26.432%)  route 0.509ns (73.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.228     2.132    score_display_unit/reset
    SLICE_X44Y37         FDCE                                         f  score_display_unit/m_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.957    score_display_unit/clk
    SLICE_X44Y37         FDCE                                         r  score_display_unit/m_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.305    score_display_unit/m_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/m_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.183ns (26.432%)  route 0.509ns (73.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.228     2.132    score_display_unit/reset
    SLICE_X44Y37         FDCE                                         f  score_display_unit/m_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.830     1.957    score_display_unit/clk
    SLICE_X44Y37         FDCE                                         r  score_display_unit/m_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.305    score_display_unit/m_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/decode_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.183ns (24.407%)  route 0.567ns (75.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.286     2.190    score_display_unit/reset
    SLICE_X45Y36         FDCE                                         f  score_display_unit/decode_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/clk
    SLICE_X45Y36         FDCE                                         r  score_display_unit/decode_reg_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/decode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/decode_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.183ns (24.407%)  route 0.567ns (75.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.286     2.190    score_display_unit/reset
    SLICE_X45Y36         FDCE                                         f  score_display_unit/decode_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/clk
    SLICE_X45Y36         FDCE                                         r  score_display_unit/decode_reg_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/decode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_0_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.183ns (24.266%)  route 0.571ns (75.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.290     2.194    score_display_unit/bcd_unit/reset
    SLICE_X44Y36         FDCE                                         f  score_display_unit/bcd_unit/bcd_0_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/bcd_unit/clk
    SLICE_X44Y36         FDCE                                         r  score_display_unit/bcd_unit/bcd_0_reg_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/bcd_unit/bcd_0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_0_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.183ns (24.266%)  route 0.571ns (75.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.290     2.194    score_display_unit/bcd_unit/reset
    SLICE_X44Y36         FDCE                                         f  score_display_unit/bcd_unit/bcd_0_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/bcd_unit/clk
    SLICE_X44Y36         FDCE                                         r  score_display_unit/bcd_unit/bcd_0_reg_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/bcd_unit/bcd_0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_0_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.183ns (24.266%)  route 0.571ns (75.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.290     2.194    score_display_unit/bcd_unit/reset
    SLICE_X44Y36         FDCE                                         f  score_display_unit/bcd_unit/bcd_0_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/bcd_unit/clk
    SLICE_X44Y36         FDCE                                         r  score_display_unit/bcd_unit/bcd_0_reg_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/bcd_unit/bcd_0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.183ns (24.266%)  route 0.571ns (75.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    game_FSM/clk_IBUF_BUFG
    SLICE_X44Y31         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=47, routed)          0.281     1.862    game_FSM/game_state_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I1_O)        0.042     1.904 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.290     2.194    score_display_unit/bcd_unit/reset
    SLICE_X44Y36         FDCE                                         f  score_display_unit/bcd_unit/bcd_1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.829     1.956    score_display_unit/bcd_unit/clk
    SLICE_X44Y36         FDCE                                         r  score_display_unit/bcd_unit/bcd_1_reg_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.304    score_display_unit/bcd_unit/bcd_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.890    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_bottom_unit/s_x_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 1.574ns (17.549%)  route 7.396ns (82.451%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.938     8.970    ghost_bottom_unit/reset
    SLICE_X34Y29         FDCE                                         f  ghost_bottom_unit/s_x_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_y_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 1.574ns (17.608%)  route 7.366ns (82.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.908     8.940    ghost_top_unit/reset
    SLICE_X35Y25         FDCE                                         f  ghost_top_unit/s_y_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_y_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 1.574ns (17.608%)  route 7.366ns (82.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.908     8.940    ghost_top_unit/reset
    SLICE_X35Y25         FDCE                                         f  ghost_top_unit/s_y_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_bottom_unit/s_x_next_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 1.574ns (17.717%)  route 7.311ns (82.283%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.853     8.885    ghost_bottom_unit/reset
    SLICE_X37Y30         FDPE                                         f  ghost_bottom_unit/s_x_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_bottom_unit/s_x_next_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 1.574ns (17.717%)  route 7.311ns (82.283%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.853     8.885    ghost_bottom_unit/reset
    SLICE_X37Y30         FDPE                                         f  ghost_bottom_unit/s_x_next_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_x_next_reg[9]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 1.574ns (17.724%)  route 7.307ns (82.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.849     8.881    ghost_top_unit/reset
    SLICE_X38Y25         FDPE                                         f  ghost_top_unit/s_x_next_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_x_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 1.574ns (17.846%)  route 7.247ns (82.154%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.789     8.821    ghost_top_unit/reset
    SLICE_X39Y22         FDCE                                         f  ghost_top_unit/s_x_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_bottom_unit/s_x_next_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 1.574ns (18.527%)  route 6.923ns (81.473%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.465     8.497    ghost_bottom_unit/reset
    SLICE_X32Y28         FDPE                                         f  ghost_bottom_unit/s_x_next_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_y_next_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 1.574ns (18.542%)  route 6.916ns (81.458%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.458     8.490    ghost_top_unit/reset
    SLICE_X35Y24         FDPE                                         f  ghost_top_unit/s_y_next_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_y_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 1.574ns (18.542%)  route 6.916ns (81.458%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.458     8.490    ghost_top_unit/reset
    SLICE_X35Y24         FDCE                                         f  ghost_top_unit/s_y_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.272ns (13.292%)  route 1.776ns (86.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.260     2.048    ghost_crazy_unit/reset
    SLICE_X43Y32         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.272ns (13.292%)  route 1.776ns (86.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.260     2.048    ghost_crazy_unit/reset
    SLICE_X43Y32         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.272ns (13.292%)  route 1.776ns (86.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.260     2.048    ghost_crazy_unit/reset
    SLICE_X43Y32         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 0.272ns (12.879%)  route 1.842ns (87.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.326     2.114    ghost_crazy_unit/reset
    SLICE_X43Y33         FDPE                                         f  ghost_crazy_unit/s_x_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 0.272ns (12.879%)  route 1.842ns (87.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.326     2.114    ghost_crazy_unit/reset
    SLICE_X43Y33         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 0.272ns (12.879%)  route 1.842ns (87.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.326     2.114    ghost_crazy_unit/reset
    SLICE_X43Y33         FDPE                                         f  ghost_crazy_unit/s_x_next_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 0.272ns (12.696%)  route 1.872ns (87.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.356     2.144    ghost_crazy_unit/reset
    SLICE_X41Y33         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 0.272ns (12.611%)  route 1.887ns (87.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.371     2.159    ghost_crazy_unit/reset
    SLICE_X43Y34         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_crazy_unit/s_x_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 0.272ns (12.611%)  route 1.887ns (87.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.371     2.159    ghost_crazy_unit/reset
    SLICE_X43Y34         FDCE                                         f  ghost_crazy_unit/s_x_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            ghost_top_unit/s_x_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 0.272ns (12.189%)  route 1.961ns (87.811%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         1.516     1.740    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.788 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         0.445     2.234    ghost_top_unit/reset
    SLICE_X40Y21         FDCE                                         f  ghost_top_unit/s_x_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.098ns  (logic 4.592ns (41.377%)  route 6.506ns (58.623%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.568     5.089    controller/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  controller/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  controller/count_reg_reg[3]/Q
                         net (fo=10, routed)          1.028     6.536    controller/count_reg[3]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.296     6.832 r  controller/nes_clk_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.619     7.451    controller/nes_clk_OBUF_inst_i_5_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.575 r  controller/nes_clk_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.446     8.021    controller/nes_clk_OBUF_inst_i_4_n_0
    SLICE_X55Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  controller/nes_clk_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.817     8.962    controller/nes_clk_OBUF_inst_i_2_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.086 r  controller/nes_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.596    12.682    nes_clk_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    16.187 r  nes_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.187    nes_clk
    J1                                                                r  nes_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.519ns (50.132%)  route 4.495ns (49.868%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.569     5.090    controller/clk_IBUF_BUFG
    SLICE_X54Y39         FDCE                                         r  controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=11, routed)          0.862     6.430    controller/state_reg[2]
    SLICE_X56Y39         LUT4 (Prop_lut4_I2_O)        0.321     6.751 r  controller/latch_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.634    10.385    latch_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.720    14.105 r  latch_OBUF_inst/O
                         net (fo=0)                   0.000    14.105    latch
    L2                                                                r  latch (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.342ns (51.598%)  route 4.073ns (48.402%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.565     5.086    score_display_unit/clk
    SLICE_X44Y40         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=9, routed)           1.597     7.140    score_display_unit/p_0_in[0]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.152     7.292 r  score_display_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.476     9.768    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.502 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.502    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.305ns (52.289%)  route 3.928ns (47.711%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.565     5.086    score_display_unit/clk
    SLICE_X44Y40         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=9, routed)           1.605     7.148    score_display_unit/p_0_in[0]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.146     7.294 r  score_display_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323     9.616    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.319 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.319    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/decode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.314ns (52.679%)  route 3.876ns (47.321%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.564     5.085    score_display_unit/clk
    SLICE_X45Y38         FDCE                                         r  score_display_unit/decode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  score_display_unit/decode_reg_reg[1]/Q
                         net (fo=7, routed)           0.840     6.382    score_display_unit/decode_reg[1]
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.150     6.532 r  score_display_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.035     9.567    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.275 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.275    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/decode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.111ns (50.315%)  route 4.060ns (49.685%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.564     5.085    score_display_unit/clk
    SLICE_X45Y38         FDCE                                         r  score_display_unit/decode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  score_display_unit/decode_reg_reg[1]/Q
                         net (fo=7, routed)           0.840     6.382    score_display_unit/decode_reg[1]
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  score_display_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.220     9.725    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.257 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.257    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/decode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.368ns (54.261%)  route 3.682ns (45.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.564     5.085    score_display_unit/clk
    SLICE_X45Y38         FDCE                                         r  score_display_unit/decode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  score_display_unit/decode_reg_reg[1]/Q
                         net (fo=7, routed)           0.830     6.372    score_display_unit/decode_reg[1]
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.152     6.524 r  score_display_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.851     9.375    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.134 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.134    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/decode_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.345ns (54.142%)  route 3.680ns (45.858%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.562     5.083    score_display_unit/clk
    SLICE_X45Y36         FDCE                                         r  score_display_unit/decode_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  score_display_unit/decode_reg_reg[0]/Q
                         net (fo=7, routed)           0.842     6.381    score_display_unit/decode_reg[0]
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.153     6.534 r  score_display_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.838     9.373    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    13.109 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.109    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.103ns (51.215%)  route 3.908ns (48.785%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.565     5.086    score_display_unit/clk
    SLICE_X44Y40         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=9, routed)           1.597     7.140    score_display_unit/p_0_in[0]
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.264 r  score_display_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.311     9.575    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.098 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.098    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.083ns (51.059%)  route 3.914ns (48.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.565     5.086    score_display_unit/clk
    SLICE_X44Y40         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=9, routed)           1.605     7.148    score_display_unit/p_0_in[0]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.272 r  score_display_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.308     9.580    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.083 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.083    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghost_bottom_unit/s_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/s_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.555     1.438    ghost_bottom_unit/clk
    SLICE_X36Y30         FDRE                                         r  ghost_bottom_unit/s_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ghost_bottom_unit/s_x_reg_reg[6]/Q
                         net (fo=24, routed)          0.110     1.689    ghost_bottom_unit/s_x_reg_reg[9]_0[6]
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  ghost_bottom_unit/s_x_next[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.734    ghost_bottom_unit/s_x_next[6]_i_1__1_n_0
    SLICE_X37Y30         FDPE                                         r  ghost_bottom_unit/s_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (68.122%)  route 0.098ns (31.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    ghost_crazy_unit/clk
    SLICE_X42Y32         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ghost_crazy_unit/s_x_reg_reg[7]/Q
                         net (fo=30, routed)          0.098     1.702    ghost_crazy_unit/s_x_reg_reg[9]_0[7]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  ghost_crazy_unit/s_x_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.747    ghost_crazy_unit/s_x_next[7]_i_1_n_0
    SLICE_X43Y32         FDCE                                         r  ghost_crazy_unit/s_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_top_unit/s_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/s_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.761%)  route 0.136ns (42.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.550     1.433    ghost_top_unit/clk
    SLICE_X39Y25         FDRE                                         r  ghost_top_unit/s_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ghost_top_unit/s_x_reg_reg[9]/Q
                         net (fo=24, routed)          0.136     1.710    ghost_top_unit/s_x_reg_reg[9]_0[9]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  ghost_top_unit/s_x_next[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    ghost_top_unit/s_x_next[9]_i_1__0_n_0
    SLICE_X38Y25         FDPE                                         r  ghost_top_unit/s_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_top_unit/s_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/s_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.618%)  route 0.161ns (46.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.553     1.436    ghost_top_unit/clk
    SLICE_X41Y21         FDRE                                         r  ghost_top_unit/s_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ghost_top_unit/s_x_reg_reg[2]/Q
                         net (fo=34, routed)          0.161     1.738    ghost_top_unit/s_x_reg_reg[9]_0[2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  ghost_top_unit/s_x_next[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    ghost_top_unit/s_x_next[2]_i_1__0_n_0
    SLICE_X40Y21         FDCE                                         r  ghost_top_unit/s_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.468%)  route 0.169ns (47.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.558     1.441    ghost_crazy_unit/clk
    SLICE_X33Y33         FDRE                                         r  ghost_crazy_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ghost_crazy_unit/s_y_reg_reg[3]/Q
                         net (fo=22, routed)          0.169     1.751    ghost_crazy_unit/Q[3]
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  ghost_crazy_unit/s_y_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    ghost_crazy_unit/s_y_next[3]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  ghost_crazy_unit/s_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.401%)  route 0.155ns (42.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    ghost_crazy_unit/clk
    SLICE_X42Y32         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ghost_crazy_unit/s_x_reg_reg[1]/Q
                         net (fo=34, routed)          0.155     1.759    ghost_crazy_unit/s_x_reg_reg[9]_0[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  ghost_crazy_unit/s_x_next[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    ghost_crazy_unit/s_x_next[1]_i_1__1_n_0
    SLICE_X43Y32         FDCE                                         r  ghost_crazy_unit/s_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.212ns (57.750%)  route 0.155ns (42.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.557     1.440    ghost_crazy_unit/clk
    SLICE_X42Y32         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ghost_crazy_unit/s_x_reg_reg[1]/Q
                         net (fo=34, routed)          0.155     1.759    ghost_crazy_unit/s_x_reg_reg[9]_0[1]
    SLICE_X43Y32         LUT5 (Prop_lut5_I3_O)        0.048     1.807 r  ghost_crazy_unit/s_x_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ghost_crazy_unit/s_x_next[2]_i_1_n_0
    SLICE_X43Y32         FDCE                                         r  ghost_crazy_unit/s_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (51.989%)  route 0.193ns (48.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.558     1.441    ghost_crazy_unit/clk
    SLICE_X42Y33         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ghost_crazy_unit/s_x_reg_reg[4]/Q
                         net (fo=26, routed)          0.193     1.798    ghost_crazy_unit/s_x_reg_reg[9]_0[4]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  ghost_crazy_unit/s_x_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    ghost_crazy_unit/s_x_next[5]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  ghost_crazy_unit/s_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/s_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.749%)  route 0.195ns (48.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.559     1.442    ghost_crazy_unit/clk
    SLICE_X42Y34         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ghost_crazy_unit/s_x_reg_reg[9]/Q
                         net (fo=23, routed)          0.195     1.801    ghost_crazy_unit/s_x_reg_reg[9]_0[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  ghost_crazy_unit/s_x_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    ghost_crazy_unit/s_x_next[9]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  ghost_crazy_unit/s_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/s_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.252ns (61.321%)  route 0.159ns (38.679%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.553     1.436    ghost_bottom_unit/clk
    SLICE_X28Y27         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ghost_bottom_unit/s_y_reg_reg[5]/Q
                         net (fo=19, routed)          0.159     1.736    ghost_bottom_unit/Q[5]
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  ghost_bottom_unit/s_y_next[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.781    ghost_bottom_unit/s_y_next[7]_i_3__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.847 r  ghost_bottom_unit/s_y_next_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    ghost_bottom_unit/s_y_next[6]
    SLICE_X29Y28         FDPE                                         r  ghost_bottom_unit/s_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           691 Endpoints
Min Delay           691 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            sel_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.602ns (16.510%)  route 8.102ns (83.490%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         6.392     7.848    hard_reset_IBUF
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.146     7.994 r  sel_1_1_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           1.710     9.704    sel_1_1_ENARDEN_cooolgate_en_sig_19
    RAMB36_X0Y8          RAMB36E1                                     r  sel_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.493     4.834    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  sel_1_1/CLKARDCLK

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            yoshi_unit/start_reg_y_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.996ns  (logic 1.574ns (17.498%)  route 7.422ns (82.502%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.964     8.996    yoshi_unit/reset
    SLICE_X61Y15         FDCE                                         f  yoshi_unit/start_reg_y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.512     4.853    yoshi_unit/clk
    SLICE_X61Y15         FDCE                                         r  yoshi_unit/start_reg_y_reg[17]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            yoshi_unit/start_reg_y_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.574ns (17.768%)  route 7.286ns (82.232%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.828     8.860    yoshi_unit/reset
    SLICE_X58Y16         FDCE                                         f  yoshi_unit/start_reg_y_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511     4.852    yoshi_unit/clk
    SLICE_X58Y16         FDCE                                         r  yoshi_unit/start_reg_y_reg[18]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            yoshi_unit/FSM_sequential_state_reg_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.855ns  (logic 1.574ns (17.776%)  route 7.281ns (82.224%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.823     8.855    yoshi_unit/reset
    SLICE_X59Y16         FDCE                                         f  yoshi_unit/FSM_sequential_state_reg_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511     4.852    yoshi_unit/clk
    SLICE_X59Y16         FDCE                                         r  yoshi_unit/FSM_sequential_state_reg_y_reg[0]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            yoshi_unit/FSM_sequential_state_reg_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.855ns  (logic 1.574ns (17.776%)  route 7.281ns (82.224%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.823     8.855    yoshi_unit/reset
    SLICE_X59Y16         FDCE                                         f  yoshi_unit/FSM_sequential_state_reg_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.511     4.852    yoshi_unit/clk
    SLICE_X59Y16         FDCE                                         r  yoshi_unit/FSM_sequential_state_reg_y_reg[1]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            sel_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.602ns (18.141%)  route 7.230ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         5.622     7.079    hard_reset_IBUF
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.146     7.225 r  sel_1_4_ENARDEN_cooolgate_en_gate_41/O
                         net (fo=1, routed)           1.607     8.832    sel_1_4_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y9          RAMB36E1                                     r  sel_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.497     4.838    clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  sel_1_4/CLKARDCLK

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            eggs_unit/score_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 2.258ns (25.683%)  route 6.534ns (74.317%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         1.789     6.821    eggs_unit/reset
    SLICE_X48Y21         LUT4 (Prop_lut4_I3_O)        0.352     7.173 f  eggs_unit/score_reg[13]_i_7/O
                         net (fo=12, routed)          1.288     8.461    eggs_unit/score_reg[13]_i_7_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.793 r  eggs_unit/score_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.793    eggs_unit/score_reg[8]_i_1_n_0
    SLICE_X51Y27         FDCE                                         r  eggs_unit/score_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.438     4.779    eggs_unit/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  eggs_unit/score_reg_reg[8]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            eggs_unit/score_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.736ns  (logic 1.900ns (21.750%)  route 6.836ns (78.250%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 r  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         2.521     7.553    eggs_unit/reset
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.326     7.879 r  eggs_unit/score_reg[13]_i_1/O
                         net (fo=12, routed)          0.857     8.736    eggs_unit/score_reg0
    SLICE_X52Y25         FDCE                                         r  eggs_unit/score_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.435     4.776    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  eggs_unit/score_reg_reg[10]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            eggs_unit/score_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.736ns  (logic 1.900ns (21.750%)  route 6.836ns (78.250%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 r  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         2.521     7.553    eggs_unit/reset
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.326     7.879 r  eggs_unit/score_reg[13]_i_1/O
                         net (fo=12, routed)          0.857     8.736    eggs_unit/score_reg0
    SLICE_X52Y25         FDCE                                         r  eggs_unit/score_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.435     4.776    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  eggs_unit/score_reg_reg[9]/C

Slack:                    inf
  Source:                 hard_reset
                            (input port)
  Destination:            yoshi_unit/jump_t_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.714ns  (logic 1.574ns (18.065%)  route 7.140ns (81.935%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     0.000    hard_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hard_reset_IBUF_inst/O
                         net (fo=104, routed)         3.458     4.914    game_FSM/hard_reset_IBUF
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.118     5.032 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=564, routed)         3.682     8.714    yoshi_unit/reset
    SLICE_X58Y15         FDCE                                         f  yoshi_unit/jump_t_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.512     4.853    yoshi_unit/clk
    SLICE_X58Y15         FDCE                                         r  yoshi_unit/jump_t_reg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_crazy_unit/s_x_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.206ns (70.282%)  route 0.087ns (29.718%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE                         0.000     0.000 r  ghost_crazy_unit/s_x_next_reg[1]/C
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  ghost_crazy_unit/s_x_next_reg[1]/Q
                         net (fo=1, routed)           0.087     0.293    ghost_crazy_unit/s_x_next[1]
    SLICE_X42Y32         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.825     1.952    ghost_crazy_unit/clk
    SLICE_X42Y32         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[1]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_x_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_bottom_unit/s_x_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.193ns (64.849%)  route 0.105ns (35.151%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ghost_bottom_unit/s_x_next_reg[1]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  ghost_bottom_unit/s_x_next_reg[1]/Q
                         net (fo=1, routed)           0.105     0.298    ghost_bottom_unit/s_x_next[1]
    SLICE_X38Y27         FDRE                                         r  ghost_bottom_unit/s_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.819     1.946    ghost_bottom_unit/clk
    SLICE_X38Y27         FDRE                                         r  ghost_bottom_unit/s_x_reg_reg[1]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_x_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_bottom_unit/s_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.206ns (66.882%)  route 0.102ns (33.118%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ghost_bottom_unit/s_x_next_reg[7]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_x_next_reg[7]/Q
                         net (fo=1, routed)           0.102     0.308    ghost_bottom_unit/s_x_next[7]
    SLICE_X38Y27         FDRE                                         r  ghost_bottom_unit/s_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.819     1.946    ghost_bottom_unit/clk
    SLICE_X38Y27         FDRE                                         r  ghost_bottom_unit/s_x_reg_reg[7]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_next_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_bottom_unit/s_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.206ns (65.189%)  route 0.110ns (34.811%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDPE                         0.000     0.000 r  ghost_bottom_unit/s_y_next_reg[6]/C
    SLICE_X29Y28         FDPE (Prop_fdpe_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_y_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.316    ghost_bottom_unit/s_y_next_reg_n_0_[6]
    SLICE_X28Y27         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.820     1.947    ghost_bottom_unit/clk
    SLICE_X28Y27         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[6]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_bottom_unit/s_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.206ns (65.189%)  route 0.110ns (34.811%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE                         0.000     0.000 r  ghost_bottom_unit/s_y_next_reg[9]/C
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_y_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.316    ghost_bottom_unit/s_y_next_reg_n_0_[9]
    SLICE_X28Y28         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.821     1.948    ghost_bottom_unit/clk
    SLICE_X28Y28         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[9]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/s_y_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_crazy_unit/s_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.206ns (64.779%)  route 0.112ns (35.221%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE                         0.000     0.000 r  ghost_crazy_unit/s_y_next_reg[6]/C
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  ghost_crazy_unit/s_y_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.318    ghost_crazy_unit/s_y_next[6]
    SLICE_X35Y32         FDRE                                         r  ghost_crazy_unit/s_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.823     1.950    ghost_crazy_unit/clk
    SLICE_X35Y32         FDRE                                         r  ghost_crazy_unit/s_y_reg_reg[6]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_next_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_bottom_unit/s_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.206ns (64.588%)  route 0.113ns (35.412%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDPE                         0.000     0.000 r  ghost_bottom_unit/s_y_next_reg[7]/C
    SLICE_X29Y28         FDPE (Prop_fdpe_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_y_next_reg[7]/Q
                         net (fo=1, routed)           0.113     0.319    ghost_bottom_unit/s_y_next_reg_n_0_[7]
    SLICE_X28Y27         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.820     1.947    ghost_bottom_unit/clk
    SLICE_X28Y27         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[7]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_bottom_unit/s_y_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.206ns (64.002%)  route 0.116ns (35.998%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE                         0.000     0.000 r  ghost_bottom_unit/s_y_next_reg[0]/C
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_y_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.322    ghost_bottom_unit/s_y_next_reg_n_0_[0]
    SLICE_X28Y26         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.818     1.945    ghost_bottom_unit/clk
    SLICE_X28Y26         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[0]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/s_y_next_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_bottom_unit/s_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.206ns (64.002%)  route 0.116ns (35.998%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDPE                         0.000     0.000 r  ghost_bottom_unit/s_y_next_reg[8]/C
    SLICE_X29Y29         FDPE (Prop_fdpe_C_Q)         0.206     0.206 r  ghost_bottom_unit/s_y_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.322    ghost_bottom_unit/s_y_next_reg_n_0_[8]
    SLICE_X28Y28         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.821     1.948    ghost_bottom_unit/clk
    SLICE_X28Y28         FDRE                                         r  ghost_bottom_unit/s_y_reg_reg[8]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/s_x_next_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_crazy_unit/s_x_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.206ns (63.942%)  route 0.116ns (36.058%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE                         0.000     0.000 r  ghost_crazy_unit/s_x_next_reg[0]/C
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.206     0.206 r  ghost_crazy_unit/s_x_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.322    ghost_crazy_unit/s_x_next[0]
    SLICE_X42Y33         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.826     1.953    ghost_crazy_unit/clk
    SLICE_X42Y33         FDRE                                         r  ghost_crazy_unit/s_x_reg_reg[0]/C





