Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 11:24:27 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-18  Warning   Missing input or output delay   32          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.145        0.000                      0                 9732        0.014        0.000                      0                 9732        4.020        0.000                       0                  4120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.145        0.000                      0                 9732        0.014        0.000                      0                 9732        4.020        0.000                       0                  4120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.181ns (13.521%)  route 7.554ns (86.479%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.571     5.092    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/Q
                         net (fo=128, routed)         6.744    12.354    Complete_Mat_Mul/input_mem/L_val_reg[31]_i_3__0_0[1]
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.124    12.478 r  Complete_Mat_Mul/input_mem/L_val[21]_i_8__0/O
                         net (fo=1, routed)           0.000    12.478    Complete_Mat_Mul/input_mem/L_val[21]_i_8__0_n_1
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    12.719 r  Complete_Mat_Mul/input_mem/L_val_reg[21]_i_3__0/O
                         net (fo=1, routed)           0.810    13.529    Complete_Mat_Mul/input_mem/L_val_reg[21]_i_3__0_n_1
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.298    13.827 r  Complete_Mat_Mul/input_mem/L_val[21]_i_1__0/O
                         net (fo=1, routed)           0.000    13.827    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[31]_0[21]
    SLICE_X9Y8           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.449    14.790    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[21]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    14.972    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[21]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.178ns (13.547%)  route 7.518ns (86.453%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.571     5.092    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/Q
                         net (fo=128, routed)         6.627    12.238    Complete_Mat_Mul/input_mem/L_val_reg[31]_i_3__0_0[1]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.124    12.362 r  Complete_Mat_Mul/input_mem/L_val[25]_i_6__0/O
                         net (fo=1, routed)           0.000    12.362    Complete_Mat_Mul/input_mem/L_val[25]_i_6__0_n_1
    SLICE_X9Y2           MUXF7 (Prop_muxf7_I0_O)      0.238    12.600 r  Complete_Mat_Mul/input_mem/L_val_reg[25]_i_2__0/O
                         net (fo=1, routed)           0.890    13.490    Complete_Mat_Mul/input_mem/L_val_reg[25]_i_2__0_n_1
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.298    13.788 r  Complete_Mat_Mul/input_mem/L_val[25]_i_1__0/O
                         net (fo=1, routed)           0.000    13.788    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[31]_0[25]
    SLICE_X9Y4           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.450    14.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.029    14.973    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 3.703ns (43.407%)  route 4.828ns (56.593%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.554     5.075    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[8]/Q
                         net (fo=13, routed)          1.217     6.809    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/Q[5]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.933 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.933    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1_i_4_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.446 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.447    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.564 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.564    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__2_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.681    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__3_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.900 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__4/O[0]
                         net (fo=9, routed)           0.892     8.792    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[23]_0[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.697     9.489 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.489    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__1_i_9_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.823 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.091    10.915    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path114_out[25]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.303    11.218 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__2_i_8/O
                         net (fo=1, routed)           0.000    11.218    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__2_i_8_n_1
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.731 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__2/CO[3]
                         net (fo=1, routed)           1.168    12.899    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_carry__2_n_1
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.023 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_2__0/O
                         net (fo=1, routed)           0.459    13.482    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_2__0_n_1
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.606 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_1__0/O
                         net (fo=1, routed)           0.000    13.606    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_1__0_n_1
    SLICE_X41Y54         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.437    14.778    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.029    15.030    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 1.153ns (13.755%)  route 7.229ns (86.245%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.565     5.086    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[0]/Q
                         net (fo=128, routed)         6.425    12.029    Complete_Mat_Mul/input_mem/R_val_reg[31]_i_3_0[0]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.124    12.153 r  Complete_Mat_Mul/input_mem/R_val[25]_i_11/O
                         net (fo=1, routed)           0.000    12.153    Complete_Mat_Mul/input_mem/R_val[25]_i_11_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214    12.367 r  Complete_Mat_Mul/input_mem/R_val_reg[25]_i_4/O
                         net (fo=1, routed)           0.805    13.172    Complete_Mat_Mul/input_mem/R_val_reg[25]_i_4_n_1
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.297    13.469 r  Complete_Mat_Mul/input_mem/R_val[25]_i_1/O
                         net (fo=1, routed)           0.000    13.469    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[31]_0[25]
    SLICE_X9Y6           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.450    14.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[25]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.032    15.048    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[25]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.580ns (19.664%)  route 2.370ns (80.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.550     5.071    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X57Y67         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.434     6.961    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_20/O
                         net (fo=2, routed)           0.936     8.020    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[20]
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.526    14.867    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.258    15.125    
                         clock uncertainty           -0.035    15.090    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -5.474     9.616    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.181ns (14.268%)  route 7.096ns (85.732%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.571     5.092    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[1]/Q
                         net (fo=128, routed)         6.546    12.156    Complete_Mat_Mul/input_mem/L_val_reg[31]_i_3__0_0[1]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.280 r  Complete_Mat_Mul/input_mem/L_val[24]_i_10__0/O
                         net (fo=1, routed)           0.000    12.280    Complete_Mat_Mul/input_mem/L_val[24]_i_10__0_n_1
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I0_O)      0.241    12.521 r  Complete_Mat_Mul/input_mem/L_val_reg[24]_i_4__0/O
                         net (fo=1, routed)           0.551    13.072    Complete_Mat_Mul/input_mem/L_val_reg[24]_i_4__0_n_1
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.298    13.370 r  Complete_Mat_Mul/input_mem/L_val[24]_i_1__0/O
                         net (fo=1, routed)           0.000    13.370    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[31]_0[24]
    SLICE_X9Y14          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.445    14.786    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[24]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.031    14.970    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[24]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.580ns (20.125%)  route 2.302ns (79.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.550     5.071    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X57Y67         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.529     7.056    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.180 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.773     7.953    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[11]
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.526    14.867    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.258    15.125    
                         clock uncertainty           -0.035    15.090    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -5.474     9.616    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.580ns (20.684%)  route 2.224ns (79.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.548     5.069    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X55Y68         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.285     6.810    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.939     7.873    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.526    14.867    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     9.547    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.580ns (19.323%)  route 2.422ns (80.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.550     5.071    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X57Y67         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.238     6.765    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_19/O
                         net (fo=2, routed)           1.183     8.072    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[21]
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.526    14.867    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y25          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.258    15.125    
                         clock uncertainty           -0.035    15.090    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -5.342     9.748    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[2].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/curr_L_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.932ns (24.248%)  route 6.036ns (75.752%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.572     5.093    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  Complete_Mat_Mul/input_mem/curr_L_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Complete_Mat_Mul/input_mem/curr_L_addr_reg[2]/Q
                         net (fo=4, routed)           1.313     6.924    Complete_Mat_Mul/input_mem/curr_L_addr[2]
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  Complete_Mat_Mul/input_mem/L_val[31]_i_26__0/O
                         net (fo=1, routed)           0.000     7.048    Complete_Mat_Mul/input_mem/L_val[31]_i_26__0_n_1
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.580 r  Complete_Mat_Mul/input_mem/L_val_reg[31]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    Complete_Mat_Mul/input_mem/L_val_reg[31]_i_18__0_n_1
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  Complete_Mat_Mul/input_mem/L_val_reg[31]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.694    Complete_Mat_Mul/input_mem/L_val_reg[31]_i_8__0_n_1
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.965 r  Complete_Mat_Mul/input_mem/L_val_reg[31]_i_3__0/CO[0]
                         net (fo=1, routed)           0.293     8.258    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[0]_0[0]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.373     8.631 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val[31]_i_1__2/O
                         net (fo=33, routed)          4.430    13.061    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val[31]_i_1__2_n_1
    SLICE_X9Y4           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.450    14.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    14.739    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_val_reg[25]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/o_mem_unit/wb_page_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.473%)  route 0.225ns (61.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.551     1.434    Complete_Mat_Mul/o_mem_unit/i_clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[5][11]/Q
                         net (fo=1, routed)           0.225     1.801    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X1Y14         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.861     1.989    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.491    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.787    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.207%)  route 0.173ns (40.793%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.567     1.450    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/Q
                         net (fo=8, routed)           0.173     1.764    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[31]_0[23]
    SLICE_X50Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_i_6__0/O
                         net (fo=1, routed)           0.000     1.809    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_i_6__0_n_1
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.874 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.874    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_n_6
    SLICE_X50Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.835     1.963    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[26]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.565     1.448    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X51Y42         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.232     1.821    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[0]
    SLICE_X51Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.835     1.963    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X51Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.070     1.789    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.856%)  route 0.231ns (62.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.566     1.449    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X51Y45         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.231     1.822    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[12]
    SLICE_X51Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.835     1.963    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X51Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.066     1.785    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.145%)  route 0.229ns (61.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.567     1.450    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X51Y47         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.229     1.820    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[20]
    SLICE_X55Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.835     1.963    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X55Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.055     1.774    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/next_R_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.212ns (47.469%)  route 0.235ns (52.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.560     1.443    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_dex_reg[29]/Q
                         net (fo=4, routed)           0.235     1.842    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/next_R_addr_reg[26]_0[24]
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.048     1.890 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/next_R_addr[24]_i_1/O
                         net (fo=1, routed)           0.000     1.890    Complete_Mat_Mul/input_mem/next_R_addr_reg[26]_0[24]
    SLICE_X38Y58         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.828     1.956    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_reg[24]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.131     1.838    Complete_Mat_Mul/input_mem/next_R_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.286ns (62.318%)  route 0.173ns (37.682%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.567     1.450    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[25]/Q
                         net (fo=8, routed)           0.173     1.764    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/part_L_reg[31]_0[23]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.049     1.813 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_i_2__0/O
                         net (fo=1, routed)           0.000     1.813    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_i_2__0_n_1
    SLICE_X50Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     1.909 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.909    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/full_L__0_carry__5_n_5
    SLICE_X50Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.835     1.963    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[27]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/L_dex_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/input_mem/next_R_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/input_mem/curr_R_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.120%)  route 0.217ns (62.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.560     1.443    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  Complete_Mat_Mul/input_mem/next_R_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  Complete_Mat_Mul/input_mem/next_R_addr_reg[9]/Q
                         net (fo=3, routed)           0.217     1.788    Complete_Mat_Mul/input_mem/next_R_addr[9]
    SLICE_X36Y56         FDRE                                         r  Complete_Mat_Mul/input_mem/curr_R_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.829     1.957    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Complete_Mat_Mul/input_mem/curr_R_addr_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.021     1.729    Complete_Mat_Mul/input_mem/curr_R_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/o_mem_unit/wb_page_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.917%)  route 0.287ns (67.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/o_mem_unit/i_clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[3][16]/Q
                         net (fo=1, routed)           0.287     1.871    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[22]
    RAMB36_X2Y15         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.865     1.993    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.811    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/o_mem_unit/wb_page_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.013%)  route 0.227ns (63.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.556     1.439    Complete_Mat_Mul/o_mem_unit/i_clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[0][9]/Q
                         net (fo=1, routed)           0.227     1.795    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y28         RAMB18E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.862     1.990    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.497     1.493    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.242     1.735    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y37  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.077ns  (logic 5.556ns (32.538%)  route 11.520ns (67.462%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          6.194     7.658    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y77         MUXF7 (Prop_muxf7_S_O)       0.296     7.954 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.954    Complete_Mat_Mul/o_mem_unit_n_9
    SLICE_X48Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     8.058 r  Complete_Mat_Mul/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.327    13.384    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.693    17.077 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.077    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.346ns  (logic 5.624ns (34.406%)  route 10.722ns (65.594%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.372     6.825    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     6.949 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.949    Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_5_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     7.194 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.194    Complete_Mat_Mul/o_mem_unit_n_8
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     7.298 r  Complete_Mat_Mul/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.350    12.648    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.698    16.346 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.346    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.007ns  (logic 5.630ns (35.174%)  route 10.377ns (64.826%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=60, routed)          5.110     6.571    Complete_Mat_Mul/o_mem_unit/sw_IBUF[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.695 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.695    Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_5_n_1
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     6.940 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.940    Complete_Mat_Mul/o_mem_unit_n_10
    SLICE_X48Y78         MUXF8 (Prop_muxf8_I0_O)      0.104     7.044 r  Complete_Mat_Mul/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.267    12.311    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.696    16.007 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.007    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.815ns  (logic 5.564ns (35.184%)  route 10.251ns (64.816%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          5.437     6.900    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y76         MUXF7 (Prop_muxf7_S_O)       0.296     7.196 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.196    Complete_Mat_Mul/o_mem_unit_n_6
    SLICE_X48Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     7.300 r  Complete_Mat_Mul/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.814    12.115    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    15.815 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.815    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.405ns  (logic 5.594ns (36.315%)  route 9.811ns (63.685%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.237     6.690    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124     6.814 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.814    Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_7_n_1
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     7.031 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.031    Complete_Mat_Mul/o_mem_unit_n_22
    SLICE_X49Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     7.125 r  Complete_Mat_Mul/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.574    11.699    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.706    15.405 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.405    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.354ns  (logic 5.579ns (36.333%)  route 9.775ns (63.667%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.328     6.781    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.905 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.905    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_7_n_1
    SLICE_X50Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     7.119 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.119    Complete_Mat_Mul/o_mem_unit_n_17
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     7.207 r  Complete_Mat_Mul/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.447    11.654    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.700    15.354 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.354    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.123ns  (logic 5.564ns (36.791%)  route 9.559ns (63.209%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          6.004     7.468    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X49Y77         MUXF7 (Prop_muxf7_S_O)       0.296     7.764 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.764    Complete_Mat_Mul/o_mem_unit_n_11
    SLICE_X49Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     7.868 r  Complete_Mat_Mul/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.555    11.423    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.700    15.123 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.123    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.951ns  (logic 5.612ns (37.534%)  route 9.339ns (62.466%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          4.988     6.441    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.565    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_4_n_1
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     6.803 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.803    Complete_Mat_Mul/o_mem_unit_n_4
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.907 r  Complete_Mat_Mul/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.351    11.258    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    14.951 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.951    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.780ns  (logic 5.604ns (37.914%)  route 9.176ns (62.086%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.486     6.939    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I4_O)        0.124     7.063 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.063    Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_7_n_1
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.214     7.277 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.277    Complete_Mat_Mul/o_mem_unit_n_18
    SLICE_X50Y76         MUXF8 (Prop_muxf8_I1_O)      0.088     7.365 r  Complete_Mat_Mul/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.690    11.055    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.725    14.780 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.780    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 5.415ns (37.105%)  route 9.179ns (62.895%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          4.828     6.270    Complete_Mat_Mul/i_btn_IBUF
    SLICE_X48Y73         MUXF8 (Prop_muxf8_S_O)       0.273     6.543 r  Complete_Mat_Mul/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.351    10.894    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.701    14.595 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.595    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.192ns  (logic 1.622ns (38.689%)  route 2.570ns (61.311%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          1.940     2.172    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X49Y75         MUXF7 (Prop_muxf7_S_O)       0.085     2.257 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.257    Complete_Mat_Mul/o_mem_unit_n_29
    SLICE_X49Y75         MUXF8 (Prop_muxf8_I1_O)      0.019     2.276 r  Complete_Mat_Mul/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.906    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.286     4.192 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.192    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.291ns  (logic 1.567ns (36.515%)  route 2.724ns (63.485%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.058     2.268    Complete_Mat_Mul/i_btn_IBUF
    SLICE_X50Y78         MUXF8 (Prop_muxf8_S_O)       0.081     2.349 r  Complete_Mat_Mul/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.666     3.015    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.276     4.291 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.291    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.436ns  (logic 1.619ns (36.499%)  route 2.817ns (63.501%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          1.992     2.224    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X51Y75         MUXF7 (Prop_muxf7_S_O)       0.085     2.309 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.309    Complete_Mat_Mul/o_mem_unit_n_31
    SLICE_X51Y75         MUXF8 (Prop_muxf8_I1_O)      0.019     2.328 r  Complete_Mat_Mul/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.825     3.153    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.283     4.436 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.436    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.677ns  (logic 1.583ns (33.847%)  route 3.094ns (66.153%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          1.944     2.154    Complete_Mat_Mul/i_btn_IBUF
    SLICE_X48Y75         MUXF8 (Prop_muxf8_S_O)       0.080     2.234 r  Complete_Mat_Mul/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.150     3.383    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.293     4.677 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.677    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.846ns  (logic 1.589ns (32.791%)  route 3.257ns (67.209%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          1.999     2.209    Complete_Mat_Mul/i_btn_IBUF
    SLICE_X50Y76         MUXF8 (Prop_muxf8_S_O)       0.081     2.290 r  Complete_Mat_Mul/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.258     3.548    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.299     4.846 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.846    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.993ns  (logic 1.566ns (31.359%)  route 3.427ns (68.641%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.215     2.424    Complete_Mat_Mul/i_btn_IBUF
    SLICE_X49Y77         MUXF8 (Prop_muxf8_S_O)       0.080     2.504 r  Complete_Mat_Mul/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.213     3.717    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     4.993 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.993    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.005ns  (logic 1.623ns (32.423%)  route 3.382ns (67.577%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          2.153     2.385    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X50Y77         MUXF7 (Prop_muxf7_S_O)       0.096     2.481 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.481    Complete_Mat_Mul/o_mem_unit_n_13
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I0_O)      0.022     2.503 r  Complete_Mat_Mul/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.229     3.732    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.273     5.005 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.005    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.046ns  (logic 1.625ns (32.200%)  route 3.421ns (67.800%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          1.871     2.103    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y73         MUXF7 (Prop_muxf7_S_O)       0.093     2.196 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.196    Complete_Mat_Mul/o_mem_unit_n_5
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.023     2.219 r  Complete_Mat_Mul/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.550     3.769    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     5.046 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.046    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.156ns  (logic 1.627ns (31.568%)  route 3.528ns (68.432%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=60, routed)          1.978     2.207    Complete_Mat_Mul/o_mem_unit/sw_IBUF[1]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.252 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.252    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_7_n_1
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     2.317 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.317    Complete_Mat_Mul/o_mem_unit_n_19
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I1_O)      0.019     2.336 r  Complete_Mat_Mul/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.550     3.886    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.269     5.156 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.156    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.243ns  (logic 1.615ns (30.797%)  route 3.628ns (69.203%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          1.992     2.224    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X50Y75         MUXF7 (Prop_muxf7_S_O)       0.090     2.314 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.314    Complete_Mat_Mul/o_mem_unit_n_17
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I1_O)      0.019     2.333 r  Complete_Mat_Mul/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.636     3.969    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.274     5.243 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.243    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.285ns  (logic 5.046ns (41.076%)  route 7.239ns (58.924%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=1, routed)           1.889     7.884    Complete_Mat_Mul/o_mem_unit/read_page[1]_83[6]
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.008 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.008    Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_4_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I0_O)      0.238     8.246 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.246    Complete_Mat_Mul/o_mem_unit_n_8
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     8.350 r  Complete_Mat_Mul/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.350    13.700    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.698    17.398 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.398    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.861ns  (logic 5.051ns (42.584%)  route 6.810ns (57.416%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.590     5.111    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     5.993 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.543     7.537    Complete_Mat_Mul/o_mem_unit/read_page[4]_86[8]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.661    Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_5_n_1
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.906 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.906    Complete_Mat_Mul/o_mem_unit_n_10
    SLICE_X48Y78         MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Complete_Mat_Mul/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.267    13.277    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.696    16.973 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.973    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 5.041ns (42.860%)  route 6.720ns (57.140%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           1.394     7.389    Complete_Mat_Mul/o_mem_unit/read_page[1]_83[7]
    SLICE_X48Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.513 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.513    Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_4_n_1
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     7.751 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.751    Complete_Mat_Mul/o_mem_unit_n_9
    SLICE_X48Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     7.855 r  Complete_Mat_Mul/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.327    13.181    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.693    16.874 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.874    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.533ns  (logic 5.013ns (43.464%)  route 6.520ns (56.536%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[31]
                         net (fo=1, routed)           1.706     7.701    Complete_Mat_Mul/o_mem_unit/read_page[1]_83[20]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.825 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.825    Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_6_n_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.037 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.037    Complete_Mat_Mul/o_mem_unit_n_21
    SLICE_X48Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     8.131 r  Complete_Mat_Mul/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.814    12.945    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    16.646 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.646    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.181ns  (logic 5.018ns (44.884%)  route 6.162ns (55.116%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[3]
                         net (fo=1, routed)           1.588     7.584    Complete_Mat_Mul/o_mem_unit/read_page[1]_83[21]
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.708    Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_6_n_1
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     7.920 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.920    Complete_Mat_Mul/o_mem_unit_n_22
    SLICE_X49Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     8.014 r  Complete_Mat_Mul/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.574    12.588    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.706    16.294 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.294    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 5.010ns (45.466%)  route 6.009ns (54.534%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           1.658     7.656    Complete_Mat_Mul/o_mem_unit/read_page[7]_89[18]
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.780 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.780    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_7_n_1
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     7.997 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.997    Complete_Mat_Mul/o_mem_unit_n_19
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     8.091 r  Complete_Mat_Mul/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.351    12.442    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    16.135 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.135    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.008ns  (logic 5.045ns (45.827%)  route 5.963ns (54.173%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.587     5.108    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y28         RAMB18E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     5.990 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.516     7.507    Complete_Mat_Mul/o_mem_unit/bram_n_512
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.631 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.631    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4_n_1
    SLICE_X50Y75         MUXF7 (Prop_muxf7_I0_O)      0.241     7.872 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.872    Complete_Mat_Mul/o_mem_unit_n_2
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I0_O)      0.098     7.970 r  Complete_Mat_Mul/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.447    12.417    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.700    16.117 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.117    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.988ns  (logic 5.018ns (45.670%)  route 5.970ns (54.330%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.590     5.111    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      0.882     5.993 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           1.618     7.612    Complete_Mat_Mul/o_mem_unit/read_page[4]_86[19]
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.736 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.736    Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_7_n_1
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     7.953 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.953    Complete_Mat_Mul/o_mem_unit_n_20
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     8.047 r  Complete_Mat_Mul/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.351    12.398    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.701    16.099 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.099    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 5.012ns (48.248%)  route 5.376ns (51.752%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.821     7.817    Complete_Mat_Mul/o_mem_unit/bram_n_487
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.941    Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_6_n_1
    SLICE_X49Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.153 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.153    Complete_Mat_Mul/o_mem_unit_n_26
    SLICE_X49Y77         MUXF8 (Prop_muxf8_I1_O)      0.094     8.247 r  Complete_Mat_Mul/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.555    11.802    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.700    15.502 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.502    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 5.076ns (49.054%)  route 5.272ns (50.946%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.590     5.111    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     5.993 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.582     7.575    Complete_Mat_Mul/o_mem_unit/read_page[4]_86[1]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.699    Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_5_n_1
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.247     7.946 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.946    Complete_Mat_Mul/o_mem_unit_n_3
    SLICE_X50Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     8.044 r  Complete_Mat_Mul/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.690    11.734    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.725    15.459 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.459    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.272ns (80.895%)  route 0.064ns (19.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.561     1.444    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/Q
                         net (fo=2, routed)           0.064     1.672    Complete_Mat_Mul/pipe_splitter/Q[20]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.780 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.780    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1_n_5
    SLICE_X39Y38         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.279ns (81.522%)  route 0.063ns (18.478%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/Q
                         net (fo=2, routed)           0.063     1.669    Complete_Mat_Mul/pipe_splitter/Q[5]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.784 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.784    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1_n_8
    SLICE_X39Y35         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.252ns (70.534%)  route 0.105ns (29.466%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][3]/Q
                         net (fo=2, routed)           0.105     1.688    Complete_Mat_Mul/pipe_splitter/Q[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1_n_6
    SLICE_X39Y34         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.251ns (70.058%)  route 0.107ns (29.942%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][2]/Q
                         net (fo=2, routed)           0.107     1.690    Complete_Mat_Mul/pipe_splitter/Q[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.800 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.800    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1_n_7
    SLICE_X39Y34         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.249ns (69.142%)  route 0.111ns (30.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][8]/Q
                         net (fo=2, routed)           0.111     1.694    Complete_Mat_Mul/pipe_splitter/Q[8]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1_n_5
    SLICE_X39Y35         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.249ns (69.182%)  route 0.111ns (30.818%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.560     1.443    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][16]/Q
                         net (fo=2, routed)           0.111     1.695    Complete_Mat_Mul/pipe_splitter/Q[16]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1_n_5
    SLICE_X39Y37         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.251ns (69.504%)  route 0.110ns (30.496%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.560     1.443    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][14]/Q
                         net (fo=2, routed)           0.110     1.694    Complete_Mat_Mul/pipe_splitter/Q[14]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.804 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1_n_7
    SLICE_X39Y37         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.252ns (67.039%)  route 0.124ns (32.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.561     1.444    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][19]/Q
                         net (fo=2, routed)           0.124     1.709    Complete_Mat_Mul/pipe_splitter/Q[19]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1_n_6
    SLICE_X39Y38         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.315ns (83.281%)  route 0.063ns (16.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][5]/Q
                         net (fo=2, routed)           0.063     1.669    Complete_Mat_Mul/pipe_splitter/Q[5]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.820 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.820    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]_i_1_n_7
    SLICE_X39Y35         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.272ns (69.735%)  route 0.118ns (30.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        0.559     1.442    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][12]/Q
                         net (fo=2, routed)           0.118     1.724    Complete_Mat_Mul/pipe_splitter/Q[12]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_5
    SLICE_X39Y36         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.884ns  (logic 1.459ns (21.193%)  route 5.425ns (78.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           5.425     6.884    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.459ns (21.359%)  route 5.371ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           5.371     6.830    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.451ns (21.440%)  route 5.316ns (78.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           5.316     6.767    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 1.466ns (21.908%)  route 5.226ns (78.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           5.226     6.692    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 1.450ns (21.749%)  route 5.216ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           5.216     6.666    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 1.448ns (21.756%)  route 5.209ns (78.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.209     6.658    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 1.450ns (21.813%)  route 5.197ns (78.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           5.197     6.646    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.448ns (21.806%)  route 5.194ns (78.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.194     6.643    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.620ns  (logic 1.451ns (21.914%)  route 5.169ns (78.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           5.169     6.620    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.466ns (22.393%)  route 5.081ns (77.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           5.081     6.547    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4121, routed)        1.658     5.179    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y15          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





