#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 18 09:48:04 2023
# Process ID: 3252
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12132 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\map_qam\map_qam.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 774.871 ; gain = 71.906
update_compile_order -fileset sources_1
update_module_reference qam16_mapeado_16QAM_I_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_I
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_Q
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_I:1.0 - mapeado_16QAM_I_0
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_Q:1.0 - mapeado_16QAM_Q_0
Successfully read diagram <qam16> from BD file <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd>
Upgrading 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd'
INFO: [IP_Flow 19-1972] Upgraded qam16_mapeado_16QAM_I_0_0 from mapeado_16QAM_I_v1_0 1.0 to mapeado_16QAM_I_v1_0 1.0
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.641 ; gain = 98.938
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 893.641 ; gain = 99.172
update_module_reference qam16_mapeado_16QAM_Q_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd:40]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'mapeado_16QAM_Q'.
Upgrading 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd'
WARNING: [IP_Flow 19-3432] UI File c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/mref/mapeado_16QAM_Q/xgui/mapeado_16QAM_Q_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-1972] Upgraded qam16_mapeado_16QAM_Q_0_0 from mapeado_16QAM_Q_v1_0 1.0 to mapeado_16QAM_Q_v1_0 1.0
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference qam16_mapeado_16QAM_Q_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd'
INFO: [IP_Flow 19-1972] Upgraded qam16_mapeado_16QAM_Q_0_0 from mapeado_16QAM_Q_v1_0 1.0 to mapeado_16QAM_Q_v1_0 1.0
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:75]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 937.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 951.016 ; gain = 13.758
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:75]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 958.637 ; gain = 1.355
run 1000 us
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
delete_bd_objs [get_bd_nets mapeado_16QAM_I_0_salida]
startgroup
create_bd_port -dir I -from 7 -to 0 prueba
connect_bd_net [get_bd_pins /fir_compiler_I/s_axis_data_tdata] [get_bd_ports prueba]
WARNING: [BD 41-1306] The connection to interface pin /fir_compiler_I/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 963.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 963.262 ; gain = 0.000
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 966.941 ; gain = 1.566
run 1000 us
run 1000 us
run 1000 us
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
delete_bd_objs [get_bd_nets prueba_1]
delete_bd_objs [get_bd_ports prueba]
connect_bd_net [get_bd_pins mapeado_16QAM_I_0/salida] [get_bd_pins fir_compiler_I/s_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin /fir_compiler_I/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/ui/bd_ddfcd8c2.ui> 
set_property location {2 559 195} [get_bd_cells fir_compiler_I]
regenerate_bd_layout
set_property location {1 312 567} [get_bd_cells fir_compiler_I]
set_property location {1 238 761} [get_bd_cells fir_compiler_Q]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 15:27:29 2023...
