
BaseCLI_Gyro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08007a98  08007a98  00017a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f8c  08007f8c  000200dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007f8c  08007f8c  00017f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f94  08007f94  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f94  08007f94  00017f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f98  08007f98  00017f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  08007f9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  200000dc  08008078  000200dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  08008078  000204b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000179af  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b6  00000000  00000000  00037abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  0003bd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001300  00000000  00000000  0003d248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac5f  00000000  00000000  0003e548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4d2  00000000  00000000  000591a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094f2e  00000000  00000000  00075679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010a5a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005778  00000000  00000000  0010a5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000dc 	.word	0x200000dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007a80 	.word	0x08007a80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000e0 	.word	0x200000e0
 80001dc:	08007a80 	.word	0x08007a80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 8000592:	2300      	movs	r3, #0
 8000594:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 8000596:	683a      	ldr	r2, [r7, #0]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	4413      	add	r3, r2
 800059c:	781a      	ldrb	r2, [r3, #0]
 800059e:	6879      	ldr	r1, [r7, #4]
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	440b      	add	r3, r1
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d114      	bne.n	80005d4 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 80005aa:	2301      	movs	r3, #1
 80005ac:	60bb      	str	r3, [r7, #8]
		i++;
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	3301      	adds	r3, #1
 80005b2:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 80005b4:	e00e      	b.n	80005d4 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4413      	add	r3, r2
 80005bc:	781a      	ldrb	r2, [r3, #0]
 80005be:	6879      	ldr	r1, [r7, #4]
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	440b      	add	r3, r1
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d001      	beq.n	80005ce <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 80005ca:	2300      	movs	r3, #0
 80005cc:	60bb      	str	r3, [r7, #8]
		}
		i++;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	3301      	adds	r3, #1
 80005d2:	60fb      	str	r3, [r7, #12]
	while ( ( 1u == result ) &&
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d11a      	bne.n	8000610 <ConsoleCommandMatch+0x8c>
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b09      	cmp	r3, #9
 80005de:	d817      	bhi.n	8000610 <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	4413      	add	r3, r2
 80005e6:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005e8:	2b20      	cmp	r3, #32
 80005ea:	d011      	beq.n	8000610 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	4413      	add	r3, r2
 80005f2:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005f4:	2b0a      	cmp	r3, #10
 80005f6:	d00b      	beq.n	8000610 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005f8:	683a      	ldr	r2, [r7, #0]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	4413      	add	r3, r2
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b0d      	cmp	r3, #13
 8000602:	d005      	beq.n	8000610 <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 8000604:	683a      	ldr	r2, [r7, #0]
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	4413      	add	r3, r2
 800060a:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 800060c:	2b00      	cmp	r3, #0
 800060e:	d1d2      	bne.n	80005b6 <ConsoleCommandMatch+0x32>
	}

	return result;
 8000610:	68bb      	ldr	r3, [r7, #8]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 800061e:	b480      	push	{r7}
 8000620:	b087      	sub	sp, #28
 8000622:	af00      	add	r7, sp, #0
 8000624:	60f8      	str	r0, [r7, #12]
 8000626:	60b9      	str	r1, [r7, #8]
 8000628:	607a      	str	r2, [r7, #4]
	uint32_t remaining = (filledLength - usedSoFar);
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	1ad3      	subs	r3, r2, r3
 8000630:	613b      	str	r3, [r7, #16]
	uint32_t i = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 8000636:	e00d      	b.n	8000654 <ConsoleResetBuffer+0x36>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	441a      	add	r2, r3
 800063e:	68f9      	ldr	r1, [r7, #12]
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	440b      	add	r3, r1
 8000644:	7812      	ldrb	r2, [r2, #0]
 8000646:	701a      	strb	r2, [r3, #0]
		i++;
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	3301      	adds	r3, #1
 800064c:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	3301      	adds	r3, #1
 8000652:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	429a      	cmp	r2, r3
 800065a:	d3ed      	bcc.n	8000638 <ConsoleResetBuffer+0x1a>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800065c:	e007      	b.n	800066e <ConsoleResetBuffer+0x50>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	4413      	add	r3, r2
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	3301      	adds	r3, #1
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	2bff      	cmp	r3, #255	; 0xff
 8000672:	d9f4      	bls.n	800065e <ConsoleResetBuffer+0x40>
	}
	return remaining;
 8000674:	693b      	ldr	r3, [r7, #16]
}
 8000676:	4618      	mov	r0, r3
 8000678:	371c      	adds	r7, #28
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 8000682:	b480      	push	{r7}
 8000684:	b085      	sub	sp, #20
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 8000690:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000694:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 8000696:	e002      	b.n	800069e <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	3301      	adds	r3, #1
 800069c:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	4413      	add	r3, r2
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b0d      	cmp	r3, #13
 80006a8:	d009      	beq.n	80006be <ConsoleCommandEndline+0x3c>
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	4413      	add	r3, r2
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b0a      	cmp	r3, #10
 80006b4:	d003      	beq.n	80006be <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 80006b6:	68fa      	ldr	r2, [r7, #12]
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	429a      	cmp	r2, r3
 80006bc:	d3ec      	bcc.n	8000698 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	d201      	bcs.n	80006ca <ConsoleCommandEndline+0x48>
	{
		result = i;
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	60bb      	str	r3, [r7, #8]
	}
	return result;
 80006ca:	68bb      	ldr	r3, [r7, #8]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
	uint32_t i;

	ConsoleIoInit();
 80006de:	f000 fca3 	bl	8001028 <ConsoleIoInit>
	ConsoleIoSendString("Welcome your gateway to testing code and hardware.");
 80006e2:	480f      	ldr	r0, [pc, #60]	; (8000720 <ConsoleInit+0x48>)
 80006e4:	f000 fcd4 	bl	8001090 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006e8:	480e      	ldr	r0, [pc, #56]	; (8000724 <ConsoleInit+0x4c>)
 80006ea:	f000 fcd1 	bl	8001090 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 80006ee:	480e      	ldr	r0, [pc, #56]	; (8000728 <ConsoleInit+0x50>)
 80006f0:	f000 fcce 	bl	8001090 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 80006f4:	4b0d      	ldr	r3, [pc, #52]	; (800072c <ConsoleInit+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	e007      	b.n	8000710 <ConsoleInit+0x38>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 8000700:	4a0b      	ldr	r2, [pc, #44]	; (8000730 <ConsoleInit+0x58>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4413      	add	r3, r2
 8000706:	2200      	movs	r2, #0
 8000708:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	3301      	adds	r3, #1
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2bff      	cmp	r3, #255	; 0xff
 8000714:	d9f4      	bls.n	8000700 <ConsoleInit+0x28>
	}

}
 8000716:	bf00      	nop
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	08007a98 	.word	0x08007a98
 8000724:	08007acc 	.word	0x08007acc
 8000728:	08007ad0 	.word	0x08007ad0
 800072c:	200001f8 	.word	0x200001f8
 8000730:	200000f8 	.word	0x200000f8

08000734 <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 800073a:	4b54      	ldr	r3, [pc, #336]	; (800088c <ConsoleProcess+0x158>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a54      	ldr	r2, [pc, #336]	; (8000890 <ConsoleProcess+0x15c>)
 8000740:	1898      	adds	r0, r3, r2
 8000742:	4b52      	ldr	r3, [pc, #328]	; (800088c <ConsoleProcess+0x158>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800074a:	463a      	mov	r2, r7
 800074c:	4619      	mov	r1, r3
 800074e:	f000 fc73 	bl	8001038 <ConsoleIoReceive>
	if ( received > 0u || mReceiveBufferNeedsChecking)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d104      	bne.n	8000762 <ConsoleProcess+0x2e>
 8000758:	4b4e      	ldr	r3, [pc, #312]	; (8000894 <ConsoleProcess+0x160>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	f000 8091 	beq.w	8000884 <ConsoleProcess+0x150>
	{
		mReceiveBufferNeedsChecking = false;
 8000762:	4b4c      	ldr	r3, [pc, #304]	; (8000894 <ConsoleProcess+0x160>)
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
		mReceivedSoFar += received;
 8000768:	4b48      	ldr	r3, [pc, #288]	; (800088c <ConsoleProcess+0x158>)
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	4413      	add	r3, r2
 8000770:	4a46      	ldr	r2, [pc, #280]	; (800088c <ConsoleProcess+0x158>)
 8000772:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000774:	4b45      	ldr	r3, [pc, #276]	; (800088c <ConsoleProcess+0x158>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4619      	mov	r1, r3
 800077a:	4845      	ldr	r0, [pc, #276]	; (8000890 <ConsoleProcess+0x15c>)
 800077c:	f7ff ff81 	bl	8000682 <ConsoleCommandEndline>
 8000780:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	2b00      	cmp	r3, #0
 8000786:	db7d      	blt.n	8000884 <ConsoleProcess+0x150>
		{
			commandTable = ConsoleCommandsGetTable();
 8000788:	f000 fc44 	bl	8001014 <ConsoleCommandsGetTable>
 800078c:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 800078e:	2300      	movs	r3, #0
 8000790:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 8000792:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000796:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 8000798:	e03d      	b.n	8000816 <ConsoleProcess+0xe2>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	4613      	mov	r3, r2
 800079e:	00db      	lsls	r3, r3, #3
 80007a0:	4413      	add	r3, r2
 80007a2:	00db      	lsls	r3, r3, #3
 80007a4:	461a      	mov	r2, r3
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	4413      	add	r3, r2
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4938      	ldr	r1, [pc, #224]	; (8000890 <ConsoleProcess+0x15c>)
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff fee8 	bl	8000584 <ConsoleCommandMatch>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d02a      	beq.n	8000810 <ConsoleProcess+0xdc>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 80007ba:	697a      	ldr	r2, [r7, #20]
 80007bc:	4613      	mov	r3, r2
 80007be:	00db      	lsls	r3, r3, #3
 80007c0:	4413      	add	r3, r2
 80007c2:	00db      	lsls	r3, r3, #3
 80007c4:	461a      	mov	r2, r3
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	4413      	add	r3, r2
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	4830      	ldr	r0, [pc, #192]	; (8000890 <ConsoleProcess+0x15c>)
 80007ce:	4798      	blx	r3
 80007d0:	4603      	mov	r3, r0
 80007d2:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d017      	beq.n	800080a <ConsoleProcess+0xd6>
					{
						ConsoleIoSendString("Error: ");
 80007da:	482f      	ldr	r0, [pc, #188]	; (8000898 <ConsoleProcess+0x164>)
 80007dc:	f000 fc58 	bl	8001090 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 80007e0:	482b      	ldr	r0, [pc, #172]	; (8000890 <ConsoleProcess+0x15c>)
 80007e2:	f000 fc55 	bl	8001090 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007e6:	482d      	ldr	r0, [pc, #180]	; (800089c <ConsoleProcess+0x168>)
 80007e8:	f000 fc52 	bl	8001090 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 80007ec:	697a      	ldr	r2, [r7, #20]
 80007ee:	4613      	mov	r3, r2
 80007f0:	00db      	lsls	r3, r3, #3
 80007f2:	4413      	add	r3, r2
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	461a      	mov	r2, r3
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	4413      	add	r3, r2
 80007fc:	3308      	adds	r3, #8
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 fc46 	bl	8001090 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 8000804:	4826      	ldr	r0, [pc, #152]	; (80008a0 <ConsoleProcess+0x16c>)
 8000806:	f000 fc43 	bl	8001090 <ConsoleIoSendString>

					}
					found = cmdIndex;
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	e002      	b.n	8000816 <ConsoleProcess+0xe2>
				}
				else
				{
					cmdIndex++;
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	3301      	adds	r3, #1
 8000814:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 8000816:	697a      	ldr	r2, [r7, #20]
 8000818:	4613      	mov	r3, r2
 800081a:	00db      	lsls	r3, r3, #3
 800081c:	4413      	add	r3, r2
 800081e:	00db      	lsls	r3, r3, #3
 8000820:	461a      	mov	r2, r3
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	4413      	add	r3, r2
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d003      	beq.n	8000834 <ConsoleProcess+0x100>
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000832:	d0b2      	beq.n	800079a <ConsoleProcess+0x66>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d00d      	beq.n	8000856 <ConsoleProcess+0x122>
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000840:	d109      	bne.n	8000856 <ConsoleProcess+0x122>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 8000842:	4b12      	ldr	r3, [pc, #72]	; (800088c <ConsoleProcess+0x158>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d905      	bls.n	8000856 <ConsoleProcess+0x122>
				{
					ConsoleIoSendString("Command not found.");
 800084a:	4816      	ldr	r0, [pc, #88]	; (80008a4 <ConsoleProcess+0x170>)
 800084c:	f000 fc20 	bl	8001090 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 8000850:	4813      	ldr	r0, [pc, #76]	; (80008a0 <ConsoleProcess+0x16c>)
 8000852:	f000 fc1d 	bl	8001090 <ConsoleIoSendString>
				}
			}
			//reset the buffer by moving over any leftovers and nulling the rest
			// clear up to and including the found end line character
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline + 1);
 8000856:	4b0d      	ldr	r3, [pc, #52]	; (800088c <ConsoleProcess+0x158>)
 8000858:	6819      	ldr	r1, [r3, #0]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	3301      	adds	r3, #1
 800085e:	461a      	mov	r2, r3
 8000860:	480b      	ldr	r0, [pc, #44]	; (8000890 <ConsoleProcess+0x15c>)
 8000862:	f7ff fedc 	bl	800061e <ConsoleResetBuffer>
 8000866:	4603      	mov	r3, r0
 8000868:	4a08      	ldr	r2, [pc, #32]	; (800088c <ConsoleProcess+0x158>)
 800086a:	6013      	str	r3, [r2, #0]
			mReceiveBufferNeedsChecking = mReceivedSoFar > 0 ? true : false;
 800086c:	4b07      	ldr	r3, [pc, #28]	; (800088c <ConsoleProcess+0x158>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	bf14      	ite	ne
 8000874:	2301      	movne	r3, #1
 8000876:	2300      	moveq	r3, #0
 8000878:	b2da      	uxtb	r2, r3
 800087a:	4b06      	ldr	r3, [pc, #24]	; (8000894 <ConsoleProcess+0x160>)
 800087c:	701a      	strb	r2, [r3, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 800087e:	480a      	ldr	r0, [pc, #40]	; (80008a8 <ConsoleProcess+0x174>)
 8000880:	f000 fc06 	bl	8001090 <ConsoleIoSendString>
		}
	}
}
 8000884:	bf00      	nop
 8000886:	3718      	adds	r7, #24
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200001f8 	.word	0x200001f8
 8000890:	200000f8 	.word	0x200000f8
 8000894:	200001fc 	.word	0x200001fc
 8000898:	08007ad4 	.word	0x08007ad4
 800089c:	08007adc 	.word	0x08007adc
 80008a0:	08007acc 	.word	0x08007acc
 80008a4:	08007ae4 	.word	0x08007ae4
 80008a8:	08007ad0 	.word	0x08007ad0

080008ac <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	; 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	460b      	mov	r3, r1
 80008b6:	607a      	str	r2, [r7, #4]
 80008b8:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 80008c2:	2300      	movs	r3, #0
 80008c4:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008c6:	e00b      	b.n	80008e0 <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	4413      	add	r3, r2
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b20      	cmp	r3, #32
 80008d2:	d102      	bne.n	80008da <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	3301      	adds	r3, #1
 80008d8:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	3301      	adds	r3, #1
 80008de:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008e0:	7afb      	ldrb	r3, [r7, #11]
 80008e2:	69ba      	ldr	r2, [r7, #24]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d002      	beq.n	80008ee <ConsoleParamFindN+0x42>
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	2bff      	cmp	r3, #255	; 0xff
 80008ec:	d9ec      	bls.n	80008c8 <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008f4:	d102      	bne.n	80008fc <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 80008f6:	2310      	movs	r3, #16
 80008f8:	75fb      	strb	r3, [r7, #23]
 80008fa:	e002      	b.n	8000902 <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69fa      	ldr	r2, [r7, #28]
 8000900:	601a      	str	r2, [r3, #0]
	}
	return result;
 8000902:	7dfb      	ldrb	r3, [r7, #23]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3724      	adds	r7, #36	; 0x24
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	460b      	mov	r3, r1
 800091a:	607a      	str	r2, [r7, #4]
 800091c:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000922:	f107 021c 	add.w	r2, r7, #28
 8000926:	7afb      	ldrb	r3, [r7, #11]
 8000928:	4619      	mov	r1, r3
 800092a:	68f8      	ldr	r0, [r7, #12]
 800092c:	f7ff ffbe 	bl	80008ac <ConsoleParamFindN>
 8000930:	4603      	mov	r3, r0
 8000932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 800093a:	69fa      	ldr	r2, [r7, #28]
 800093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093e:	4413      	add	r3, r2
 8000940:	68fa      	ldr	r2, [r7, #12]
 8000942:	4413      	add	r3, r2
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 800094a:	e011      	b.n	8000970 <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 800094c:	f107 0214 	add.w	r2, r7, #20
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	4413      	add	r3, r2
 8000954:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000958:	701a      	strb	r2, [r3, #0]
		i++;
 800095a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800095c:	3301      	adds	r3, #1
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 8000960:	69fa      	ldr	r2, [r7, #28]
 8000962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000964:	4413      	add	r3, r2
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	4413      	add	r3, r2
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000970:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000974:	2b0a      	cmp	r3, #10
 8000976:	d00a      	beq.n	800098e <ConsoleReceiveParamInt16+0x7e>
 8000978:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800097c:	2b0d      	cmp	r3, #13
 800097e:	d006      	beq.n	800098e <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 8000980:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000984:	2b20      	cmp	r3, #32
 8000986:	d002      	beq.n	800098e <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 8000988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098a:	2b07      	cmp	r3, #7
 800098c:	d9de      	bls.n	800094c <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 800098e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000990:	2b08      	cmp	r3, #8
 8000992:	d102      	bne.n	800099a <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 8000994:	2310      	movs	r3, #16
 8000996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 800099a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d10e      	bne.n	80009c0 <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 80009a2:	f107 0214 	add.w	r2, r7, #20
 80009a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a8:	4413      	add	r3, r2
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4618      	mov	r0, r3
 80009b4:	f006 fb34 	bl	8007020 <atoi>
 80009b8:	4603      	mov	r3, r0
 80009ba:	b21a      	sxth	r2, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	801a      	strh	r2, [r3, #0]
	}
	return result;
 80009c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3728      	adds	r7, #40	; 0x28
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	460b      	mov	r3, r1
 80009d6:	607a      	str	r2, [r7, #4]
 80009d8:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80009e2:	f107 0218 	add.w	r2, r7, #24
 80009e6:	7afb      	ldrb	r3, [r7, #11]
 80009e8:	4619      	mov	r1, r3
 80009ea:	68f8      	ldr	r0, [r7, #12]
 80009ec:	f7ff ff5e 	bl	80008ac <ConsoleParamFindN>
 80009f0:	4603      	mov	r3, r0
 80009f2:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 80009f4:	7ffb      	ldrb	r3, [r7, #31]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d12c      	bne.n	8000a54 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
 80009fe:	e01e      	b.n	8000a3e <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 8000a00:	7ffb      	ldrb	r3, [r7, #31]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d10d      	bne.n	8000a22 <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 8000a06:	69ba      	ldr	r2, [r7, #24]
 8000a08:	6a3b      	ldr	r3, [r7, #32]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	68fa      	ldr	r2, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	f107 0217 	add.w	r2, r7, #23
 8000a16:	4611      	mov	r1, r2
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 f8e1 	bl	8000be0 <ConsoleUtilHexCharToInt>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000a22:	7ffb      	ldrb	r3, [r7, #31]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d107      	bne.n	8000a38 <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000a28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a2a:	011b      	lsls	r3, r3, #4
 8000a2c:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000a2e:	7dfb      	ldrb	r3, [r7, #23]
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a34:	4413      	add	r3, r2
 8000a36:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a38:	6a3b      	ldr	r3, [r7, #32]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	623b      	str	r3, [r7, #32]
 8000a3e:	6a3b      	ldr	r3, [r7, #32]
 8000a40:	2b03      	cmp	r3, #3
 8000a42:	d9dd      	bls.n	8000a00 <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000a44:	7ffb      	ldrb	r3, [r7, #31]
 8000a46:	2b11      	cmp	r3, #17
 8000a48:	d101      	bne.n	8000a4e <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000a52:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3728      	adds	r7, #40	; 0x28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b086      	sub	sp, #24
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	4603      	mov	r3, r0
 8000a66:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	e01b      	b.n	8000aaa <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000a72:	7cfb      	ldrb	r3, [r7, #19]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d115      	bne.n	8000aa4 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000a78:	88fa      	ldrh	r2, [r7, #6]
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	f1c3 0303 	rsb	r3, r3, #3
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	fa42 f303 	asr.w	r3, r2, r3
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	f003 030f 	and.w	r3, r3, #15
 8000a8c:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000a8e:	f107 020c 	add.w	r2, r7, #12
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	441a      	add	r2, r3
 8000a96:	7cbb      	ldrb	r3, [r7, #18]
 8000a98:	4611      	mov	r1, r2
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 f8e1 	bl	8000c62 <ConsoleUtilsIntToHexChar>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	617b      	str	r3, [r7, #20]
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	2b03      	cmp	r3, #3
 8000aae:	d9e0      	bls.n	8000a72 <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000ab0:	f107 020c 	add.w	r2, r7, #12
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000abc:	f107 030c 	add.w	r3, r7, #12
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f000 fae5 	bl	8001090 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000ac6:	2300      	movs	r3, #0
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3718      	adds	r7, #24
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <smallItoa>:
#if CONSOLE_USE_BUILTIN_ITOA
#define itoa smallItoa
// The C library itoa is sometimes a complicated function and the library costs aren't worth it
// so this is implements the parts of the function needed for console.
static void smallItoa(int in, char* outBuffer, int radix)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b089      	sub	sp, #36	; 0x24
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	607a      	str	r2, [r7, #4]
	bool isNegative = false;
 8000adc:	2300      	movs	r3, #0
 8000ade:	77fb      	strb	r3, [r7, #31]
	int tmpIn;
	int stringLen = 1u; // it will be at least as long as the NULL character
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	617b      	str	r3, [r7, #20]

	if (in < 0) {
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	da07      	bge.n	8000afa <smallItoa+0x2a>
		isNegative = true;
 8000aea:	2301      	movs	r3, #1
 8000aec:	77fb      	strb	r3, [r7, #31]
		in = -in;
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	425b      	negs	r3, r3
 8000af2:	60fb      	str	r3, [r7, #12]
		stringLen++;
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	3301      	adds	r3, #1
 8000af8:	617b      	str	r3, [r7, #20]
	}

	tmpIn = in;
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	61bb      	str	r3, [r7, #24]
	while ((int)tmpIn/radix != 0) {
 8000afe:	e007      	b.n	8000b10 <smallItoa+0x40>
		tmpIn = (int)tmpIn/radix;
 8000b00:	69ba      	ldr	r2, [r7, #24]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b08:	61bb      	str	r3, [r7, #24]
		stringLen++;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	617b      	str	r3, [r7, #20]
	while ((int)tmpIn/radix != 0) {
 8000b10:	69ba      	ldr	r2, [r7, #24]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1f1      	bne.n	8000b00 <smallItoa+0x30>
	}
    
    // Now fill it in backwards, starting with the NULL at the end
    *(outBuffer + stringLen) = NULL_CHAR;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	68ba      	ldr	r2, [r7, #8]
 8000b20:	4413      	add	r3, r2
 8000b22:	2200      	movs	r2, #0
 8000b24:	701a      	strb	r2, [r3, #0]
    stringLen--;
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]

	tmpIn = in;
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	61bb      	str	r3, [r7, #24]
	do {
		*(outBuffer+stringLen) = (tmpIn%radix)+'0';
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	fb93 f2f2 	sdiv	r2, r3, r2
 8000b38:	6879      	ldr	r1, [r7, #4]
 8000b3a:	fb01 f202 	mul.w	r2, r1, r2
 8000b3e:	1a9b      	subs	r3, r3, r2
 8000b40:	b2da      	uxtb	r2, r3
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	68b9      	ldr	r1, [r7, #8]
 8000b46:	440b      	add	r3, r1
 8000b48:	3230      	adds	r2, #48	; 0x30
 8000b4a:	b2d2      	uxtb	r2, r2
 8000b4c:	701a      	strb	r2, [r3, #0]
		tmpIn = (int) tmpIn / radix;
 8000b4e:	69ba      	ldr	r2, [r7, #24]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b56:	61bb      	str	r3, [r7, #24]
	} while(stringLen--);
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	1e5a      	subs	r2, r3, #1
 8000b5c:	617a      	str	r2, [r7, #20]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d1e6      	bne.n	8000b30 <smallItoa+0x60>

	if (isNegative) {
 8000b62:	7ffb      	ldrb	r3, [r7, #31]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d002      	beq.n	8000b6e <smallItoa+0x9e>
		*(outBuffer) = '-';
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	222d      	movs	r2, #45	; 0x2d
 8000b6c:	701a      	strb	r2, [r3, #0]
	}
}
 8000b6e:	bf00      	nop
 8000b70:	3724      	adds	r7, #36	; 0x24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	4603      	mov	r3, r0
 8000b82:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	itoa (parameterInt, out, 10);
 8000b84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b88:	f107 0108 	add.w	r1, r7, #8
 8000b8c:	220a      	movs	r2, #10
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff9e 	bl	8000ad0 <smallItoa>
	ConsoleIoSendString(out);
 8000b94:	f107 0308 	add.w	r3, r7, #8
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 fa79 	bl	8001090 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000b9e:	2300      	movs	r3, #0
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <ConsoleSendParamInt32>:

// ConsoleSendParamInt32
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt32(int32_t parameterInt)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	char out[INT32_MAX_STR_LENGTH];
	memset(out, 0, sizeof(out));
 8000bb0:	f107 0308 	add.w	r3, r7, #8
 8000bb4:	2210      	movs	r2, #16
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f006 fa5f 	bl	800707c <memset>

	itoa (parameterInt, out, 10);
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	220a      	movs	r2, #10
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f7ff ff82 	bl	8000ad0 <smallItoa>
	ConsoleIoSendString(out);
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f000 fa5d 	bl	8001090 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <ConsoleUtilHexCharToInt>:
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000bec:	2300      	movs	r3, #0
 8000bee:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b2f      	cmp	r3, #47	; 0x2f
 8000bf4:	d908      	bls.n	8000c08 <ConsoleUtilHexCharToInt+0x28>
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b39      	cmp	r3, #57	; 0x39
 8000bfa:	d805      	bhi.n	8000c08 <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	3b30      	subs	r3, #48	; 0x30
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	e025      	b.n	8000c54 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	2b40      	cmp	r3, #64	; 0x40
 8000c0c:	d908      	bls.n	8000c20 <ConsoleUtilHexCharToInt+0x40>
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	2b46      	cmp	r3, #70	; 0x46
 8000c12:	d805      	bhi.n	8000c20 <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	3b37      	subs	r3, #55	; 0x37
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	701a      	strb	r2, [r3, #0]
 8000c1e:	e019      	b.n	8000c54 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b60      	cmp	r3, #96	; 0x60
 8000c24:	d908      	bls.n	8000c38 <ConsoleUtilHexCharToInt+0x58>
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	2b66      	cmp	r3, #102	; 0x66
 8000c2a:	d805      	bhi.n	8000c38 <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	3b57      	subs	r3, #87	; 0x57
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	e00d      	b.n	8000c54 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	2b0a      	cmp	r3, #10
 8000c3c:	d105      	bne.n	8000c4a <ConsoleUtilHexCharToInt+0x6a>
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b0d      	cmp	r3, #13
 8000c42:	d102      	bne.n	8000c4a <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	2b20      	cmp	r3, #32
 8000c48:	d102      	bne.n	8000c50 <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000c4a:	2311      	movs	r3, #17
 8000c4c:	73fb      	strb	r3, [r7, #15]
 8000c4e:	e001      	b.n	8000c54 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c50:	2310      	movs	r3, #16
 8000c52:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b085      	sub	sp, #20
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	4603      	mov	r3, r0
 8000c6a:	6039      	str	r1, [r7, #0]
 8000c6c:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d805      	bhi.n	8000c84 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	3330      	adds	r3, #48	; 0x30
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	701a      	strb	r2, [r3, #0]
 8000c82:	e00d      	b.n	8000ca0 <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b09      	cmp	r3, #9
 8000c88:	d908      	bls.n	8000c9c <ConsoleUtilsIntToHexChar+0x3a>
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	2b0f      	cmp	r3, #15
 8000c8e:	d805      	bhi.n	8000c9c <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	3337      	adds	r3, #55	; 0x37
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	701a      	strb	r2, [r3, #0]
 8000c9a:	e001      	b.n	8000ca0 <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c9c:	2310      	movs	r3, #16
 8000c9e:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <ConsoleCommandComment>:

	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b083      	sub	sp, #12
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000cd0:	2309      	movs	r3, #9
 8000cd2:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e01e      	b.n	8000d18 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000cda:	4914      	ldr	r1, [pc, #80]	; (8000d2c <ConsoleCommandHelp+0x68>)
 8000cdc:	697a      	ldr	r2, [r7, #20]
 8000cde:	4613      	mov	r3, r2
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	4413      	add	r3, r2
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	440b      	add	r3, r1
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f000 f9d0 	bl	8001090 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000cf0:	480f      	ldr	r0, [pc, #60]	; (8000d30 <ConsoleCommandHelp+0x6c>)
 8000cf2:	f000 f9cd 	bl	8001090 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000cf6:	697a      	ldr	r2, [r7, #20]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	4413      	add	r3, r2
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	3308      	adds	r3, #8
 8000d02:	4a0a      	ldr	r2, [pc, #40]	; (8000d2c <ConsoleCommandHelp+0x68>)
 8000d04:	4413      	add	r3, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 f9c2 	bl	8001090 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000d0c:	4809      	ldr	r0, [pc, #36]	; (8000d34 <ConsoleCommandHelp+0x70>)
 8000d0e:	f000 f9bf 	bl	8001090 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	3301      	adds	r3, #1
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	697a      	ldr	r2, [r7, #20]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d3db      	bcc.n	8000cda <ConsoleCommandHelp+0x16>
	}
	return result;
 8000d22:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3718      	adds	r7, #24
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	08007bb8 	.word	0x08007bb8
 8000d30:	08007b2c 	.word	0x08007b2c
 8000d34:	08007b30 	.word	0x08007b30

08000d38 <ConsoleCommandAccel>:
static eCommandResult_T ConsoleCommandAccel(const char buffer[])
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	int16_t data_xyz[3];
	BSP_ACCELERO_GetXYZ(&data_xyz);
 8000d40:	f107 0308 	add.w	r3, r7, #8
 8000d44:	4618      	mov	r0, r3
 8000d46:	f001 fdcd 	bl	80028e4 <BSP_ACCELERO_GetXYZ>
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d11d      	bne.n	8000d90 <ConsoleCommandAccel+0x58>
	{
		ConsoleIoSendString("X is ");
 8000d54:	4811      	ldr	r0, [pc, #68]	; (8000d9c <ConsoleCommandAccel+0x64>)
 8000d56:	f000 f99b 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[0]);
 8000d5a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff ff0b 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" Y is ");
 8000d64:	480e      	ldr	r0, [pc, #56]	; (8000da0 <ConsoleCommandAccel+0x68>)
 8000d66:	f000 f993 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[1]);
 8000d6a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff ff03 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" Z is ");
 8000d74:	480b      	ldr	r0, [pc, #44]	; (8000da4 <ConsoleCommandAccel+0x6c>)
 8000d76:	f000 f98b 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[2]);
 8000d7a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fefb 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" ");
 8000d84:	4808      	ldr	r0, [pc, #32]	; (8000da8 <ConsoleCommandAccel+0x70>)
 8000d86:	f000 f983 	bl	8001090 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000d8a:	4808      	ldr	r0, [pc, #32]	; (8000dac <ConsoleCommandAccel+0x74>)
 8000d8c:	f000 f980 	bl	8001090 <ConsoleIoSendString>
	}
	return result;
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	08007b34 	.word	0x08007b34
 8000da0:	08007b3c 	.word	0x08007b3c
 8000da4:	08007b44 	.word	0x08007b44
 8000da8:	08007b4c 	.word	0x08007b4c
 8000dac:	08007b30 	.word	0x08007b30

08000db0 <ConsoleCommandGyro>:
static eCommandResult_T ConsoleCommandGyro(const char buffer[])
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	int16_t data_xyz[3];
	BSP_GYRO_GetXYZ(&data_xyz);
 8000db8:	f107 0308 	add.w	r3, r7, #8
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f001 fe0f 	bl	80029e0 <BSP_GYRO_GetXYZ>
	eCommandResult_T result = COMMAND_SUCCESS;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d11d      	bne.n	8000e08 <ConsoleCommandGyro+0x58>
	{
		ConsoleIoSendString("X is ");
 8000dcc:	4811      	ldr	r0, [pc, #68]	; (8000e14 <ConsoleCommandGyro+0x64>)
 8000dce:	f000 f95f 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[0]);
 8000dd2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff fecf 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" Y is ");
 8000ddc:	480e      	ldr	r0, [pc, #56]	; (8000e18 <ConsoleCommandGyro+0x68>)
 8000dde:	f000 f957 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[1]);
 8000de2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fec7 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" Z is ");
 8000dec:	480b      	ldr	r0, [pc, #44]	; (8000e1c <ConsoleCommandGyro+0x6c>)
 8000dee:	f000 f94f 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(data_xyz[2]);
 8000df2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff febf 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" ");
 8000dfc:	4808      	ldr	r0, [pc, #32]	; (8000e20 <ConsoleCommandGyro+0x70>)
 8000dfe:	f000 f947 	bl	8001090 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000e02:	4808      	ldr	r0, [pc, #32]	; (8000e24 <ConsoleCommandGyro+0x74>)
 8000e04:	f000 f944 	bl	8001090 <ConsoleIoSendString>
	}
	return result;
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	08007b34 	.word	0x08007b34
 8000e18:	08007b3c 	.word	0x08007b3c
 8000e1c:	08007b44 	.word	0x08007b44
 8000e20:	08007b4c 	.word	0x08007b4c
 8000e24:	08007b30 	.word	0x08007b30

08000e28 <ConsoleCommandFlashRW>:
static eCommandResult_T ConsoleCommandFlashRW(const char buffer[])
{
 8000e28:	b5b0      	push	{r4, r5, r7, lr}
 8000e2a:	b090      	sub	sp, #64	; 0x40
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	#define FLASH_FREE_LOCATION 0x08020000
	//read first to make sure we are good
	uint64_t *RDAddr = (uint64_t *) FLASH_FREE_LOCATION;
 8000e30:	4b3d      	ldr	r3, [pc, #244]	; (8000f28 <ConsoleCommandFlashRW+0x100>)
 8000e32:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint64_t RData = *RDAddr;
 8000e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint32_t Rdata_bottom = (uint32_t)(RData & 0xFFFFFFFFLL);
 8000e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e40:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Rdata_top = (uint32_t)((RData & 0xFFFFFFFF00000000LL) >> 32);
 8000e42:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000e46:	f04f 0200 	mov.w	r2, #0
 8000e4a:	f04f 0300 	mov.w	r3, #0
 8000e4e:	000a      	movs	r2, r1
 8000e50:	2300      	movs	r3, #0
 8000e52:	4613      	mov	r3, r2
 8000e54:	62bb      	str	r3, [r7, #40]	; 0x28
	ConsoleIoSendString("Data is ");
 8000e56:	4835      	ldr	r0, [pc, #212]	; (8000f2c <ConsoleCommandFlashRW+0x104>)
 8000e58:	f000 f91a 	bl	8001090 <ConsoleIoSendString>
	ConsoleSendParamInt32(Rdata_top);
 8000e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fea2 	bl	8000ba8 <ConsoleSendParamInt32>
	ConsoleSendParamInt32(Rdata_bottom);
 8000e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fe9e 	bl	8000ba8 <ConsoleSendParamInt32>
	ConsoleIoSendString(STR_ENDLINE);
 8000e6c:	4830      	ldr	r0, [pc, #192]	; (8000f30 <ConsoleCommandFlashRW+0x108>)
 8000e6e:	f000 f90f 	bl	8001090 <ConsoleIoSendString>


 	HAL_FLASH_Unlock();
 8000e72:	f002 f857 	bl	8002f24 <HAL_FLASH_Unlock>
 	//HAL_FLASH_OB_Unlock();
 	// Erase
 	//Instantiate the FLASH_EraseInitTypeDef struct needed for the HAL_FLASHEx_Erase() function
	FLASH_EraseInitTypeDef FLASH_EraseInitStruct = {0};
 8000e76:	f107 0310 	add.w	r3, r7, #16
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	605a      	str	r2, [r3, #4]
 8000e80:	609a      	str	r2, [r3, #8]
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	611a      	str	r2, [r3, #16]

	FLASH_EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;  //Erase type set to sectors
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
	FLASH_EraseInitStruct.Sector = 5;            				//sector 0x0800 C000
 8000e8a:	2305      	movs	r3, #5
 8000e8c:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitStruct.NbSectors = 1;                        //The number of sectors
 8000e8e:	2301      	movs	r3, #1
 8000e90:	61fb      	str	r3, [r7, #28]
	FLASH_EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000e92:	2302      	movs	r3, #2
 8000e94:	623b      	str	r3, [r7, #32]

	uint32_t  errorStatus = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	60fb      	str	r3, [r7, #12]

	HAL_FLASHEx_Erase(&FLASH_EraseInitStruct,&errorStatus);
 8000e9a:	f107 020c 	add.w	r2, r7, #12
 8000e9e:	f107 0310 	add.w	r3, r7, #16
 8000ea2:	4611      	mov	r1, r2
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 f9af 	bl	8003208 <HAL_FLASHEx_Erase>
	HAL_Delay(10);
 8000eaa:	200a      	movs	r0, #10
 8000eac:	f001 fe1e 	bl	8002aec <HAL_Delay>

 	uint8_t FData = 0xAA;
 8000eb0:	23aa      	movs	r3, #170	; 0xaa
 8000eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 	// FLASH->CR &= (FLASH_CR_PG);

 	HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,0x08020000, FData);
 8000eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eba:	2200      	movs	r2, #0
 8000ebc:	461c      	mov	r4, r3
 8000ebe:	4615      	mov	r5, r2
 8000ec0:	4622      	mov	r2, r4
 8000ec2:	462b      	mov	r3, r5
 8000ec4:	4918      	ldr	r1, [pc, #96]	; (8000f28 <ConsoleCommandFlashRW+0x100>)
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f001 ffd8 	bl	8002e7c <HAL_FLASH_Program>
 	HAL_Delay(10);
 8000ecc:	200a      	movs	r0, #10
 8000ece:	f001 fe0d 	bl	8002aec <HAL_Delay>
 	HAL_FLASH_Lock();
 8000ed2:	f002 f849 	bl	8002f68 <HAL_FLASH_Lock>

 	RData = *RDAddr;
 8000ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000edc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	Rdata_bottom = (uint32_t)(RData & 0xFFFFFFFFLL);
 8000ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
	Rdata_top = (uint32_t)((RData & 0xFFFFFFFF00000000LL) >> 32);
 8000ee4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000ee8:	f04f 0200 	mov.w	r2, #0
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	000a      	movs	r2, r1
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	62bb      	str	r3, [r7, #40]	; 0x28
	ConsoleIoSendString("Data is now ");
 8000ef8:	480e      	ldr	r0, [pc, #56]	; (8000f34 <ConsoleCommandFlashRW+0x10c>)
 8000efa:	f000 f8c9 	bl	8001090 <ConsoleIoSendString>
	ConsoleSendParamInt32(Rdata_top);
 8000efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fe51 	bl	8000ba8 <ConsoleSendParamInt32>
	ConsoleSendParamInt32(Rdata_bottom);
 8000f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fe4d 	bl	8000ba8 <ConsoleSendParamInt32>
	ConsoleIoSendString(STR_ENDLINE);
 8000f0e:	4808      	ldr	r0, [pc, #32]	; (8000f30 <ConsoleCommandFlashRW+0x108>)
 8000f10:	f000 f8be 	bl	8001090 <ConsoleIoSendString>
 	eCommandResult_T result = COMMAND_SUCCESS;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	return result;
 8000f1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3740      	adds	r7, #64	; 0x40
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bdb0      	pop	{r4, r5, r7, pc}
 8000f26:	bf00      	nop
 8000f28:	08020000 	.word	0x08020000
 8000f2c:	08007b50 	.word	0x08007b50
 8000f30:	08007b30 	.word	0x08007b30
 8000f34:	08007b5c 	.word	0x08007b5c

08000f38 <ConsoleCommandParamExampleInt16>:
static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	461a      	mov	r2, r3
 8000f46:	2101      	movs	r1, #1
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff fce1 	bl	8000910 <ConsoleReceiveParamInt16>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d116      	bne.n	8000f86 <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000f58:	480d      	ldr	r0, [pc, #52]	; (8000f90 <ConsoleCommandParamExampleInt16+0x58>)
 8000f5a:	f000 f899 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000f5e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fe09 	bl	8000b7a <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000f68:	480a      	ldr	r0, [pc, #40]	; (8000f94 <ConsoleCommandParamExampleInt16+0x5c>)
 8000f6a:	f000 f891 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000f6e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fd72 	bl	8000a5e <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000f7a:	4807      	ldr	r0, [pc, #28]	; (8000f98 <ConsoleCommandParamExampleInt16+0x60>)
 8000f7c:	f000 f888 	bl	8001090 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000f80:	4806      	ldr	r0, [pc, #24]	; (8000f9c <ConsoleCommandParamExampleInt16+0x64>)
 8000f82:	f000 f885 	bl	8001090 <ConsoleIoSendString>
	}
	return result;
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	08007b6c 	.word	0x08007b6c
 8000f94:	08007b7c 	.word	0x08007b7c
 8000f98:	08007b84 	.word	0x08007b84
 8000f9c:	08007b30 	.word	0x08007b30

08000fa0 <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	461a      	mov	r2, r3
 8000fae:	2101      	movs	r1, #1
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff fd0b 	bl	80009cc <ConsoleReceiveParamHexUint16>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d109      	bne.n	8000fd4 <ConsoleCommandParamExampleHexUint16+0x34>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000fc0:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <ConsoleCommandParamExampleHexUint16+0x40>)
 8000fc2:	f000 f865 	bl	8001090 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000fc6:	89bb      	ldrh	r3, [r7, #12]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fd48 	bl	8000a5e <ConsoleSendParamHexUint16>
		ConsoleIoSendString(STR_ENDLINE);
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <ConsoleCommandParamExampleHexUint16+0x44>)
 8000fd0:	f000 f85e 	bl	8001090 <ConsoleIoSendString>
	}
	return result;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	08007b88 	.word	0x08007b88
 8000fe4:	08007b30 	.word	0x08007b30

08000fe8 <ConsoleCommandVer>:

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8000ff4:	4805      	ldr	r0, [pc, #20]	; (800100c <ConsoleCommandVer+0x24>)
 8000ff6:	f000 f84b 	bl	8001090 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000ffa:	4805      	ldr	r0, [pc, #20]	; (8001010 <ConsoleCommandVer+0x28>)
 8000ffc:	f000 f848 	bl	8001090 <ConsoleIoSendString>
	return result;
 8001000:	7bfb      	ldrb	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	08007b98 	.word	0x08007b98
 8001010:	08007b30 	.word	0x08007b30

08001014 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8001018:	4b02      	ldr	r3, [pc, #8]	; (8001024 <ConsoleCommandsGetTable+0x10>)
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	08007bb8 	.word	0x08007bb8

08001028 <ConsoleIoInit>:

#include "consoleIo.h"
#include <stdio.h>

eConsoleError ConsoleIoInit(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
	return CONSOLE_SUCCESS;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <ConsoleIoReceive>:
// This is modified for the Wokwi RPi Pico simulator. It works fine
// but that's partially because the serial terminal sends all of the
// characters at a time without losing any of them. What if this function
// wasn't called fast enough?
eConsoleError ConsoleIoReceive(uint8_t *buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]

	// ------- modified ----------
	uint16_t i;
	for(i=0; i<BUF_SIZE; i++) {
 8001044:	2300      	movs	r3, #0
 8001046:	82fb      	strh	r3, [r7, #22]
 8001048:	e010      	b.n	800106c <ConsoleIoReceive+0x34>
		if(uart_buf.buf[i] == 0) break;
 800104a:	8afb      	ldrh	r3, [r7, #22]
 800104c:	4a0f      	ldr	r2, [pc, #60]	; (800108c <ConsoleIoReceive+0x54>)
 800104e:	4413      	add	r3, r2
 8001050:	789b      	ldrb	r3, [r3, #2]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00e      	beq.n	8001074 <ConsoleIoReceive+0x3c>
		buffer[i] = (uint8_t)uart_buf.buf[i];
 8001056:	8afa      	ldrh	r2, [r7, #22]
 8001058:	8afb      	ldrh	r3, [r7, #22]
 800105a:	68f9      	ldr	r1, [r7, #12]
 800105c:	440b      	add	r3, r1
 800105e:	490b      	ldr	r1, [pc, #44]	; (800108c <ConsoleIoReceive+0x54>)
 8001060:	440a      	add	r2, r1
 8001062:	7892      	ldrb	r2, [r2, #2]
 8001064:	701a      	strb	r2, [r3, #0]
	for(i=0; i<BUF_SIZE; i++) {
 8001066:	8afb      	ldrh	r3, [r7, #22]
 8001068:	3301      	adds	r3, #1
 800106a:	82fb      	strh	r3, [r7, #22]
 800106c:	8afb      	ldrh	r3, [r7, #22]
 800106e:	2b7f      	cmp	r3, #127	; 0x7f
 8001070:	d9eb      	bls.n	800104a <ConsoleIoReceive+0x12>
 8001072:	e000      	b.n	8001076 <ConsoleIoReceive+0x3e>
		if(uart_buf.buf[i] == 0) break;
 8001074:	bf00      	nop
	}
	// -----------------

	*readLength = i;
 8001076:	8afa      	ldrh	r2, [r7, #22]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	601a      	str	r2, [r3, #0]
	//		i++;
	//	}
	//	*readLength = i;
	// ---

	return CONSOLE_SUCCESS;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	371c      	adds	r7, #28
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	200002e8 	.word	0x200002e8

08001090 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

	// --------- modified ---------

	// count the size (sizeof didn't work for me, so manually counting)
	uint16_t i;
	for(i=0; i<BUF_SIZE; i++) { // arbitrarily setting output limit to be the same as input limit
 8001098:	2300      	movs	r3, #0
 800109a:	81fb      	strh	r3, [r7, #14]
 800109c:	e008      	b.n	80010b0 <ConsoleIoSendString+0x20>
		if(buffer[i] == '\0') break;
 800109e:	89fb      	ldrh	r3, [r7, #14]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	4413      	add	r3, r2
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d006      	beq.n	80010b8 <ConsoleIoSendString+0x28>
	for(i=0; i<BUF_SIZE; i++) { // arbitrarily setting output limit to be the same as input limit
 80010aa:	89fb      	ldrh	r3, [r7, #14]
 80010ac:	3301      	adds	r3, #1
 80010ae:	81fb      	strh	r3, [r7, #14]
 80010b0:	89fb      	ldrh	r3, [r7, #14]
 80010b2:	2b7f      	cmp	r3, #127	; 0x7f
 80010b4:	d9f3      	bls.n	800109e <ConsoleIoSendString+0xe>
 80010b6:	e000      	b.n	80010ba <ConsoleIoSendString+0x2a>
		if(buffer[i] == '\0') break;
 80010b8:	bf00      	nop
	}

	// send it
	uint16_t the_size = i;
 80010ba:	89fb      	ldrh	r3, [r7, #14]
 80010bc:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, buffer, the_size, HAL_MAX_DELAY); // TODO: resolve this warning
 80010be:	89ba      	ldrh	r2, [r7, #12]
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010c4:	6879      	ldr	r1, [r7, #4]
 80010c6:	4804      	ldr	r0, [pc, #16]	; (80010d8 <ConsoleIoSendString+0x48>)
 80010c8:	f004 ff80 	bl	8005fcc <HAL_UART_Transmit>
	// ---------------------------

	return CONSOLE_SUCCESS;
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200003e0 	.word	0x200003e0

080010dc <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	; 0x30
 80010e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 031c 	add.w	r3, r7, #28
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
 80010f6:	4b70      	ldr	r3, [pc, #448]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a6f      	ldr	r2, [pc, #444]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 80010fc:	f043 0310 	orr.w	r3, r3, #16
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b6d      	ldr	r3, [pc, #436]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0310 	and.w	r3, r3, #16
 800110a:	61bb      	str	r3, [r7, #24]
 800110c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	4b69      	ldr	r3, [pc, #420]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a68      	ldr	r2, [pc, #416]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001118:	f043 0304 	orr.w	r3, r3, #4
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b66      	ldr	r3, [pc, #408]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f003 0304 	and.w	r3, r3, #4
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	4b62      	ldr	r3, [pc, #392]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a61      	ldr	r2, [pc, #388]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b5f      	ldr	r3, [pc, #380]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	4b5b      	ldr	r3, [pc, #364]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a5a      	ldr	r2, [pc, #360]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b58      	ldr	r3, [pc, #352]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	4b54      	ldr	r3, [pc, #336]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a53      	ldr	r2, [pc, #332]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b51      	ldr	r3, [pc, #324]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	4b4d      	ldr	r3, [pc, #308]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a4c      	ldr	r2, [pc, #304]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001188:	f043 0308 	orr.w	r3, r3, #8
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b4a      	ldr	r3, [pc, #296]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2108      	movs	r1, #8
 800119e:	4847      	ldr	r0, [pc, #284]	; (80012bc <MX_GPIO_Init+0x1e0>)
 80011a0:	f002 fbbc 	bl	800391c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011a4:	2201      	movs	r2, #1
 80011a6:	2101      	movs	r1, #1
 80011a8:	4845      	ldr	r0, [pc, #276]	; (80012c0 <MX_GPIO_Init+0x1e4>)
 80011aa:	f002 fbb7 	bl	800391c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011ae:	2200      	movs	r2, #0
 80011b0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80011b4:	4843      	ldr	r0, [pc, #268]	; (80012c4 <MX_GPIO_Init+0x1e8>)
 80011b6:	f002 fbb1 	bl	800391c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80011ba:	2304      	movs	r3, #4
 80011bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	4619      	mov	r1, r3
 80011cc:	483b      	ldr	r0, [pc, #236]	; (80012bc <MX_GPIO_Init+0x1e0>)
 80011ce:	f002 f93d 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80011d2:	2308      	movs	r3, #8
 80011d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	4619      	mov	r1, r3
 80011e8:	4834      	ldr	r0, [pc, #208]	; (80012bc <MX_GPIO_Init+0x1e0>)
 80011ea:	f002 f92f 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80011ee:	2332      	movs	r3, #50	; 0x32
 80011f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80011f2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80011f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	4619      	mov	r1, r3
 8001202:	482e      	ldr	r0, [pc, #184]	; (80012bc <MX_GPIO_Init+0x1e0>)
 8001204:	f002 f922 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001208:	2301      	movs	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	4619      	mov	r1, r3
 800121e:	4828      	ldr	r0, [pc, #160]	; (80012c0 <MX_GPIO_Init+0x1e4>)
 8001220:	f002 f914 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001224:	2301      	movs	r3, #1
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001228:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800122c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	4619      	mov	r1, r3
 8001238:	4823      	ldr	r0, [pc, #140]	; (80012c8 <MX_GPIO_Init+0x1ec>)
 800123a:	f002 f907 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800123e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001242:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001244:	2301      	movs	r3, #1
 8001246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124c:	2300      	movs	r3, #0
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001250:	f107 031c 	add.w	r3, r7, #28
 8001254:	4619      	mov	r1, r3
 8001256:	481b      	ldr	r0, [pc, #108]	; (80012c4 <MX_GPIO_Init+0x1e8>)
 8001258:	f002 f8f8 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800125c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001262:	2300      	movs	r3, #0
 8001264:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	4619      	mov	r1, r3
 8001270:	4815      	ldr	r0, [pc, #84]	; (80012c8 <MX_GPIO_Init+0x1ec>)
 8001272:	f002 f8eb 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001276:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001288:	230a      	movs	r3, #10
 800128a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	4619      	mov	r1, r3
 8001292:	480d      	ldr	r0, [pc, #52]	; (80012c8 <MX_GPIO_Init+0x1ec>)
 8001294:	f002 f8da 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001298:	2320      	movs	r3, #32
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	4806      	ldr	r0, [pc, #24]	; (80012c4 <MX_GPIO_Init+0x1e8>)
 80012ac:	f002 f8ce 	bl	800344c <HAL_GPIO_Init>

}
 80012b0:	bf00      	nop
 80012b2:	3730      	adds	r7, #48	; 0x30
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40020000 	.word	0x40020000

080012cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d0:	4b12      	ldr	r3, [pc, #72]	; (800131c <MX_I2C1_Init+0x50>)
 80012d2:	4a13      	ldr	r2, [pc, #76]	; (8001320 <MX_I2C1_Init+0x54>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012d6:	4b11      	ldr	r3, [pc, #68]	; (800131c <MX_I2C1_Init+0x50>)
 80012d8:	4a12      	ldr	r2, [pc, #72]	; (8001324 <MX_I2C1_Init+0x58>)
 80012da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <MX_I2C1_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <MX_I2C1_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <MX_I2C1_Init+0x50>)
 80012ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	; (800131c <MX_I2C1_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <MX_I2C1_Init+0x50>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <MX_I2C1_Init+0x50>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <MX_I2C1_Init+0x50>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001308:	4804      	ldr	r0, [pc, #16]	; (800131c <MX_I2C1_Init+0x50>)
 800130a:	f002 fb21 	bl	8003950 <HAL_I2C_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001314:	f000 fb50 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000200 	.word	0x20000200
 8001320:	40005400 	.word	0x40005400
 8001324:	000186a0 	.word	0x000186a0

08001328 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	; 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a19      	ldr	r2, [pc, #100]	; (80013ac <HAL_I2C_MspInit+0x84>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d12c      	bne.n	80013a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001366:	f44f 7310 	mov.w	r3, #576	; 0x240
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136c:	2312      	movs	r3, #18
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001378:	2304      	movs	r3, #4
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	480c      	ldr	r0, [pc, #48]	; (80013b4 <HAL_I2C_MspInit+0x8c>)
 8001384:	f002 f862 	bl	800344c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001392:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001396:	6413      	str	r3, [r2, #64]	; 0x40
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013a4:	bf00      	nop
 80013a6:	3728      	adds	r7, #40	; 0x28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40005400 	.word	0x40005400
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40020400 	.word	0x40020400

080013b8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a0a      	ldr	r2, [pc, #40]	; (80013f0 <HAL_I2C_MspDeInit+0x38>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d10e      	bne.n	80013e8 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_I2C_MspDeInit+0x3c>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a09      	ldr	r2, [pc, #36]	; (80013f4 <HAL_I2C_MspDeInit+0x3c>)
 80013d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80013d6:	2140      	movs	r1, #64	; 0x40
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <HAL_I2C_MspDeInit+0x40>)
 80013da:	f002 f9bb 	bl	8003754 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80013de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <HAL_I2C_MspDeInit+0x40>)
 80013e4:	f002 f9b6 	bl	8003754 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40005400 	.word	0x40005400
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020400 	.word	0x40020400

080013fc <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
I2S_HandleTypeDef hi2s3;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <MX_I2S2_Init+0x50>)
 8001402:	4a13      	ldr	r2, [pc, #76]	; (8001450 <MX_I2S2_Init+0x54>)
 8001404:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_I2S2_Init+0x50>)
 8001408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800140c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_I2S2_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001414:	4b0d      	ldr	r3, [pc, #52]	; (800144c <MX_I2S2_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_I2S2_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <MX_I2S2_Init+0x50>)
 8001422:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <MX_I2S2_Init+0x58>)
 8001424:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001426:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_I2S2_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <MX_I2S2_Init+0x50>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001432:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_I2S2_Init+0x50>)
 8001434:	2201      	movs	r2, #1
 8001436:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <MX_I2S2_Init+0x50>)
 800143a:	f003 fa87 	bl	800494c <HAL_I2S_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8001444:	f000 fab8 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000254 	.word	0x20000254
 8001450:	40003800 	.word	0x40003800
 8001454:	00017700 	.word	0x00017700

08001458 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <MX_I2S3_Init+0x54>)
 800145e:	4a14      	ldr	r2, [pc, #80]	; (80014b0 <MX_I2S3_Init+0x58>)
 8001460:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_I2S3_Init+0x54>)
 8001464:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001468:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_I2S3_Init+0x54>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <MX_I2S3_Init+0x54>)
 8001472:	2200      	movs	r2, #0
 8001474:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001476:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <MX_I2S3_Init+0x54>)
 8001478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800147c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <MX_I2S3_Init+0x54>)
 8001480:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <MX_I2S3_Init+0x5c>)
 8001482:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <MX_I2S3_Init+0x54>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800148a:	4b08      	ldr	r3, [pc, #32]	; (80014ac <MX_I2S3_Init+0x54>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <MX_I2S3_Init+0x54>)
 8001492:	2200      	movs	r2, #0
 8001494:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_I2S3_Init+0x54>)
 8001498:	f003 fa58 	bl	800494c <HAL_I2S_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80014a2:	f000 fa89 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000029c 	.word	0x2000029c
 80014b0:	40003c00 	.word	0x40003c00
 80014b4:	00017700 	.word	0x00017700

080014b8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08e      	sub	sp, #56	; 0x38
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a59      	ldr	r2, [pc, #356]	; (800163c <HAL_I2S_MspInit+0x184>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d15b      	bne.n	8001592 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	623b      	str	r3, [r7, #32]
 80014de:	4b58      	ldr	r3, [pc, #352]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	4a57      	ldr	r2, [pc, #348]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80014e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014e8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ea:	4b55      	ldr	r3, [pc, #340]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f2:	623b      	str	r3, [r7, #32]
 80014f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
 80014fa:	4b51      	ldr	r3, [pc, #324]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a50      	ldr	r2, [pc, #320]	; (8001640 <HAL_I2S_MspInit+0x188>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b4e      	ldr	r3, [pc, #312]	; (8001640 <HAL_I2S_MspInit+0x188>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	61fb      	str	r3, [r7, #28]
 8001510:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	61bb      	str	r3, [r7, #24]
 8001516:	4b4a      	ldr	r3, [pc, #296]	; (8001640 <HAL_I2S_MspInit+0x188>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a49      	ldr	r2, [pc, #292]	; (8001640 <HAL_I2S_MspInit+0x188>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b47      	ldr	r3, [pc, #284]	; (8001640 <HAL_I2S_MspInit+0x188>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	61bb      	str	r3, [r7, #24]
 800152c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800152e:	2304      	movs	r3, #4
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001532:	2302      	movs	r3, #2
 8001534:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153a:	2300      	movs	r3, #0
 800153c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800153e:	2306      	movs	r3, #6
 8001540:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	4619      	mov	r1, r3
 8001548:	483e      	ldr	r0, [pc, #248]	; (8001644 <HAL_I2S_MspInit+0x18c>)
 800154a:	f001 ff7f 	bl	800344c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800154e:	2308      	movs	r3, #8
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800155e:	2305      	movs	r3, #5
 8001560:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	4836      	ldr	r0, [pc, #216]	; (8001644 <HAL_I2S_MspInit+0x18c>)
 800156a:	f001 ff6f 	bl	800344c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800156e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001574:	2302      	movs	r3, #2
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001580:	2305      	movs	r3, #5
 8001582:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	482f      	ldr	r0, [pc, #188]	; (8001648 <HAL_I2S_MspInit+0x190>)
 800158c:	f001 ff5e 	bl	800344c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001590:	e04f      	b.n	8001632 <HAL_I2S_MspInit+0x17a>
  else if(i2sHandle->Instance==SPI3)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a2d      	ldr	r2, [pc, #180]	; (800164c <HAL_I2S_MspInit+0x194>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d14a      	bne.n	8001632 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	4b27      	ldr	r3, [pc, #156]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a4:	4a26      	ldr	r2, [pc, #152]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015aa:	6413      	str	r3, [r2, #64]	; 0x40
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	4b20      	ldr	r3, [pc, #128]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	4a1f      	ldr	r2, [pc, #124]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6313      	str	r3, [r2, #48]	; 0x30
 80015c8:	4b1d      	ldr	r3, [pc, #116]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	4b19      	ldr	r3, [pc, #100]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015de:	f043 0304 	orr.w	r3, r3, #4
 80015e2:	6313      	str	r3, [r2, #48]	; 0x30
 80015e4:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_I2S_MspInit+0x188>)
 80015e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80015f0:	2310      	movs	r3, #16
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001600:	2306      	movs	r3, #6
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001608:	4619      	mov	r1, r3
 800160a:	4811      	ldr	r0, [pc, #68]	; (8001650 <HAL_I2S_MspInit+0x198>)
 800160c:	f001 ff1e 	bl	800344c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001610:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161e:	2300      	movs	r3, #0
 8001620:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001622:	2306      	movs	r3, #6
 8001624:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <HAL_I2S_MspInit+0x18c>)
 800162e:	f001 ff0d 	bl	800344c <HAL_GPIO_Init>
}
 8001632:	bf00      	nop
 8001634:	3738      	adds	r7, #56	; 0x38
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40003800 	.word	0x40003800
 8001640:	40023800 	.word	0x40023800
 8001644:	40020800 	.word	0x40020800
 8001648:	40020400 	.word	0x40020400
 800164c:	40003c00 	.word	0x40003c00
 8001650:	40020000 	.word	0x40020000

08001654 <input_buf_reset>:
// https://github.com/dekuNukem/STM32_tutorials/tree/master/lesson3_serial_recv_interrupt

#include "input_buf.h"
#include <string.h> // memset is declared here

void input_buf_reset(input_buf *ib) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	if(NULL == ib) return; // check for null pointer. writing it this way to avoid an accidental assignment
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00a      	beq.n	8001678 <input_buf_reset+0x24>
	ib->curr_index = 0;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	801a      	strh	r2, [r3, #0]
	memset(ib->buf, 0, BUF_SIZE);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3302      	adds	r3, #2
 800166c:	2280      	movs	r2, #128	; 0x80
 800166e:	2100      	movs	r1, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f005 fd03 	bl	800707c <memset>
 8001676:	e000      	b.n	800167a <input_buf_reset+0x26>
	if(NULL == ib) return; // check for null pointer. writing it this way to avoid an accidental assignment
 8001678:	bf00      	nop
}
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <input_buf_add>:

void input_buf_add(input_buf *ib, uint8_t c) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	70fb      	strb	r3, [r7, #3]
	if(NULL == ib) return;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d01a      	beq.n	80016c8 <input_buf_add+0x48>
	ib->buf[ib->curr_index] = c;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001698:	461a      	mov	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	78fa      	ldrb	r2, [r7, #3]
 80016a0:	709a      	strb	r2, [r3, #2]
	if(ib->curr_index < BUF_SIZE-1) {
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a8:	2b7e      	cmp	r3, #126	; 0x7e
 80016aa:	dc09      	bgt.n	80016c0 <input_buf_add+0x40>
		ib->curr_index = ib->curr_index+1;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	3301      	adds	r3, #1
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	801a      	strh	r2, [r3, #0]
 80016be:	e004      	b.n	80016ca <input_buf_add+0x4a>
	} else {
		input_buf_reset(ib);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ffc7 	bl	8001654 <input_buf_reset>
 80016c6:	e000      	b.n	80016ca <input_buf_add+0x4a>
	if(NULL == ib) return;
 80016c8:	bf00      	nop
	}
}
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <input_buf_ready>:

uint8_t input_buf_ready(input_buf *ib) {
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	if(NULL == ib) return 0;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d101      	bne.n	80016e2 <input_buf_ready+0x12>
 80016de:	2300      	movs	r3, #0
 80016e0:	e014      	b.n	800170c <input_buf_ready+0x3c>
	if(ib->buf[ib->curr_index-1] == '\n' || ib->buf[ib->curr_index-1] == '\r') {
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e8:	3b01      	subs	r3, #1
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	2b0a      	cmp	r3, #10
 80016f2:	d008      	beq.n	8001706 <input_buf_ready+0x36>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	789b      	ldrb	r3, [r3, #2]
 8001702:	2b0d      	cmp	r3, #13
 8001704:	d101      	bne.n	800170a <input_buf_ready+0x3a>
		return 1;
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <input_buf_ready+0x3c>
	}
	return 0;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// uart interrupt callback
// huart2 defined in usart.c, generated from cubemx
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	c = uart_byte_buf[0];
 8001720:	4b0a      	ldr	r3, [pc, #40]	; (800174c <HAL_UART_RxCpltCallback+0x34>)
 8001722:	781a      	ldrb	r2, [r3, #0]
 8001724:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <HAL_UART_RxCpltCallback+0x38>)
 8001726:	701a      	strb	r2, [r3, #0]
	echo = true;
 8001728:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <HAL_UART_RxCpltCallback+0x3c>)
 800172a:	2201      	movs	r2, #1
 800172c:	701a      	strb	r2, [r3, #0]
	input_buf_add(&uart_buf, uart_byte_buf[0]);
 800172e:	4b07      	ldr	r3, [pc, #28]	; (800174c <HAL_UART_RxCpltCallback+0x34>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4619      	mov	r1, r3
 8001734:	4808      	ldr	r0, [pc, #32]	; (8001758 <HAL_UART_RxCpltCallback+0x40>)
 8001736:	f7ff ffa3 	bl	8001680 <input_buf_add>
	HAL_UART_Receive_IT(&huart2, uart_byte_buf, 1);
 800173a:	2201      	movs	r2, #1
 800173c:	4903      	ldr	r1, [pc, #12]	; (800174c <HAL_UART_RxCpltCallback+0x34>)
 800173e:	4807      	ldr	r0, [pc, #28]	; (800175c <HAL_UART_RxCpltCallback+0x44>)
 8001740:	f004 fcd6 	bl	80060f0 <HAL_UART_Receive_IT>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	200002e4 	.word	0x200002e4
 8001750:	2000036a 	.word	0x2000036a
 8001754:	2000036b 	.word	0x2000036b
 8001758:	200002e8 	.word	0x200002e8
 800175c:	200003e0 	.word	0x200003e0

08001760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001764:	f001 f950 	bl	8002a08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001768:	f000 f846 	bl	80017f8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800176c:	f000 f8ac 	bl	80018c8 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  BSP_ACCELERO_Init();
 8001770:	f000 fff6 	bl	8002760 <BSP_ACCELERO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001774:	f7ff fcb2 	bl	80010dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001778:	f7ff fda8 	bl	80012cc <MX_I2C1_Init>
  MX_I2S2_Init();
 800177c:	f7ff fe3e 	bl	80013fc <MX_I2S2_Init>
  MX_I2S3_Init();
 8001780:	f7ff fe6a 	bl	8001458 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001784:	f000 f91e 	bl	80019c4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001788:	f000 fa3e 	bl	8001c08 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ConsoleInit();
 800178c:	f7fe ffa4 	bl	80006d8 <ConsoleInit>
  input_buf_reset(&uart_buf);
 8001790:	4814      	ldr	r0, [pc, #80]	; (80017e4 <main+0x84>)
 8001792:	f7ff ff5f 	bl	8001654 <input_buf_reset>
  HAL_UART_Receive_IT(&huart2, uart_byte_buf, 1);
 8001796:	2201      	movs	r2, #1
 8001798:	4913      	ldr	r1, [pc, #76]	; (80017e8 <main+0x88>)
 800179a:	4814      	ldr	r0, [pc, #80]	; (80017ec <main+0x8c>)
 800179c:	f004 fca8 	bl	80060f0 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (op_mode == mode_cli)
 80017a0:	e008      	b.n	80017b4 <main+0x54>
  {
	cli_check();
 80017a2:	f000 f8b1 	bl	8001908 <cli_check>

	if(button_pressed != 0)
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <main+0x90>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <main+0x54>
	{
		op_mode = mode_local;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <main+0x94>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
  while (op_mode == mode_cli)
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <main+0x94>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f2      	beq.n	80017a2 <main+0x42>
    /* USER CODE BEGIN 3 */
  }
  // infinite loop
  while(1)
  {
	  switch(op_mode)
 80017bc:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <main+0x94>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	d8fb      	bhi.n	80017bc <main+0x5c>
 80017c4:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <main+0x6c>)
 80017c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	080017dd 	.word	0x080017dd
 80017d0:	080017bd 	.word	0x080017bd
 80017d4:	080017bd 	.word	0x080017bd
 80017d8:	080017bd 	.word	0x080017bd
	  {
	  case mode_cli:
		  Error_Handler();
 80017dc:	f000 f8ec 	bl	80019b8 <Error_Handler>
		  break;
 80017e0:	bf00      	nop
	  switch(op_mode)
 80017e2:	e7eb      	b.n	80017bc <main+0x5c>
 80017e4:	200002e8 	.word	0x200002e8
 80017e8:	200002e4 	.word	0x200002e4
 80017ec:	200003e0 	.word	0x200003e0
 80017f0:	20000381 	.word	0x20000381
 80017f4:	20000380 	.word	0x20000380

080017f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b094      	sub	sp, #80	; 0x50
 80017fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fe:	f107 0320 	add.w	r3, r7, #32
 8001802:	2230      	movs	r2, #48	; 0x30
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f005 fc38 	bl	800707c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <SystemClock_Config+0xc8>)
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	4a26      	ldr	r2, [pc, #152]	; (80018c0 <SystemClock_Config+0xc8>)
 8001826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800182a:	6413      	str	r3, [r2, #64]	; 0x40
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <SystemClock_Config+0xc8>)
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001838:	2300      	movs	r3, #0
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <SystemClock_Config+0xcc>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a20      	ldr	r2, [pc, #128]	; (80018c4 <SystemClock_Config+0xcc>)
 8001842:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001846:	6013      	str	r3, [r2, #0]
 8001848:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <SystemClock_Config+0xcc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001854:	2301      	movs	r3, #1
 8001856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800185e:	2302      	movs	r3, #2
 8001860:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001862:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001866:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001868:	2304      	movs	r3, #4
 800186a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800186c:	23c0      	movs	r3, #192	; 0xc0
 800186e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001870:	2304      	movs	r3, #4
 8001872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001874:	2308      	movs	r3, #8
 8001876:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001878:	f107 0320 	add.w	r3, r7, #32
 800187c:	4618      	mov	r0, r3
 800187e:	f003 fce7 	bl	8005250 <HAL_RCC_OscConfig>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001888:	f000 f896 	bl	80019b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800188c:	230f      	movs	r3, #15
 800188e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001890:	2302      	movs	r3, #2
 8001892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001898:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800189c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	2103      	movs	r1, #3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f003 ff49 	bl	8005740 <HAL_RCC_ClockConfig>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018b4:	f000 f880 	bl	80019b8 <Error_Handler>
  }
}
 80018b8:	bf00      	nop
 80018ba:	3750      	adds	r7, #80	; 0x50
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40007000 	.word	0x40007000

080018c8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018ce:	463b      	mov	r3, r7
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
 80018dc:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018de:	2301      	movs	r3, #1
 80018e0:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80018e2:	23c8      	movs	r3, #200	; 0xc8
 80018e4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80018e6:	2305      	movs	r3, #5
 80018e8:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80018ea:	2302      	movs	r3, #2
 80018ec:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ee:	463b      	mov	r3, r7
 80018f0:	4618      	mov	r0, r3
 80018f2:	f004 f945 	bl	8005b80 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80018fc:	f000 f85c 	bl	80019b8 <Error_Handler>
  }
}
 8001900:	bf00      	nop
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <cli_check>:

/* USER CODE BEGIN 4 */
void cli_check(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 	if(echo) {
 800190e:	4b21      	ldr	r3, [pc, #132]	; (8001994 <cli_check+0x8c>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d010      	beq.n	8001938 <cli_check+0x30>
		sprintf((char*)buf, "%c", c);
 8001916:	4b20      	ldr	r3, [pc, #128]	; (8001998 <cli_check+0x90>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	461a      	mov	r2, r3
 800191c:	491f      	ldr	r1, [pc, #124]	; (800199c <cli_check+0x94>)
 800191e:	4820      	ldr	r0, [pc, #128]	; (80019a0 <cli_check+0x98>)
 8001920:	f005 fbb4 	bl	800708c <siprintf>
  		HAL_UART_Transmit(&huart2, buf, 1, HAL_MAX_DELAY);
 8001924:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001928:	2201      	movs	r2, #1
 800192a:	491d      	ldr	r1, [pc, #116]	; (80019a0 <cli_check+0x98>)
 800192c:	481d      	ldr	r0, [pc, #116]	; (80019a4 <cli_check+0x9c>)
 800192e:	f004 fb4d 	bl	8005fcc <HAL_UART_Transmit>
  		echo = false;
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <cli_check+0x8c>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
  	}

  	if(input_buf_ready(&uart_buf)) {
 8001938:	481b      	ldr	r0, [pc, #108]	; (80019a8 <cli_check+0xa0>)
 800193a:	f7ff fec9 	bl	80016d0 <input_buf_ready>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d022      	beq.n	800198a <cli_check+0x82>
  		// remove the c in sprintf((char*)buf, "\r\n", c);
  		sprintf((char*)buf, "\r\n", c);
 8001944:	4b14      	ldr	r3, [pc, #80]	; (8001998 <cli_check+0x90>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	461a      	mov	r2, r3
 800194a:	4918      	ldr	r1, [pc, #96]	; (80019ac <cli_check+0xa4>)
 800194c:	4814      	ldr	r0, [pc, #80]	; (80019a0 <cli_check+0x98>)
 800194e:	f005 fb9d 	bl	800708c <siprintf>
  		HAL_UART_Transmit(&huart2, buf, 2, HAL_MAX_DELAY);
 8001952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001956:	2202      	movs	r2, #2
 8001958:	4911      	ldr	r1, [pc, #68]	; (80019a0 <cli_check+0x98>)
 800195a:	4812      	ldr	r0, [pc, #72]	; (80019a4 <cli_check+0x9c>)
 800195c:	f004 fb36 	bl	8005fcc <HAL_UART_Transmit>
			ConsoleProcess();
 8001960:	f7fe fee8 	bl	8000734 <ConsoleProcess>
			input_buf_reset(&uart_buf);
 8001964:	4810      	ldr	r0, [pc, #64]	; (80019a8 <cli_check+0xa0>)
 8001966:	f7ff fe75 	bl	8001654 <input_buf_reset>
			// unsure why console.c doesn't clear, so let's clear it here
			for(uint16_t i=0; i<256; i++) { // should be CONSOLE_COMMAND_MAX_LENGTH, but it's in consoleCommands.h
 800196a:	2300      	movs	r3, #0
 800196c:	80fb      	strh	r3, [r7, #6]
 800196e:	e006      	b.n	800197e <cli_check+0x76>
				mReceiveBuffer[i] = 0;
 8001970:	88fb      	ldrh	r3, [r7, #6]
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <cli_check+0xa8>)
 8001974:	2100      	movs	r1, #0
 8001976:	54d1      	strb	r1, [r2, r3]
			for(uint16_t i=0; i<256; i++) { // should be CONSOLE_COMMAND_MAX_LENGTH, but it's in consoleCommands.h
 8001978:	88fb      	ldrh	r3, [r7, #6]
 800197a:	3301      	adds	r3, #1
 800197c:	80fb      	strh	r3, [r7, #6]
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	2bff      	cmp	r3, #255	; 0xff
 8001982:	d9f5      	bls.n	8001970 <cli_check+0x68>
			}
			mReceivedSoFar = 0;
 8001984:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <cli_check+0xac>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
		}
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000036b 	.word	0x2000036b
 8001998:	2000036a 	.word	0x2000036a
 800199c:	08007bb0 	.word	0x08007bb0
 80019a0:	2000036c 	.word	0x2000036c
 80019a4:	200003e0 	.word	0x200003e0
 80019a8:	200002e8 	.word	0x200002e8
 80019ac:	08007bb4 	.word	0x08007bb4
 80019b0:	200000f8 	.word	0x200000f8
 80019b4:	200001f8 	.word	0x200001f8

080019b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019bc:	b672      	cpsid	i
}
 80019be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c0:	e7fe      	b.n	80019c0 <Error_Handler+0x8>
	...

080019c4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019c8:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019ca:	4a18      	ldr	r2, [pc, #96]	; (8001a2c <MX_SPI1_Init+0x68>)
 80019cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ce:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a02:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a0e:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a10:	220a      	movs	r2, #10
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a14:	4804      	ldr	r0, [pc, #16]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a16:	f004 fa03 	bl	8005e20 <HAL_SPI_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a20:	f7ff ffca 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000384 	.word	0x20000384
 8001a2c:	40013000 	.word	0x40013000

08001a30 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a19      	ldr	r2, [pc, #100]	; (8001ab4 <HAL_SPI_MspInit+0x84>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d12b      	bne.n	8001aaa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	4a17      	ldr	r2, [pc, #92]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a60:	6453      	str	r3, [r2, #68]	; 0x44
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	4a10      	ldr	r2, [pc, #64]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <HAL_SPI_MspInit+0x88>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001a8a:	23e0      	movs	r3, #224	; 0xe0
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9e:	f107 0314 	add.w	r3, r7, #20
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4805      	ldr	r0, [pc, #20]	; (8001abc <HAL_SPI_MspInit+0x8c>)
 8001aa6:	f001 fcd1 	bl	800344c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40013000 	.word	0x40013000
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	607b      	str	r3, [r7, #4]
 8001aca:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <HAL_MspInit+0x4c>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ace:	4a0f      	ldr	r2, [pc, #60]	; (8001b0c <HAL_MspInit+0x4c>)
 8001ad0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <HAL_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <HAL_MspInit+0x4c>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	4a08      	ldr	r2, [pc, #32]	; (8001b0c <HAL_MspInit+0x4c>)
 8001aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af0:	6413      	str	r3, [r2, #64]	; 0x40
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001afe:	2007      	movs	r0, #7
 8001b00:	f001 f8e8 	bl	8002cd4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40023800 	.word	0x40023800

08001b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <NMI_Handler+0x4>

08001b16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b1a:	e7fe      	b.n	8001b1a <HardFault_Handler+0x4>

08001b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <MemManage_Handler+0x4>

08001b22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b26:	e7fe      	b.n	8001b26 <BusFault_Handler+0x4>

08001b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b2c:	e7fe      	b.n	8001b2c <UsageFault_Handler+0x4>

08001b2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b5c:	f000 ffa6 	bl	8002aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <USART2_IRQHandler+0x10>)
 8001b6a:	f004 faf1 	bl	8006150 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200003e0 	.word	0x200003e0

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f005 fa3e 	bl	8007028 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	200003dc 	.word	0x200003dc
 8001be0:	200004b8 	.word	0x200004b8

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	; (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c0c:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c0e:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <MX_USART2_UART_Init+0x50>)
 8001c10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c2c:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c2e:	220c      	movs	r2, #12
 8001c30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c32:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c38:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c3e:	4805      	ldr	r0, [pc, #20]	; (8001c54 <MX_USART2_UART_Init+0x4c>)
 8001c40:	f004 f977 	bl	8005f32 <HAL_UART_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c4a:	f7ff feb5 	bl	80019b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	200003e0 	.word	0x200003e0
 8001c58:	40004400 	.word	0x40004400

08001c5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	; 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a1d      	ldr	r2, [pc, #116]	; (8001cf0 <HAL_UART_MspInit+0x94>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d133      	bne.n	8001ce6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	4a1b      	ldr	r2, [pc, #108]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8e:	4b19      	ldr	r3, [pc, #100]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_UART_MspInit+0x98>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cb6:	230c      	movs	r3, #12
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cc6:	2307      	movs	r3, #7
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4809      	ldr	r0, [pc, #36]	; (8001cf8 <HAL_UART_MspInit+0x9c>)
 8001cd2:	f001 fbbb 	bl	800344c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2100      	movs	r1, #0
 8001cda:	2026      	movs	r0, #38	; 0x26
 8001cdc:	f001 f805 	bl	8002cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ce0:	2026      	movs	r0, #38	; 0x26
 8001ce2:	f001 f81e 	bl	8002d22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	3728      	adds	r7, #40	; 0x28
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40004400 	.word	0x40004400
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020000 	.word	0x40020000

08001cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d00:	480d      	ldr	r0, [pc, #52]	; (8001d38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d02:	490e      	ldr	r1, [pc, #56]	; (8001d3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d04:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d08:	e002      	b.n	8001d10 <LoopCopyDataInit>

08001d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0e:	3304      	adds	r3, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d14:	d3f9      	bcc.n	8001d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d18:	4c0b      	ldr	r4, [pc, #44]	; (8001d48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d1c:	e001      	b.n	8001d22 <LoopFillZerobss>

08001d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d20:	3204      	adds	r2, #4

08001d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d24:	d3fb      	bcc.n	8001d1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d26:	f7ff ff5d 	bl	8001be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2a:	f005 f983 	bl	8007034 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d2e:	f7ff fd17 	bl	8001760 <main>
  bx  lr    
 8001d32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d3c:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8001d40:	08007f9c 	.word	0x08007f9c
  ldr r2, =_sbss
 8001d44:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 8001d48:	200004b4 	.word	0x200004b4

08001d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d4c:	e7fe      	b.n	8001d4c <ADC_IRQHandler>

08001d4e <LSM303AGR_AccInit>:
  * @brief  Set LSM303AGR Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303AGR_AccInit(uint16_t InitStruct)
{  
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b084      	sub	sp, #16
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8001d5c:	f000 fc82 	bl	8002664 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG1_A, ctrl);
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	461a      	mov	r2, r3
 8001d68:	2120      	movs	r1, #32
 8001d6a:	2032      	movs	r0, #50	; 0x32
 8001d6c:	f000 fcd2 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8001d70:	2300      	movs	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A, ctrl);
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	461a      	mov	r2, r3
 8001d78:	2123      	movs	r1, #35	; 0x23
 8001d7a:	2032      	movs	r0, #50	; 0x32
 8001d7c:	f000 fcca 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8001d80:	bf00      	nop
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <LSM303AGR_AccDeInit>:
  * @brief  LSM303AGR De-initialization.
  * @param  None
  * @retval None
  */
void LSM303AGR_AccDeInit(void)
{  
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <LSM303AGR_AccReadID>:
  * @brief  Read LSM303AGR ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303AGR_AccReadID(void)
{  
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8001da0:	f000 fc60 	bl	8002664 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_WHO_AM_I_ADDR);
 8001da4:	210f      	movs	r1, #15
 8001da6:	2032      	movs	r0, #50	; 0x32
 8001da8:	f000 fcc7 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001dac:	4603      	mov	r3, r0
 8001dae:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8001db0:	79fb      	ldrb	r3, [r7, #7]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <LSM303AGR_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303AGR
  * @param  None
  * @retval None
  */
void LSM303AGR_AccRebootCmd(void)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8001dc0:	2124      	movs	r1, #36	; 0x24
 8001dc2:	2032      	movs	r0, #50	; 0x32
 8001dc4:	f000 fcb9 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303AGR_BOOT_REBOOTMEMORY;
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001dd2:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A, tmpreg);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	2124      	movs	r1, #36	; 0x24
 8001dda:	2032      	movs	r0, #50	; 0x32
 8001ddc:	f000 fc9a 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <LSM303AGR_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303AGR_AccFilterConfig(uint8_t FilterStruct) 
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8001df2:	2121      	movs	r1, #33	; 0x21
 8001df4:	2032      	movs	r0, #50	; 0x32
 8001df6:	f000 fca0 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
 8001e00:	f003 030c 	and.w	r3, r3, #12
 8001e04:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8001e06:	7bfa      	ldrb	r2, [r7, #15]
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8001e0e:	7bfb      	ldrb	r3, [r7, #15]
 8001e10:	461a      	mov	r2, r3
 8001e12:	2121      	movs	r1, #33	; 0x21
 8001e14:	2032      	movs	r0, #50	; 0x32
 8001e16:	f000 fc7d 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <LSM303AGR_AccFilterCmd>:
  *         @arg: LSM303AGR_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303AGR_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterCmd(uint8_t HighPassFilterState)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b084      	sub	sp, #16
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8001e2c:	2121      	movs	r1, #33	; 0x21
 8001e2e:	2032      	movs	r0, #50	; 0x32
 8001e30:	f000 fc83 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001e34:	4603      	mov	r3, r0
 8001e36:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
 8001e3a:	f023 0308 	bic.w	r3, r3, #8
 8001e3e:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001e40:	7bfa      	ldrb	r2, [r7, #15]
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	2121      	movs	r1, #33	; 0x21
 8001e4e:	2032      	movs	r0, #50	; 0x32
 8001e50:	f000 fc60 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8001e54:	bf00      	nop
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <LSM303AGR_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303AGR_AccReadXYZ(int16_t* pData)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8001e64:	2300      	movs	r3, #0
 8001e66:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A);
 8001e70:	2123      	movs	r1, #35	; 0x23
 8001e72:	2032      	movs	r0, #50	; 0x32
 8001e74:	f000 fc61 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8001e7c:	2124      	movs	r1, #36	; 0x24
 8001e7e:	2032      	movs	r0, #50	; 0x32
 8001e80:	f000 fc5b 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001e84:	4603      	mov	r3, r0
 8001e86:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_L_A); 
 8001e88:	2128      	movs	r1, #40	; 0x28
 8001e8a:	2032      	movs	r0, #50	; 0x32
 8001e8c:	f000 fc55 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001e90:	4603      	mov	r3, r0
 8001e92:	b25b      	sxtb	r3, r3
 8001e94:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_H_A);
 8001e96:	2129      	movs	r1, #41	; 0x29
 8001e98:	2032      	movs	r0, #50	; 0x32
 8001e9a:	f000 fc4e 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	b25b      	sxtb	r3, r3
 8001ea2:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_L_A);
 8001ea4:	212a      	movs	r1, #42	; 0x2a
 8001ea6:	2032      	movs	r0, #50	; 0x32
 8001ea8:	f000 fc47 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001eac:	4603      	mov	r3, r0
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_H_A);
 8001eb2:	212b      	movs	r1, #43	; 0x2b
 8001eb4:	2032      	movs	r0, #50	; 0x32
 8001eb6:	f000 fc40 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	b25b      	sxtb	r3, r3
 8001ebe:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_L_A);
 8001ec0:	212c      	movs	r1, #44	; 0x2c
 8001ec2:	2032      	movs	r0, #50	; 0x32
 8001ec4:	f000 fc39 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	b25b      	sxtb	r3, r3
 8001ecc:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_H_A);
 8001ece:	212d      	movs	r1, #45	; 0x2d
 8001ed0:	2032      	movs	r0, #50	; 0x32
 8001ed2:	f000 fc32 	bl	800273a <COMPASSACCELERO_IO_Read>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303AGR_BLE_MSB)) 
 8001edc:	7d3b      	ldrb	r3, [r7, #20]
 8001ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d123      	bne.n	8001f2e <LSM303AGR_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	77fb      	strb	r3, [r7, #31]
 8001eea:	e01c      	b.n	8001f26 <LSM303AGR_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8001eec:	7ffb      	ldrb	r3, [r7, #31]
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	3320      	adds	r3, #32
 8001ef4:	443b      	add	r3, r7
 8001ef6:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	021b      	lsls	r3, r3, #8
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	7ffb      	ldrb	r3, [r7, #31]
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	3320      	adds	r3, #32
 8001f06:	443b      	add	r3, r7
 8001f08:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	4413      	add	r3, r2
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	7ffb      	ldrb	r3, [r7, #31]
 8001f14:	b212      	sxth	r2, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	3320      	adds	r3, #32
 8001f1a:	443b      	add	r3, r7
 8001f1c:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8001f20:	7ffb      	ldrb	r3, [r7, #31]
 8001f22:	3301      	adds	r3, #1
 8001f24:	77fb      	strb	r3, [r7, #31]
 8001f26:	7ffb      	ldrb	r3, [r7, #31]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d9df      	bls.n	8001eec <LSM303AGR_AccReadXYZ+0x90>
 8001f2c:	e022      	b.n	8001f74 <LSM303AGR_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	77fb      	strb	r3, [r7, #31]
 8001f32:	e01c      	b.n	8001f6e <LSM303AGR_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8001f34:	7ffb      	ldrb	r3, [r7, #31]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	3320      	adds	r3, #32
 8001f3a:	443b      	add	r3, r7
 8001f3c:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	021b      	lsls	r3, r3, #8
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	7ffb      	ldrb	r3, [r7, #31]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	3320      	adds	r3, #32
 8001f4e:	443b      	add	r3, r7
 8001f50:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4413      	add	r3, r2
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	7ffb      	ldrb	r3, [r7, #31]
 8001f5c:	b212      	sxth	r2, r2
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	3320      	adds	r3, #32
 8001f62:	443b      	add	r3, r7
 8001f64:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8001f68:	7ffb      	ldrb	r3, [r7, #31]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	77fb      	strb	r3, [r7, #31]
 8001f6e:	7ffb      	ldrb	r3, [r7, #31]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d9df      	bls.n	8001f34 <LSM303AGR_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303AGR_FULLSCALE_16G)
 8001f74:	7d3b      	ldrb	r3, [r7, #20]
 8001f76:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001f7a:	2b30      	cmp	r3, #48	; 0x30
 8001f7c:	d013      	beq.n	8001fa6 <LSM303AGR_AccReadXYZ+0x14a>
 8001f7e:	2b30      	cmp	r3, #48	; 0x30
 8001f80:	dc14      	bgt.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
 8001f82:	2b20      	cmp	r3, #32
 8001f84:	d00c      	beq.n	8001fa0 <LSM303AGR_AccReadXYZ+0x144>
 8001f86:	2b20      	cmp	r3, #32
 8001f88:	dc10      	bgt.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d002      	beq.n	8001f94 <LSM303AGR_AccReadXYZ+0x138>
 8001f8e:	2b10      	cmp	r3, #16
 8001f90:	d003      	beq.n	8001f9a <LSM303AGR_AccReadXYZ+0x13e>
 8001f92:	e00b      	b.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
  {
  case LSM303AGR_FULLSCALE_2G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8001f94:	2301      	movs	r3, #1
 8001f96:	77bb      	strb	r3, [r7, #30]
    break;
 8001f98:	e008      	b.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_4G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_4G;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	77bb      	strb	r3, [r7, #30]
    break;
 8001f9e:	e005      	b.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_8G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_8G;
 8001fa0:	2304      	movs	r3, #4
 8001fa2:	77bb      	strb	r3, [r7, #30]
    break;
 8001fa4:	e002      	b.n	8001fac <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_16G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_16G;
 8001fa6:	230c      	movs	r3, #12
 8001fa8:	77bb      	strb	r3, [r7, #30]
    break;
 8001faa:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001fac:	2300      	movs	r3, #0
 8001fae:	77fb      	strb	r3, [r7, #31]
 8001fb0:	e014      	b.n	8001fdc <LSM303AGR_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8001fb2:	7ffb      	ldrb	r3, [r7, #31]
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	3320      	adds	r3, #32
 8001fb8:	443b      	add	r3, r7
 8001fba:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	7fbb      	ldrb	r3, [r7, #30]
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	fb12 f303 	smulbb	r3, r2, r3
 8001fc8:	b299      	uxth	r1, r3
 8001fca:	7ffb      	ldrb	r3, [r7, #31]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	b20a      	sxth	r2, r1
 8001fd4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001fd6:	7ffb      	ldrb	r3, [r7, #31]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	77fb      	strb	r3, [r7, #31]
 8001fdc:	7ffb      	ldrb	r3, [r7, #31]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d9e7      	bls.n	8001fb2 <LSM303AGR_AccReadXYZ+0x156>
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	bf00      	nop
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <LSM303AGR_AccFilterClickCmd>:
  *         @arg: LSM303AGR_HPF_CLICK_DISABLE 
  *         @arg: LSM303AGR_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8001ffa:	2121      	movs	r1, #33	; 0x21
 8001ffc:	2032      	movs	r0, #50	; 0x32
 8001ffe:	f000 fb9c 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002002:	4603      	mov	r3, r0
 8002004:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303AGR_HPF_CLICK_ENABLE);
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	f023 0304 	bic.w	r3, r3, #4
 800200c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 800200e:	7bfa      	ldrb	r2, [r7, #15]
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	4313      	orrs	r3, r2
 8002014:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8002016:	7bfb      	ldrb	r3, [r7, #15]
 8002018:	461a      	mov	r2, r3
 800201a:	2121      	movs	r1, #33	; 0x21
 800201c:	2032      	movs	r0, #50	; 0x32
 800201e:	f000 fb79 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <LSM303AGR_AccIT1Enable>:
  *         @arg   LSM303AGR_IT1_WTM
  *         @arg   LSM303AGR_IT1_OVERRUN
  * @retval None
  */
void LSM303AGR_AccIT1Enable(uint8_t LSM303AGR_IT)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b084      	sub	sp, #16
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A);
 8002038:	2122      	movs	r1, #34	; 0x22
 800203a:	2032      	movs	r0, #50	; 0x32
 800203c:	f000 fb7d 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002040:	4603      	mov	r3, r0
 8002042:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303AGR_IT;
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	4313      	orrs	r3, r2
 800204a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A, tmpval);
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	461a      	mov	r2, r3
 8002050:	2122      	movs	r1, #34	; 0x22
 8002052:	2032      	movs	r0, #50	; 0x32
 8002054:	f000 fb5e 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8002058:	bf00      	nop
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <LSM303AGR_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303AGR_AccClickITEnable(uint8_t ITClick)
{  
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 800206a:	2300      	movs	r3, #0
 800206c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A);
 800206e:	2138      	movs	r1, #56	; 0x38
 8002070:	2032      	movs	r0, #50	; 0x32
 8002072:	f000 fb62 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002076:	4603      	mov	r3, r0
 8002078:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 800207a:	7bfa      	ldrb	r2, [r7, #15]
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	4313      	orrs	r3, r2
 8002080:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A, tmpval);
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	461a      	mov	r2, r3
 8002086:	2138      	movs	r1, #56	; 0x38
 8002088:	2032      	movs	r0, #50	; 0x32
 800208a:	f000 fb43 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 800208e:	230a      	movs	r3, #10
 8002090:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_THS_A, tmpval);
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	461a      	mov	r2, r3
 8002096:	213a      	movs	r1, #58	; 0x3a
 8002098:	2032      	movs	r0, #50	; 0x32
 800209a:	f000 fb3b 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 800209e:	2305      	movs	r3, #5
 80020a0:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LIMIT_A, tmpval);
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
 80020a4:	461a      	mov	r2, r3
 80020a6:	213b      	movs	r1, #59	; 0x3b
 80020a8:	2032      	movs	r0, #50	; 0x32
 80020aa:	f000 fb33 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LATENCY_A, tmpval);
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	461a      	mov	r2, r3
 80020b2:	213c      	movs	r1, #60	; 0x3c
 80020b4:	2032      	movs	r0, #50	; 0x32
 80020b6:	f000 fb2d 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 80020ba:	2332      	movs	r3, #50	; 0x32
 80020bc:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_WINDOW_A, tmpval);
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	461a      	mov	r2, r3
 80020c2:	213d      	movs	r1, #61	; 0x3d
 80020c4:	2032      	movs	r0, #50	; 0x32
 80020c6:	f000 fb25 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <LSM303AGR_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303AGR_AccZClickITConfig(void)
{  
 80020d2:	b580      	push	{r7, lr}
 80020d4:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 80020d6:	f000 faed 	bl	80026b4 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303AGR_AccIT1Enable(LSM303AGR_IT1_CLICK);
 80020da:	2080      	movs	r0, #128	; 0x80
 80020dc:	f7ff ffa5 	bl	800202a <LSM303AGR_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303AGR_AccFilterClickCmd(LSM303AGR_HPF_CLICK_ENABLE);
 80020e0:	2004      	movs	r0, #4
 80020e2:	f7ff ff83 	bl	8001fec <LSM303AGR_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303AGR_AccClickITEnable(LSM303AGR_Z_SINGLE_CLICK);
 80020e6:	2010      	movs	r0, #16
 80020e8:	f7ff ffba 	bl	8002060 <LSM303AGR_AccClickITEnable>
}
 80020ec:	bf00      	nop
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <LSM303DLHC_AccInit>:
  * @brief  Set LSM303DLHC Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80020fa:	2300      	movs	r3, #0
 80020fc:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80020fe:	f000 fab1 	bl	8002664 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	461a      	mov	r2, r3
 800210a:	2120      	movs	r1, #32
 800210c:	2032      	movs	r0, #50	; 0x32
 800210e:	f000 fb01 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8002116:	7bfb      	ldrb	r3, [r7, #15]
 8002118:	461a      	mov	r2, r3
 800211a:	2123      	movs	r1, #35	; 0x23
 800211c:	2032      	movs	r0, #50	; 0x32
 800211e:	f000 faf9 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800213e:	2300      	movs	r3, #0
 8002140:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8002142:	f000 fa8f 	bl	8002664 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8002146:	210f      	movs	r1, #15
 8002148:	2032      	movs	r0, #50	; 0x32
 800214a:	f000 faf6 	bl	800273a <COMPASSACCELERO_IO_Read>
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8002152:	79fb      	ldrb	r3, [r7, #7]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8002162:	2124      	movs	r1, #36	; 0x24
 8002164:	2032      	movs	r0, #50	; 0x32
 8002166:	f000 fae8 	bl	800273a <COMPASSACCELERO_IO_Read>
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002174:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	461a      	mov	r2, r3
 800217a:	2124      	movs	r1, #36	; 0x24
 800217c:	2032      	movs	r0, #50	; 0x32
 800217e:	f000 fac9 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8002194:	2121      	movs	r1, #33	; 0x21
 8002196:	2032      	movs	r0, #50	; 0x32
 8002198:	f000 facf 	bl	800273a <COMPASSACCELERO_IO_Read>
 800219c:	4603      	mov	r3, r0
 800219e:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 80021a8:	7bfa      	ldrb	r2, [r7, #15]
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	461a      	mov	r2, r3
 80021b4:	2121      	movs	r1, #33	; 0x21
 80021b6:	2032      	movs	r0, #50	; 0x32
 80021b8:	f000 faac 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80021ce:	2121      	movs	r1, #33	; 0x21
 80021d0:	2032      	movs	r0, #50	; 0x32
 80021d2:	f000 fab2 	bl	800273a <COMPASSACCELERO_IO_Read>
 80021d6:	4603      	mov	r3, r0
 80021d8:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	f023 0308 	bic.w	r3, r3, #8
 80021e0:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	461a      	mov	r2, r3
 80021ee:	2121      	movs	r1, #33	; 0x21
 80021f0:	2032      	movs	r0, #50	; 0x32
 80021f2:	f000 fa8f 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b088      	sub	sp, #32
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8002206:	2300      	movs	r3, #0
 8002208:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 800220e:	2301      	movs	r3, #1
 8002210:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8002212:	2123      	movs	r1, #35	; 0x23
 8002214:	2032      	movs	r0, #50	; 0x32
 8002216:	f000 fa90 	bl	800273a <COMPASSACCELERO_IO_Read>
 800221a:	4603      	mov	r3, r0
 800221c:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 800221e:	2124      	movs	r1, #36	; 0x24
 8002220:	2032      	movs	r0, #50	; 0x32
 8002222:	f000 fa8a 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002226:	4603      	mov	r3, r0
 8002228:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 800222a:	2128      	movs	r1, #40	; 0x28
 800222c:	2032      	movs	r0, #50	; 0x32
 800222e:	f000 fa84 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002232:	4603      	mov	r3, r0
 8002234:	b25b      	sxtb	r3, r3
 8002236:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8002238:	2129      	movs	r1, #41	; 0x29
 800223a:	2032      	movs	r0, #50	; 0x32
 800223c:	f000 fa7d 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002240:	4603      	mov	r3, r0
 8002242:	b25b      	sxtb	r3, r3
 8002244:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8002246:	212a      	movs	r1, #42	; 0x2a
 8002248:	2032      	movs	r0, #50	; 0x32
 800224a:	f000 fa76 	bl	800273a <COMPASSACCELERO_IO_Read>
 800224e:	4603      	mov	r3, r0
 8002250:	b25b      	sxtb	r3, r3
 8002252:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8002254:	212b      	movs	r1, #43	; 0x2b
 8002256:	2032      	movs	r0, #50	; 0x32
 8002258:	f000 fa6f 	bl	800273a <COMPASSACCELERO_IO_Read>
 800225c:	4603      	mov	r3, r0
 800225e:	b25b      	sxtb	r3, r3
 8002260:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8002262:	212c      	movs	r1, #44	; 0x2c
 8002264:	2032      	movs	r0, #50	; 0x32
 8002266:	f000 fa68 	bl	800273a <COMPASSACCELERO_IO_Read>
 800226a:	4603      	mov	r3, r0
 800226c:	b25b      	sxtb	r3, r3
 800226e:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8002270:	212d      	movs	r1, #45	; 0x2d
 8002272:	2032      	movs	r0, #50	; 0x32
 8002274:	f000 fa61 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002278:	4603      	mov	r3, r0
 800227a:	b25b      	sxtb	r3, r3
 800227c:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 800227e:	7d3b      	ldrb	r3, [r7, #20]
 8002280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002284:	2b00      	cmp	r3, #0
 8002286:	d123      	bne.n	80022d0 <LSM303DLHC_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8002288:	2300      	movs	r3, #0
 800228a:	77fb      	strb	r3, [r7, #31]
 800228c:	e01c      	b.n	80022c8 <LSM303DLHC_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	3301      	adds	r3, #1
 8002294:	3320      	adds	r3, #32
 8002296:	443b      	add	r3, r7
 8002298:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800229c:	b29b      	uxth	r3, r3
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	7ffb      	ldrb	r3, [r7, #31]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	3320      	adds	r3, #32
 80022a8:	443b      	add	r3, r7
 80022aa:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	4413      	add	r3, r2
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	7ffb      	ldrb	r3, [r7, #31]
 80022b6:	b212      	sxth	r2, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	3320      	adds	r3, #32
 80022bc:	443b      	add	r3, r7
 80022be:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80022c2:	7ffb      	ldrb	r3, [r7, #31]
 80022c4:	3301      	adds	r3, #1
 80022c6:	77fb      	strb	r3, [r7, #31]
 80022c8:	7ffb      	ldrb	r3, [r7, #31]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d9df      	bls.n	800228e <LSM303DLHC_AccReadXYZ+0x90>
 80022ce:	e022      	b.n	8002316 <LSM303DLHC_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 80022d0:	2300      	movs	r3, #0
 80022d2:	77fb      	strb	r3, [r7, #31]
 80022d4:	e01c      	b.n	8002310 <LSM303DLHC_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 80022d6:	7ffb      	ldrb	r3, [r7, #31]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	3320      	adds	r3, #32
 80022dc:	443b      	add	r3, r7
 80022de:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	7ffb      	ldrb	r3, [r7, #31]
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	3301      	adds	r3, #1
 80022ee:	3320      	adds	r3, #32
 80022f0:	443b      	add	r3, r7
 80022f2:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	4413      	add	r3, r2
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	7ffb      	ldrb	r3, [r7, #31]
 80022fe:	b212      	sxth	r2, r2
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	3320      	adds	r3, #32
 8002304:	443b      	add	r3, r7
 8002306:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 800230a:	7ffb      	ldrb	r3, [r7, #31]
 800230c:	3301      	adds	r3, #1
 800230e:	77fb      	strb	r3, [r7, #31]
 8002310:	7ffb      	ldrb	r3, [r7, #31]
 8002312:	2b02      	cmp	r3, #2
 8002314:	d9df      	bls.n	80022d6 <LSM303DLHC_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8002316:	7d3b      	ldrb	r3, [r7, #20]
 8002318:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800231c:	2b30      	cmp	r3, #48	; 0x30
 800231e:	d013      	beq.n	8002348 <LSM303DLHC_AccReadXYZ+0x14a>
 8002320:	2b30      	cmp	r3, #48	; 0x30
 8002322:	dc14      	bgt.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
 8002324:	2b20      	cmp	r3, #32
 8002326:	d00c      	beq.n	8002342 <LSM303DLHC_AccReadXYZ+0x144>
 8002328:	2b20      	cmp	r3, #32
 800232a:	dc10      	bgt.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <LSM303DLHC_AccReadXYZ+0x138>
 8002330:	2b10      	cmp	r3, #16
 8002332:	d003      	beq.n	800233c <LSM303DLHC_AccReadXYZ+0x13e>
 8002334:	e00b      	b.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
  {
  case LSM303DLHC_FULLSCALE_2G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8002336:	2301      	movs	r3, #1
 8002338:	77bb      	strb	r3, [r7, #30]
    break;
 800233a:	e008      	b.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
 800233c:	2302      	movs	r3, #2
 800233e:	77bb      	strb	r3, [r7, #30]
    break;
 8002340:	e005      	b.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8002342:	2304      	movs	r3, #4
 8002344:	77bb      	strb	r3, [r7, #30]
    break;
 8002346:	e002      	b.n	800234e <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8002348:	230c      	movs	r3, #12
 800234a:	77bb      	strb	r3, [r7, #30]
    break;
 800234c:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800234e:	2300      	movs	r3, #0
 8002350:	77fb      	strb	r3, [r7, #31]
 8002352:	e014      	b.n	800237e <LSM303DLHC_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002354:	7ffb      	ldrb	r3, [r7, #31]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	3320      	adds	r3, #32
 800235a:	443b      	add	r3, r7
 800235c:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8002360:	b29a      	uxth	r2, r3
 8002362:	7fbb      	ldrb	r3, [r7, #30]
 8002364:	b29b      	uxth	r3, r3
 8002366:	fb12 f303 	smulbb	r3, r2, r3
 800236a:	b299      	uxth	r1, r3
 800236c:	7ffb      	ldrb	r3, [r7, #31]
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	4413      	add	r3, r2
 8002374:	b20a      	sxth	r2, r1
 8002376:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002378:	7ffb      	ldrb	r3, [r7, #31]
 800237a:	3301      	adds	r3, #1
 800237c:	77fb      	strb	r3, [r7, #31]
 800237e:	7ffb      	ldrb	r3, [r7, #31]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d9e7      	bls.n	8002354 <LSM303DLHC_AccReadXYZ+0x156>
  }
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	3720      	adds	r7, #32
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	4603      	mov	r3, r0
 8002396:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8002398:	2300      	movs	r3, #0
 800239a:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 800239c:	2121      	movs	r1, #33	; 0x21
 800239e:	2032      	movs	r0, #50	; 0x32
 80023a0:	f000 f9cb 	bl	800273a <COMPASSACCELERO_IO_Read>
 80023a4:	4603      	mov	r3, r0
 80023a6:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	f023 0304 	bic.w	r3, r3, #4
 80023ae:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 80023b0:	7bfa      	ldrb	r2, [r7, #15]
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	461a      	mov	r2, r3
 80023bc:	2121      	movs	r1, #33	; 0x21
 80023be:	2032      	movs	r0, #50	; 0x32
 80023c0:	f000 f9a8 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 80023da:	2122      	movs	r1, #34	; 0x22
 80023dc:	2032      	movs	r0, #50	; 0x32
 80023de:	f000 f9ac 	bl	800273a <COMPASSACCELERO_IO_Read>
 80023e2:	4603      	mov	r3, r0
 80023e4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 80023e6:	7bfa      	ldrb	r2, [r7, #15]
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	461a      	mov	r2, r3
 80023f2:	2122      	movs	r1, #34	; 0x22
 80023f4:	2032      	movs	r0, #50	; 0x32
 80023f6:	f000 f98d 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	4603      	mov	r3, r0
 800240a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 800240c:	2300      	movs	r3, #0
 800240e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8002410:	2138      	movs	r1, #56	; 0x38
 8002412:	2032      	movs	r0, #50	; 0x32
 8002414:	f000 f991 	bl	800273a <COMPASSACCELERO_IO_Read>
 8002418:	4603      	mov	r3, r0
 800241a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	4313      	orrs	r3, r2
 8002422:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	461a      	mov	r2, r3
 8002428:	2138      	movs	r1, #56	; 0x38
 800242a:	2032      	movs	r0, #50	; 0x32
 800242c:	f000 f972 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 8002430:	230a      	movs	r3, #10
 8002432:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	461a      	mov	r2, r3
 8002438:	213a      	movs	r1, #58	; 0x3a
 800243a:	2032      	movs	r0, #50	; 0x32
 800243c:	f000 f96a 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 8002440:	2305      	movs	r3, #5
 8002442:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	461a      	mov	r2, r3
 8002448:	213b      	movs	r1, #59	; 0x3b
 800244a:	2032      	movs	r0, #50	; 0x32
 800244c:	f000 f962 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	461a      	mov	r2, r3
 8002454:	213c      	movs	r1, #60	; 0x3c
 8002456:	2032      	movs	r0, #50	; 0x32
 8002458:	f000 f95c 	bl	8002714 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 800245c:	2332      	movs	r3, #50	; 0x32
 800245e:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	461a      	mov	r2, r3
 8002464:	213d      	movs	r1, #61	; 0x3d
 8002466:	2032      	movs	r0, #50	; 0x32
 8002468:	f000 f954 	bl	8002714 <COMPASSACCELERO_IO_Write>
}
 800246c:	bf00      	nop
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8002478:	f000 f91c 	bl	80026b4 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 800247c:	2080      	movs	r0, #128	; 0x80
 800247e:	f7ff ffa5 	bl	80023cc <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8002482:	2004      	movs	r0, #4
 8002484:	f7ff ff83 	bl	800238e <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8002488:	2010      	movs	r0, #16
 800248a:	f7ff ffba 	bl	8002402 <LSM303DLHC_AccClickITEnable>
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002498:	4814      	ldr	r0, [pc, #80]	; (80024ec <I2Cx_Init+0x58>)
 800249a:	f001 feed 	bl	8004278 <HAL_I2C_GetState>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d121      	bne.n	80024e8 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <I2Cx_Init+0x58>)
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <I2Cx_Init+0x5c>)
 80024a8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80024aa:	4b10      	ldr	r3, [pc, #64]	; (80024ec <I2Cx_Init+0x58>)
 80024ac:	2243      	movs	r2, #67	; 0x43
 80024ae:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <I2Cx_Init+0x58>)
 80024b2:	4a10      	ldr	r2, [pc, #64]	; (80024f4 <I2Cx_Init+0x60>)
 80024b4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <I2Cx_Init+0x58>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024bc:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <I2Cx_Init+0x58>)
 80024be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024c2:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80024c4:	4b09      	ldr	r3, [pc, #36]	; (80024ec <I2Cx_Init+0x58>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80024ca:	4b08      	ldr	r3, [pc, #32]	; (80024ec <I2Cx_Init+0x58>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <I2Cx_Init+0x58>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 80024d6:	4b05      	ldr	r3, [pc, #20]	; (80024ec <I2Cx_Init+0x58>)
 80024d8:	2200      	movs	r2, #0
 80024da:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 80024dc:	4803      	ldr	r0, [pc, #12]	; (80024ec <I2Cx_Init+0x58>)
 80024de:	f000 f86b 	bl	80025b8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80024e2:	4802      	ldr	r0, [pc, #8]	; (80024ec <I2Cx_Init+0x58>)
 80024e4:	f001 fa34 	bl	8003950 <HAL_I2C_Init>
  }
}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000424 	.word	0x20000424
 80024f0:	40005400 	.word	0x40005400
 80024f4:	000186a0 	.word	0x000186a0

080024f8 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af04      	add	r7, sp, #16
 80024fe:	4603      	mov	r3, r0
 8002500:	80fb      	strh	r3, [r7, #6]
 8002502:	460b      	mov	r3, r1
 8002504:	717b      	strb	r3, [r7, #5]
 8002506:	4613      	mov	r3, r2
 8002508:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 800250e:	797b      	ldrb	r3, [r7, #5]
 8002510:	b29a      	uxth	r2, r3
 8002512:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <I2Cx_WriteData+0x48>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	88f9      	ldrh	r1, [r7, #6]
 8002518:	9302      	str	r3, [sp, #8]
 800251a:	2301      	movs	r3, #1
 800251c:	9301      	str	r3, [sp, #4]
 800251e:	1d3b      	adds	r3, r7, #4
 8002520:	9300      	str	r3, [sp, #0]
 8002522:	2301      	movs	r3, #1
 8002524:	4807      	ldr	r0, [pc, #28]	; (8002544 <I2Cx_WriteData+0x4c>)
 8002526:	f001 fb87 	bl	8003c38 <HAL_I2C_Mem_Write>
 800252a:	4603      	mov	r3, r0
 800252c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8002534:	f000 f834 	bl	80025a0 <I2Cx_Error>
  }
}
 8002538:	bf00      	nop
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	2000006c 	.word	0x2000006c
 8002544:	20000424 	.word	0x20000424

08002548 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af04      	add	r7, sp, #16
 800254e:	4603      	mov	r3, r0
 8002550:	460a      	mov	r2, r1
 8002552:	80fb      	strh	r3, [r7, #6]
 8002554:	4613      	mov	r3, r2
 8002556:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002560:	797b      	ldrb	r3, [r7, #5]
 8002562:	b29a      	uxth	r2, r3
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <I2Cx_ReadData+0x50>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	88f9      	ldrh	r1, [r7, #6]
 800256a:	9302      	str	r3, [sp, #8]
 800256c:	2301      	movs	r3, #1
 800256e:	9301      	str	r3, [sp, #4]
 8002570:	f107 030e 	add.w	r3, r7, #14
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	2301      	movs	r3, #1
 8002578:	4808      	ldr	r0, [pc, #32]	; (800259c <I2Cx_ReadData+0x54>)
 800257a:	f001 fc57 	bl	8003e2c <HAL_I2C_Mem_Read>
 800257e:	4603      	mov	r3, r0
 8002580:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8002588:	f000 f80a 	bl	80025a0 <I2Cx_Error>
  }
  return value;
 800258c:	7bbb      	ldrb	r3, [r7, #14]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	2000006c 	.word	0x2000006c
 800259c:	20000424 	.word	0x20000424

080025a0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <I2Cx_Error+0x14>)
 80025a6:	f001 fb17 	bl	8003bd8 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80025aa:	f7ff ff73 	bl	8002494 <I2Cx_Init>
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000424 	.word	0x20000424

080025b8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	; 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the I2C peripheral */
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80025c0:	2300      	movs	r3, #0
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	4b25      	ldr	r3, [pc, #148]	; (800265c <I2Cx_MspInit+0xa4>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	4a24      	ldr	r2, [pc, #144]	; (800265c <I2Cx_MspInit+0xa4>)
 80025ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
 80025d0:	4b22      	ldr	r3, [pc, #136]	; (800265c <I2Cx_MspInit+0xa4>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	4b1e      	ldr	r3, [pc, #120]	; (800265c <I2Cx_MspInit+0xa4>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	4a1d      	ldr	r2, [pc, #116]	; (800265c <I2Cx_MspInit+0xa4>)
 80025e6:	f043 0302 	orr.w	r3, r3, #2
 80025ea:	6313      	str	r3, [r2, #48]	; 0x30
 80025ec:	4b1b      	ldr	r3, [pc, #108]	; (800265c <I2Cx_MspInit+0xa4>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
 80025f8:	f44f 7310 	mov.w	r3, #576	; 0x240
 80025fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 80025fe:	2312      	movs	r3, #18
 8002600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002602:	2300      	movs	r3, #0
 8002604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002606:	2302      	movs	r3, #2
 8002608:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 800260a:	2304      	movs	r3, #4
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
  
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	4812      	ldr	r0, [pc, #72]	; (8002660 <I2Cx_MspInit+0xa8>)
 8002616:	f000 ff19 	bl	800344c <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <I2Cx_MspInit+0xa4>)
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	4a0f      	ldr	r2, [pc, #60]	; (800265c <I2Cx_MspInit+0xa4>)
 8002620:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002624:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002626:	4b0d      	ldr	r3, [pc, #52]	; (800265c <I2Cx_MspInit+0xa4>)
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	4a0c      	ldr	r2, [pc, #48]	; (800265c <I2Cx_MspInit+0xa4>)
 800262c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002630:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	210f      	movs	r1, #15
 8002636:	201f      	movs	r0, #31
 8002638:	f000 fb57 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800263c:	201f      	movs	r0, #31
 800263e:	f000 fb70 	bl	8002d22 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	210f      	movs	r1, #15
 8002646:	2020      	movs	r0, #32
 8002648:	f000 fb4f 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800264c:	2020      	movs	r0, #32
 800264e:	f000 fb68 	bl	8002d22 <HAL_NVIC_EnableIRQ>
}
 8002652:	bf00      	nop
 8002654:	3728      	adds	r7, #40	; 0x28
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023800 	.word	0x40023800
 8002660:	40020400 	.word	0x40020400

08002664 <COMPASSACCELERO_IO_Init>:

/**
  * @brief  Configures COMPASS / ACCELERO I2C interface.
  */
void COMPASSACCELERO_IO_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	603b      	str	r3, [r7, #0]
 800266e:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <COMPASSACCELERO_IO_Init+0x48>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	4a0e      	ldr	r2, [pc, #56]	; (80026ac <COMPASSACCELERO_IO_Init+0x48>)
 8002674:	f043 0310 	orr.w	r3, r3, #16
 8002678:	6313      	str	r3, [r2, #48]	; 0x30
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <COMPASSACCELERO_IO_Init+0x48>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	f003 0310 	and.w	r3, r3, #16
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	683b      	ldr	r3, [r7, #0]
  
  /* MEMS DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8002686:	2304      	movs	r3, #4
 8002688:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002692:	2302      	movs	r3, #2
 8002694:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	4619      	mov	r1, r3
 800269a:	4805      	ldr	r0, [pc, #20]	; (80026b0 <COMPASSACCELERO_IO_Init+0x4c>)
 800269c:	f000 fed6 	bl	800344c <HAL_GPIO_Init>
  
  I2Cx_Init();
 80026a0:	f7ff fef8 	bl	8002494 <I2Cx_Init>
}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40021000 	.word	0x40021000

080026b4 <COMPASSACCELERO_IO_ITConfig>:

/**
  * @brief  Configures COMPASS / ACCELERO click IT.
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 and INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	603b      	str	r3, [r7, #0]
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <COMPASSACCELERO_IO_ITConfig+0x58>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a12      	ldr	r2, [pc, #72]	; (800270c <COMPASSACCELERO_IO_ITConfig+0x58>)
 80026c4:	f043 0310 	orr.w	r3, r3, #16
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b10      	ldr	r3, [pc, #64]	; (800270c <COMPASSACCELERO_IO_ITConfig+0x58>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0310 	and.w	r3, r3, #16
 80026d2:	603b      	str	r3, [r7, #0]
 80026d4:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80026d6:	2330      	movs	r3, #48	; 0x30
 80026d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 80026da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80026de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80026e0:	2302      	movs	r3, #2
 80026e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80026e8:	1d3b      	adds	r3, r7, #4
 80026ea:	4619      	mov	r1, r3
 80026ec:	4808      	ldr	r0, [pc, #32]	; (8002710 <COMPASSACCELERO_IO_ITConfig+0x5c>)
 80026ee:	f000 fead 	bl	800344c <HAL_GPIO_Init>
  
  /* Enable and set COMPASS / ACCELERO Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 80026f2:	2200      	movs	r2, #0
 80026f4:	210f      	movs	r1, #15
 80026f6:	200a      	movs	r0, #10
 80026f8:	f000 faf7 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 80026fc:	200a      	movs	r0, #10
 80026fe:	f000 fb10 	bl	8002d22 <HAL_NVIC_EnableIRQ>
}
 8002702:	bf00      	nop
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40023800 	.word	0x40023800
 8002710:	40021000 	.word	0x40021000

08002714 <COMPASSACCELERO_IO_Write>:
  * @param  DeviceAddr: the slave address to be programmed
  * @param  RegisterAddr: the COMPASS / ACCELERO register to be written
  * @param  Value: Data to be written
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	80fb      	strh	r3, [r7, #6]
 800271e:	460b      	mov	r3, r1
 8002720:	717b      	strb	r3, [r7, #5]
 8002722:	4613      	mov	r3, r2
 8002724:	713b      	strb	r3, [r7, #4]
  /* Call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 8002726:	793a      	ldrb	r2, [r7, #4]
 8002728:	7979      	ldrb	r1, [r7, #5]
 800272a:	88fb      	ldrh	r3, [r7, #6]
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff fee3 	bl	80024f8 <I2Cx_WriteData>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr: the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr: the COMPASS / ACCELERO internal address register to read from
  * @retval COMPASS / ACCELERO register value
  */
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b082      	sub	sp, #8
 800273e:	af00      	add	r7, sp, #0
 8002740:	4603      	mov	r3, r0
 8002742:	460a      	mov	r2, r1
 8002744:	80fb      	strh	r3, [r7, #6]
 8002746:	4613      	mov	r3, r2
 8002748:	717b      	strb	r3, [r7, #5]
  /* Call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 800274a:	797a      	ldrb	r2, [r7, #5]
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fef9 	bl	8002548 <I2Cx_ReadData>
 8002756:	4603      	mov	r3, r0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <BSP_ACCELERO_Init>:
/**
  * @brief  Set accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 800276a:	2300      	movs	r3, #0
 800276c:	82bb      	strh	r3, [r7, #20]
  ACCELERO_InitTypeDef         Accelero_InitStructure;
  ACCELERO_FilterConfigTypeDef Accelero_FilterStructure = {0,0,0,0};
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	809a      	strh	r2, [r3, #4]

  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8002776:	4b58      	ldr	r3, [pc, #352]	; (80028d8 <BSP_ACCELERO_Init+0x178>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	4798      	blx	r3
 800277c:	4603      	mov	r3, r0
 800277e:	2b33      	cmp	r3, #51	; 0x33
 8002780:	d14f      	bne.n	8002822 <BSP_ACCELERO_Init+0xc2>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8002782:	4b56      	ldr	r3, [pc, #344]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 8002784:	4a54      	ldr	r2, [pc, #336]	; (80028d8 <BSP_ACCELERO_Init+0x178>)
 8002786:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303DLHC_NORMAL_MODE;
 8002788:	2300      	movs	r3, #0
 800278a:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_50_HZ;
 800278c:	2340      	movs	r3, #64	; 0x40
 800278e:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303DLHC_AXES_ENABLE;
 8002790:	2307      	movs	r3, #7
 8002792:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303DLHC_FULLSCALE_2G;
 8002794:	2300      	movs	r3, #0
 8002796:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303DLHC_BlockUpdate_Continous;
 8002798:	2300      	movs	r3, #0
 800279a:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303DLHC_BLE_LSB;
 800279c:	2300      	movs	r3, #0
 800279e:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303DLHC_HR_ENABLE;
 80027a0:	2308      	movs	r3, #8
 80027a2:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80027a4:	7b3a      	ldrb	r2, [r7, #12]
 80027a6:	7b7b      	ldrb	r3, [r7, #13]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 80027ac:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	8abb      	ldrh	r3, [r7, #20]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80027ba:	7c3a      	ldrb	r2, [r7, #16]
 80027bc:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 80027be:	4313      	orrs	r3, r2
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	7cbb      	ldrb	r3, [r7, #18]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80027d0:	b21a      	sxth	r2, r3
 80027d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	b21b      	sxth	r3, r3
 80027da:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80027dc:	4b3f      	ldr	r3, [pc, #252]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	8aba      	ldrh	r2, [r7, #20]
 80027e4:	4610      	mov	r0, r2
 80027e6:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303DLHC_HPM_NORMAL_MODE;
 80027e8:	2380      	movs	r3, #128	; 0x80
 80027ea:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_16;
 80027ec:	2310      	movs	r3, #16
 80027ee:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303DLHC_HPF_AOI1_DISABLE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303DLHC_HPF_AOI2_DISABLE;
 80027f4:	2300      	movs	r3, #0
 80027f6:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80027f8:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 80027fa:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80027fc:	4313      	orrs	r3, r2
 80027fe:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 8002800:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002802:	4313      	orrs	r3, r2
 8002804:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8002806:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002808:	4313      	orrs	r3, r2
 800280a:	b2db      	uxtb	r3, r3
 800280c:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 800280e:	4b33      	ldr	r3, [pc, #204]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002814:	8aba      	ldrh	r2, [r7, #20]
 8002816:	b2d2      	uxtb	r2, r2
 8002818:	4610      	mov	r0, r2
 800281a:	4798      	blx	r3

    ret = ACCELERO_OK;
 800281c:	2300      	movs	r3, #0
 800281e:	75fb      	strb	r3, [r7, #23]
 8002820:	e054      	b.n	80028cc <BSP_ACCELERO_Init+0x16c>
  }
  else if(Lsm303agrDrv.ReadID() == I_AM_LSM303AGR)
 8002822:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <BSP_ACCELERO_Init+0x180>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	4798      	blx	r3
 8002828:	4603      	mov	r3, r0
 800282a:	2b33      	cmp	r3, #51	; 0x33
 800282c:	d14e      	bne.n	80028cc <BSP_ACCELERO_Init+0x16c>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303agrDrv;
 800282e:	4b2b      	ldr	r3, [pc, #172]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 8002830:	4a2b      	ldr	r2, [pc, #172]	; (80028e0 <BSP_ACCELERO_Init+0x180>)
 8002832:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303AGR_NORMAL_MODE;
 8002834:	2300      	movs	r3, #0
 8002836:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303AGR_ODR_50_HZ;
 8002838:	2340      	movs	r3, #64	; 0x40
 800283a:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303AGR_AXES_ENABLE;
 800283c:	2307      	movs	r3, #7
 800283e:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303AGR_FULLSCALE_2G;
 8002840:	2300      	movs	r3, #0
 8002842:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303AGR_BlockUpdate_Continous;
 8002844:	2300      	movs	r3, #0
 8002846:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303AGR_BLE_LSB;
 8002848:	2300      	movs	r3, #0
 800284a:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303AGR_HR_ENABLE;
 800284c:	2308      	movs	r3, #8
 800284e:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8002850:	7b3a      	ldrb	r2, [r7, #12]
 8002852:	7b7b      	ldrb	r3, [r7, #13]
 8002854:	4313      	orrs	r3, r2
 8002856:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8002858:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 800285a:	4313      	orrs	r3, r2
 800285c:	b2db      	uxtb	r3, r3
 800285e:	b29a      	uxth	r2, r3
 8002860:	8abb      	ldrh	r3, [r7, #20]
 8002862:	4313      	orrs	r3, r2
 8002864:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002866:	7c3a      	ldrb	r2, [r7, #16]
 8002868:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 800286a:	4313      	orrs	r3, r2
 800286c:	b2da      	uxtb	r2, r3
 800286e:	7cbb      	ldrb	r3, [r7, #18]
 8002870:	4313      	orrs	r3, r2
 8002872:	b2da      	uxtb	r2, r3
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	4313      	orrs	r3, r2
 8002878:	b2db      	uxtb	r3, r3
 800287a:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 800287c:	b21a      	sxth	r2, r3
 800287e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002882:	4313      	orrs	r3, r2
 8002884:	b21b      	sxth	r3, r3
 8002886:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	8aba      	ldrh	r2, [r7, #20]
 8002890:	4610      	mov	r0, r2
 8002892:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303AGR_HPM_NORMAL_MODE;
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303AGR_HPFCF_16;
 8002898:	2310      	movs	r3, #16
 800289a:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303AGR_HPF_AOI1_DISABLE;
 800289c:	2300      	movs	r3, #0
 800289e:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303AGR_HPF_AOI2_DISABLE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80028a4:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 80028a6:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80028a8:	4313      	orrs	r3, r2
 80028aa:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 80028ac:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80028ae:	4313      	orrs	r3, r2
 80028b0:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80028b4:	4313      	orrs	r3, r2
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 80028ba:	4b08      	ldr	r3, [pc, #32]	; (80028dc <BSP_ACCELERO_Init+0x17c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c0:	8aba      	ldrh	r2, [r7, #20]
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	4610      	mov	r0, r2
 80028c6:	4798      	blx	r3

    ret = ACCELERO_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000038 	.word	0x20000038
 80028dc:	20000478 	.word	0x20000478
 80028e0:	20000004 	.word	0x20000004

080028e4 <BSP_ACCELERO_GetXYZ>:
  * @brief  Get XYZ axes acceleration.
  * @param  pDataXYZ: Pointer to 3 angular acceleration axes.
  *                   pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  */
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  int16_t SwitchXY = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	81fb      	strh	r3, [r7, #14]

  if(AccelerometerDrv->GetXYZ!= NULL)
 80028f0:	4b10      	ldr	r3, [pc, #64]	; (8002934 <BSP_ACCELERO_GetXYZ+0x50>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d018      	beq.n	800292c <BSP_ACCELERO_GetXYZ+0x48>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <BSP_ACCELERO_GetXYZ+0x50>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	4798      	blx	r3

    /* Switch X and Y Axes in case of LSM303DLHC MEMS */
    if(AccelerometerDrv == &Lsm303dlhcDrv)
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <BSP_ACCELERO_GetXYZ+0x50>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0b      	ldr	r2, [pc, #44]	; (8002938 <BSP_ACCELERO_GetXYZ+0x54>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d10e      	bne.n	800292c <BSP_ACCELERO_GetXYZ+0x48>
    {
      SwitchXY  = pDataXYZ[0];
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	81fb      	strh	r3, [r7, #14]
      pDataXYZ[0] = pDataXYZ[1];
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	801a      	strh	r2, [r3, #0]

      /* Invert Y Axis to be conpliant with LIS3DSH */
      pDataXYZ[1] = -SwitchXY;
 800291e:	89fb      	ldrh	r3, [r7, #14]
 8002920:	425b      	negs	r3, r3
 8002922:	b29a      	uxth	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3302      	adds	r3, #2
 8002928:	b212      	sxth	r2, r2
 800292a:	801a      	strh	r2, [r3, #0]
    }
  }
}
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000478 	.word	0x20000478
 8002938:	20000038 	.word	0x20000038

0800293c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a04      	ldr	r2, [pc, #16]	; (800295c <HAL_I2S_TxCpltCallback+0x20>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d101      	bne.n	8002952 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800294e:	f000 f807 	bl	8002960 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40003c00 	.word	0x40003c00

08002960 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/**
  * @brief  Manages the DMA full Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800296e:	b480      	push	{r7}
 8002970:	af00      	add	r7, sp, #0
}
 8002972:	bf00      	nop
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002984:	f000 f804 	bl	8002990 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002988:	bf00      	nop
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 800299e:	b480      	push	{r7}
 80029a0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80029a2:	bf00      	nop
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a07      	ldr	r2, [pc, #28]	; (80029d8 <HAL_I2S_ErrorCallback+0x2c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d101      	bne.n	80029c2 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80029be:	f7ff ffd6 	bl	800296e <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a05      	ldr	r2, [pc, #20]	; (80029dc <HAL_I2S_ErrorCallback+0x30>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d101      	bne.n	80029d0 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80029cc:	f7ff ffe7 	bl	800299e <BSP_AUDIO_IN_Error_Callback>
  }
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40003c00 	.word	0x40003c00
 80029dc:	40003800 	.word	0x40003800

080029e0 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <BSP_GYRO_GetXYZ+0x24>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d004      	beq.n	80029fc <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 80029f2:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <BSP_GYRO_GetXYZ+0x24>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	4798      	blx	r3
  }
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	2000047c 	.word	0x2000047c

08002a08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <HAL_Init+0x40>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a0d      	ldr	r2, [pc, #52]	; (8002a48 <HAL_Init+0x40>)
 8002a12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_Init+0x40>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <HAL_Init+0x40>)
 8002a1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <HAL_Init+0x40>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a07      	ldr	r2, [pc, #28]	; (8002a48 <HAL_Init+0x40>)
 8002a2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f000 f94f 	bl	8002cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a36:	2000      	movs	r0, #0
 8002a38:	f000 f808 	bl	8002a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a3c:	f7ff f840 	bl	8001ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40023c00 	.word	0x40023c00

08002a4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a54:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <HAL_InitTick+0x54>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <HAL_InitTick+0x58>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 f967 	bl	8002d3e <HAL_SYSTICK_Config>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e00e      	b.n	8002a98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b0f      	cmp	r3, #15
 8002a7e:	d80a      	bhi.n	8002a96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a80:	2200      	movs	r2, #0
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a88:	f000 f92f 	bl	8002cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a8c:	4a06      	ldr	r2, [pc, #24]	; (8002aa8 <HAL_InitTick+0x5c>)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	e000      	b.n	8002a98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	20000074 	.word	0x20000074
 8002aa8:	20000070 	.word	0x20000070

08002aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ab0:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_IncTick+0x20>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <HAL_IncTick+0x24>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4413      	add	r3, r2
 8002abc:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <HAL_IncTick+0x24>)
 8002abe:	6013      	str	r3, [r2, #0]
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000074 	.word	0x20000074
 8002ad0:	20000480 	.word	0x20000480

08002ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ad8:	4b03      	ldr	r3, [pc, #12]	; (8002ae8 <HAL_GetTick+0x14>)
 8002ada:	681b      	ldr	r3, [r3, #0]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	20000480 	.word	0x20000480

08002aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002af4:	f7ff ffee 	bl	8002ad4 <HAL_GetTick>
 8002af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b04:	d005      	beq.n	8002b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b06:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <HAL_Delay+0x44>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4413      	add	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b12:	bf00      	nop
 8002b14:	f7ff ffde 	bl	8002ad4 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d8f7      	bhi.n	8002b14 <HAL_Delay+0x28>
  {
  }
}
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000074 	.word	0x20000074

08002b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b44:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b50:	4013      	ands	r3, r2
 8002b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b66:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	60d3      	str	r3, [r2, #12]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b80:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <__NVIC_GetPriorityGrouping+0x18>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	0a1b      	lsrs	r3, r3, #8
 8002b86:	f003 0307 	and.w	r3, r3, #7
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	db0b      	blt.n	8002bc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002baa:	79fb      	ldrb	r3, [r7, #7]
 8002bac:	f003 021f 	and.w	r2, r3, #31
 8002bb0:	4907      	ldr	r1, [pc, #28]	; (8002bd0 <__NVIC_EnableIRQ+0x38>)
 8002bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	2001      	movs	r0, #1
 8002bba:	fa00 f202 	lsl.w	r2, r0, r2
 8002bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000e100 	.word	0xe000e100

08002bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	6039      	str	r1, [r7, #0]
 8002bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	db0a      	blt.n	8002bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	b2da      	uxtb	r2, r3
 8002bec:	490c      	ldr	r1, [pc, #48]	; (8002c20 <__NVIC_SetPriority+0x4c>)
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	0112      	lsls	r2, r2, #4
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bfc:	e00a      	b.n	8002c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	4908      	ldr	r1, [pc, #32]	; (8002c24 <__NVIC_SetPriority+0x50>)
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	3b04      	subs	r3, #4
 8002c0c:	0112      	lsls	r2, r2, #4
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	440b      	add	r3, r1
 8002c12:	761a      	strb	r2, [r3, #24]
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	e000e100 	.word	0xe000e100
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b089      	sub	sp, #36	; 0x24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	f1c3 0307 	rsb	r3, r3, #7
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	bf28      	it	cs
 8002c46:	2304      	movcs	r3, #4
 8002c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	2b06      	cmp	r3, #6
 8002c50:	d902      	bls.n	8002c58 <NVIC_EncodePriority+0x30>
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3b03      	subs	r3, #3
 8002c56:	e000      	b.n	8002c5a <NVIC_EncodePriority+0x32>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43da      	mvns	r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7a:	43d9      	mvns	r1, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c80:	4313      	orrs	r3, r2
         );
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3724      	adds	r7, #36	; 0x24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ca0:	d301      	bcc.n	8002ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e00f      	b.n	8002cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ca6:	4a0a      	ldr	r2, [pc, #40]	; (8002cd0 <SysTick_Config+0x40>)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cae:	210f      	movs	r1, #15
 8002cb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cb4:	f7ff ff8e 	bl	8002bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cb8:	4b05      	ldr	r3, [pc, #20]	; (8002cd0 <SysTick_Config+0x40>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cbe:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <SysTick_Config+0x40>)
 8002cc0:	2207      	movs	r2, #7
 8002cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	e000e010 	.word	0xe000e010

08002cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff ff29 	bl	8002b34 <__NVIC_SetPriorityGrouping>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b086      	sub	sp, #24
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
 8002cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cfc:	f7ff ff3e 	bl	8002b7c <__NVIC_GetPriorityGrouping>
 8002d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68b9      	ldr	r1, [r7, #8]
 8002d06:	6978      	ldr	r0, [r7, #20]
 8002d08:	f7ff ff8e 	bl	8002c28 <NVIC_EncodePriority>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d12:	4611      	mov	r1, r2
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ff5d 	bl	8002bd4 <__NVIC_SetPriority>
}
 8002d1a:	bf00      	nop
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b082      	sub	sp, #8
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff ff31 	bl	8002b98 <__NVIC_EnableIRQ>
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff ffa2 	bl	8002c90 <SysTick_Config>
 8002d4c:	4603      	mov	r3, r0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b084      	sub	sp, #16
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d64:	f7ff feb6 	bl	8002ad4 <HAL_GetTick>
 8002d68:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d008      	beq.n	8002d88 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2280      	movs	r2, #128	; 0x80
 8002d7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e052      	b.n	8002e2e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 0216 	bic.w	r2, r2, #22
 8002d96:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695a      	ldr	r2, [r3, #20]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d103      	bne.n	8002db8 <HAL_DMA_Abort+0x62>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d007      	beq.n	8002dc8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 0208 	bic.w	r2, r2, #8
 8002dc6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd8:	e013      	b.n	8002e02 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dda:	f7ff fe7b 	bl	8002ad4 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b05      	cmp	r3, #5
 8002de6:	d90c      	bls.n	8002e02 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2220      	movs	r2, #32
 8002dec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2203      	movs	r2, #3
 8002df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e015      	b.n	8002e2e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e4      	bne.n	8002dda <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e14:	223f      	movs	r2, #63	; 0x3f
 8002e16:	409a      	lsls	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d004      	beq.n	8002e54 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2280      	movs	r2, #128	; 0x80
 8002e4e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e00c      	b.n	8002e6e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2205      	movs	r2, #5
 8002e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0201 	bic.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e8e:	4b23      	ldr	r3, [pc, #140]	; (8002f1c <HAL_FLASH_Program+0xa0>)
 8002e90:	7e1b      	ldrb	r3, [r3, #24]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_FLASH_Program+0x1e>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e03b      	b.n	8002f12 <HAL_FLASH_Program+0x96>
 8002e9a:	4b20      	ldr	r3, [pc, #128]	; (8002f1c <HAL_FLASH_Program+0xa0>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ea0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ea4:	f000 f870 	bl	8002f88 <FLASH_WaitForLastOperation>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d12b      	bne.n	8002f0a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d105      	bne.n	8002ec4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002eb8:	783b      	ldrb	r3, [r7, #0]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	68b8      	ldr	r0, [r7, #8]
 8002ebe:	f000 f91b 	bl	80030f8 <FLASH_Program_Byte>
 8002ec2:	e016      	b.n	8002ef2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d105      	bne.n	8002ed6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002eca:	883b      	ldrh	r3, [r7, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	68b8      	ldr	r0, [r7, #8]
 8002ed0:	f000 f8ee 	bl	80030b0 <FLASH_Program_HalfWord>
 8002ed4:	e00d      	b.n	8002ef2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d105      	bne.n	8002ee8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	4619      	mov	r1, r3
 8002ee0:	68b8      	ldr	r0, [r7, #8]
 8002ee2:	f000 f8c3 	bl	800306c <FLASH_Program_Word>
 8002ee6:	e004      	b.n	8002ef2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002eec:	68b8      	ldr	r0, [r7, #8]
 8002eee:	f000 f88b 	bl	8003008 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ef2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ef6:	f000 f847 	bl	8002f88 <FLASH_WaitForLastOperation>
 8002efa:	4603      	mov	r3, r0
 8002efc:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8002efe:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <HAL_FLASH_Program+0xa4>)
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	4a07      	ldr	r2, [pc, #28]	; (8002f20 <HAL_FLASH_Program+0xa4>)
 8002f04:	f023 0301 	bic.w	r3, r3, #1
 8002f08:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002f0a:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <HAL_FLASH_Program+0xa0>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000484 	.word	0x20000484
 8002f20:	40023c00 	.word	0x40023c00

08002f24 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <HAL_FLASH_Unlock+0x38>)
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	da0b      	bge.n	8002f4e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f36:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <HAL_FLASH_Unlock+0x38>)
 8002f38:	4a09      	ldr	r2, [pc, #36]	; (8002f60 <HAL_FLASH_Unlock+0x3c>)
 8002f3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f3c:	4b07      	ldr	r3, [pc, #28]	; (8002f5c <HAL_FLASH_Unlock+0x38>)
 8002f3e:	4a09      	ldr	r2, [pc, #36]	; (8002f64 <HAL_FLASH_Unlock+0x40>)
 8002f40:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f42:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <HAL_FLASH_Unlock+0x38>)
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	da01      	bge.n	8002f4e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	40023c00 	.word	0x40023c00
 8002f60:	45670123 	.word	0x45670123
 8002f64:	cdef89ab 	.word	0xcdef89ab

08002f68 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002f6c:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <HAL_FLASH_Lock+0x1c>)
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a04      	ldr	r2, [pc, #16]	; (8002f84 <HAL_FLASH_Lock+0x1c>)
 8002f72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f76:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40023c00 	.word	0x40023c00

08002f88 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f94:	4b1a      	ldr	r3, [pc, #104]	; (8003000 <FLASH_WaitForLastOperation+0x78>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002f9a:	f7ff fd9b 	bl	8002ad4 <HAL_GetTick>
 8002f9e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fa0:	e010      	b.n	8002fc4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fa8:	d00c      	beq.n	8002fc4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d007      	beq.n	8002fc0 <FLASH_WaitForLastOperation+0x38>
 8002fb0:	f7ff fd90 	bl	8002ad4 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d201      	bcs.n	8002fc4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e019      	b.n	8002ff8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <FLASH_WaitForLastOperation+0x7c>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1e8      	bne.n	8002fa2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <FLASH_WaitForLastOperation+0x7c>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002fdc:	4b09      	ldr	r3, [pc, #36]	; (8003004 <FLASH_WaitForLastOperation+0x7c>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002fe2:	4b08      	ldr	r3, [pc, #32]	; (8003004 <FLASH_WaitForLastOperation+0x7c>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002fee:	f000 f8a5 	bl	800313c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
  
}  
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000484 	.word	0x20000484
 8003004:	40023c00 	.word	0x40023c00

08003008 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	4a13      	ldr	r2, [pc, #76]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 800301a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800301e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003020:	4b11      	ldr	r3, [pc, #68]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	4a10      	ldr	r2, [pc, #64]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 8003026:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800302a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800302c:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	4a0d      	ldr	r2, [pc, #52]	; (8003068 <FLASH_Program_DoubleWord+0x60>)
 8003032:	f043 0301 	orr.w	r3, r3, #1
 8003036:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800303e:	f3bf 8f6f 	isb	sy
}
 8003042:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003044:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003048:	f04f 0200 	mov.w	r2, #0
 800304c:	f04f 0300 	mov.w	r3, #0
 8003050:	000a      	movs	r2, r1
 8003052:	2300      	movs	r3, #0
 8003054:	68f9      	ldr	r1, [r7, #12]
 8003056:	3104      	adds	r1, #4
 8003058:	4613      	mov	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
}
 800305c:	bf00      	nop
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	40023c00 	.word	0x40023c00

0800306c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003076:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <FLASH_Program_Word+0x40>)
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	4a0c      	ldr	r2, [pc, #48]	; (80030ac <FLASH_Program_Word+0x40>)
 800307c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003080:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <FLASH_Program_Word+0x40>)
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	4a09      	ldr	r2, [pc, #36]	; (80030ac <FLASH_Program_Word+0x40>)
 8003088:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800308c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800308e:	4b07      	ldr	r3, [pc, #28]	; (80030ac <FLASH_Program_Word+0x40>)
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	4a06      	ldr	r2, [pc, #24]	; (80030ac <FLASH_Program_Word+0x40>)
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	601a      	str	r2, [r3, #0]
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	40023c00 	.word	0x40023c00

080030b0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80030bc:	4b0d      	ldr	r3, [pc, #52]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	4a0c      	ldr	r2, [pc, #48]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80030c8:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80030d4:	4b07      	ldr	r3, [pc, #28]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	4a06      	ldr	r2, [pc, #24]	; (80030f4 <FLASH_Program_HalfWord+0x44>)
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	887a      	ldrh	r2, [r7, #2]
 80030e4:	801a      	strh	r2, [r3, #0]
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	40023c00 	.word	0x40023c00

080030f8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <FLASH_Program_Byte+0x40>)
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	4a0b      	ldr	r2, [pc, #44]	; (8003138 <FLASH_Program_Byte+0x40>)
 800310a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <FLASH_Program_Byte+0x40>)
 8003112:	4a09      	ldr	r2, [pc, #36]	; (8003138 <FLASH_Program_Byte+0x40>)
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <FLASH_Program_Byte+0x40>)
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	4a06      	ldr	r2, [pc, #24]	; (8003138 <FLASH_Program_Byte+0x40>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	701a      	strb	r2, [r3, #0]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40023c00 	.word	0x40023c00

0800313c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003140:	4b2f      	ldr	r3, [pc, #188]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	d008      	beq.n	800315e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800314c:	4b2d      	ldr	r3, [pc, #180]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	f043 0310 	orr.w	r3, r3, #16
 8003154:	4a2b      	ldr	r2, [pc, #172]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 8003156:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003158:	4b29      	ldr	r3, [pc, #164]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 800315a:	2210      	movs	r2, #16
 800315c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800315e:	4b28      	ldr	r3, [pc, #160]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0320 	and.w	r3, r3, #32
 8003166:	2b00      	cmp	r3, #0
 8003168:	d008      	beq.n	800317c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800316a:	4b26      	ldr	r3, [pc, #152]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f043 0308 	orr.w	r3, r3, #8
 8003172:	4a24      	ldr	r2, [pc, #144]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 8003174:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003176:	4b22      	ldr	r3, [pc, #136]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 8003178:	2220      	movs	r2, #32
 800317a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800317c:	4b20      	ldr	r3, [pc, #128]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003184:	2b00      	cmp	r3, #0
 8003186:	d008      	beq.n	800319a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003188:	4b1e      	ldr	r3, [pc, #120]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	f043 0304 	orr.w	r3, r3, #4
 8003190:	4a1c      	ldr	r2, [pc, #112]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 8003192:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003194:	4b1a      	ldr	r3, [pc, #104]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 8003196:	2240      	movs	r2, #64	; 0x40
 8003198:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800319a:	4b19      	ldr	r3, [pc, #100]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d008      	beq.n	80031b8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80031a6:	4b17      	ldr	r3, [pc, #92]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f043 0302 	orr.w	r3, r3, #2
 80031ae:	4a15      	ldr	r2, [pc, #84]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031b0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80031b2:	4b13      	ldr	r3, [pc, #76]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 80031b4:	2280      	movs	r2, #128	; 0x80
 80031b6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80031b8:	4b11      	ldr	r3, [pc, #68]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d009      	beq.n	80031d8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80031c4:	4b0f      	ldr	r3, [pc, #60]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031ce:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 80031d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031d6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80031d8:	4b09      	ldr	r3, [pc, #36]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d008      	beq.n	80031f6 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80031e4:	4b07      	ldr	r3, [pc, #28]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	f043 0320 	orr.w	r3, r3, #32
 80031ec:	4a05      	ldr	r2, [pc, #20]	; (8003204 <FLASH_SetErrorCode+0xc8>)
 80031ee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80031f0:	4b03      	ldr	r3, [pc, #12]	; (8003200 <FLASH_SetErrorCode+0xc4>)
 80031f2:	2202      	movs	r2, #2
 80031f4:	60da      	str	r2, [r3, #12]
  }
}
 80031f6:	bf00      	nop
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	40023c00 	.word	0x40023c00
 8003204:	20000484 	.word	0x20000484

08003208 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800321a:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <HAL_FLASHEx_Erase+0xd8>)
 800321c:	7e1b      	ldrb	r3, [r3, #24]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_FLASHEx_Erase+0x1e>
 8003222:	2302      	movs	r3, #2
 8003224:	e058      	b.n	80032d8 <HAL_FLASHEx_Erase+0xd0>
 8003226:	4b2e      	ldr	r3, [pc, #184]	; (80032e0 <HAL_FLASHEx_Erase+0xd8>)
 8003228:	2201      	movs	r2, #1
 800322a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800322c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003230:	f7ff feaa 	bl	8002f88 <FLASH_WaitForLastOperation>
 8003234:	4603      	mov	r3, r0
 8003236:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d148      	bne.n	80032d0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003244:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d115      	bne.n	800327a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	b2da      	uxtb	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	4619      	mov	r1, r3
 800325a:	4610      	mov	r0, r2
 800325c:	f000 f844 	bl	80032e8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003260:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003264:	f7ff fe90 	bl	8002f88 <FLASH_WaitForLastOperation>
 8003268:	4603      	mov	r3, r0
 800326a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800326c:	4b1d      	ldr	r3, [pc, #116]	; (80032e4 <HAL_FLASHEx_Erase+0xdc>)
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	4a1c      	ldr	r2, [pc, #112]	; (80032e4 <HAL_FLASHEx_Erase+0xdc>)
 8003272:	f023 0304 	bic.w	r3, r3, #4
 8003276:	6113      	str	r3, [r2, #16]
 8003278:	e028      	b.n	80032cc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	60bb      	str	r3, [r7, #8]
 8003280:	e01c      	b.n	80032bc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	b2db      	uxtb	r3, r3
 8003288:	4619      	mov	r1, r3
 800328a:	68b8      	ldr	r0, [r7, #8]
 800328c:	f000 f850 	bl	8003330 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003290:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003294:	f7ff fe78 	bl	8002f88 <FLASH_WaitForLastOperation>
 8003298:	4603      	mov	r3, r0
 800329a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_FLASHEx_Erase+0xdc>)
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	4a10      	ldr	r2, [pc, #64]	; (80032e4 <HAL_FLASHEx_Erase+0xdc>)
 80032a2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80032a6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	601a      	str	r2, [r3, #0]
          break;
 80032b4:	e00a      	b.n	80032cc <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	3301      	adds	r3, #1
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	4413      	add	r3, r2
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d3da      	bcc.n	8003282 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80032cc:	f000 f878 	bl	80033c0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80032d0:	4b03      	ldr	r3, [pc, #12]	; (80032e0 <HAL_FLASHEx_Erase+0xd8>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	761a      	strb	r2, [r3, #24]

  return status;
 80032d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	20000484 	.word	0x20000484
 80032e4:	40023c00 	.word	0x40023c00

080032e8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4603      	mov	r3, r0
 80032f0:	6039      	str	r1, [r7, #0]
 80032f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80032f4:	4b0d      	ldr	r3, [pc, #52]	; (800332c <FLASH_MassErase+0x44>)
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	4a0c      	ldr	r2, [pc, #48]	; (800332c <FLASH_MassErase+0x44>)
 80032fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003300:	4b0a      	ldr	r3, [pc, #40]	; (800332c <FLASH_MassErase+0x44>)
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	4a09      	ldr	r2, [pc, #36]	; (800332c <FLASH_MassErase+0x44>)
 8003306:	f043 0304 	orr.w	r3, r3, #4
 800330a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800330c:	4b07      	ldr	r3, [pc, #28]	; (800332c <FLASH_MassErase+0x44>)
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	021b      	lsls	r3, r3, #8
 8003314:	4313      	orrs	r3, r2
 8003316:	4a05      	ldr	r2, [pc, #20]	; (800332c <FLASH_MassErase+0x44>)
 8003318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331c:	6113      	str	r3, [r2, #16]
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40023c00 	.word	0x40023c00

08003330 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003340:	78fb      	ldrb	r3, [r7, #3]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d102      	bne.n	800334c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e010      	b.n	800336e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800334c:	78fb      	ldrb	r3, [r7, #3]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d103      	bne.n	800335a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003352:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	e009      	b.n	800336e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800335a:	78fb      	ldrb	r3, [r7, #3]
 800335c:	2b02      	cmp	r3, #2
 800335e:	d103      	bne.n	8003368 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003360:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	e002      	b.n	800336e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003368:	f44f 7340 	mov.w	r3, #768	; 0x300
 800336c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800336e:	4b13      	ldr	r3, [pc, #76]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	4a12      	ldr	r2, [pc, #72]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 8003374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003378:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800337a:	4b10      	ldr	r3, [pc, #64]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 800337c:	691a      	ldr	r2, [r3, #16]
 800337e:	490f      	ldr	r1, [pc, #60]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003386:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	4a0c      	ldr	r2, [pc, #48]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 800338c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003390:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003392:	4b0a      	ldr	r3, [pc, #40]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	00db      	lsls	r3, r3, #3
 800339a:	4313      	orrs	r3, r2
 800339c:	4a07      	ldr	r2, [pc, #28]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 800339e:	f043 0302 	orr.w	r3, r3, #2
 80033a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	4a04      	ldr	r2, [pc, #16]	; (80033bc <FLASH_Erase_Sector+0x8c>)
 80033aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ae:	6113      	str	r3, [r2, #16]
}
 80033b0:	bf00      	nop
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	40023c00 	.word	0x40023c00

080033c0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80033c4:	4b20      	ldr	r3, [pc, #128]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d017      	beq.n	8003400 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80033d0:	4b1d      	ldr	r3, [pc, #116]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a1c      	ldr	r2, [pc, #112]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033d6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033da:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80033dc:	4b1a      	ldr	r3, [pc, #104]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a19      	ldr	r2, [pc, #100]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	4b17      	ldr	r3, [pc, #92]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a16      	ldr	r2, [pc, #88]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033f2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033f4:	4b14      	ldr	r3, [pc, #80]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a13      	ldr	r2, [pc, #76]	; (8003448 <FLASH_FlushCaches+0x88>)
 80033fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033fe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003400:	4b11      	ldr	r3, [pc, #68]	; (8003448 <FLASH_FlushCaches+0x88>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003408:	2b00      	cmp	r3, #0
 800340a:	d017      	beq.n	800343c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800340c:	4b0e      	ldr	r3, [pc, #56]	; (8003448 <FLASH_FlushCaches+0x88>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0d      	ldr	r2, [pc, #52]	; (8003448 <FLASH_FlushCaches+0x88>)
 8003412:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003416:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <FLASH_FlushCaches+0x88>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a0a      	ldr	r2, [pc, #40]	; (8003448 <FLASH_FlushCaches+0x88>)
 800341e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b08      	ldr	r3, [pc, #32]	; (8003448 <FLASH_FlushCaches+0x88>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a07      	ldr	r2, [pc, #28]	; (8003448 <FLASH_FlushCaches+0x88>)
 800342a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800342e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003430:	4b05      	ldr	r3, [pc, #20]	; (8003448 <FLASH_FlushCaches+0x88>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a04      	ldr	r2, [pc, #16]	; (8003448 <FLASH_FlushCaches+0x88>)
 8003436:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800343a:	6013      	str	r3, [r2, #0]
  }
}
 800343c:	bf00      	nop
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	40023c00 	.word	0x40023c00

0800344c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800344c:	b480      	push	{r7}
 800344e:	b089      	sub	sp, #36	; 0x24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800345e:	2300      	movs	r3, #0
 8003460:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	e159      	b.n	800371c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003468:	2201      	movs	r2, #1
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	4013      	ands	r3, r2
 800347a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	429a      	cmp	r2, r3
 8003482:	f040 8148 	bne.w	8003716 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b01      	cmp	r3, #1
 8003490:	d005      	beq.n	800349e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800349a:	2b02      	cmp	r3, #2
 800349c:	d130      	bne.n	8003500 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	2203      	movs	r2, #3
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43db      	mvns	r3, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4013      	ands	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034d4:	2201      	movs	r2, #1
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	4013      	ands	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 0201 	and.w	r2, r3, #1
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	2b03      	cmp	r3, #3
 800350a:	d017      	beq.n	800353c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	2203      	movs	r2, #3
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	4313      	orrs	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0303 	and.w	r3, r3, #3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d123      	bne.n	8003590 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	08da      	lsrs	r2, r3, #3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3208      	adds	r2, #8
 8003550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003554:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	220f      	movs	r2, #15
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	691a      	ldr	r2, [r3, #16]
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	08da      	lsrs	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	3208      	adds	r2, #8
 800358a:	69b9      	ldr	r1, [r7, #24]
 800358c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	2203      	movs	r2, #3
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 0203 	and.w	r2, r3, #3
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80a2 	beq.w	8003716 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	4b57      	ldr	r3, [pc, #348]	; (8003734 <HAL_GPIO_Init+0x2e8>)
 80035d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035da:	4a56      	ldr	r2, [pc, #344]	; (8003734 <HAL_GPIO_Init+0x2e8>)
 80035dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035e0:	6453      	str	r3, [r2, #68]	; 0x44
 80035e2:	4b54      	ldr	r3, [pc, #336]	; (8003734 <HAL_GPIO_Init+0x2e8>)
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035ee:	4a52      	ldr	r2, [pc, #328]	; (8003738 <HAL_GPIO_Init+0x2ec>)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	089b      	lsrs	r3, r3, #2
 80035f4:	3302      	adds	r3, #2
 80035f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	220f      	movs	r2, #15
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43db      	mvns	r3, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4013      	ands	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a49      	ldr	r2, [pc, #292]	; (800373c <HAL_GPIO_Init+0x2f0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d019      	beq.n	800364e <HAL_GPIO_Init+0x202>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a48      	ldr	r2, [pc, #288]	; (8003740 <HAL_GPIO_Init+0x2f4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d013      	beq.n	800364a <HAL_GPIO_Init+0x1fe>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a47      	ldr	r2, [pc, #284]	; (8003744 <HAL_GPIO_Init+0x2f8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d00d      	beq.n	8003646 <HAL_GPIO_Init+0x1fa>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a46      	ldr	r2, [pc, #280]	; (8003748 <HAL_GPIO_Init+0x2fc>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d007      	beq.n	8003642 <HAL_GPIO_Init+0x1f6>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a45      	ldr	r2, [pc, #276]	; (800374c <HAL_GPIO_Init+0x300>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d101      	bne.n	800363e <HAL_GPIO_Init+0x1f2>
 800363a:	2304      	movs	r3, #4
 800363c:	e008      	b.n	8003650 <HAL_GPIO_Init+0x204>
 800363e:	2307      	movs	r3, #7
 8003640:	e006      	b.n	8003650 <HAL_GPIO_Init+0x204>
 8003642:	2303      	movs	r3, #3
 8003644:	e004      	b.n	8003650 <HAL_GPIO_Init+0x204>
 8003646:	2302      	movs	r3, #2
 8003648:	e002      	b.n	8003650 <HAL_GPIO_Init+0x204>
 800364a:	2301      	movs	r3, #1
 800364c:	e000      	b.n	8003650 <HAL_GPIO_Init+0x204>
 800364e:	2300      	movs	r3, #0
 8003650:	69fa      	ldr	r2, [r7, #28]
 8003652:	f002 0203 	and.w	r2, r2, #3
 8003656:	0092      	lsls	r2, r2, #2
 8003658:	4093      	lsls	r3, r2
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	4313      	orrs	r3, r2
 800365e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003660:	4935      	ldr	r1, [pc, #212]	; (8003738 <HAL_GPIO_Init+0x2ec>)
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	089b      	lsrs	r3, r3, #2
 8003666:	3302      	adds	r3, #2
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800366e:	4b38      	ldr	r3, [pc, #224]	; (8003750 <HAL_GPIO_Init+0x304>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	43db      	mvns	r3, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4013      	ands	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003692:	4a2f      	ldr	r2, [pc, #188]	; (8003750 <HAL_GPIO_Init+0x304>)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003698:	4b2d      	ldr	r3, [pc, #180]	; (8003750 <HAL_GPIO_Init+0x304>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4013      	ands	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036bc:	4a24      	ldr	r2, [pc, #144]	; (8003750 <HAL_GPIO_Init+0x304>)
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036c2:	4b23      	ldr	r3, [pc, #140]	; (8003750 <HAL_GPIO_Init+0x304>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	43db      	mvns	r3, r3
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	4013      	ands	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036e6:	4a1a      	ldr	r2, [pc, #104]	; (8003750 <HAL_GPIO_Init+0x304>)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ec:	4b18      	ldr	r3, [pc, #96]	; (8003750 <HAL_GPIO_Init+0x304>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	43db      	mvns	r3, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4013      	ands	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003710:	4a0f      	ldr	r2, [pc, #60]	; (8003750 <HAL_GPIO_Init+0x304>)
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	3301      	adds	r3, #1
 800371a:	61fb      	str	r3, [r7, #28]
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b0f      	cmp	r3, #15
 8003720:	f67f aea2 	bls.w	8003468 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003724:	bf00      	nop
 8003726:	bf00      	nop
 8003728:	3724      	adds	r7, #36	; 0x24
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	40023800 	.word	0x40023800
 8003738:	40013800 	.word	0x40013800
 800373c:	40020000 	.word	0x40020000
 8003740:	40020400 	.word	0x40020400
 8003744:	40020800 	.word	0x40020800
 8003748:	40020c00 	.word	0x40020c00
 800374c:	40021000 	.word	0x40021000
 8003750:	40013c00 	.word	0x40013c00

08003754 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800375e:	2300      	movs	r3, #0
 8003760:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003766:	2300      	movs	r3, #0
 8003768:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	e0bb      	b.n	80038e8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003770:	2201      	movs	r2, #1
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	429a      	cmp	r2, r3
 8003788:	f040 80ab 	bne.w	80038e2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800378c:	4a5c      	ldr	r2, [pc, #368]	; (8003900 <HAL_GPIO_DeInit+0x1ac>)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	089b      	lsrs	r3, r3, #2
 8003792:	3302      	adds	r3, #2
 8003794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003798:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f003 0303 	and.w	r3, r3, #3
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	220f      	movs	r2, #15
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	4013      	ands	r3, r2
 80037ac:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a54      	ldr	r2, [pc, #336]	; (8003904 <HAL_GPIO_DeInit+0x1b0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d019      	beq.n	80037ea <HAL_GPIO_DeInit+0x96>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a53      	ldr	r2, [pc, #332]	; (8003908 <HAL_GPIO_DeInit+0x1b4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d013      	beq.n	80037e6 <HAL_GPIO_DeInit+0x92>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a52      	ldr	r2, [pc, #328]	; (800390c <HAL_GPIO_DeInit+0x1b8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d00d      	beq.n	80037e2 <HAL_GPIO_DeInit+0x8e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a51      	ldr	r2, [pc, #324]	; (8003910 <HAL_GPIO_DeInit+0x1bc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d007      	beq.n	80037de <HAL_GPIO_DeInit+0x8a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a50      	ldr	r2, [pc, #320]	; (8003914 <HAL_GPIO_DeInit+0x1c0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d101      	bne.n	80037da <HAL_GPIO_DeInit+0x86>
 80037d6:	2304      	movs	r3, #4
 80037d8:	e008      	b.n	80037ec <HAL_GPIO_DeInit+0x98>
 80037da:	2307      	movs	r3, #7
 80037dc:	e006      	b.n	80037ec <HAL_GPIO_DeInit+0x98>
 80037de:	2303      	movs	r3, #3
 80037e0:	e004      	b.n	80037ec <HAL_GPIO_DeInit+0x98>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e002      	b.n	80037ec <HAL_GPIO_DeInit+0x98>
 80037e6:	2301      	movs	r3, #1
 80037e8:	e000      	b.n	80037ec <HAL_GPIO_DeInit+0x98>
 80037ea:	2300      	movs	r3, #0
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	f002 0203 	and.w	r2, r2, #3
 80037f2:	0092      	lsls	r2, r2, #2
 80037f4:	4093      	lsls	r3, r2
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d132      	bne.n	8003862 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037fc:	4b46      	ldr	r3, [pc, #280]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	43db      	mvns	r3, r3
 8003804:	4944      	ldr	r1, [pc, #272]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 8003806:	4013      	ands	r3, r2
 8003808:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800380a:	4b43      	ldr	r3, [pc, #268]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	43db      	mvns	r3, r3
 8003812:	4941      	ldr	r1, [pc, #260]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 8003814:	4013      	ands	r3, r2
 8003816:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003818:	4b3f      	ldr	r3, [pc, #252]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 800381a:	68da      	ldr	r2, [r3, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	43db      	mvns	r3, r3
 8003820:	493d      	ldr	r1, [pc, #244]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 8003822:	4013      	ands	r3, r2
 8003824:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003826:	4b3c      	ldr	r3, [pc, #240]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	43db      	mvns	r3, r3
 800382e:	493a      	ldr	r1, [pc, #232]	; (8003918 <HAL_GPIO_DeInit+0x1c4>)
 8003830:	4013      	ands	r3, r2
 8003832:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	220f      	movs	r2, #15
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003844:	4a2e      	ldr	r2, [pc, #184]	; (8003900 <HAL_GPIO_DeInit+0x1ac>)
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	089b      	lsrs	r3, r3, #2
 800384a:	3302      	adds	r3, #2
 800384c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	43da      	mvns	r2, r3
 8003854:	482a      	ldr	r0, [pc, #168]	; (8003900 <HAL_GPIO_DeInit+0x1ac>)
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	400a      	ands	r2, r1
 800385c:	3302      	adds	r3, #2
 800385e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	2103      	movs	r1, #3
 800386c:	fa01 f303 	lsl.w	r3, r1, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	401a      	ands	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	08da      	lsrs	r2, r3, #3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	220f      	movs	r2, #15
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43db      	mvns	r3, r3
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	08d2      	lsrs	r2, r2, #3
 8003898:	4019      	ands	r1, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3208      	adds	r2, #8
 800389e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	2103      	movs	r1, #3
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	43db      	mvns	r3, r3
 80038b2:	401a      	ands	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	2101      	movs	r1, #1
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	fa01 f303 	lsl.w	r3, r1, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	401a      	ands	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	2103      	movs	r1, #3
 80038d6:	fa01 f303 	lsl.w	r3, r1, r3
 80038da:	43db      	mvns	r3, r3
 80038dc:	401a      	ands	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	3301      	adds	r3, #1
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2b0f      	cmp	r3, #15
 80038ec:	f67f af40 	bls.w	8003770 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	371c      	adds	r7, #28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	40013800 	.word	0x40013800
 8003904:	40020000 	.word	0x40020000
 8003908:	40020400 	.word	0x40020400
 800390c:	40020800 	.word	0x40020800
 8003910:	40020c00 	.word	0x40020c00
 8003914:	40021000 	.word	0x40021000
 8003918:	40013c00 	.word	0x40013c00

0800391c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	807b      	strh	r3, [r7, #2]
 8003928:	4613      	mov	r3, r2
 800392a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800392c:	787b      	ldrb	r3, [r7, #1]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003932:	887a      	ldrh	r2, [r7, #2]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003938:	e003      	b.n	8003942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800393a:	887b      	ldrh	r3, [r7, #2]
 800393c:	041a      	lsls	r2, r3, #16
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	619a      	str	r2, [r3, #24]
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e12b      	b.n	8003bba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d106      	bne.n	800397c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7fd fcd6 	bl	8001328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2224      	movs	r2, #36	; 0x24
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 0201 	bic.w	r2, r2, #1
 8003992:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039b4:	f002 f8bc 	bl	8005b30 <HAL_RCC_GetPCLK1Freq>
 80039b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	4a81      	ldr	r2, [pc, #516]	; (8003bc4 <HAL_I2C_Init+0x274>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d807      	bhi.n	80039d4 <HAL_I2C_Init+0x84>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4a80      	ldr	r2, [pc, #512]	; (8003bc8 <HAL_I2C_Init+0x278>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	bf94      	ite	ls
 80039cc:	2301      	movls	r3, #1
 80039ce:	2300      	movhi	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	e006      	b.n	80039e2 <HAL_I2C_Init+0x92>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4a7d      	ldr	r2, [pc, #500]	; (8003bcc <HAL_I2C_Init+0x27c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	bf94      	ite	ls
 80039dc:	2301      	movls	r3, #1
 80039de:	2300      	movhi	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e0e7      	b.n	8003bba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4a78      	ldr	r2, [pc, #480]	; (8003bd0 <HAL_I2C_Init+0x280>)
 80039ee:	fba2 2303 	umull	r2, r3, r2, r3
 80039f2:	0c9b      	lsrs	r3, r3, #18
 80039f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4a6a      	ldr	r2, [pc, #424]	; (8003bc4 <HAL_I2C_Init+0x274>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d802      	bhi.n	8003a24 <HAL_I2C_Init+0xd4>
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	3301      	adds	r3, #1
 8003a22:	e009      	b.n	8003a38 <HAL_I2C_Init+0xe8>
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	4a69      	ldr	r2, [pc, #420]	; (8003bd4 <HAL_I2C_Init+0x284>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	099b      	lsrs	r3, r3, #6
 8003a36:	3301      	adds	r3, #1
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	430b      	orrs	r3, r1
 8003a3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	495c      	ldr	r1, [pc, #368]	; (8003bc4 <HAL_I2C_Init+0x274>)
 8003a54:	428b      	cmp	r3, r1
 8003a56:	d819      	bhi.n	8003a8c <HAL_I2C_Init+0x13c>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	1e59      	subs	r1, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a66:	1c59      	adds	r1, r3, #1
 8003a68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a6c:	400b      	ands	r3, r1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00a      	beq.n	8003a88 <HAL_I2C_Init+0x138>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	1e59      	subs	r1, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a80:	3301      	adds	r3, #1
 8003a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a86:	e051      	b.n	8003b2c <HAL_I2C_Init+0x1dc>
 8003a88:	2304      	movs	r3, #4
 8003a8a:	e04f      	b.n	8003b2c <HAL_I2C_Init+0x1dc>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d111      	bne.n	8003ab8 <HAL_I2C_Init+0x168>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1e58      	subs	r0, r3, #1
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6859      	ldr	r1, [r3, #4]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	440b      	add	r3, r1
 8003aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	bf0c      	ite	eq
 8003ab0:	2301      	moveq	r3, #1
 8003ab2:	2300      	movne	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	e012      	b.n	8003ade <HAL_I2C_Init+0x18e>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	1e58      	subs	r0, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6859      	ldr	r1, [r3, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	0099      	lsls	r1, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bf0c      	ite	eq
 8003ad8:	2301      	moveq	r3, #1
 8003ada:	2300      	movne	r3, #0
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <HAL_I2C_Init+0x196>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e022      	b.n	8003b2c <HAL_I2C_Init+0x1dc>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10e      	bne.n	8003b0c <HAL_I2C_Init+0x1bc>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	1e58      	subs	r0, r3, #1
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6859      	ldr	r1, [r3, #4]
 8003af6:	460b      	mov	r3, r1
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	440b      	add	r3, r1
 8003afc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b00:	3301      	adds	r3, #1
 8003b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b0a:	e00f      	b.n	8003b2c <HAL_I2C_Init+0x1dc>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	1e58      	subs	r0, r3, #1
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6859      	ldr	r1, [r3, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	0099      	lsls	r1, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b22:	3301      	adds	r3, #1
 8003b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	6809      	ldr	r1, [r1, #0]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69da      	ldr	r2, [r3, #28]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	6911      	ldr	r1, [r2, #16]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	68d2      	ldr	r2, [r2, #12]
 8003b66:	4311      	orrs	r1, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6812      	ldr	r2, [r2, #0]
 8003b6c:	430b      	orrs	r3, r1
 8003b6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695a      	ldr	r2, [r3, #20]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	431a      	orrs	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	000186a0 	.word	0x000186a0
 8003bc8:	001e847f 	.word	0x001e847f
 8003bcc:	003d08ff 	.word	0x003d08ff
 8003bd0:	431bde83 	.word	0x431bde83
 8003bd4:	10624dd3 	.word	0x10624dd3

08003bd8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e021      	b.n	8003c2e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2224      	movs	r2, #36	; 0x24
 8003bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0201 	bic.w	r2, r2, #1
 8003c00:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7fd fbd8 	bl	80013b8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b088      	sub	sp, #32
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	4608      	mov	r0, r1
 8003c42:	4611      	mov	r1, r2
 8003c44:	461a      	mov	r2, r3
 8003c46:	4603      	mov	r3, r0
 8003c48:	817b      	strh	r3, [r7, #10]
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	813b      	strh	r3, [r7, #8]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c52:	f7fe ff3f 	bl	8002ad4 <HAL_GetTick>
 8003c56:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b20      	cmp	r3, #32
 8003c62:	f040 80d9 	bne.w	8003e18 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	2319      	movs	r3, #25
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	496d      	ldr	r1, [pc, #436]	; (8003e24 <HAL_I2C_Mem_Write+0x1ec>)
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 fc8d 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	e0cc      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_I2C_Mem_Write+0x56>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e0c5      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d007      	beq.n	8003cb4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cc2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2221      	movs	r2, #33	; 0x21
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2240      	movs	r2, #64	; 0x40
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6a3a      	ldr	r2, [r7, #32]
 8003cde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4a4d      	ldr	r2, [pc, #308]	; (8003e28 <HAL_I2C_Mem_Write+0x1f0>)
 8003cf4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cf6:	88f8      	ldrh	r0, [r7, #6]
 8003cf8:	893a      	ldrh	r2, [r7, #8]
 8003cfa:	8979      	ldrh	r1, [r7, #10]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	4603      	mov	r3, r0
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 fac4 	bl	8004294 <I2C_RequestMemoryWrite>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d052      	beq.n	8003db8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e081      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 fd0e 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00d      	beq.n	8003d42 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d107      	bne.n	8003d3e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e06b      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d46:	781a      	ldrb	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d11b      	bne.n	8003db8 <HAL_I2C_Mem_Write+0x180>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d017      	beq.n	8003db8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	781a      	ldrb	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1aa      	bne.n	8003d16 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 fcfa 	bl	80047be <I2C_WaitOnBTFFlagUntilTimeout>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00d      	beq.n	8003dec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d107      	bne.n	8003de8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003de6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e016      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	e000      	b.n	8003e1a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e18:	2302      	movs	r3, #2
  }
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	00100002 	.word	0x00100002
 8003e28:	ffff0000 	.word	0xffff0000

08003e2c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08c      	sub	sp, #48	; 0x30
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	817b      	strh	r3, [r7, #10]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	813b      	strh	r3, [r7, #8]
 8003e42:	4613      	mov	r3, r2
 8003e44:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e46:	f7fe fe45 	bl	8002ad4 <HAL_GetTick>
 8003e4a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	f040 8208 	bne.w	800426a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	2319      	movs	r3, #25
 8003e60:	2201      	movs	r2, #1
 8003e62:	497b      	ldr	r1, [pc, #492]	; (8004050 <HAL_I2C_Mem_Read+0x224>)
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 fb93 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003e70:	2302      	movs	r3, #2
 8003e72:	e1fb      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_I2C_Mem_Read+0x56>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e1f4      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d007      	beq.n	8003ea8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f042 0201 	orr.w	r2, r2, #1
 8003ea6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003eb6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2222      	movs	r2, #34	; 0x22
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2240      	movs	r2, #64	; 0x40
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003ed8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4a5b      	ldr	r2, [pc, #364]	; (8004054 <HAL_I2C_Mem_Read+0x228>)
 8003ee8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003eea:	88f8      	ldrh	r0, [r7, #6]
 8003eec:	893a      	ldrh	r2, [r7, #8]
 8003eee:	8979      	ldrh	r1, [r7, #10]
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	9301      	str	r3, [sp, #4]
 8003ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	4603      	mov	r3, r0
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 fa60 	bl	80043c0 <I2C_RequestMemoryRead>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e1b0      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d113      	bne.n	8003f3a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f12:	2300      	movs	r3, #0
 8003f14:	623b      	str	r3, [r7, #32]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	623b      	str	r3, [r7, #32]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	623b      	str	r3, [r7, #32]
 8003f26:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	e184      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d11b      	bne.n	8003f7a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	61fb      	str	r3, [r7, #28]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	61fb      	str	r3, [r7, #28]
 8003f66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	e164      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d11b      	bne.n	8003fba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f90:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fa0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61bb      	str	r3, [r7, #24]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	61bb      	str	r3, [r7, #24]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	e144      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	695b      	ldr	r3, [r3, #20]
 8003fc4:	617b      	str	r3, [r7, #20]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003fd0:	e138      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd6:	2b03      	cmp	r3, #3
 8003fd8:	f200 80f1 	bhi.w	80041be <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d123      	bne.n	800402c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fc29 	bl	8004840 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e139      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691a      	ldr	r2, [r3, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	b2d2      	uxtb	r2, r2
 8004004:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	855a      	strh	r2, [r3, #42]	; 0x2a
 800402a:	e10b      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004030:	2b02      	cmp	r3, #2
 8004032:	d14e      	bne.n	80040d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403a:	2200      	movs	r2, #0
 800403c:	4906      	ldr	r1, [pc, #24]	; (8004058 <HAL_I2C_Mem_Read+0x22c>)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 faa6 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d008      	beq.n	800405c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e10e      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
 800404e:	bf00      	nop
 8004050:	00100002 	.word	0x00100002
 8004054:	ffff0000 	.word	0xffff0000
 8004058:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800406a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ba:	3b01      	subs	r3, #1
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80040d0:	e0b8      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d8:	2200      	movs	r2, #0
 80040da:	4966      	ldr	r1, [pc, #408]	; (8004274 <HAL_I2C_Mem_Read+0x448>)
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 fa57 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e0bf      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004134:	2200      	movs	r2, #0
 8004136:	494f      	ldr	r1, [pc, #316]	; (8004274 <HAL_I2C_Mem_Read+0x448>)
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fa29 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e091      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004156:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691a      	ldr	r2, [r3, #16]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	1c5a      	adds	r2, r3, #1
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	3b01      	subs	r3, #1
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	691a      	ldr	r2, [r3, #16]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041bc:	e042      	b.n	8004244 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fb3c 	bl	8004840 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e04c      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f003 0304 	and.w	r3, r3, #4
 800420e:	2b04      	cmp	r3, #4
 8004210:	d118      	bne.n	8004244 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	691a      	ldr	r2, [r3, #16]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004248:	2b00      	cmp	r3, #0
 800424a:	f47f aec2 	bne.w	8003fd2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	e000      	b.n	800426c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800426a:	2302      	movs	r3, #2
  }
}
 800426c:	4618      	mov	r0, r3
 800426e:	3728      	adds	r7, #40	; 0x28
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	00010004 	.word	0x00010004

08004278 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004286:	b2db      	uxtb	r3, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b088      	sub	sp, #32
 8004298:	af02      	add	r7, sp, #8
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	4608      	mov	r0, r1
 800429e:	4611      	mov	r1, r2
 80042a0:	461a      	mov	r2, r3
 80042a2:	4603      	mov	r3, r0
 80042a4:	817b      	strh	r3, [r7, #10]
 80042a6:	460b      	mov	r3, r1
 80042a8:	813b      	strh	r3, [r7, #8]
 80042aa:	4613      	mov	r3, r2
 80042ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 f960 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00d      	beq.n	80042f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e4:	d103      	bne.n	80042ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e05f      	b.n	80043b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042f2:	897b      	ldrh	r3, [r7, #10]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004300:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	6a3a      	ldr	r2, [r7, #32]
 8004306:	492d      	ldr	r1, [pc, #180]	; (80043bc <I2C_RequestMemoryWrite+0x128>)
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f998 	bl	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e04c      	b.n	80043b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	617b      	str	r3, [r7, #20]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800432e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004330:	6a39      	ldr	r1, [r7, #32]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 fa02 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00d      	beq.n	800435a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	2b04      	cmp	r3, #4
 8004344:	d107      	bne.n	8004356 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004354:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e02b      	b.n	80043b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800435a:	88fb      	ldrh	r3, [r7, #6]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d105      	bne.n	800436c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004360:	893b      	ldrh	r3, [r7, #8]
 8004362:	b2da      	uxtb	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	611a      	str	r2, [r3, #16]
 800436a:	e021      	b.n	80043b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800436c:	893b      	ldrh	r3, [r7, #8]
 800436e:	0a1b      	lsrs	r3, r3, #8
 8004370:	b29b      	uxth	r3, r3
 8004372:	b2da      	uxtb	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800437a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800437c:	6a39      	ldr	r1, [r7, #32]
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 f9dc 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00d      	beq.n	80043a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	2b04      	cmp	r3, #4
 8004390:	d107      	bne.n	80043a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e005      	b.n	80043b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043a6:	893b      	ldrh	r3, [r7, #8]
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	00010002 	.word	0x00010002

080043c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	4608      	mov	r0, r1
 80043ca:	4611      	mov	r1, r2
 80043cc:	461a      	mov	r2, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	817b      	strh	r3, [r7, #10]
 80043d2:	460b      	mov	r3, r1
 80043d4:	813b      	strh	r3, [r7, #8]
 80043d6:	4613      	mov	r3, r2
 80043d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	2200      	movs	r2, #0
 8004402:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f8c2 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00d      	beq.n	800442e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800441c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004420:	d103      	bne.n	800442a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e0aa      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800442e:	897b      	ldrh	r3, [r7, #10]
 8004430:	b2db      	uxtb	r3, r3
 8004432:	461a      	mov	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800443c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	6a3a      	ldr	r2, [r7, #32]
 8004442:	4952      	ldr	r1, [pc, #328]	; (800458c <I2C_RequestMemoryRead+0x1cc>)
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 f8fa 	bl	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e097      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004454:	2300      	movs	r3, #0
 8004456:	617b      	str	r3, [r7, #20]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800446a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800446c:	6a39      	ldr	r1, [r7, #32]
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f964 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00d      	beq.n	8004496 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	2b04      	cmp	r3, #4
 8004480:	d107      	bne.n	8004492 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004490:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e076      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004496:	88fb      	ldrh	r3, [r7, #6]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d105      	bne.n	80044a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800449c:	893b      	ldrh	r3, [r7, #8]
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	611a      	str	r2, [r3, #16]
 80044a6:	e021      	b.n	80044ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044a8:	893b      	ldrh	r3, [r7, #8]
 80044aa:	0a1b      	lsrs	r3, r3, #8
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b8:	6a39      	ldr	r1, [r7, #32]
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 f93e 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00d      	beq.n	80044e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d107      	bne.n	80044de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e050      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044e2:	893b      	ldrh	r3, [r7, #8]
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ee:	6a39      	ldr	r1, [r7, #32]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f923 	bl	800473c <I2C_WaitOnTXEFlagUntilTimeout>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00d      	beq.n	8004518 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004500:	2b04      	cmp	r3, #4
 8004502:	d107      	bne.n	8004514 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004512:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e035      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004526:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	2200      	movs	r2, #0
 8004530:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 f82b 	bl	8004590 <I2C_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00d      	beq.n	800455c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800454e:	d103      	bne.n	8004558 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004556:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e013      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800455c:	897b      	ldrh	r3, [r7, #10]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	b2da      	uxtb	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	6a3a      	ldr	r2, [r7, #32]
 8004570:	4906      	ldr	r1, [pc, #24]	; (800458c <I2C_RequestMemoryRead+0x1cc>)
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f863 	bl	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	00010002 	.word	0x00010002

08004590 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	603b      	str	r3, [r7, #0]
 800459c:	4613      	mov	r3, r2
 800459e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045a0:	e025      	b.n	80045ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a8:	d021      	beq.n	80045ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045aa:	f7fe fa93 	bl	8002ad4 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d302      	bcc.n	80045c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d116      	bne.n	80045ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	f043 0220 	orr.w	r2, r3, #32
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e023      	b.n	8004636 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	0c1b      	lsrs	r3, r3, #16
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d10d      	bne.n	8004614 <I2C_WaitOnFlagUntilTimeout+0x84>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	43da      	mvns	r2, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4013      	ands	r3, r2
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	bf0c      	ite	eq
 800460a:	2301      	moveq	r3, #1
 800460c:	2300      	movne	r3, #0
 800460e:	b2db      	uxtb	r3, r3
 8004610:	461a      	mov	r2, r3
 8004612:	e00c      	b.n	800462e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	43da      	mvns	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	429a      	cmp	r2, r3
 8004632:	d0b6      	beq.n	80045a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	607a      	str	r2, [r7, #4]
 800464a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800464c:	e051      	b.n	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004658:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800465c:	d123      	bne.n	80046a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800466c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004676:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	f043 0204 	orr.w	r2, r3, #4
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e046      	b.n	8004734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046ac:	d021      	beq.n	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ae:	f7fe fa11 	bl	8002ad4 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d302      	bcc.n	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d116      	bne.n	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	f043 0220 	orr.w	r2, r3, #32
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e020      	b.n	8004734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	0c1b      	lsrs	r3, r3, #16
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d10c      	bne.n	8004716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	43da      	mvns	r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	4013      	ands	r3, r2
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	bf14      	ite	ne
 800470e:	2301      	movne	r3, #1
 8004710:	2300      	moveq	r3, #0
 8004712:	b2db      	uxtb	r3, r3
 8004714:	e00b      	b.n	800472e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	43da      	mvns	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	4013      	ands	r3, r2
 8004722:	b29b      	uxth	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	bf14      	ite	ne
 8004728:	2301      	movne	r3, #1
 800472a:	2300      	moveq	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d18d      	bne.n	800464e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004748:	e02d      	b.n	80047a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f8ce 	bl	80048ec <I2C_IsAcknowledgeFailed>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e02d      	b.n	80047b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004760:	d021      	beq.n	80047a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004762:	f7fe f9b7 	bl	8002ad4 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	429a      	cmp	r2, r3
 8004770:	d302      	bcc.n	8004778 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d116      	bne.n	80047a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	f043 0220 	orr.w	r2, r3, #32
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e007      	b.n	80047b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b0:	2b80      	cmp	r3, #128	; 0x80
 80047b2:	d1ca      	bne.n	800474a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b084      	sub	sp, #16
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	60f8      	str	r0, [r7, #12]
 80047c6:	60b9      	str	r1, [r7, #8]
 80047c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047ca:	e02d      	b.n	8004828 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 f88d 	bl	80048ec <I2C_IsAcknowledgeFailed>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e02d      	b.n	8004838 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047e2:	d021      	beq.n	8004828 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e4:	f7fe f976 	bl	8002ad4 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d302      	bcc.n	80047fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d116      	bne.n	8004828 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004814:	f043 0220 	orr.w	r2, r3, #32
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e007      	b.n	8004838 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	f003 0304 	and.w	r3, r3, #4
 8004832:	2b04      	cmp	r3, #4
 8004834:	d1ca      	bne.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800484c:	e042      	b.n	80048d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	f003 0310 	and.w	r3, r3, #16
 8004858:	2b10      	cmp	r3, #16
 800485a:	d119      	bne.n	8004890 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0210 	mvn.w	r2, #16
 8004864:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2220      	movs	r2, #32
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e029      	b.n	80048e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004890:	f7fe f920 	bl	8002ad4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	429a      	cmp	r2, r3
 800489e:	d302      	bcc.n	80048a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d116      	bne.n	80048d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c0:	f043 0220 	orr.w	r2, r3, #32
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e007      	b.n	80048e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048de:	2b40      	cmp	r3, #64	; 0x40
 80048e0:	d1b5      	bne.n	800484e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004902:	d11b      	bne.n	800493c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800490c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004928:	f043 0204 	orr.w	r2, r3, #4
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e000      	b.n	800493e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
	...

0800494c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e128      	b.n	8004bb0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d109      	bne.n	800497e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a90      	ldr	r2, [pc, #576]	; (8004bb8 <HAL_I2S_Init+0x26c>)
 8004976:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7fc fd9d 	bl	80014b8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6812      	ldr	r2, [r2, #0]
 8004990:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004994:	f023 030f 	bic.w	r3, r3, #15
 8004998:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2202      	movs	r2, #2
 80049a0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d060      	beq.n	8004a6c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d102      	bne.n	80049b8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80049b2:	2310      	movs	r3, #16
 80049b4:	617b      	str	r3, [r7, #20]
 80049b6:	e001      	b.n	80049bc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80049b8:	2320      	movs	r3, #32
 80049ba:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	2b20      	cmp	r3, #32
 80049c2:	d802      	bhi.n	80049ca <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80049ca:	2001      	movs	r0, #1
 80049cc:	f001 f9c8 	bl	8005d60 <HAL_RCCEx_GetPeriphCLKFreq>
 80049d0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049da:	d125      	bne.n	8004a28 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d010      	beq.n	8004a06 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80049ee:	4613      	mov	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	4413      	add	r3, r2
 80049f4:	005b      	lsls	r3, r3, #1
 80049f6:	461a      	mov	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a00:	3305      	adds	r3, #5
 8004a02:	613b      	str	r3, [r7, #16]
 8004a04:	e01f      	b.n	8004a46 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	461a      	mov	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a22:	3305      	adds	r3, #5
 8004a24:	613b      	str	r3, [r7, #16]
 8004a26:	e00e      	b.n	8004a46 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a30:	4613      	mov	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4413      	add	r3, r2
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	461a      	mov	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a42:	3305      	adds	r3, #5
 8004a44:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	4a5c      	ldr	r2, [pc, #368]	; (8004bbc <HAL_I2S_Init+0x270>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	08db      	lsrs	r3, r3, #3
 8004a50:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	021b      	lsls	r3, r3, #8
 8004a68:	61bb      	str	r3, [r7, #24]
 8004a6a:	e003      	b.n	8004a74 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d902      	bls.n	8004a80 <HAL_I2S_Init+0x134>
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	2bff      	cmp	r3, #255	; 0xff
 8004a7e:	d907      	bls.n	8004a90 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a84:	f043 0210 	orr.w	r2, r3, #16
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e08f      	b.n	8004bb0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691a      	ldr	r2, [r3, #16]
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	ea42 0103 	orr.w	r1, r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69fa      	ldr	r2, [r7, #28]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004aae:	f023 030f 	bic.w	r3, r3, #15
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6851      	ldr	r1, [r2, #4]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	6892      	ldr	r2, [r2, #8]
 8004aba:	4311      	orrs	r1, r2
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	68d2      	ldr	r2, [r2, #12]
 8004ac0:	4311      	orrs	r1, r2
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6992      	ldr	r2, [r2, #24]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ad2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d161      	bne.n	8004ba0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a38      	ldr	r2, [pc, #224]	; (8004bc0 <HAL_I2S_Init+0x274>)
 8004ae0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a37      	ldr	r2, [pc, #220]	; (8004bc4 <HAL_I2S_Init+0x278>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d101      	bne.n	8004af0 <HAL_I2S_Init+0x1a4>
 8004aec:	4b36      	ldr	r3, [pc, #216]	; (8004bc8 <HAL_I2S_Init+0x27c>)
 8004aee:	e001      	b.n	8004af4 <HAL_I2S_Init+0x1a8>
 8004af0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6812      	ldr	r2, [r2, #0]
 8004afa:	4932      	ldr	r1, [pc, #200]	; (8004bc4 <HAL_I2S_Init+0x278>)
 8004afc:	428a      	cmp	r2, r1
 8004afe:	d101      	bne.n	8004b04 <HAL_I2S_Init+0x1b8>
 8004b00:	4a31      	ldr	r2, [pc, #196]	; (8004bc8 <HAL_I2S_Init+0x27c>)
 8004b02:	e001      	b.n	8004b08 <HAL_I2S_Init+0x1bc>
 8004b04:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004b08:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004b0c:	f023 030f 	bic.w	r3, r3, #15
 8004b10:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a2b      	ldr	r2, [pc, #172]	; (8004bc4 <HAL_I2S_Init+0x278>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d101      	bne.n	8004b20 <HAL_I2S_Init+0x1d4>
 8004b1c:	4b2a      	ldr	r3, [pc, #168]	; (8004bc8 <HAL_I2S_Init+0x27c>)
 8004b1e:	e001      	b.n	8004b24 <HAL_I2S_Init+0x1d8>
 8004b20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b24:	2202      	movs	r2, #2
 8004b26:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a25      	ldr	r2, [pc, #148]	; (8004bc4 <HAL_I2S_Init+0x278>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d101      	bne.n	8004b36 <HAL_I2S_Init+0x1ea>
 8004b32:	4b25      	ldr	r3, [pc, #148]	; (8004bc8 <HAL_I2S_Init+0x27c>)
 8004b34:	e001      	b.n	8004b3a <HAL_I2S_Init+0x1ee>
 8004b36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b3a:	69db      	ldr	r3, [r3, #28]
 8004b3c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b46:	d003      	beq.n	8004b50 <HAL_I2S_Init+0x204>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d103      	bne.n	8004b58 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004b50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	e001      	b.n	8004b5c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b66:	4313      	orrs	r3, r2
 8004b68:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b70:	4313      	orrs	r3, r2
 8004b72:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	897b      	ldrh	r3, [r7, #10]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b88:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a0d      	ldr	r2, [pc, #52]	; (8004bc4 <HAL_I2S_Init+0x278>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d101      	bne.n	8004b98 <HAL_I2S_Init+0x24c>
 8004b94:	4b0c      	ldr	r3, [pc, #48]	; (8004bc8 <HAL_I2S_Init+0x27c>)
 8004b96:	e001      	b.n	8004b9c <HAL_I2S_Init+0x250>
 8004b98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b9c:	897a      	ldrh	r2, [r7, #10]
 8004b9e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3720      	adds	r7, #32
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	08004c87 	.word	0x08004c87
 8004bbc:	cccccccd 	.word	0xcccccccd
 8004bc0:	08004d9d 	.word	0x08004d9d
 8004bc4:	40003800 	.word	0x40003800
 8004bc8:	40003400 	.word	0x40003400

08004bcc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	1c9a      	adds	r2, r3, #2
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10e      	bne.n	8004c20 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c10:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7fd fe8e 	bl	800293c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004c20:	bf00      	nop
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3a:	b292      	uxth	r2, r2
 8004c3c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	1c9a      	adds	r2, r3, #2
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10e      	bne.n	8004c7e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c6e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7fd fe7f 	bl	800297c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b086      	sub	sp, #24
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d13a      	bne.n	8004d18 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d109      	bne.n	8004cc0 <I2S_IRQHandler+0x3a>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb6:	2b40      	cmp	r3, #64	; 0x40
 8004cb8:	d102      	bne.n	8004cc0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7ff ffb4 	bl	8004c28 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc6:	2b40      	cmp	r3, #64	; 0x40
 8004cc8:	d126      	bne.n	8004d18 <I2S_IRQHandler+0x92>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d11f      	bne.n	8004d18 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ce6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004ce8:	2300      	movs	r3, #0
 8004cea:	613b      	str	r3, [r7, #16]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0a:	f043 0202 	orr.w	r2, r3, #2
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7fd fe4a 	bl	80029ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b03      	cmp	r3, #3
 8004d22:	d136      	bne.n	8004d92 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d109      	bne.n	8004d42 <I2S_IRQHandler+0xbc>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d38:	2b80      	cmp	r3, #128	; 0x80
 8004d3a:	d102      	bne.n	8004d42 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f7ff ff45 	bl	8004bcc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d122      	bne.n	8004d92 <I2S_IRQHandler+0x10c>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f003 0320 	and.w	r3, r3, #32
 8004d56:	2b20      	cmp	r3, #32
 8004d58:	d11b      	bne.n	8004d92 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d68:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d84:	f043 0204 	orr.w	r2, r3, #4
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f7fd fe0d 	bl	80029ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d92:	bf00      	nop
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
	...

08004d9c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a92      	ldr	r2, [pc, #584]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d101      	bne.n	8004dba <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004db6:	4b92      	ldr	r3, [pc, #584]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004db8:	e001      	b.n	8004dbe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a8b      	ldr	r2, [pc, #556]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d101      	bne.n	8004dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004dd4:	4b8a      	ldr	r3, [pc, #552]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dd6:	e001      	b.n	8004ddc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004dd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de8:	d004      	beq.n	8004df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f040 8099 	bne.w	8004f26 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d107      	bne.n	8004e0e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 f925 	bl	8005058 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d107      	bne.n	8004e28 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f9c8 	bl	80051b8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2e:	2b40      	cmp	r3, #64	; 0x40
 8004e30:	d13a      	bne.n	8004ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d035      	beq.n	8004ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a6e      	ldr	r2, [pc, #440]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d101      	bne.n	8004e4a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004e46:	4b6e      	ldr	r3, [pc, #440]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e48:	e001      	b.n	8004e4e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004e4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4969      	ldr	r1, [pc, #420]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e56:	428b      	cmp	r3, r1
 8004e58:	d101      	bne.n	8004e5e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004e5a:	4b69      	ldr	r3, [pc, #420]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e5c:	e001      	b.n	8004e62 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004e5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e62:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e66:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e76:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9a:	f043 0202 	orr.w	r2, r3, #2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7fd fd82 	bl	80029ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 0308 	and.w	r3, r3, #8
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	f040 80c3 	bne.w	800503a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 80bd 	beq.w	800503a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ece:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a49      	ldr	r2, [pc, #292]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d101      	bne.n	8004ede <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004eda:	4b49      	ldr	r3, [pc, #292]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004edc:	e001      	b.n	8004ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004ede:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4944      	ldr	r1, [pc, #272]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004eea:	428b      	cmp	r3, r1
 8004eec:	d101      	bne.n	8004ef2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004eee:	4b44      	ldr	r3, [pc, #272]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ef0:	e001      	b.n	8004ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004ef2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ef6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004efa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004efc:	2300      	movs	r3, #0
 8004efe:	60bb      	str	r3, [r7, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	60bb      	str	r3, [r7, #8]
 8004f08:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f16:	f043 0204 	orr.w	r2, r3, #4
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fd fd44 	bl	80029ac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f24:	e089      	b.n	800503a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d107      	bne.n	8004f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f8be 	bl	80050bc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d107      	bne.n	8004f5a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d002      	beq.n	8004f5a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 f8fd 	bl	8005154 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f60:	2b40      	cmp	r3, #64	; 0x40
 8004f62:	d12f      	bne.n	8004fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f003 0320 	and.w	r3, r3, #32
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d02a      	beq.n	8004fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f7c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1e      	ldr	r2, [pc, #120]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d101      	bne.n	8004f8c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004f88:	4b1d      	ldr	r3, [pc, #116]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f8a:	e001      	b.n	8004f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004f8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4919      	ldr	r1, [pc, #100]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004f9c:	4b18      	ldr	r3, [pc, #96]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f9e:	e001      	b.n	8004fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004fa0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fa4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fa8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb6:	f043 0202 	orr.w	r2, r3, #2
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7fd fcf4 	bl	80029ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b08      	cmp	r3, #8
 8004fcc:	d136      	bne.n	800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f003 0320 	and.w	r3, r3, #32
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d031      	beq.n	800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a07      	ldr	r2, [pc, #28]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d101      	bne.n	8004fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004fe2:	4b07      	ldr	r3, [pc, #28]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fe4:	e001      	b.n	8004fea <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004fe6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4902      	ldr	r1, [pc, #8]	; (8004ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ff2:	428b      	cmp	r3, r1
 8004ff4:	d106      	bne.n	8005004 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004ff6:	4b02      	ldr	r3, [pc, #8]	; (8005000 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ff8:	e006      	b.n	8005008 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004ffa:	bf00      	nop
 8004ffc:	40003800 	.word	0x40003800
 8005000:	40003400 	.word	0x40003400
 8005004:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005008:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800500c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800501c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800502a:	f043 0204 	orr.w	r2, r3, #4
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7fd fcba 	bl	80029ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005038:	e000      	b.n	800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800503a:	bf00      	nop
}
 800503c:	bf00      	nop
 800503e:	3720      	adds	r7, #32
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	1c99      	adds	r1, r3, #2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6251      	str	r1, [r2, #36]	; 0x24
 800506a:	881a      	ldrh	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d113      	bne.n	80050b2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005098:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800509e:	b29b      	uxth	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d106      	bne.n	80050b2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7ff ffc9 	bl	8005044 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050b2:	bf00      	nop
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
	...

080050bc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	1c99      	adds	r1, r3, #2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6251      	str	r1, [r2, #36]	; 0x24
 80050ce:	8819      	ldrh	r1, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a1d      	ldr	r2, [pc, #116]	; (800514c <I2SEx_TxISR_I2SExt+0x90>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d101      	bne.n	80050de <I2SEx_TxISR_I2SExt+0x22>
 80050da:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <I2SEx_TxISR_I2SExt+0x94>)
 80050dc:	e001      	b.n	80050e2 <I2SEx_TxISR_I2SExt+0x26>
 80050de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050e2:	460a      	mov	r2, r1
 80050e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d121      	bne.n	8005142 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a12      	ldr	r2, [pc, #72]	; (800514c <I2SEx_TxISR_I2SExt+0x90>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d101      	bne.n	800510c <I2SEx_TxISR_I2SExt+0x50>
 8005108:	4b11      	ldr	r3, [pc, #68]	; (8005150 <I2SEx_TxISR_I2SExt+0x94>)
 800510a:	e001      	b.n	8005110 <I2SEx_TxISR_I2SExt+0x54>
 800510c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	490d      	ldr	r1, [pc, #52]	; (800514c <I2SEx_TxISR_I2SExt+0x90>)
 8005118:	428b      	cmp	r3, r1
 800511a:	d101      	bne.n	8005120 <I2SEx_TxISR_I2SExt+0x64>
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <I2SEx_TxISR_I2SExt+0x94>)
 800511e:	e001      	b.n	8005124 <I2SEx_TxISR_I2SExt+0x68>
 8005120:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005124:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005128:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7ff ff81 	bl	8005044 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005142:	bf00      	nop
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40003800 	.word	0x40003800
 8005150:	40003400 	.word	0x40003400

08005154 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68d8      	ldr	r0, [r3, #12]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005166:	1c99      	adds	r1, r3, #2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800516c:	b282      	uxth	r2, r0
 800516e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005174:	b29b      	uxth	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d113      	bne.n	80051b0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005196:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d106      	bne.n	80051b0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff ff4a 	bl	8005044 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051b0:	bf00      	nop
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a20      	ldr	r2, [pc, #128]	; (8005248 <I2SEx_RxISR_I2SExt+0x90>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d101      	bne.n	80051ce <I2SEx_RxISR_I2SExt+0x16>
 80051ca:	4b20      	ldr	r3, [pc, #128]	; (800524c <I2SEx_RxISR_I2SExt+0x94>)
 80051cc:	e001      	b.n	80051d2 <I2SEx_RxISR_I2SExt+0x1a>
 80051ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051d2:	68d8      	ldr	r0, [r3, #12]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d8:	1c99      	adds	r1, r3, #2
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80051de:	b282      	uxth	r2, r0
 80051e0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d121      	bne.n	800523e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a12      	ldr	r2, [pc, #72]	; (8005248 <I2SEx_RxISR_I2SExt+0x90>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d101      	bne.n	8005208 <I2SEx_RxISR_I2SExt+0x50>
 8005204:	4b11      	ldr	r3, [pc, #68]	; (800524c <I2SEx_RxISR_I2SExt+0x94>)
 8005206:	e001      	b.n	800520c <I2SEx_RxISR_I2SExt+0x54>
 8005208:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	490d      	ldr	r1, [pc, #52]	; (8005248 <I2SEx_RxISR_I2SExt+0x90>)
 8005214:	428b      	cmp	r3, r1
 8005216:	d101      	bne.n	800521c <I2SEx_RxISR_I2SExt+0x64>
 8005218:	4b0c      	ldr	r3, [pc, #48]	; (800524c <I2SEx_RxISR_I2SExt+0x94>)
 800521a:	e001      	b.n	8005220 <I2SEx_RxISR_I2SExt+0x68>
 800521c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005220:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005224:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800522a:	b29b      	uxth	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d106      	bne.n	800523e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f7ff ff03 	bl	8005044 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800523e:	bf00      	nop
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	40003800 	.word	0x40003800
 800524c:	40003400 	.word	0x40003400

08005250 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e267      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d075      	beq.n	800535a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800526e:	4b88      	ldr	r3, [pc, #544]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 030c 	and.w	r3, r3, #12
 8005276:	2b04      	cmp	r3, #4
 8005278:	d00c      	beq.n	8005294 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800527a:	4b85      	ldr	r3, [pc, #532]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005282:	2b08      	cmp	r3, #8
 8005284:	d112      	bne.n	80052ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005286:	4b82      	ldr	r3, [pc, #520]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800528e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005292:	d10b      	bne.n	80052ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005294:	4b7e      	ldr	r3, [pc, #504]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d05b      	beq.n	8005358 <HAL_RCC_OscConfig+0x108>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d157      	bne.n	8005358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e242      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b4:	d106      	bne.n	80052c4 <HAL_RCC_OscConfig+0x74>
 80052b6:	4b76      	ldr	r3, [pc, #472]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a75      	ldr	r2, [pc, #468]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	e01d      	b.n	8005300 <HAL_RCC_OscConfig+0xb0>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052cc:	d10c      	bne.n	80052e8 <HAL_RCC_OscConfig+0x98>
 80052ce:	4b70      	ldr	r3, [pc, #448]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a6f      	ldr	r2, [pc, #444]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	4b6d      	ldr	r3, [pc, #436]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a6c      	ldr	r2, [pc, #432]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052e4:	6013      	str	r3, [r2, #0]
 80052e6:	e00b      	b.n	8005300 <HAL_RCC_OscConfig+0xb0>
 80052e8:	4b69      	ldr	r3, [pc, #420]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a68      	ldr	r2, [pc, #416]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052f2:	6013      	str	r3, [r2, #0]
 80052f4:	4b66      	ldr	r3, [pc, #408]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a65      	ldr	r2, [pc, #404]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80052fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d013      	beq.n	8005330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005308:	f7fd fbe4 	bl	8002ad4 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	e008      	b.n	8005322 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005310:	f7fd fbe0 	bl	8002ad4 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	2b64      	cmp	r3, #100	; 0x64
 800531c:	d901      	bls.n	8005322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e207      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005322:	4b5b      	ldr	r3, [pc, #364]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d0f0      	beq.n	8005310 <HAL_RCC_OscConfig+0xc0>
 800532e:	e014      	b.n	800535a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005330:	f7fd fbd0 	bl	8002ad4 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005338:	f7fd fbcc 	bl	8002ad4 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b64      	cmp	r3, #100	; 0x64
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e1f3      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800534a:	4b51      	ldr	r3, [pc, #324]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f0      	bne.n	8005338 <HAL_RCC_OscConfig+0xe8>
 8005356:	e000      	b.n	800535a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d063      	beq.n	800542e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005366:	4b4a      	ldr	r3, [pc, #296]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 030c 	and.w	r3, r3, #12
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00b      	beq.n	800538a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005372:	4b47      	ldr	r3, [pc, #284]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800537a:	2b08      	cmp	r3, #8
 800537c:	d11c      	bne.n	80053b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800537e:	4b44      	ldr	r3, [pc, #272]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d116      	bne.n	80053b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800538a:	4b41      	ldr	r3, [pc, #260]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d005      	beq.n	80053a2 <HAL_RCC_OscConfig+0x152>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d001      	beq.n	80053a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e1c7      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053a2:	4b3b      	ldr	r3, [pc, #236]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4937      	ldr	r1, [pc, #220]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053b6:	e03a      	b.n	800542e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d020      	beq.n	8005402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053c0:	4b34      	ldr	r3, [pc, #208]	; (8005494 <HAL_RCC_OscConfig+0x244>)
 80053c2:	2201      	movs	r2, #1
 80053c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c6:	f7fd fb85 	bl	8002ad4 <HAL_GetTick>
 80053ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053cc:	e008      	b.n	80053e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053ce:	f7fd fb81 	bl	8002ad4 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e1a8      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e0:	4b2b      	ldr	r3, [pc, #172]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d0f0      	beq.n	80053ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ec:	4b28      	ldr	r3, [pc, #160]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	00db      	lsls	r3, r3, #3
 80053fa:	4925      	ldr	r1, [pc, #148]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]
 8005400:	e015      	b.n	800542e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005402:	4b24      	ldr	r3, [pc, #144]	; (8005494 <HAL_RCC_OscConfig+0x244>)
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005408:	f7fd fb64 	bl	8002ad4 <HAL_GetTick>
 800540c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540e:	e008      	b.n	8005422 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005410:	f7fd fb60 	bl	8002ad4 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b02      	cmp	r3, #2
 800541c:	d901      	bls.n	8005422 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e187      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005422:	4b1b      	ldr	r3, [pc, #108]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1f0      	bne.n	8005410 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d036      	beq.n	80054a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d016      	beq.n	8005470 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005442:	4b15      	ldr	r3, [pc, #84]	; (8005498 <HAL_RCC_OscConfig+0x248>)
 8005444:	2201      	movs	r2, #1
 8005446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005448:	f7fd fb44 	bl	8002ad4 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005450:	f7fd fb40 	bl	8002ad4 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e167      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005462:	4b0b      	ldr	r3, [pc, #44]	; (8005490 <HAL_RCC_OscConfig+0x240>)
 8005464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0f0      	beq.n	8005450 <HAL_RCC_OscConfig+0x200>
 800546e:	e01b      	b.n	80054a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005470:	4b09      	ldr	r3, [pc, #36]	; (8005498 <HAL_RCC_OscConfig+0x248>)
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005476:	f7fd fb2d 	bl	8002ad4 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547c:	e00e      	b.n	800549c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800547e:	f7fd fb29 	bl	8002ad4 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d907      	bls.n	800549c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e150      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
 8005490:	40023800 	.word	0x40023800
 8005494:	42470000 	.word	0x42470000
 8005498:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800549c:	4b88      	ldr	r3, [pc, #544]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800549e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1ea      	bne.n	800547e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0304 	and.w	r3, r3, #4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 8097 	beq.w	80055e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054b6:	2300      	movs	r3, #0
 80054b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ba:	4b81      	ldr	r3, [pc, #516]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10f      	bne.n	80054e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054c6:	2300      	movs	r3, #0
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	4b7d      	ldr	r3, [pc, #500]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	4a7c      	ldr	r2, [pc, #496]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d4:	6413      	str	r3, [r2, #64]	; 0x40
 80054d6:	4b7a      	ldr	r3, [pc, #488]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054de:	60bb      	str	r3, [r7, #8]
 80054e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054e2:	2301      	movs	r3, #1
 80054e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e6:	4b77      	ldr	r3, [pc, #476]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d118      	bne.n	8005524 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054f2:	4b74      	ldr	r3, [pc, #464]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a73      	ldr	r2, [pc, #460]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 80054f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054fe:	f7fd fae9 	bl	8002ad4 <HAL_GetTick>
 8005502:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005504:	e008      	b.n	8005518 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005506:	f7fd fae5 	bl	8002ad4 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	2b02      	cmp	r3, #2
 8005512:	d901      	bls.n	8005518 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e10c      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005518:	4b6a      	ldr	r3, [pc, #424]	; (80056c4 <HAL_RCC_OscConfig+0x474>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0f0      	beq.n	8005506 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d106      	bne.n	800553a <HAL_RCC_OscConfig+0x2ea>
 800552c:	4b64      	ldr	r3, [pc, #400]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800552e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005530:	4a63      	ldr	r2, [pc, #396]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005532:	f043 0301 	orr.w	r3, r3, #1
 8005536:	6713      	str	r3, [r2, #112]	; 0x70
 8005538:	e01c      	b.n	8005574 <HAL_RCC_OscConfig+0x324>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b05      	cmp	r3, #5
 8005540:	d10c      	bne.n	800555c <HAL_RCC_OscConfig+0x30c>
 8005542:	4b5f      	ldr	r3, [pc, #380]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005546:	4a5e      	ldr	r2, [pc, #376]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005548:	f043 0304 	orr.w	r3, r3, #4
 800554c:	6713      	str	r3, [r2, #112]	; 0x70
 800554e:	4b5c      	ldr	r3, [pc, #368]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005552:	4a5b      	ldr	r2, [pc, #364]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	6713      	str	r3, [r2, #112]	; 0x70
 800555a:	e00b      	b.n	8005574 <HAL_RCC_OscConfig+0x324>
 800555c:	4b58      	ldr	r3, [pc, #352]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800555e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005560:	4a57      	ldr	r2, [pc, #348]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005562:	f023 0301 	bic.w	r3, r3, #1
 8005566:	6713      	str	r3, [r2, #112]	; 0x70
 8005568:	4b55      	ldr	r3, [pc, #340]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800556a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556c:	4a54      	ldr	r2, [pc, #336]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800556e:	f023 0304 	bic.w	r3, r3, #4
 8005572:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d015      	beq.n	80055a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800557c:	f7fd faaa 	bl	8002ad4 <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005582:	e00a      	b.n	800559a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005584:	f7fd faa6 	bl	8002ad4 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005592:	4293      	cmp	r3, r2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e0cb      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800559a:	4b49      	ldr	r3, [pc, #292]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800559c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d0ee      	beq.n	8005584 <HAL_RCC_OscConfig+0x334>
 80055a6:	e014      	b.n	80055d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055a8:	f7fd fa94 	bl	8002ad4 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b0:	f7fd fa90 	bl	8002ad4 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e0b5      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c6:	4b3e      	ldr	r3, [pc, #248]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1ee      	bne.n	80055b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055d2:	7dfb      	ldrb	r3, [r7, #23]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d105      	bne.n	80055e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055d8:	4b39      	ldr	r3, [pc, #228]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	4a38      	ldr	r2, [pc, #224]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80a1 	beq.w	8005730 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055ee:	4b34      	ldr	r3, [pc, #208]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f003 030c 	and.w	r3, r3, #12
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d05c      	beq.n	80056b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d141      	bne.n	8005686 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005602:	4b31      	ldr	r3, [pc, #196]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005608:	f7fd fa64 	bl	8002ad4 <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005610:	f7fd fa60 	bl	8002ad4 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e087      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005622:	4b27      	ldr	r3, [pc, #156]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1f0      	bne.n	8005610 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	431a      	orrs	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	019b      	lsls	r3, r3, #6
 800563e:	431a      	orrs	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005644:	085b      	lsrs	r3, r3, #1
 8005646:	3b01      	subs	r3, #1
 8005648:	041b      	lsls	r3, r3, #16
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	061b      	lsls	r3, r3, #24
 8005652:	491b      	ldr	r1, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 8005654:	4313      	orrs	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005658:	4b1b      	ldr	r3, [pc, #108]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 800565a:	2201      	movs	r2, #1
 800565c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565e:	f7fd fa39 	bl	8002ad4 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005666:	f7fd fa35 	bl	8002ad4 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e05c      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005678:	4b11      	ldr	r3, [pc, #68]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0f0      	beq.n	8005666 <HAL_RCC_OscConfig+0x416>
 8005684:	e054      	b.n	8005730 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005686:	4b10      	ldr	r3, [pc, #64]	; (80056c8 <HAL_RCC_OscConfig+0x478>)
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568c:	f7fd fa22 	bl	8002ad4 <HAL_GetTick>
 8005690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005692:	e008      	b.n	80056a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005694:	f7fd fa1e 	bl	8002ad4 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e045      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <HAL_RCC_OscConfig+0x470>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCC_OscConfig+0x444>
 80056b2:	e03d      	b.n	8005730 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d107      	bne.n	80056cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e038      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
 80056c0:	40023800 	.word	0x40023800
 80056c4:	40007000 	.word	0x40007000
 80056c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056cc:	4b1b      	ldr	r3, [pc, #108]	; (800573c <HAL_RCC_OscConfig+0x4ec>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d028      	beq.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d121      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d11a      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80056fc:	4013      	ands	r3, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005702:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005704:	4293      	cmp	r3, r2
 8005706:	d111      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	085b      	lsrs	r3, r3, #1
 8005714:	3b01      	subs	r3, #1
 8005716:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005718:	429a      	cmp	r2, r3
 800571a:	d107      	bne.n	800572c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005726:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d001      	beq.n	8005730 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40023800 	.word	0x40023800

08005740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e0cc      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005754:	4b68      	ldr	r3, [pc, #416]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d90c      	bls.n	800577c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b65      	ldr	r3, [pc, #404]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b63      	ldr	r3, [pc, #396]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0b8      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d020      	beq.n	80057ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005794:	4b59      	ldr	r3, [pc, #356]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	4a58      	ldr	r2, [pc, #352]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 800579a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800579e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0308 	and.w	r3, r3, #8
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d005      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057ac:	4b53      	ldr	r3, [pc, #332]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	4a52      	ldr	r2, [pc, #328]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057b8:	4b50      	ldr	r3, [pc, #320]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	494d      	ldr	r1, [pc, #308]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d044      	beq.n	8005860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d107      	bne.n	80057ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057de:	4b47      	ldr	r3, [pc, #284]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d119      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e07f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d003      	beq.n	80057fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d107      	bne.n	800580e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057fe:	4b3f      	ldr	r3, [pc, #252]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e06f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800580e:	4b3b      	ldr	r3, [pc, #236]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e067      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800581e:	4b37      	ldr	r3, [pc, #220]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f023 0203 	bic.w	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	4934      	ldr	r1, [pc, #208]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 800582c:	4313      	orrs	r3, r2
 800582e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005830:	f7fd f950 	bl	8002ad4 <HAL_GetTick>
 8005834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005836:	e00a      	b.n	800584e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005838:	f7fd f94c 	bl	8002ad4 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	; 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e04f      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584e:	4b2b      	ldr	r3, [pc, #172]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 020c 	and.w	r2, r3, #12
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	429a      	cmp	r2, r3
 800585e:	d1eb      	bne.n	8005838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005860:	4b25      	ldr	r3, [pc, #148]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d20c      	bcs.n	8005888 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800586e:	4b22      	ldr	r3, [pc, #136]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	4b20      	ldr	r3, [pc, #128]	; (80058f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d001      	beq.n	8005888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e032      	b.n	80058ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	d008      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005894:	4b19      	ldr	r3, [pc, #100]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	4916      	ldr	r1, [pc, #88]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d009      	beq.n	80058c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058b2:	4b12      	ldr	r3, [pc, #72]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	490e      	ldr	r1, [pc, #56]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058c6:	f000 f821 	bl	800590c <HAL_RCC_GetSysClockFreq>
 80058ca:	4602      	mov	r2, r0
 80058cc:	4b0b      	ldr	r3, [pc, #44]	; (80058fc <HAL_RCC_ClockConfig+0x1bc>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	091b      	lsrs	r3, r3, #4
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	490a      	ldr	r1, [pc, #40]	; (8005900 <HAL_RCC_ClockConfig+0x1c0>)
 80058d8:	5ccb      	ldrb	r3, [r1, r3]
 80058da:	fa22 f303 	lsr.w	r3, r2, r3
 80058de:	4a09      	ldr	r2, [pc, #36]	; (8005904 <HAL_RCC_ClockConfig+0x1c4>)
 80058e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058e2:	4b09      	ldr	r3, [pc, #36]	; (8005908 <HAL_RCC_ClockConfig+0x1c8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fd f8b0 	bl	8002a4c <HAL_InitTick>

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	40023c00 	.word	0x40023c00
 80058fc:	40023800 	.word	0x40023800
 8005900:	08007e40 	.word	0x08007e40
 8005904:	20000000 	.word	0x20000000
 8005908:	20000070 	.word	0x20000070

0800590c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800590c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005910:	b094      	sub	sp, #80	; 0x50
 8005912:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	647b      	str	r3, [r7, #68]	; 0x44
 8005918:	2300      	movs	r3, #0
 800591a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800591c:	2300      	movs	r3, #0
 800591e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005920:	2300      	movs	r3, #0
 8005922:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005924:	4b79      	ldr	r3, [pc, #484]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f003 030c 	and.w	r3, r3, #12
 800592c:	2b08      	cmp	r3, #8
 800592e:	d00d      	beq.n	800594c <HAL_RCC_GetSysClockFreq+0x40>
 8005930:	2b08      	cmp	r3, #8
 8005932:	f200 80e1 	bhi.w	8005af8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <HAL_RCC_GetSysClockFreq+0x34>
 800593a:	2b04      	cmp	r3, #4
 800593c:	d003      	beq.n	8005946 <HAL_RCC_GetSysClockFreq+0x3a>
 800593e:	e0db      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005940:	4b73      	ldr	r3, [pc, #460]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x204>)
 8005942:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005944:	e0db      	b.n	8005afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005946:	4b73      	ldr	r3, [pc, #460]	; (8005b14 <HAL_RCC_GetSysClockFreq+0x208>)
 8005948:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800594a:	e0d8      	b.n	8005afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800594c:	4b6f      	ldr	r3, [pc, #444]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005954:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005956:	4b6d      	ldr	r3, [pc, #436]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d063      	beq.n	8005a2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005962:	4b6a      	ldr	r3, [pc, #424]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	099b      	lsrs	r3, r3, #6
 8005968:	2200      	movs	r2, #0
 800596a:	63bb      	str	r3, [r7, #56]	; 0x38
 800596c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800596e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005974:	633b      	str	r3, [r7, #48]	; 0x30
 8005976:	2300      	movs	r3, #0
 8005978:	637b      	str	r3, [r7, #52]	; 0x34
 800597a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800597e:	4622      	mov	r2, r4
 8005980:	462b      	mov	r3, r5
 8005982:	f04f 0000 	mov.w	r0, #0
 8005986:	f04f 0100 	mov.w	r1, #0
 800598a:	0159      	lsls	r1, r3, #5
 800598c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005990:	0150      	lsls	r0, r2, #5
 8005992:	4602      	mov	r2, r0
 8005994:	460b      	mov	r3, r1
 8005996:	4621      	mov	r1, r4
 8005998:	1a51      	subs	r1, r2, r1
 800599a:	6139      	str	r1, [r7, #16]
 800599c:	4629      	mov	r1, r5
 800599e:	eb63 0301 	sbc.w	r3, r3, r1
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	f04f 0200 	mov.w	r2, #0
 80059a8:	f04f 0300 	mov.w	r3, #0
 80059ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059b0:	4659      	mov	r1, fp
 80059b2:	018b      	lsls	r3, r1, #6
 80059b4:	4651      	mov	r1, sl
 80059b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059ba:	4651      	mov	r1, sl
 80059bc:	018a      	lsls	r2, r1, #6
 80059be:	4651      	mov	r1, sl
 80059c0:	ebb2 0801 	subs.w	r8, r2, r1
 80059c4:	4659      	mov	r1, fp
 80059c6:	eb63 0901 	sbc.w	r9, r3, r1
 80059ca:	f04f 0200 	mov.w	r2, #0
 80059ce:	f04f 0300 	mov.w	r3, #0
 80059d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059de:	4690      	mov	r8, r2
 80059e0:	4699      	mov	r9, r3
 80059e2:	4623      	mov	r3, r4
 80059e4:	eb18 0303 	adds.w	r3, r8, r3
 80059e8:	60bb      	str	r3, [r7, #8]
 80059ea:	462b      	mov	r3, r5
 80059ec:	eb49 0303 	adc.w	r3, r9, r3
 80059f0:	60fb      	str	r3, [r7, #12]
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80059fe:	4629      	mov	r1, r5
 8005a00:	024b      	lsls	r3, r1, #9
 8005a02:	4621      	mov	r1, r4
 8005a04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a08:	4621      	mov	r1, r4
 8005a0a:	024a      	lsls	r2, r1, #9
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a12:	2200      	movs	r2, #0
 8005a14:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a1c:	f7fa fc30 	bl	8000280 <__aeabi_uldivmod>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	4613      	mov	r3, r2
 8005a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a28:	e058      	b.n	8005adc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a2a:	4b38      	ldr	r3, [pc, #224]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	099b      	lsrs	r3, r3, #6
 8005a30:	2200      	movs	r2, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	4611      	mov	r1, r2
 8005a36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a3a:	623b      	str	r3, [r7, #32]
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a44:	4642      	mov	r2, r8
 8005a46:	464b      	mov	r3, r9
 8005a48:	f04f 0000 	mov.w	r0, #0
 8005a4c:	f04f 0100 	mov.w	r1, #0
 8005a50:	0159      	lsls	r1, r3, #5
 8005a52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a56:	0150      	lsls	r0, r2, #5
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4641      	mov	r1, r8
 8005a5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a62:	4649      	mov	r1, r9
 8005a64:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a7c:	ebb2 040a 	subs.w	r4, r2, sl
 8005a80:	eb63 050b 	sbc.w	r5, r3, fp
 8005a84:	f04f 0200 	mov.w	r2, #0
 8005a88:	f04f 0300 	mov.w	r3, #0
 8005a8c:	00eb      	lsls	r3, r5, #3
 8005a8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a92:	00e2      	lsls	r2, r4, #3
 8005a94:	4614      	mov	r4, r2
 8005a96:	461d      	mov	r5, r3
 8005a98:	4643      	mov	r3, r8
 8005a9a:	18e3      	adds	r3, r4, r3
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	464b      	mov	r3, r9
 8005aa0:	eb45 0303 	adc.w	r3, r5, r3
 8005aa4:	607b      	str	r3, [r7, #4]
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	f04f 0300 	mov.w	r3, #0
 8005aae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ab2:	4629      	mov	r1, r5
 8005ab4:	028b      	lsls	r3, r1, #10
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005abc:	4621      	mov	r1, r4
 8005abe:	028a      	lsls	r2, r1, #10
 8005ac0:	4610      	mov	r0, r2
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	61bb      	str	r3, [r7, #24]
 8005aca:	61fa      	str	r2, [r7, #28]
 8005acc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ad0:	f7fa fbd6 	bl	8000280 <__aeabi_uldivmod>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4613      	mov	r3, r2
 8005ada:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005adc:	4b0b      	ldr	r3, [pc, #44]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	0c1b      	lsrs	r3, r3, #16
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005aec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005aee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005af6:	e002      	b.n	8005afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005af8:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x204>)
 8005afa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3750      	adds	r7, #80	; 0x50
 8005b04:	46bd      	mov	sp, r7
 8005b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b0a:	bf00      	nop
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	00f42400 	.word	0x00f42400
 8005b14:	007a1200 	.word	0x007a1200

08005b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b1c:	4b03      	ldr	r3, [pc, #12]	; (8005b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	20000000 	.word	0x20000000

08005b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b34:	f7ff fff0 	bl	8005b18 <HAL_RCC_GetHCLKFreq>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	0a9b      	lsrs	r3, r3, #10
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	4903      	ldr	r1, [pc, #12]	; (8005b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b46:	5ccb      	ldrb	r3, [r1, r3]
 8005b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	40023800 	.word	0x40023800
 8005b54:	08007e50 	.word	0x08007e50

08005b58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b5c:	f7ff ffdc 	bl	8005b18 <HAL_RCC_GetHCLKFreq>
 8005b60:	4602      	mov	r2, r0
 8005b62:	4b05      	ldr	r3, [pc, #20]	; (8005b78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	0b5b      	lsrs	r3, r3, #13
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	4903      	ldr	r1, [pc, #12]	; (8005b7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b6e:	5ccb      	ldrb	r3, [r1, r3]
 8005b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	08007e50 	.word	0x08007e50

08005b80 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d105      	bne.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d038      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ba8:	4b68      	ldr	r3, [pc, #416]	; (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005bae:	f7fc ff91 	bl	8002ad4 <HAL_GetTick>
 8005bb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bb4:	e008      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005bb6:	f7fc ff8d 	bl	8002ad4 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e0bd      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bc8:	4b61      	ldr	r3, [pc, #388]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1f0      	bne.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	019b      	lsls	r3, r3, #6
 8005bde:	431a      	orrs	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	071b      	lsls	r3, r3, #28
 8005be6:	495a      	ldr	r1, [pc, #360]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005bee:	4b57      	ldr	r3, [pc, #348]	; (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005bf4:	f7fc ff6e 	bl	8002ad4 <HAL_GetTick>
 8005bf8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005bfa:	e008      	b.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005bfc:	f7fc ff6a 	bl	8002ad4 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e09a      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c0e:	4b50      	ldr	r3, [pc, #320]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0f0      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 8083 	beq.w	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c28:	2300      	movs	r3, #0
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	4b48      	ldr	r3, [pc, #288]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	4a47      	ldr	r2, [pc, #284]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c36:	6413      	str	r3, [r2, #64]	; 0x40
 8005c38:	4b45      	ldr	r3, [pc, #276]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c40:	60fb      	str	r3, [r7, #12]
 8005c42:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c44:	4b43      	ldr	r3, [pc, #268]	; (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a42      	ldr	r2, [pc, #264]	; (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c4e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c50:	f7fc ff40 	bl	8002ad4 <HAL_GetTick>
 8005c54:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c56:	e008      	b.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005c58:	f7fc ff3c 	bl	8002ad4 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d901      	bls.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e06c      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c6a:	4b3a      	ldr	r3, [pc, #232]	; (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0f0      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c76:	4b36      	ldr	r3, [pc, #216]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c7e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d02f      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d028      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c94:	4b2e      	ldr	r3, [pc, #184]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c9c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c9e:	4b2e      	ldr	r3, [pc, #184]	; (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ca4:	4b2c      	ldr	r3, [pc, #176]	; (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005caa:	4a29      	ldr	r2, [pc, #164]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005cb0:	4b27      	ldr	r3, [pc, #156]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d114      	bne.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005cbc:	f7fc ff0a 	bl	8002ad4 <HAL_GetTick>
 8005cc0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cc2:	e00a      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cc4:	f7fc ff06 	bl	8002ad4 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e034      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cda:	4b1d      	ldr	r3, [pc, #116]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0ee      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cf2:	d10d      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005cf4:	4b16      	ldr	r3, [pc, #88]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d08:	4911      	ldr	r1, [pc, #68]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	608b      	str	r3, [r1, #8]
 8005d0e:	e005      	b.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005d10:	4b0f      	ldr	r3, [pc, #60]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	4a0e      	ldr	r2, [pc, #56]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d16:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005d1a:	6093      	str	r3, [r2, #8]
 8005d1c:	4b0c      	ldr	r3, [pc, #48]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d28:	4909      	ldr	r1, [pc, #36]	; (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0308 	and.w	r3, r3, #8
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	7d1a      	ldrb	r2, [r3, #20]
 8005d3e:	4b07      	ldr	r3, [pc, #28]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005d40:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	42470068 	.word	0x42470068
 8005d50:	40023800 	.word	0x40023800
 8005d54:	40007000 	.word	0x40007000
 8005d58:	42470e40 	.word	0x42470e40
 8005d5c:	424711e0 	.word	0x424711e0

08005d60 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d140      	bne.n	8005e00 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005d7e:	4b24      	ldr	r3, [pc, #144]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d005      	beq.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d131      	bne.n	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005d94:	4b1f      	ldr	r3, [pc, #124]	; (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005d96:	617b      	str	r3, [r7, #20]
          break;
 8005d98:	e031      	b.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005d9a:	4b1d      	ldr	r3, [pc, #116]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005da2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005da6:	d109      	bne.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005da8:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005db2:	4a19      	ldr	r2, [pc, #100]	; (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db8:	613b      	str	r3, [r7, #16]
 8005dba:	e008      	b.n	8005dce <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005dbc:	4b14      	ldr	r3, [pc, #80]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005dc6:	4a15      	ldr	r2, [pc, #84]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dcc:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005dce:	4b10      	ldr	r3, [pc, #64]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dd4:	099b      	lsrs	r3, r3, #6
 8005dd6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	fb02 f303 	mul.w	r3, r2, r3
 8005de0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005de2:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005de8:	0f1b      	lsrs	r3, r3, #28
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df4:	617b      	str	r3, [r7, #20]
          break;
 8005df6:	e002      	b.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	617b      	str	r3, [r7, #20]
          break;
 8005dfc:	bf00      	nop
        }
      }
      break;
 8005dfe:	bf00      	nop
    }
  }
  return frequency;
 8005e00:	697b      	ldr	r3, [r7, #20]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40023800 	.word	0x40023800
 8005e14:	00bb8000 	.word	0x00bb8000
 8005e18:	007a1200 	.word	0x007a1200
 8005e1c:	00f42400 	.word	0x00f42400

08005e20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e07b      	b.n	8005f2a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d108      	bne.n	8005e4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e42:	d009      	beq.n	8005e58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	61da      	str	r2, [r3, #28]
 8005e4a:	e005      	b.n	8005e58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fb fddc 	bl	8001a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ea0:	431a      	orrs	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	431a      	orrs	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ec8:	431a      	orrs	r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69db      	ldr	r3, [r3, #28]
 8005ece:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ed2:	431a      	orrs	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a1b      	ldr	r3, [r3, #32]
 8005ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005edc:	ea42 0103 	orr.w	r1, r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	0c1b      	lsrs	r3, r3, #16
 8005ef6:	f003 0104 	and.w	r1, r3, #4
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	f003 0210 	and.w	r2, r3, #16
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69da      	ldr	r2, [r3, #28]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b082      	sub	sp, #8
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e03f      	b.n	8005fc4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d106      	bne.n	8005f5e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7fb fe7f 	bl	8001c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2224      	movs	r2, #36	; 0x24
 8005f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f74:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 fdde 	bl	8006b38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f8a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695a      	ldr	r2, [r3, #20]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f9a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005faa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08a      	sub	sp, #40	; 0x28
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b20      	cmp	r3, #32
 8005fea:	d17c      	bne.n	80060e6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d002      	beq.n	8005ff8 <HAL_UART_Transmit+0x2c>
 8005ff2:	88fb      	ldrh	r3, [r7, #6]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e075      	b.n	80060e8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006002:	2b01      	cmp	r3, #1
 8006004:	d101      	bne.n	800600a <HAL_UART_Transmit+0x3e>
 8006006:	2302      	movs	r3, #2
 8006008:	e06e      	b.n	80060e8 <HAL_UART_Transmit+0x11c>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2221      	movs	r2, #33	; 0x21
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006020:	f7fc fd58 	bl	8002ad4 <HAL_GetTick>
 8006024:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	88fa      	ldrh	r2, [r7, #6]
 800602a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	88fa      	ldrh	r2, [r7, #6]
 8006030:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800603a:	d108      	bne.n	800604e <HAL_UART_Transmit+0x82>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006044:	2300      	movs	r3, #0
 8006046:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	61bb      	str	r3, [r7, #24]
 800604c:	e003      	b.n	8006056 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006052:	2300      	movs	r3, #0
 8006054:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800605e:	e02a      	b.n	80060b6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	2200      	movs	r2, #0
 8006068:	2180      	movs	r1, #128	; 0x80
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 fb1e 	bl	80066ac <UART_WaitOnFlagUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e036      	b.n	80060e8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10b      	bne.n	8006098 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	461a      	mov	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800608e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	3302      	adds	r3, #2
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	e007      	b.n	80060a8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	781a      	ldrb	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	3301      	adds	r3, #1
 80060a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1cf      	bne.n	8006060 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2200      	movs	r2, #0
 80060c8:	2140      	movs	r1, #64	; 0x40
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 faee 	bl	80066ac <UART_WaitOnFlagUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e006      	b.n	80060e8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2220      	movs	r2, #32
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	e000      	b.n	80060e8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
  }
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3720      	adds	r7, #32
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b20      	cmp	r3, #32
 8006108:	d11d      	bne.n	8006146 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <HAL_UART_Receive_IT+0x26>
 8006110:	88fb      	ldrh	r3, [r7, #6]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d101      	bne.n	800611a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e016      	b.n	8006148 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006120:	2b01      	cmp	r3, #1
 8006122:	d101      	bne.n	8006128 <HAL_UART_Receive_IT+0x38>
 8006124:	2302      	movs	r3, #2
 8006126:	e00f      	b.n	8006148 <HAL_UART_Receive_IT+0x58>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006136:	88fb      	ldrh	r3, [r7, #6]
 8006138:	461a      	mov	r2, r3
 800613a:	68b9      	ldr	r1, [r7, #8]
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	f000 fb23 	bl	8006788 <UART_Start_Receive_IT>
 8006142:	4603      	mov	r3, r0
 8006144:	e000      	b.n	8006148 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006146:	2302      	movs	r3, #2
  }
}
 8006148:	4618      	mov	r0, r3
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b0ba      	sub	sp, #232	; 0xe8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006176:	2300      	movs	r3, #0
 8006178:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800617c:	2300      	movs	r3, #0
 800617e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800618e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006192:	2b00      	cmp	r3, #0
 8006194:	d10f      	bne.n	80061b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800619a:	f003 0320 	and.w	r3, r3, #32
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d009      	beq.n	80061b6 <HAL_UART_IRQHandler+0x66>
 80061a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 fc07 	bl	80069c2 <UART_Receive_IT>
      return;
 80061b4:	e256      	b.n	8006664 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 80de 	beq.w	800637c <HAL_UART_IRQHandler+0x22c>
 80061c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d106      	bne.n	80061da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061d0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 80d1 	beq.w	800637c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00b      	beq.n	80061fe <HAL_UART_IRQHandler+0xae>
 80061e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f6:	f043 0201 	orr.w	r2, r3, #1
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00b      	beq.n	8006222 <HAL_UART_IRQHandler+0xd2>
 800620a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b00      	cmp	r3, #0
 8006214:	d005      	beq.n	8006222 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621a:	f043 0202 	orr.w	r2, r3, #2
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00b      	beq.n	8006246 <HAL_UART_IRQHandler+0xf6>
 800622e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d005      	beq.n	8006246 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623e:	f043 0204 	orr.w	r2, r3, #4
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800624a:	f003 0308 	and.w	r3, r3, #8
 800624e:	2b00      	cmp	r3, #0
 8006250:	d011      	beq.n	8006276 <HAL_UART_IRQHandler+0x126>
 8006252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006256:	f003 0320 	and.w	r3, r3, #32
 800625a:	2b00      	cmp	r3, #0
 800625c:	d105      	bne.n	800626a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800625e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d005      	beq.n	8006276 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626e:	f043 0208 	orr.w	r2, r3, #8
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 81ed 	beq.w	800665a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <HAL_UART_IRQHandler+0x14e>
 800628c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006290:	f003 0320 	and.w	r3, r3, #32
 8006294:	2b00      	cmp	r3, #0
 8006296:	d002      	beq.n	800629e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fb92 	bl	80069c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a8:	2b40      	cmp	r3, #64	; 0x40
 80062aa:	bf0c      	ite	eq
 80062ac:	2301      	moveq	r3, #1
 80062ae:	2300      	movne	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ba:	f003 0308 	and.w	r3, r3, #8
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d103      	bne.n	80062ca <HAL_UART_IRQHandler+0x17a>
 80062c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d04f      	beq.n	800636a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fa9a 	bl	8006804 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	695b      	ldr	r3, [r3, #20]
 80062d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062da:	2b40      	cmp	r3, #64	; 0x40
 80062dc:	d141      	bne.n	8006362 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	3314      	adds	r3, #20
 80062e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80062f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	3314      	adds	r3, #20
 8006306:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800630a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800630e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006312:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006316:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1d9      	bne.n	80062de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632e:	2b00      	cmp	r3, #0
 8006330:	d013      	beq.n	800635a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006336:	4a7d      	ldr	r2, [pc, #500]	; (800652c <HAL_UART_IRQHandler+0x3dc>)
 8006338:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633e:	4618      	mov	r0, r3
 8006340:	f7fc fd79 	bl	8002e36 <HAL_DMA_Abort_IT>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d016      	beq.n	8006378 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006354:	4610      	mov	r0, r2
 8006356:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006358:	e00e      	b.n	8006378 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f990 	bl	8006680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006360:	e00a      	b.n	8006378 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f98c 	bl	8006680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006368:	e006      	b.n	8006378 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 f988 	bl	8006680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006376:	e170      	b.n	800665a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006378:	bf00      	nop
    return;
 800637a:	e16e      	b.n	800665a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006380:	2b01      	cmp	r3, #1
 8006382:	f040 814a 	bne.w	800661a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800638a:	f003 0310 	and.w	r3, r3, #16
 800638e:	2b00      	cmp	r3, #0
 8006390:	f000 8143 	beq.w	800661a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006398:	f003 0310 	and.w	r3, r3, #16
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 813c 	beq.w	800661a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063a2:	2300      	movs	r3, #0
 80063a4:	60bb      	str	r3, [r7, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	60bb      	str	r3, [r7, #8]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	60bb      	str	r3, [r7, #8]
 80063b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c2:	2b40      	cmp	r3, #64	; 0x40
 80063c4:	f040 80b4 	bne.w	8006530 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 8140 	beq.w	800665e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063e6:	429a      	cmp	r2, r3
 80063e8:	f080 8139 	bcs.w	800665e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063f2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063fe:	f000 8088 	beq.w	8006512 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	330c      	adds	r3, #12
 8006408:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006418:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800641c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006420:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	330c      	adds	r3, #12
 800642a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800642e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006432:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006436:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800643a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006446:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1d9      	bne.n	8006402 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3314      	adds	r3, #20
 8006454:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006458:	e853 3f00 	ldrex	r3, [r3]
 800645c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800645e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006460:	f023 0301 	bic.w	r3, r3, #1
 8006464:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	3314      	adds	r3, #20
 800646e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006472:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006476:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006478:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800647a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800647e:	e841 2300 	strex	r3, r2, [r1]
 8006482:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006484:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1e1      	bne.n	800644e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3314      	adds	r3, #20
 8006490:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006494:	e853 3f00 	ldrex	r3, [r3]
 8006498:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800649a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800649c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	3314      	adds	r3, #20
 80064aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1e3      	bne.n	800648a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	330c      	adds	r3, #12
 80064d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064da:	e853 3f00 	ldrex	r3, [r3]
 80064de:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80064e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064e2:	f023 0310 	bic.w	r3, r3, #16
 80064e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	330c      	adds	r3, #12
 80064f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80064f4:	65ba      	str	r2, [r7, #88]	; 0x58
 80064f6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80064fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80064fc:	e841 2300 	strex	r3, r2, [r1]
 8006500:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006502:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1e3      	bne.n	80064d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650c:	4618      	mov	r0, r3
 800650e:	f7fc fc22 	bl	8002d56 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800651a:	b29b      	uxth	r3, r3
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	b29b      	uxth	r3, r3
 8006520:	4619      	mov	r1, r3
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f8b6 	bl	8006694 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006528:	e099      	b.n	800665e <HAL_UART_IRQHandler+0x50e>
 800652a:	bf00      	nop
 800652c:	080068cb 	.word	0x080068cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006538:	b29b      	uxth	r3, r3
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006544:	b29b      	uxth	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	f000 808b 	beq.w	8006662 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800654c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 8086 	beq.w	8006662 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	330c      	adds	r3, #12
 800655c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006560:	e853 3f00 	ldrex	r3, [r3]
 8006564:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006568:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800656c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	330c      	adds	r3, #12
 8006576:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800657a:	647a      	str	r2, [r7, #68]	; 0x44
 800657c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006580:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e3      	bne.n	8006556 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	3314      	adds	r3, #20
 8006594:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	e853 3f00 	ldrex	r3, [r3]
 800659c:	623b      	str	r3, [r7, #32]
   return(result);
 800659e:	6a3b      	ldr	r3, [r7, #32]
 80065a0:	f023 0301 	bic.w	r3, r3, #1
 80065a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	3314      	adds	r3, #20
 80065ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065b2:	633a      	str	r2, [r7, #48]	; 0x30
 80065b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e3      	bne.n	800658e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	330c      	adds	r3, #12
 80065da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	e853 3f00 	ldrex	r3, [r3]
 80065e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f023 0310 	bic.w	r3, r3, #16
 80065ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	330c      	adds	r3, #12
 80065f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80065f8:	61fa      	str	r2, [r7, #28]
 80065fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fc:	69b9      	ldr	r1, [r7, #24]
 80065fe:	69fa      	ldr	r2, [r7, #28]
 8006600:	e841 2300 	strex	r3, r2, [r1]
 8006604:	617b      	str	r3, [r7, #20]
   return(result);
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1e3      	bne.n	80065d4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800660c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006610:	4619      	mov	r1, r3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f83e 	bl	8006694 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006618:	e023      	b.n	8006662 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800661a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800661e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006622:	2b00      	cmp	r3, #0
 8006624:	d009      	beq.n	800663a <HAL_UART_IRQHandler+0x4ea>
 8006626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800662a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f95d 	bl	80068f2 <UART_Transmit_IT>
    return;
 8006638:	e014      	b.n	8006664 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800663a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800663e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00e      	beq.n	8006664 <HAL_UART_IRQHandler+0x514>
 8006646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800664a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	d008      	beq.n	8006664 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f99d 	bl	8006992 <UART_EndTransmit_IT>
    return;
 8006658:	e004      	b.n	8006664 <HAL_UART_IRQHandler+0x514>
    return;
 800665a:	bf00      	nop
 800665c:	e002      	b.n	8006664 <HAL_UART_IRQHandler+0x514>
      return;
 800665e:	bf00      	nop
 8006660:	e000      	b.n	8006664 <HAL_UART_IRQHandler+0x514>
      return;
 8006662:	bf00      	nop
  }
}
 8006664:	37e8      	adds	r7, #232	; 0xe8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop

0800666c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	460b      	mov	r3, r1
 800669e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b090      	sub	sp, #64	; 0x40
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	4613      	mov	r3, r2
 80066ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066bc:	e050      	b.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066c4:	d04c      	beq.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d007      	beq.n	80066dc <UART_WaitOnFlagUntilTimeout+0x30>
 80066cc:	f7fc fa02 	bl	8002ad4 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066d8:	429a      	cmp	r2, r3
 80066da:	d241      	bcs.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	330c      	adds	r3, #12
 80066e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	330c      	adds	r3, #12
 80066fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80066fc:	637a      	str	r2, [r7, #52]	; 0x34
 80066fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006702:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800670a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e5      	bne.n	80066dc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	3314      	adds	r3, #20
 8006716:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	613b      	str	r3, [r7, #16]
   return(result);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f023 0301 	bic.w	r3, r3, #1
 8006726:	63bb      	str	r3, [r7, #56]	; 0x38
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	3314      	adds	r3, #20
 800672e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006730:	623a      	str	r2, [r7, #32]
 8006732:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006734:	69f9      	ldr	r1, [r7, #28]
 8006736:	6a3a      	ldr	r2, [r7, #32]
 8006738:	e841 2300 	strex	r3, r2, [r1]
 800673c:	61bb      	str	r3, [r7, #24]
   return(result);
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1e5      	bne.n	8006710 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2220      	movs	r2, #32
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e00f      	b.n	8006780 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	4013      	ands	r3, r2
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	429a      	cmp	r2, r3
 800676e:	bf0c      	ite	eq
 8006770:	2301      	moveq	r3, #1
 8006772:	2300      	movne	r3, #0
 8006774:	b2db      	uxtb	r3, r3
 8006776:	461a      	mov	r2, r3
 8006778:	79fb      	ldrb	r3, [r7, #7]
 800677a:	429a      	cmp	r2, r3
 800677c:	d09f      	beq.n	80066be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3740      	adds	r7, #64	; 0x40
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	4613      	mov	r3, r2
 8006794:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	88fa      	ldrh	r2, [r7, #6]
 80067a0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	88fa      	ldrh	r2, [r7, #6]
 80067a6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2222      	movs	r2, #34	; 0x22
 80067b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d007      	beq.n	80067d6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067d4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	695a      	ldr	r2, [r3, #20]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0201 	orr.w	r2, r2, #1
 80067e4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f042 0220 	orr.w	r2, r2, #32
 80067f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006804:	b480      	push	{r7}
 8006806:	b095      	sub	sp, #84	; 0x54
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	330c      	adds	r3, #12
 8006812:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006816:	e853 3f00 	ldrex	r3, [r3]
 800681a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800681c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006822:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	330c      	adds	r3, #12
 800682a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800682c:	643a      	str	r2, [r7, #64]	; 0x40
 800682e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006830:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006832:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006834:	e841 2300 	strex	r3, r2, [r1]
 8006838:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800683a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1e5      	bne.n	800680c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	3314      	adds	r3, #20
 8006846:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	e853 3f00 	ldrex	r3, [r3]
 800684e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	f023 0301 	bic.w	r3, r3, #1
 8006856:	64bb      	str	r3, [r7, #72]	; 0x48
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3314      	adds	r3, #20
 800685e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006860:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006862:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006868:	e841 2300 	strex	r3, r2, [r1]
 800686c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1e5      	bne.n	8006840 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006878:	2b01      	cmp	r3, #1
 800687a:	d119      	bne.n	80068b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	330c      	adds	r3, #12
 8006882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	e853 3f00 	ldrex	r3, [r3]
 800688a:	60bb      	str	r3, [r7, #8]
   return(result);
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	f023 0310 	bic.w	r3, r3, #16
 8006892:	647b      	str	r3, [r7, #68]	; 0x44
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	330c      	adds	r3, #12
 800689a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800689c:	61ba      	str	r2, [r7, #24]
 800689e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a0:	6979      	ldr	r1, [r7, #20]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	e841 2300 	strex	r3, r2, [r1]
 80068a8:	613b      	str	r3, [r7, #16]
   return(result);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1e5      	bne.n	800687c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2220      	movs	r2, #32
 80068b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80068be:	bf00      	nop
 80068c0:	3754      	adds	r7, #84	; 0x54
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b084      	sub	sp, #16
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f7ff fecb 	bl	8006680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068ea:	bf00      	nop
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b085      	sub	sp, #20
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b21      	cmp	r3, #33	; 0x21
 8006904:	d13e      	bne.n	8006984 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800690e:	d114      	bne.n	800693a <UART_Transmit_IT+0x48>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d110      	bne.n	800693a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	881b      	ldrh	r3, [r3, #0]
 8006922:	461a      	mov	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800692c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	1c9a      	adds	r2, r3, #2
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	621a      	str	r2, [r3, #32]
 8006938:	e008      	b.n	800694c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	1c59      	adds	r1, r3, #1
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	6211      	str	r1, [r2, #32]
 8006944:	781a      	ldrb	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006950:	b29b      	uxth	r3, r3
 8006952:	3b01      	subs	r3, #1
 8006954:	b29b      	uxth	r3, r3
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	4619      	mov	r1, r3
 800695a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10f      	bne.n	8006980 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68da      	ldr	r2, [r3, #12]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800696e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800697e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006980:	2300      	movs	r3, #0
 8006982:	e000      	b.n	8006986 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006984:	2302      	movs	r3, #2
  }
}
 8006986:	4618      	mov	r0, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006992:	b580      	push	{r7, lr}
 8006994:	b082      	sub	sp, #8
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68da      	ldr	r2, [r3, #12]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2220      	movs	r2, #32
 80069ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7ff fe5a 	bl	800666c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b08c      	sub	sp, #48	; 0x30
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b22      	cmp	r3, #34	; 0x22
 80069d4:	f040 80ab 	bne.w	8006b2e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e0:	d117      	bne.n	8006a12 <UART_Receive_IT+0x50>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d113      	bne.n	8006a12 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80069ea:	2300      	movs	r3, #0
 80069ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a0a:	1c9a      	adds	r2, r3, #2
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	629a      	str	r2, [r3, #40]	; 0x28
 8006a10:	e026      	b.n	8006a60 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a16:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a24:	d007      	beq.n	8006a36 <UART_Receive_IT+0x74>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10a      	bne.n	8006a44 <UART_Receive_IT+0x82>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d106      	bne.n	8006a44 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a40:	701a      	strb	r2, [r3, #0]
 8006a42:	e008      	b.n	8006a56 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a50:	b2da      	uxtb	r2, r3
 8006a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a54:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5a:	1c5a      	adds	r2, r3, #1
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	3b01      	subs	r3, #1
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d15a      	bne.n	8006b2a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68da      	ldr	r2, [r3, #12]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0220 	bic.w	r2, r2, #32
 8006a82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68da      	ldr	r2, [r3, #12]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695a      	ldr	r2, [r3, #20]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0201 	bic.w	r2, r2, #1
 8006aa2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d135      	bne.n	8006b20 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	330c      	adds	r3, #12
 8006ac0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	e853 3f00 	ldrex	r3, [r3]
 8006ac8:	613b      	str	r3, [r7, #16]
   return(result);
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f023 0310 	bic.w	r3, r3, #16
 8006ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	330c      	adds	r3, #12
 8006ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ada:	623a      	str	r2, [r7, #32]
 8006adc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ade:	69f9      	ldr	r1, [r7, #28]
 8006ae0:	6a3a      	ldr	r2, [r7, #32]
 8006ae2:	e841 2300 	strex	r3, r2, [r1]
 8006ae6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1e5      	bne.n	8006aba <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0310 	and.w	r3, r3, #16
 8006af8:	2b10      	cmp	r3, #16
 8006afa:	d10a      	bne.n	8006b12 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006afc:	2300      	movs	r3, #0
 8006afe:	60fb      	str	r3, [r7, #12]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	60fb      	str	r3, [r7, #12]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b16:	4619      	mov	r1, r3
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7ff fdbb 	bl	8006694 <HAL_UARTEx_RxEventCallback>
 8006b1e:	e002      	b.n	8006b26 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7fa fdf9 	bl	8001718 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b26:	2300      	movs	r3, #0
 8006b28:	e002      	b.n	8006b30 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	e000      	b.n	8006b30 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006b2e:	2302      	movs	r3, #2
  }
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3730      	adds	r7, #48	; 0x30
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b3c:	b0c0      	sub	sp, #256	; 0x100
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b54:	68d9      	ldr	r1, [r3, #12]
 8006b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	ea40 0301 	orr.w	r3, r0, r1
 8006b60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	431a      	orrs	r2, r3
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	431a      	orrs	r2, r3
 8006b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b90:	f021 010c 	bic.w	r1, r1, #12
 8006b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b9e:	430b      	orrs	r3, r1
 8006ba0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695b      	ldr	r3, [r3, #20]
 8006baa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb2:	6999      	ldr	r1, [r3, #24]
 8006bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	ea40 0301 	orr.w	r3, r0, r1
 8006bbe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	4b8f      	ldr	r3, [pc, #572]	; (8006e04 <UART_SetConfig+0x2cc>)
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d005      	beq.n	8006bd8 <UART_SetConfig+0xa0>
 8006bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	4b8d      	ldr	r3, [pc, #564]	; (8006e08 <UART_SetConfig+0x2d0>)
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d104      	bne.n	8006be2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006bd8:	f7fe ffbe 	bl	8005b58 <HAL_RCC_GetPCLK2Freq>
 8006bdc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006be0:	e003      	b.n	8006bea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006be2:	f7fe ffa5 	bl	8005b30 <HAL_RCC_GetPCLK1Freq>
 8006be6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bf4:	f040 810c 	bne.w	8006e10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006bf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c02:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006c06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006c0a:	4622      	mov	r2, r4
 8006c0c:	462b      	mov	r3, r5
 8006c0e:	1891      	adds	r1, r2, r2
 8006c10:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c12:	415b      	adcs	r3, r3
 8006c14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	eb12 0801 	adds.w	r8, r2, r1
 8006c20:	4629      	mov	r1, r5
 8006c22:	eb43 0901 	adc.w	r9, r3, r1
 8006c26:	f04f 0200 	mov.w	r2, #0
 8006c2a:	f04f 0300 	mov.w	r3, #0
 8006c2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c3a:	4690      	mov	r8, r2
 8006c3c:	4699      	mov	r9, r3
 8006c3e:	4623      	mov	r3, r4
 8006c40:	eb18 0303 	adds.w	r3, r8, r3
 8006c44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006c48:	462b      	mov	r3, r5
 8006c4a:	eb49 0303 	adc.w	r3, r9, r3
 8006c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006c5e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006c62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006c66:	460b      	mov	r3, r1
 8006c68:	18db      	adds	r3, r3, r3
 8006c6a:	653b      	str	r3, [r7, #80]	; 0x50
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	eb42 0303 	adc.w	r3, r2, r3
 8006c72:	657b      	str	r3, [r7, #84]	; 0x54
 8006c74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c7c:	f7f9 fb00 	bl	8000280 <__aeabi_uldivmod>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4b61      	ldr	r3, [pc, #388]	; (8006e0c <UART_SetConfig+0x2d4>)
 8006c86:	fba3 2302 	umull	r2, r3, r3, r2
 8006c8a:	095b      	lsrs	r3, r3, #5
 8006c8c:	011c      	lsls	r4, r3, #4
 8006c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c98:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006c9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006ca0:	4642      	mov	r2, r8
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	1891      	adds	r1, r2, r2
 8006ca6:	64b9      	str	r1, [r7, #72]	; 0x48
 8006ca8:	415b      	adcs	r3, r3
 8006caa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006cb0:	4641      	mov	r1, r8
 8006cb2:	eb12 0a01 	adds.w	sl, r2, r1
 8006cb6:	4649      	mov	r1, r9
 8006cb8:	eb43 0b01 	adc.w	fp, r3, r1
 8006cbc:	f04f 0200 	mov.w	r2, #0
 8006cc0:	f04f 0300 	mov.w	r3, #0
 8006cc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006cc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ccc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cd0:	4692      	mov	sl, r2
 8006cd2:	469b      	mov	fp, r3
 8006cd4:	4643      	mov	r3, r8
 8006cd6:	eb1a 0303 	adds.w	r3, sl, r3
 8006cda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006cde:	464b      	mov	r3, r9
 8006ce0:	eb4b 0303 	adc.w	r3, fp, r3
 8006ce4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cf4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006cf8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	18db      	adds	r3, r3, r3
 8006d00:	643b      	str	r3, [r7, #64]	; 0x40
 8006d02:	4613      	mov	r3, r2
 8006d04:	eb42 0303 	adc.w	r3, r2, r3
 8006d08:	647b      	str	r3, [r7, #68]	; 0x44
 8006d0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006d12:	f7f9 fab5 	bl	8000280 <__aeabi_uldivmod>
 8006d16:	4602      	mov	r2, r0
 8006d18:	460b      	mov	r3, r1
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	4b3b      	ldr	r3, [pc, #236]	; (8006e0c <UART_SetConfig+0x2d4>)
 8006d1e:	fba3 2301 	umull	r2, r3, r3, r1
 8006d22:	095b      	lsrs	r3, r3, #5
 8006d24:	2264      	movs	r2, #100	; 0x64
 8006d26:	fb02 f303 	mul.w	r3, r2, r3
 8006d2a:	1acb      	subs	r3, r1, r3
 8006d2c:	00db      	lsls	r3, r3, #3
 8006d2e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006d32:	4b36      	ldr	r3, [pc, #216]	; (8006e0c <UART_SetConfig+0x2d4>)
 8006d34:	fba3 2302 	umull	r2, r3, r3, r2
 8006d38:	095b      	lsrs	r3, r3, #5
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d40:	441c      	add	r4, r3
 8006d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d4c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006d50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006d54:	4642      	mov	r2, r8
 8006d56:	464b      	mov	r3, r9
 8006d58:	1891      	adds	r1, r2, r2
 8006d5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d5c:	415b      	adcs	r3, r3
 8006d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d64:	4641      	mov	r1, r8
 8006d66:	1851      	adds	r1, r2, r1
 8006d68:	6339      	str	r1, [r7, #48]	; 0x30
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	414b      	adcs	r3, r1
 8006d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8006d70:	f04f 0200 	mov.w	r2, #0
 8006d74:	f04f 0300 	mov.w	r3, #0
 8006d78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d7c:	4659      	mov	r1, fp
 8006d7e:	00cb      	lsls	r3, r1, #3
 8006d80:	4651      	mov	r1, sl
 8006d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d86:	4651      	mov	r1, sl
 8006d88:	00ca      	lsls	r2, r1, #3
 8006d8a:	4610      	mov	r0, r2
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	4603      	mov	r3, r0
 8006d90:	4642      	mov	r2, r8
 8006d92:	189b      	adds	r3, r3, r2
 8006d94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d98:	464b      	mov	r3, r9
 8006d9a:	460a      	mov	r2, r1
 8006d9c:	eb42 0303 	adc.w	r3, r2, r3
 8006da0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006db0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006db4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006db8:	460b      	mov	r3, r1
 8006dba:	18db      	adds	r3, r3, r3
 8006dbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	eb42 0303 	adc.w	r3, r2, r3
 8006dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006dca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006dce:	f7f9 fa57 	bl	8000280 <__aeabi_uldivmod>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	; (8006e0c <UART_SetConfig+0x2d4>)
 8006dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006ddc:	095b      	lsrs	r3, r3, #5
 8006dde:	2164      	movs	r1, #100	; 0x64
 8006de0:	fb01 f303 	mul.w	r3, r1, r3
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	3332      	adds	r3, #50	; 0x32
 8006dea:	4a08      	ldr	r2, [pc, #32]	; (8006e0c <UART_SetConfig+0x2d4>)
 8006dec:	fba2 2303 	umull	r2, r3, r2, r3
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	f003 0207 	and.w	r2, r3, #7
 8006df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4422      	add	r2, r4
 8006dfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e00:	e105      	b.n	800700e <UART_SetConfig+0x4d6>
 8006e02:	bf00      	nop
 8006e04:	40011000 	.word	0x40011000
 8006e08:	40011400 	.word	0x40011400
 8006e0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e14:	2200      	movs	r2, #0
 8006e16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e1a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006e22:	4642      	mov	r2, r8
 8006e24:	464b      	mov	r3, r9
 8006e26:	1891      	adds	r1, r2, r2
 8006e28:	6239      	str	r1, [r7, #32]
 8006e2a:	415b      	adcs	r3, r3
 8006e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e32:	4641      	mov	r1, r8
 8006e34:	1854      	adds	r4, r2, r1
 8006e36:	4649      	mov	r1, r9
 8006e38:	eb43 0501 	adc.w	r5, r3, r1
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	00eb      	lsls	r3, r5, #3
 8006e46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e4a:	00e2      	lsls	r2, r4, #3
 8006e4c:	4614      	mov	r4, r2
 8006e4e:	461d      	mov	r5, r3
 8006e50:	4643      	mov	r3, r8
 8006e52:	18e3      	adds	r3, r4, r3
 8006e54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006e58:	464b      	mov	r3, r9
 8006e5a:	eb45 0303 	adc.w	r3, r5, r3
 8006e5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e72:	f04f 0200 	mov.w	r2, #0
 8006e76:	f04f 0300 	mov.w	r3, #0
 8006e7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e7e:	4629      	mov	r1, r5
 8006e80:	008b      	lsls	r3, r1, #2
 8006e82:	4621      	mov	r1, r4
 8006e84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e88:	4621      	mov	r1, r4
 8006e8a:	008a      	lsls	r2, r1, #2
 8006e8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e90:	f7f9 f9f6 	bl	8000280 <__aeabi_uldivmod>
 8006e94:	4602      	mov	r2, r0
 8006e96:	460b      	mov	r3, r1
 8006e98:	4b60      	ldr	r3, [pc, #384]	; (800701c <UART_SetConfig+0x4e4>)
 8006e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e9e:	095b      	lsrs	r3, r3, #5
 8006ea0:	011c      	lsls	r4, r3, #4
 8006ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006eac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006eb0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	1891      	adds	r1, r2, r2
 8006eba:	61b9      	str	r1, [r7, #24]
 8006ebc:	415b      	adcs	r3, r3
 8006ebe:	61fb      	str	r3, [r7, #28]
 8006ec0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	1851      	adds	r1, r2, r1
 8006ec8:	6139      	str	r1, [r7, #16]
 8006eca:	4649      	mov	r1, r9
 8006ecc:	414b      	adcs	r3, r1
 8006ece:	617b      	str	r3, [r7, #20]
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	f04f 0300 	mov.w	r3, #0
 8006ed8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006edc:	4659      	mov	r1, fp
 8006ede:	00cb      	lsls	r3, r1, #3
 8006ee0:	4651      	mov	r1, sl
 8006ee2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ee6:	4651      	mov	r1, sl
 8006ee8:	00ca      	lsls	r2, r1, #3
 8006eea:	4610      	mov	r0, r2
 8006eec:	4619      	mov	r1, r3
 8006eee:	4603      	mov	r3, r0
 8006ef0:	4642      	mov	r2, r8
 8006ef2:	189b      	adds	r3, r3, r2
 8006ef4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ef8:	464b      	mov	r3, r9
 8006efa:	460a      	mov	r2, r1
 8006efc:	eb42 0303 	adc.w	r3, r2, r3
 8006f00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f0e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006f10:	f04f 0200 	mov.w	r2, #0
 8006f14:	f04f 0300 	mov.w	r3, #0
 8006f18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006f1c:	4649      	mov	r1, r9
 8006f1e:	008b      	lsls	r3, r1, #2
 8006f20:	4641      	mov	r1, r8
 8006f22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f26:	4641      	mov	r1, r8
 8006f28:	008a      	lsls	r2, r1, #2
 8006f2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006f2e:	f7f9 f9a7 	bl	8000280 <__aeabi_uldivmod>
 8006f32:	4602      	mov	r2, r0
 8006f34:	460b      	mov	r3, r1
 8006f36:	4b39      	ldr	r3, [pc, #228]	; (800701c <UART_SetConfig+0x4e4>)
 8006f38:	fba3 1302 	umull	r1, r3, r3, r2
 8006f3c:	095b      	lsrs	r3, r3, #5
 8006f3e:	2164      	movs	r1, #100	; 0x64
 8006f40:	fb01 f303 	mul.w	r3, r1, r3
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	011b      	lsls	r3, r3, #4
 8006f48:	3332      	adds	r3, #50	; 0x32
 8006f4a:	4a34      	ldr	r2, [pc, #208]	; (800701c <UART_SetConfig+0x4e4>)
 8006f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f50:	095b      	lsrs	r3, r3, #5
 8006f52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f56:	441c      	add	r4, r3
 8006f58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	673b      	str	r3, [r7, #112]	; 0x70
 8006f60:	677a      	str	r2, [r7, #116]	; 0x74
 8006f62:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006f66:	4642      	mov	r2, r8
 8006f68:	464b      	mov	r3, r9
 8006f6a:	1891      	adds	r1, r2, r2
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	415b      	adcs	r3, r3
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f76:	4641      	mov	r1, r8
 8006f78:	1851      	adds	r1, r2, r1
 8006f7a:	6039      	str	r1, [r7, #0]
 8006f7c:	4649      	mov	r1, r9
 8006f7e:	414b      	adcs	r3, r1
 8006f80:	607b      	str	r3, [r7, #4]
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f8e:	4659      	mov	r1, fp
 8006f90:	00cb      	lsls	r3, r1, #3
 8006f92:	4651      	mov	r1, sl
 8006f94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f98:	4651      	mov	r1, sl
 8006f9a:	00ca      	lsls	r2, r1, #3
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	4642      	mov	r2, r8
 8006fa4:	189b      	adds	r3, r3, r2
 8006fa6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006fa8:	464b      	mov	r3, r9
 8006faa:	460a      	mov	r2, r1
 8006fac:	eb42 0303 	adc.w	r3, r2, r3
 8006fb0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	663b      	str	r3, [r7, #96]	; 0x60
 8006fbc:	667a      	str	r2, [r7, #100]	; 0x64
 8006fbe:	f04f 0200 	mov.w	r2, #0
 8006fc2:	f04f 0300 	mov.w	r3, #0
 8006fc6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006fca:	4649      	mov	r1, r9
 8006fcc:	008b      	lsls	r3, r1, #2
 8006fce:	4641      	mov	r1, r8
 8006fd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	008a      	lsls	r2, r1, #2
 8006fd8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006fdc:	f7f9 f950 	bl	8000280 <__aeabi_uldivmod>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	4b0d      	ldr	r3, [pc, #52]	; (800701c <UART_SetConfig+0x4e4>)
 8006fe6:	fba3 1302 	umull	r1, r3, r3, r2
 8006fea:	095b      	lsrs	r3, r3, #5
 8006fec:	2164      	movs	r1, #100	; 0x64
 8006fee:	fb01 f303 	mul.w	r3, r1, r3
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	011b      	lsls	r3, r3, #4
 8006ff6:	3332      	adds	r3, #50	; 0x32
 8006ff8:	4a08      	ldr	r2, [pc, #32]	; (800701c <UART_SetConfig+0x4e4>)
 8006ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8006ffe:	095b      	lsrs	r3, r3, #5
 8007000:	f003 020f 	and.w	r2, r3, #15
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4422      	add	r2, r4
 800700c:	609a      	str	r2, [r3, #8]
}
 800700e:	bf00      	nop
 8007010:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007014:	46bd      	mov	sp, r7
 8007016:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800701a:	bf00      	nop
 800701c:	51eb851f 	.word	0x51eb851f

08007020 <atoi>:
 8007020:	220a      	movs	r2, #10
 8007022:	2100      	movs	r1, #0
 8007024:	f000 b8d4 	b.w	80071d0 <strtol>

08007028 <__errno>:
 8007028:	4b01      	ldr	r3, [pc, #4]	; (8007030 <__errno+0x8>)
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	20000078 	.word	0x20000078

08007034 <__libc_init_array>:
 8007034:	b570      	push	{r4, r5, r6, lr}
 8007036:	4d0d      	ldr	r5, [pc, #52]	; (800706c <__libc_init_array+0x38>)
 8007038:	4c0d      	ldr	r4, [pc, #52]	; (8007070 <__libc_init_array+0x3c>)
 800703a:	1b64      	subs	r4, r4, r5
 800703c:	10a4      	asrs	r4, r4, #2
 800703e:	2600      	movs	r6, #0
 8007040:	42a6      	cmp	r6, r4
 8007042:	d109      	bne.n	8007058 <__libc_init_array+0x24>
 8007044:	4d0b      	ldr	r5, [pc, #44]	; (8007074 <__libc_init_array+0x40>)
 8007046:	4c0c      	ldr	r4, [pc, #48]	; (8007078 <__libc_init_array+0x44>)
 8007048:	f000 fd1a 	bl	8007a80 <_init>
 800704c:	1b64      	subs	r4, r4, r5
 800704e:	10a4      	asrs	r4, r4, #2
 8007050:	2600      	movs	r6, #0
 8007052:	42a6      	cmp	r6, r4
 8007054:	d105      	bne.n	8007062 <__libc_init_array+0x2e>
 8007056:	bd70      	pop	{r4, r5, r6, pc}
 8007058:	f855 3b04 	ldr.w	r3, [r5], #4
 800705c:	4798      	blx	r3
 800705e:	3601      	adds	r6, #1
 8007060:	e7ee      	b.n	8007040 <__libc_init_array+0xc>
 8007062:	f855 3b04 	ldr.w	r3, [r5], #4
 8007066:	4798      	blx	r3
 8007068:	3601      	adds	r6, #1
 800706a:	e7f2      	b.n	8007052 <__libc_init_array+0x1e>
 800706c:	08007f94 	.word	0x08007f94
 8007070:	08007f94 	.word	0x08007f94
 8007074:	08007f94 	.word	0x08007f94
 8007078:	08007f98 	.word	0x08007f98

0800707c <memset>:
 800707c:	4402      	add	r2, r0
 800707e:	4603      	mov	r3, r0
 8007080:	4293      	cmp	r3, r2
 8007082:	d100      	bne.n	8007086 <memset+0xa>
 8007084:	4770      	bx	lr
 8007086:	f803 1b01 	strb.w	r1, [r3], #1
 800708a:	e7f9      	b.n	8007080 <memset+0x4>

0800708c <siprintf>:
 800708c:	b40e      	push	{r1, r2, r3}
 800708e:	b500      	push	{lr}
 8007090:	b09c      	sub	sp, #112	; 0x70
 8007092:	ab1d      	add	r3, sp, #116	; 0x74
 8007094:	9002      	str	r0, [sp, #8]
 8007096:	9006      	str	r0, [sp, #24]
 8007098:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800709c:	4809      	ldr	r0, [pc, #36]	; (80070c4 <siprintf+0x38>)
 800709e:	9107      	str	r1, [sp, #28]
 80070a0:	9104      	str	r1, [sp, #16]
 80070a2:	4909      	ldr	r1, [pc, #36]	; (80070c8 <siprintf+0x3c>)
 80070a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80070a8:	9105      	str	r1, [sp, #20]
 80070aa:	6800      	ldr	r0, [r0, #0]
 80070ac:	9301      	str	r3, [sp, #4]
 80070ae:	a902      	add	r1, sp, #8
 80070b0:	f000 f8f4 	bl	800729c <_svfiprintf_r>
 80070b4:	9b02      	ldr	r3, [sp, #8]
 80070b6:	2200      	movs	r2, #0
 80070b8:	701a      	strb	r2, [r3, #0]
 80070ba:	b01c      	add	sp, #112	; 0x70
 80070bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80070c0:	b003      	add	sp, #12
 80070c2:	4770      	bx	lr
 80070c4:	20000078 	.word	0x20000078
 80070c8:	ffff0208 	.word	0xffff0208

080070cc <_strtol_l.constprop.0>:
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d2:	d001      	beq.n	80070d8 <_strtol_l.constprop.0+0xc>
 80070d4:	2b24      	cmp	r3, #36	; 0x24
 80070d6:	d906      	bls.n	80070e6 <_strtol_l.constprop.0+0x1a>
 80070d8:	f7ff ffa6 	bl	8007028 <__errno>
 80070dc:	2316      	movs	r3, #22
 80070de:	6003      	str	r3, [r0, #0]
 80070e0:	2000      	movs	r0, #0
 80070e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80071cc <_strtol_l.constprop.0+0x100>
 80070ea:	460d      	mov	r5, r1
 80070ec:	462e      	mov	r6, r5
 80070ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070f2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80070f6:	f017 0708 	ands.w	r7, r7, #8
 80070fa:	d1f7      	bne.n	80070ec <_strtol_l.constprop.0+0x20>
 80070fc:	2c2d      	cmp	r4, #45	; 0x2d
 80070fe:	d132      	bne.n	8007166 <_strtol_l.constprop.0+0x9a>
 8007100:	782c      	ldrb	r4, [r5, #0]
 8007102:	2701      	movs	r7, #1
 8007104:	1cb5      	adds	r5, r6, #2
 8007106:	2b00      	cmp	r3, #0
 8007108:	d05b      	beq.n	80071c2 <_strtol_l.constprop.0+0xf6>
 800710a:	2b10      	cmp	r3, #16
 800710c:	d109      	bne.n	8007122 <_strtol_l.constprop.0+0x56>
 800710e:	2c30      	cmp	r4, #48	; 0x30
 8007110:	d107      	bne.n	8007122 <_strtol_l.constprop.0+0x56>
 8007112:	782c      	ldrb	r4, [r5, #0]
 8007114:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007118:	2c58      	cmp	r4, #88	; 0x58
 800711a:	d14d      	bne.n	80071b8 <_strtol_l.constprop.0+0xec>
 800711c:	786c      	ldrb	r4, [r5, #1]
 800711e:	2310      	movs	r3, #16
 8007120:	3502      	adds	r5, #2
 8007122:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007126:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800712a:	f04f 0c00 	mov.w	ip, #0
 800712e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007132:	4666      	mov	r6, ip
 8007134:	fb03 8a19 	mls	sl, r3, r9, r8
 8007138:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800713c:	f1be 0f09 	cmp.w	lr, #9
 8007140:	d816      	bhi.n	8007170 <_strtol_l.constprop.0+0xa4>
 8007142:	4674      	mov	r4, lr
 8007144:	42a3      	cmp	r3, r4
 8007146:	dd24      	ble.n	8007192 <_strtol_l.constprop.0+0xc6>
 8007148:	f1bc 0f00 	cmp.w	ip, #0
 800714c:	db1e      	blt.n	800718c <_strtol_l.constprop.0+0xc0>
 800714e:	45b1      	cmp	r9, r6
 8007150:	d31c      	bcc.n	800718c <_strtol_l.constprop.0+0xc0>
 8007152:	d101      	bne.n	8007158 <_strtol_l.constprop.0+0x8c>
 8007154:	45a2      	cmp	sl, r4
 8007156:	db19      	blt.n	800718c <_strtol_l.constprop.0+0xc0>
 8007158:	fb06 4603 	mla	r6, r6, r3, r4
 800715c:	f04f 0c01 	mov.w	ip, #1
 8007160:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007164:	e7e8      	b.n	8007138 <_strtol_l.constprop.0+0x6c>
 8007166:	2c2b      	cmp	r4, #43	; 0x2b
 8007168:	bf04      	itt	eq
 800716a:	782c      	ldrbeq	r4, [r5, #0]
 800716c:	1cb5      	addeq	r5, r6, #2
 800716e:	e7ca      	b.n	8007106 <_strtol_l.constprop.0+0x3a>
 8007170:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007174:	f1be 0f19 	cmp.w	lr, #25
 8007178:	d801      	bhi.n	800717e <_strtol_l.constprop.0+0xb2>
 800717a:	3c37      	subs	r4, #55	; 0x37
 800717c:	e7e2      	b.n	8007144 <_strtol_l.constprop.0+0x78>
 800717e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007182:	f1be 0f19 	cmp.w	lr, #25
 8007186:	d804      	bhi.n	8007192 <_strtol_l.constprop.0+0xc6>
 8007188:	3c57      	subs	r4, #87	; 0x57
 800718a:	e7db      	b.n	8007144 <_strtol_l.constprop.0+0x78>
 800718c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007190:	e7e6      	b.n	8007160 <_strtol_l.constprop.0+0x94>
 8007192:	f1bc 0f00 	cmp.w	ip, #0
 8007196:	da05      	bge.n	80071a4 <_strtol_l.constprop.0+0xd8>
 8007198:	2322      	movs	r3, #34	; 0x22
 800719a:	6003      	str	r3, [r0, #0]
 800719c:	4646      	mov	r6, r8
 800719e:	b942      	cbnz	r2, 80071b2 <_strtol_l.constprop.0+0xe6>
 80071a0:	4630      	mov	r0, r6
 80071a2:	e79e      	b.n	80070e2 <_strtol_l.constprop.0+0x16>
 80071a4:	b107      	cbz	r7, 80071a8 <_strtol_l.constprop.0+0xdc>
 80071a6:	4276      	negs	r6, r6
 80071a8:	2a00      	cmp	r2, #0
 80071aa:	d0f9      	beq.n	80071a0 <_strtol_l.constprop.0+0xd4>
 80071ac:	f1bc 0f00 	cmp.w	ip, #0
 80071b0:	d000      	beq.n	80071b4 <_strtol_l.constprop.0+0xe8>
 80071b2:	1e69      	subs	r1, r5, #1
 80071b4:	6011      	str	r1, [r2, #0]
 80071b6:	e7f3      	b.n	80071a0 <_strtol_l.constprop.0+0xd4>
 80071b8:	2430      	movs	r4, #48	; 0x30
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1b1      	bne.n	8007122 <_strtol_l.constprop.0+0x56>
 80071be:	2308      	movs	r3, #8
 80071c0:	e7af      	b.n	8007122 <_strtol_l.constprop.0+0x56>
 80071c2:	2c30      	cmp	r4, #48	; 0x30
 80071c4:	d0a5      	beq.n	8007112 <_strtol_l.constprop.0+0x46>
 80071c6:	230a      	movs	r3, #10
 80071c8:	e7ab      	b.n	8007122 <_strtol_l.constprop.0+0x56>
 80071ca:	bf00      	nop
 80071cc:	08007e59 	.word	0x08007e59

080071d0 <strtol>:
 80071d0:	4613      	mov	r3, r2
 80071d2:	460a      	mov	r2, r1
 80071d4:	4601      	mov	r1, r0
 80071d6:	4802      	ldr	r0, [pc, #8]	; (80071e0 <strtol+0x10>)
 80071d8:	6800      	ldr	r0, [r0, #0]
 80071da:	f7ff bf77 	b.w	80070cc <_strtol_l.constprop.0>
 80071de:	bf00      	nop
 80071e0:	20000078 	.word	0x20000078

080071e4 <__ssputs_r>:
 80071e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071e8:	688e      	ldr	r6, [r1, #8]
 80071ea:	429e      	cmp	r6, r3
 80071ec:	4682      	mov	sl, r0
 80071ee:	460c      	mov	r4, r1
 80071f0:	4690      	mov	r8, r2
 80071f2:	461f      	mov	r7, r3
 80071f4:	d838      	bhi.n	8007268 <__ssputs_r+0x84>
 80071f6:	898a      	ldrh	r2, [r1, #12]
 80071f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071fc:	d032      	beq.n	8007264 <__ssputs_r+0x80>
 80071fe:	6825      	ldr	r5, [r4, #0]
 8007200:	6909      	ldr	r1, [r1, #16]
 8007202:	eba5 0901 	sub.w	r9, r5, r1
 8007206:	6965      	ldr	r5, [r4, #20]
 8007208:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800720c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007210:	3301      	adds	r3, #1
 8007212:	444b      	add	r3, r9
 8007214:	106d      	asrs	r5, r5, #1
 8007216:	429d      	cmp	r5, r3
 8007218:	bf38      	it	cc
 800721a:	461d      	movcc	r5, r3
 800721c:	0553      	lsls	r3, r2, #21
 800721e:	d531      	bpl.n	8007284 <__ssputs_r+0xa0>
 8007220:	4629      	mov	r1, r5
 8007222:	f000 fb63 	bl	80078ec <_malloc_r>
 8007226:	4606      	mov	r6, r0
 8007228:	b950      	cbnz	r0, 8007240 <__ssputs_r+0x5c>
 800722a:	230c      	movs	r3, #12
 800722c:	f8ca 3000 	str.w	r3, [sl]
 8007230:	89a3      	ldrh	r3, [r4, #12]
 8007232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007236:	81a3      	strh	r3, [r4, #12]
 8007238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800723c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007240:	6921      	ldr	r1, [r4, #16]
 8007242:	464a      	mov	r2, r9
 8007244:	f000 fabe 	bl	80077c4 <memcpy>
 8007248:	89a3      	ldrh	r3, [r4, #12]
 800724a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800724e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007252:	81a3      	strh	r3, [r4, #12]
 8007254:	6126      	str	r6, [r4, #16]
 8007256:	6165      	str	r5, [r4, #20]
 8007258:	444e      	add	r6, r9
 800725a:	eba5 0509 	sub.w	r5, r5, r9
 800725e:	6026      	str	r6, [r4, #0]
 8007260:	60a5      	str	r5, [r4, #8]
 8007262:	463e      	mov	r6, r7
 8007264:	42be      	cmp	r6, r7
 8007266:	d900      	bls.n	800726a <__ssputs_r+0x86>
 8007268:	463e      	mov	r6, r7
 800726a:	6820      	ldr	r0, [r4, #0]
 800726c:	4632      	mov	r2, r6
 800726e:	4641      	mov	r1, r8
 8007270:	f000 fab6 	bl	80077e0 <memmove>
 8007274:	68a3      	ldr	r3, [r4, #8]
 8007276:	1b9b      	subs	r3, r3, r6
 8007278:	60a3      	str	r3, [r4, #8]
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	4433      	add	r3, r6
 800727e:	6023      	str	r3, [r4, #0]
 8007280:	2000      	movs	r0, #0
 8007282:	e7db      	b.n	800723c <__ssputs_r+0x58>
 8007284:	462a      	mov	r2, r5
 8007286:	f000 fba5 	bl	80079d4 <_realloc_r>
 800728a:	4606      	mov	r6, r0
 800728c:	2800      	cmp	r0, #0
 800728e:	d1e1      	bne.n	8007254 <__ssputs_r+0x70>
 8007290:	6921      	ldr	r1, [r4, #16]
 8007292:	4650      	mov	r0, sl
 8007294:	f000 fabe 	bl	8007814 <_free_r>
 8007298:	e7c7      	b.n	800722a <__ssputs_r+0x46>
	...

0800729c <_svfiprintf_r>:
 800729c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a0:	4698      	mov	r8, r3
 80072a2:	898b      	ldrh	r3, [r1, #12]
 80072a4:	061b      	lsls	r3, r3, #24
 80072a6:	b09d      	sub	sp, #116	; 0x74
 80072a8:	4607      	mov	r7, r0
 80072aa:	460d      	mov	r5, r1
 80072ac:	4614      	mov	r4, r2
 80072ae:	d50e      	bpl.n	80072ce <_svfiprintf_r+0x32>
 80072b0:	690b      	ldr	r3, [r1, #16]
 80072b2:	b963      	cbnz	r3, 80072ce <_svfiprintf_r+0x32>
 80072b4:	2140      	movs	r1, #64	; 0x40
 80072b6:	f000 fb19 	bl	80078ec <_malloc_r>
 80072ba:	6028      	str	r0, [r5, #0]
 80072bc:	6128      	str	r0, [r5, #16]
 80072be:	b920      	cbnz	r0, 80072ca <_svfiprintf_r+0x2e>
 80072c0:	230c      	movs	r3, #12
 80072c2:	603b      	str	r3, [r7, #0]
 80072c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072c8:	e0d1      	b.n	800746e <_svfiprintf_r+0x1d2>
 80072ca:	2340      	movs	r3, #64	; 0x40
 80072cc:	616b      	str	r3, [r5, #20]
 80072ce:	2300      	movs	r3, #0
 80072d0:	9309      	str	r3, [sp, #36]	; 0x24
 80072d2:	2320      	movs	r3, #32
 80072d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80072dc:	2330      	movs	r3, #48	; 0x30
 80072de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007488 <_svfiprintf_r+0x1ec>
 80072e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072e6:	f04f 0901 	mov.w	r9, #1
 80072ea:	4623      	mov	r3, r4
 80072ec:	469a      	mov	sl, r3
 80072ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072f2:	b10a      	cbz	r2, 80072f8 <_svfiprintf_r+0x5c>
 80072f4:	2a25      	cmp	r2, #37	; 0x25
 80072f6:	d1f9      	bne.n	80072ec <_svfiprintf_r+0x50>
 80072f8:	ebba 0b04 	subs.w	fp, sl, r4
 80072fc:	d00b      	beq.n	8007316 <_svfiprintf_r+0x7a>
 80072fe:	465b      	mov	r3, fp
 8007300:	4622      	mov	r2, r4
 8007302:	4629      	mov	r1, r5
 8007304:	4638      	mov	r0, r7
 8007306:	f7ff ff6d 	bl	80071e4 <__ssputs_r>
 800730a:	3001      	adds	r0, #1
 800730c:	f000 80aa 	beq.w	8007464 <_svfiprintf_r+0x1c8>
 8007310:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007312:	445a      	add	r2, fp
 8007314:	9209      	str	r2, [sp, #36]	; 0x24
 8007316:	f89a 3000 	ldrb.w	r3, [sl]
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 80a2 	beq.w	8007464 <_svfiprintf_r+0x1c8>
 8007320:	2300      	movs	r3, #0
 8007322:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007326:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800732a:	f10a 0a01 	add.w	sl, sl, #1
 800732e:	9304      	str	r3, [sp, #16]
 8007330:	9307      	str	r3, [sp, #28]
 8007332:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007336:	931a      	str	r3, [sp, #104]	; 0x68
 8007338:	4654      	mov	r4, sl
 800733a:	2205      	movs	r2, #5
 800733c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007340:	4851      	ldr	r0, [pc, #324]	; (8007488 <_svfiprintf_r+0x1ec>)
 8007342:	f7f8 ff4d 	bl	80001e0 <memchr>
 8007346:	9a04      	ldr	r2, [sp, #16]
 8007348:	b9d8      	cbnz	r0, 8007382 <_svfiprintf_r+0xe6>
 800734a:	06d0      	lsls	r0, r2, #27
 800734c:	bf44      	itt	mi
 800734e:	2320      	movmi	r3, #32
 8007350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007354:	0711      	lsls	r1, r2, #28
 8007356:	bf44      	itt	mi
 8007358:	232b      	movmi	r3, #43	; 0x2b
 800735a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800735e:	f89a 3000 	ldrb.w	r3, [sl]
 8007362:	2b2a      	cmp	r3, #42	; 0x2a
 8007364:	d015      	beq.n	8007392 <_svfiprintf_r+0xf6>
 8007366:	9a07      	ldr	r2, [sp, #28]
 8007368:	4654      	mov	r4, sl
 800736a:	2000      	movs	r0, #0
 800736c:	f04f 0c0a 	mov.w	ip, #10
 8007370:	4621      	mov	r1, r4
 8007372:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007376:	3b30      	subs	r3, #48	; 0x30
 8007378:	2b09      	cmp	r3, #9
 800737a:	d94e      	bls.n	800741a <_svfiprintf_r+0x17e>
 800737c:	b1b0      	cbz	r0, 80073ac <_svfiprintf_r+0x110>
 800737e:	9207      	str	r2, [sp, #28]
 8007380:	e014      	b.n	80073ac <_svfiprintf_r+0x110>
 8007382:	eba0 0308 	sub.w	r3, r0, r8
 8007386:	fa09 f303 	lsl.w	r3, r9, r3
 800738a:	4313      	orrs	r3, r2
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	46a2      	mov	sl, r4
 8007390:	e7d2      	b.n	8007338 <_svfiprintf_r+0x9c>
 8007392:	9b03      	ldr	r3, [sp, #12]
 8007394:	1d19      	adds	r1, r3, #4
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	9103      	str	r1, [sp, #12]
 800739a:	2b00      	cmp	r3, #0
 800739c:	bfbb      	ittet	lt
 800739e:	425b      	neglt	r3, r3
 80073a0:	f042 0202 	orrlt.w	r2, r2, #2
 80073a4:	9307      	strge	r3, [sp, #28]
 80073a6:	9307      	strlt	r3, [sp, #28]
 80073a8:	bfb8      	it	lt
 80073aa:	9204      	strlt	r2, [sp, #16]
 80073ac:	7823      	ldrb	r3, [r4, #0]
 80073ae:	2b2e      	cmp	r3, #46	; 0x2e
 80073b0:	d10c      	bne.n	80073cc <_svfiprintf_r+0x130>
 80073b2:	7863      	ldrb	r3, [r4, #1]
 80073b4:	2b2a      	cmp	r3, #42	; 0x2a
 80073b6:	d135      	bne.n	8007424 <_svfiprintf_r+0x188>
 80073b8:	9b03      	ldr	r3, [sp, #12]
 80073ba:	1d1a      	adds	r2, r3, #4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	9203      	str	r2, [sp, #12]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	bfb8      	it	lt
 80073c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80073c8:	3402      	adds	r4, #2
 80073ca:	9305      	str	r3, [sp, #20]
 80073cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007498 <_svfiprintf_r+0x1fc>
 80073d0:	7821      	ldrb	r1, [r4, #0]
 80073d2:	2203      	movs	r2, #3
 80073d4:	4650      	mov	r0, sl
 80073d6:	f7f8 ff03 	bl	80001e0 <memchr>
 80073da:	b140      	cbz	r0, 80073ee <_svfiprintf_r+0x152>
 80073dc:	2340      	movs	r3, #64	; 0x40
 80073de:	eba0 000a 	sub.w	r0, r0, sl
 80073e2:	fa03 f000 	lsl.w	r0, r3, r0
 80073e6:	9b04      	ldr	r3, [sp, #16]
 80073e8:	4303      	orrs	r3, r0
 80073ea:	3401      	adds	r4, #1
 80073ec:	9304      	str	r3, [sp, #16]
 80073ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f2:	4826      	ldr	r0, [pc, #152]	; (800748c <_svfiprintf_r+0x1f0>)
 80073f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073f8:	2206      	movs	r2, #6
 80073fa:	f7f8 fef1 	bl	80001e0 <memchr>
 80073fe:	2800      	cmp	r0, #0
 8007400:	d038      	beq.n	8007474 <_svfiprintf_r+0x1d8>
 8007402:	4b23      	ldr	r3, [pc, #140]	; (8007490 <_svfiprintf_r+0x1f4>)
 8007404:	bb1b      	cbnz	r3, 800744e <_svfiprintf_r+0x1b2>
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	3307      	adds	r3, #7
 800740a:	f023 0307 	bic.w	r3, r3, #7
 800740e:	3308      	adds	r3, #8
 8007410:	9303      	str	r3, [sp, #12]
 8007412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007414:	4433      	add	r3, r6
 8007416:	9309      	str	r3, [sp, #36]	; 0x24
 8007418:	e767      	b.n	80072ea <_svfiprintf_r+0x4e>
 800741a:	fb0c 3202 	mla	r2, ip, r2, r3
 800741e:	460c      	mov	r4, r1
 8007420:	2001      	movs	r0, #1
 8007422:	e7a5      	b.n	8007370 <_svfiprintf_r+0xd4>
 8007424:	2300      	movs	r3, #0
 8007426:	3401      	adds	r4, #1
 8007428:	9305      	str	r3, [sp, #20]
 800742a:	4619      	mov	r1, r3
 800742c:	f04f 0c0a 	mov.w	ip, #10
 8007430:	4620      	mov	r0, r4
 8007432:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007436:	3a30      	subs	r2, #48	; 0x30
 8007438:	2a09      	cmp	r2, #9
 800743a:	d903      	bls.n	8007444 <_svfiprintf_r+0x1a8>
 800743c:	2b00      	cmp	r3, #0
 800743e:	d0c5      	beq.n	80073cc <_svfiprintf_r+0x130>
 8007440:	9105      	str	r1, [sp, #20]
 8007442:	e7c3      	b.n	80073cc <_svfiprintf_r+0x130>
 8007444:	fb0c 2101 	mla	r1, ip, r1, r2
 8007448:	4604      	mov	r4, r0
 800744a:	2301      	movs	r3, #1
 800744c:	e7f0      	b.n	8007430 <_svfiprintf_r+0x194>
 800744e:	ab03      	add	r3, sp, #12
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	462a      	mov	r2, r5
 8007454:	4b0f      	ldr	r3, [pc, #60]	; (8007494 <_svfiprintf_r+0x1f8>)
 8007456:	a904      	add	r1, sp, #16
 8007458:	4638      	mov	r0, r7
 800745a:	f3af 8000 	nop.w
 800745e:	1c42      	adds	r2, r0, #1
 8007460:	4606      	mov	r6, r0
 8007462:	d1d6      	bne.n	8007412 <_svfiprintf_r+0x176>
 8007464:	89ab      	ldrh	r3, [r5, #12]
 8007466:	065b      	lsls	r3, r3, #25
 8007468:	f53f af2c 	bmi.w	80072c4 <_svfiprintf_r+0x28>
 800746c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800746e:	b01d      	add	sp, #116	; 0x74
 8007470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007474:	ab03      	add	r3, sp, #12
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	462a      	mov	r2, r5
 800747a:	4b06      	ldr	r3, [pc, #24]	; (8007494 <_svfiprintf_r+0x1f8>)
 800747c:	a904      	add	r1, sp, #16
 800747e:	4638      	mov	r0, r7
 8007480:	f000 f87a 	bl	8007578 <_printf_i>
 8007484:	e7eb      	b.n	800745e <_svfiprintf_r+0x1c2>
 8007486:	bf00      	nop
 8007488:	08007f59 	.word	0x08007f59
 800748c:	08007f63 	.word	0x08007f63
 8007490:	00000000 	.word	0x00000000
 8007494:	080071e5 	.word	0x080071e5
 8007498:	08007f5f 	.word	0x08007f5f

0800749c <_printf_common>:
 800749c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a0:	4616      	mov	r6, r2
 80074a2:	4699      	mov	r9, r3
 80074a4:	688a      	ldr	r2, [r1, #8]
 80074a6:	690b      	ldr	r3, [r1, #16]
 80074a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074ac:	4293      	cmp	r3, r2
 80074ae:	bfb8      	it	lt
 80074b0:	4613      	movlt	r3, r2
 80074b2:	6033      	str	r3, [r6, #0]
 80074b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074b8:	4607      	mov	r7, r0
 80074ba:	460c      	mov	r4, r1
 80074bc:	b10a      	cbz	r2, 80074c2 <_printf_common+0x26>
 80074be:	3301      	adds	r3, #1
 80074c0:	6033      	str	r3, [r6, #0]
 80074c2:	6823      	ldr	r3, [r4, #0]
 80074c4:	0699      	lsls	r1, r3, #26
 80074c6:	bf42      	ittt	mi
 80074c8:	6833      	ldrmi	r3, [r6, #0]
 80074ca:	3302      	addmi	r3, #2
 80074cc:	6033      	strmi	r3, [r6, #0]
 80074ce:	6825      	ldr	r5, [r4, #0]
 80074d0:	f015 0506 	ands.w	r5, r5, #6
 80074d4:	d106      	bne.n	80074e4 <_printf_common+0x48>
 80074d6:	f104 0a19 	add.w	sl, r4, #25
 80074da:	68e3      	ldr	r3, [r4, #12]
 80074dc:	6832      	ldr	r2, [r6, #0]
 80074de:	1a9b      	subs	r3, r3, r2
 80074e0:	42ab      	cmp	r3, r5
 80074e2:	dc26      	bgt.n	8007532 <_printf_common+0x96>
 80074e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074e8:	1e13      	subs	r3, r2, #0
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	bf18      	it	ne
 80074ee:	2301      	movne	r3, #1
 80074f0:	0692      	lsls	r2, r2, #26
 80074f2:	d42b      	bmi.n	800754c <_printf_common+0xb0>
 80074f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074f8:	4649      	mov	r1, r9
 80074fa:	4638      	mov	r0, r7
 80074fc:	47c0      	blx	r8
 80074fe:	3001      	adds	r0, #1
 8007500:	d01e      	beq.n	8007540 <_printf_common+0xa4>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	68e5      	ldr	r5, [r4, #12]
 8007506:	6832      	ldr	r2, [r6, #0]
 8007508:	f003 0306 	and.w	r3, r3, #6
 800750c:	2b04      	cmp	r3, #4
 800750e:	bf08      	it	eq
 8007510:	1aad      	subeq	r5, r5, r2
 8007512:	68a3      	ldr	r3, [r4, #8]
 8007514:	6922      	ldr	r2, [r4, #16]
 8007516:	bf0c      	ite	eq
 8007518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800751c:	2500      	movne	r5, #0
 800751e:	4293      	cmp	r3, r2
 8007520:	bfc4      	itt	gt
 8007522:	1a9b      	subgt	r3, r3, r2
 8007524:	18ed      	addgt	r5, r5, r3
 8007526:	2600      	movs	r6, #0
 8007528:	341a      	adds	r4, #26
 800752a:	42b5      	cmp	r5, r6
 800752c:	d11a      	bne.n	8007564 <_printf_common+0xc8>
 800752e:	2000      	movs	r0, #0
 8007530:	e008      	b.n	8007544 <_printf_common+0xa8>
 8007532:	2301      	movs	r3, #1
 8007534:	4652      	mov	r2, sl
 8007536:	4649      	mov	r1, r9
 8007538:	4638      	mov	r0, r7
 800753a:	47c0      	blx	r8
 800753c:	3001      	adds	r0, #1
 800753e:	d103      	bne.n	8007548 <_printf_common+0xac>
 8007540:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007548:	3501      	adds	r5, #1
 800754a:	e7c6      	b.n	80074da <_printf_common+0x3e>
 800754c:	18e1      	adds	r1, r4, r3
 800754e:	1c5a      	adds	r2, r3, #1
 8007550:	2030      	movs	r0, #48	; 0x30
 8007552:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007556:	4422      	add	r2, r4
 8007558:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800755c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007560:	3302      	adds	r3, #2
 8007562:	e7c7      	b.n	80074f4 <_printf_common+0x58>
 8007564:	2301      	movs	r3, #1
 8007566:	4622      	mov	r2, r4
 8007568:	4649      	mov	r1, r9
 800756a:	4638      	mov	r0, r7
 800756c:	47c0      	blx	r8
 800756e:	3001      	adds	r0, #1
 8007570:	d0e6      	beq.n	8007540 <_printf_common+0xa4>
 8007572:	3601      	adds	r6, #1
 8007574:	e7d9      	b.n	800752a <_printf_common+0x8e>
	...

08007578 <_printf_i>:
 8007578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800757c:	7e0f      	ldrb	r7, [r1, #24]
 800757e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007580:	2f78      	cmp	r7, #120	; 0x78
 8007582:	4691      	mov	r9, r2
 8007584:	4680      	mov	r8, r0
 8007586:	460c      	mov	r4, r1
 8007588:	469a      	mov	sl, r3
 800758a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800758e:	d807      	bhi.n	80075a0 <_printf_i+0x28>
 8007590:	2f62      	cmp	r7, #98	; 0x62
 8007592:	d80a      	bhi.n	80075aa <_printf_i+0x32>
 8007594:	2f00      	cmp	r7, #0
 8007596:	f000 80d8 	beq.w	800774a <_printf_i+0x1d2>
 800759a:	2f58      	cmp	r7, #88	; 0x58
 800759c:	f000 80a3 	beq.w	80076e6 <_printf_i+0x16e>
 80075a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075a8:	e03a      	b.n	8007620 <_printf_i+0xa8>
 80075aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075ae:	2b15      	cmp	r3, #21
 80075b0:	d8f6      	bhi.n	80075a0 <_printf_i+0x28>
 80075b2:	a101      	add	r1, pc, #4	; (adr r1, 80075b8 <_printf_i+0x40>)
 80075b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075b8:	08007611 	.word	0x08007611
 80075bc:	08007625 	.word	0x08007625
 80075c0:	080075a1 	.word	0x080075a1
 80075c4:	080075a1 	.word	0x080075a1
 80075c8:	080075a1 	.word	0x080075a1
 80075cc:	080075a1 	.word	0x080075a1
 80075d0:	08007625 	.word	0x08007625
 80075d4:	080075a1 	.word	0x080075a1
 80075d8:	080075a1 	.word	0x080075a1
 80075dc:	080075a1 	.word	0x080075a1
 80075e0:	080075a1 	.word	0x080075a1
 80075e4:	08007731 	.word	0x08007731
 80075e8:	08007655 	.word	0x08007655
 80075ec:	08007713 	.word	0x08007713
 80075f0:	080075a1 	.word	0x080075a1
 80075f4:	080075a1 	.word	0x080075a1
 80075f8:	08007753 	.word	0x08007753
 80075fc:	080075a1 	.word	0x080075a1
 8007600:	08007655 	.word	0x08007655
 8007604:	080075a1 	.word	0x080075a1
 8007608:	080075a1 	.word	0x080075a1
 800760c:	0800771b 	.word	0x0800771b
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	1d1a      	adds	r2, r3, #4
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	602a      	str	r2, [r5, #0]
 8007618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800761c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007620:	2301      	movs	r3, #1
 8007622:	e0a3      	b.n	800776c <_printf_i+0x1f4>
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	6829      	ldr	r1, [r5, #0]
 8007628:	0606      	lsls	r6, r0, #24
 800762a:	f101 0304 	add.w	r3, r1, #4
 800762e:	d50a      	bpl.n	8007646 <_printf_i+0xce>
 8007630:	680e      	ldr	r6, [r1, #0]
 8007632:	602b      	str	r3, [r5, #0]
 8007634:	2e00      	cmp	r6, #0
 8007636:	da03      	bge.n	8007640 <_printf_i+0xc8>
 8007638:	232d      	movs	r3, #45	; 0x2d
 800763a:	4276      	negs	r6, r6
 800763c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007640:	485e      	ldr	r0, [pc, #376]	; (80077bc <_printf_i+0x244>)
 8007642:	230a      	movs	r3, #10
 8007644:	e019      	b.n	800767a <_printf_i+0x102>
 8007646:	680e      	ldr	r6, [r1, #0]
 8007648:	602b      	str	r3, [r5, #0]
 800764a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800764e:	bf18      	it	ne
 8007650:	b236      	sxthne	r6, r6
 8007652:	e7ef      	b.n	8007634 <_printf_i+0xbc>
 8007654:	682b      	ldr	r3, [r5, #0]
 8007656:	6820      	ldr	r0, [r4, #0]
 8007658:	1d19      	adds	r1, r3, #4
 800765a:	6029      	str	r1, [r5, #0]
 800765c:	0601      	lsls	r1, r0, #24
 800765e:	d501      	bpl.n	8007664 <_printf_i+0xec>
 8007660:	681e      	ldr	r6, [r3, #0]
 8007662:	e002      	b.n	800766a <_printf_i+0xf2>
 8007664:	0646      	lsls	r6, r0, #25
 8007666:	d5fb      	bpl.n	8007660 <_printf_i+0xe8>
 8007668:	881e      	ldrh	r6, [r3, #0]
 800766a:	4854      	ldr	r0, [pc, #336]	; (80077bc <_printf_i+0x244>)
 800766c:	2f6f      	cmp	r7, #111	; 0x6f
 800766e:	bf0c      	ite	eq
 8007670:	2308      	moveq	r3, #8
 8007672:	230a      	movne	r3, #10
 8007674:	2100      	movs	r1, #0
 8007676:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800767a:	6865      	ldr	r5, [r4, #4]
 800767c:	60a5      	str	r5, [r4, #8]
 800767e:	2d00      	cmp	r5, #0
 8007680:	bfa2      	ittt	ge
 8007682:	6821      	ldrge	r1, [r4, #0]
 8007684:	f021 0104 	bicge.w	r1, r1, #4
 8007688:	6021      	strge	r1, [r4, #0]
 800768a:	b90e      	cbnz	r6, 8007690 <_printf_i+0x118>
 800768c:	2d00      	cmp	r5, #0
 800768e:	d04d      	beq.n	800772c <_printf_i+0x1b4>
 8007690:	4615      	mov	r5, r2
 8007692:	fbb6 f1f3 	udiv	r1, r6, r3
 8007696:	fb03 6711 	mls	r7, r3, r1, r6
 800769a:	5dc7      	ldrb	r7, [r0, r7]
 800769c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076a0:	4637      	mov	r7, r6
 80076a2:	42bb      	cmp	r3, r7
 80076a4:	460e      	mov	r6, r1
 80076a6:	d9f4      	bls.n	8007692 <_printf_i+0x11a>
 80076a8:	2b08      	cmp	r3, #8
 80076aa:	d10b      	bne.n	80076c4 <_printf_i+0x14c>
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	07de      	lsls	r6, r3, #31
 80076b0:	d508      	bpl.n	80076c4 <_printf_i+0x14c>
 80076b2:	6923      	ldr	r3, [r4, #16]
 80076b4:	6861      	ldr	r1, [r4, #4]
 80076b6:	4299      	cmp	r1, r3
 80076b8:	bfde      	ittt	le
 80076ba:	2330      	movle	r3, #48	; 0x30
 80076bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80076c4:	1b52      	subs	r2, r2, r5
 80076c6:	6122      	str	r2, [r4, #16]
 80076c8:	f8cd a000 	str.w	sl, [sp]
 80076cc:	464b      	mov	r3, r9
 80076ce:	aa03      	add	r2, sp, #12
 80076d0:	4621      	mov	r1, r4
 80076d2:	4640      	mov	r0, r8
 80076d4:	f7ff fee2 	bl	800749c <_printf_common>
 80076d8:	3001      	adds	r0, #1
 80076da:	d14c      	bne.n	8007776 <_printf_i+0x1fe>
 80076dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076e0:	b004      	add	sp, #16
 80076e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e6:	4835      	ldr	r0, [pc, #212]	; (80077bc <_printf_i+0x244>)
 80076e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80076ec:	6829      	ldr	r1, [r5, #0]
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80076f4:	6029      	str	r1, [r5, #0]
 80076f6:	061d      	lsls	r5, r3, #24
 80076f8:	d514      	bpl.n	8007724 <_printf_i+0x1ac>
 80076fa:	07df      	lsls	r7, r3, #31
 80076fc:	bf44      	itt	mi
 80076fe:	f043 0320 	orrmi.w	r3, r3, #32
 8007702:	6023      	strmi	r3, [r4, #0]
 8007704:	b91e      	cbnz	r6, 800770e <_printf_i+0x196>
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	f023 0320 	bic.w	r3, r3, #32
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	2310      	movs	r3, #16
 8007710:	e7b0      	b.n	8007674 <_printf_i+0xfc>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	f043 0320 	orr.w	r3, r3, #32
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	2378      	movs	r3, #120	; 0x78
 800771c:	4828      	ldr	r0, [pc, #160]	; (80077c0 <_printf_i+0x248>)
 800771e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007722:	e7e3      	b.n	80076ec <_printf_i+0x174>
 8007724:	0659      	lsls	r1, r3, #25
 8007726:	bf48      	it	mi
 8007728:	b2b6      	uxthmi	r6, r6
 800772a:	e7e6      	b.n	80076fa <_printf_i+0x182>
 800772c:	4615      	mov	r5, r2
 800772e:	e7bb      	b.n	80076a8 <_printf_i+0x130>
 8007730:	682b      	ldr	r3, [r5, #0]
 8007732:	6826      	ldr	r6, [r4, #0]
 8007734:	6961      	ldr	r1, [r4, #20]
 8007736:	1d18      	adds	r0, r3, #4
 8007738:	6028      	str	r0, [r5, #0]
 800773a:	0635      	lsls	r5, r6, #24
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	d501      	bpl.n	8007744 <_printf_i+0x1cc>
 8007740:	6019      	str	r1, [r3, #0]
 8007742:	e002      	b.n	800774a <_printf_i+0x1d2>
 8007744:	0670      	lsls	r0, r6, #25
 8007746:	d5fb      	bpl.n	8007740 <_printf_i+0x1c8>
 8007748:	8019      	strh	r1, [r3, #0]
 800774a:	2300      	movs	r3, #0
 800774c:	6123      	str	r3, [r4, #16]
 800774e:	4615      	mov	r5, r2
 8007750:	e7ba      	b.n	80076c8 <_printf_i+0x150>
 8007752:	682b      	ldr	r3, [r5, #0]
 8007754:	1d1a      	adds	r2, r3, #4
 8007756:	602a      	str	r2, [r5, #0]
 8007758:	681d      	ldr	r5, [r3, #0]
 800775a:	6862      	ldr	r2, [r4, #4]
 800775c:	2100      	movs	r1, #0
 800775e:	4628      	mov	r0, r5
 8007760:	f7f8 fd3e 	bl	80001e0 <memchr>
 8007764:	b108      	cbz	r0, 800776a <_printf_i+0x1f2>
 8007766:	1b40      	subs	r0, r0, r5
 8007768:	6060      	str	r0, [r4, #4]
 800776a:	6863      	ldr	r3, [r4, #4]
 800776c:	6123      	str	r3, [r4, #16]
 800776e:	2300      	movs	r3, #0
 8007770:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007774:	e7a8      	b.n	80076c8 <_printf_i+0x150>
 8007776:	6923      	ldr	r3, [r4, #16]
 8007778:	462a      	mov	r2, r5
 800777a:	4649      	mov	r1, r9
 800777c:	4640      	mov	r0, r8
 800777e:	47d0      	blx	sl
 8007780:	3001      	adds	r0, #1
 8007782:	d0ab      	beq.n	80076dc <_printf_i+0x164>
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	079b      	lsls	r3, r3, #30
 8007788:	d413      	bmi.n	80077b2 <_printf_i+0x23a>
 800778a:	68e0      	ldr	r0, [r4, #12]
 800778c:	9b03      	ldr	r3, [sp, #12]
 800778e:	4298      	cmp	r0, r3
 8007790:	bfb8      	it	lt
 8007792:	4618      	movlt	r0, r3
 8007794:	e7a4      	b.n	80076e0 <_printf_i+0x168>
 8007796:	2301      	movs	r3, #1
 8007798:	4632      	mov	r2, r6
 800779a:	4649      	mov	r1, r9
 800779c:	4640      	mov	r0, r8
 800779e:	47d0      	blx	sl
 80077a0:	3001      	adds	r0, #1
 80077a2:	d09b      	beq.n	80076dc <_printf_i+0x164>
 80077a4:	3501      	adds	r5, #1
 80077a6:	68e3      	ldr	r3, [r4, #12]
 80077a8:	9903      	ldr	r1, [sp, #12]
 80077aa:	1a5b      	subs	r3, r3, r1
 80077ac:	42ab      	cmp	r3, r5
 80077ae:	dcf2      	bgt.n	8007796 <_printf_i+0x21e>
 80077b0:	e7eb      	b.n	800778a <_printf_i+0x212>
 80077b2:	2500      	movs	r5, #0
 80077b4:	f104 0619 	add.w	r6, r4, #25
 80077b8:	e7f5      	b.n	80077a6 <_printf_i+0x22e>
 80077ba:	bf00      	nop
 80077bc:	08007f6a 	.word	0x08007f6a
 80077c0:	08007f7b 	.word	0x08007f7b

080077c4 <memcpy>:
 80077c4:	440a      	add	r2, r1
 80077c6:	4291      	cmp	r1, r2
 80077c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80077cc:	d100      	bne.n	80077d0 <memcpy+0xc>
 80077ce:	4770      	bx	lr
 80077d0:	b510      	push	{r4, lr}
 80077d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077da:	4291      	cmp	r1, r2
 80077dc:	d1f9      	bne.n	80077d2 <memcpy+0xe>
 80077de:	bd10      	pop	{r4, pc}

080077e0 <memmove>:
 80077e0:	4288      	cmp	r0, r1
 80077e2:	b510      	push	{r4, lr}
 80077e4:	eb01 0402 	add.w	r4, r1, r2
 80077e8:	d902      	bls.n	80077f0 <memmove+0x10>
 80077ea:	4284      	cmp	r4, r0
 80077ec:	4623      	mov	r3, r4
 80077ee:	d807      	bhi.n	8007800 <memmove+0x20>
 80077f0:	1e43      	subs	r3, r0, #1
 80077f2:	42a1      	cmp	r1, r4
 80077f4:	d008      	beq.n	8007808 <memmove+0x28>
 80077f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077fe:	e7f8      	b.n	80077f2 <memmove+0x12>
 8007800:	4402      	add	r2, r0
 8007802:	4601      	mov	r1, r0
 8007804:	428a      	cmp	r2, r1
 8007806:	d100      	bne.n	800780a <memmove+0x2a>
 8007808:	bd10      	pop	{r4, pc}
 800780a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800780e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007812:	e7f7      	b.n	8007804 <memmove+0x24>

08007814 <_free_r>:
 8007814:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007816:	2900      	cmp	r1, #0
 8007818:	d044      	beq.n	80078a4 <_free_r+0x90>
 800781a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800781e:	9001      	str	r0, [sp, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	f1a1 0404 	sub.w	r4, r1, #4
 8007826:	bfb8      	it	lt
 8007828:	18e4      	addlt	r4, r4, r3
 800782a:	f000 f913 	bl	8007a54 <__malloc_lock>
 800782e:	4a1e      	ldr	r2, [pc, #120]	; (80078a8 <_free_r+0x94>)
 8007830:	9801      	ldr	r0, [sp, #4]
 8007832:	6813      	ldr	r3, [r2, #0]
 8007834:	b933      	cbnz	r3, 8007844 <_free_r+0x30>
 8007836:	6063      	str	r3, [r4, #4]
 8007838:	6014      	str	r4, [r2, #0]
 800783a:	b003      	add	sp, #12
 800783c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007840:	f000 b90e 	b.w	8007a60 <__malloc_unlock>
 8007844:	42a3      	cmp	r3, r4
 8007846:	d908      	bls.n	800785a <_free_r+0x46>
 8007848:	6825      	ldr	r5, [r4, #0]
 800784a:	1961      	adds	r1, r4, r5
 800784c:	428b      	cmp	r3, r1
 800784e:	bf01      	itttt	eq
 8007850:	6819      	ldreq	r1, [r3, #0]
 8007852:	685b      	ldreq	r3, [r3, #4]
 8007854:	1949      	addeq	r1, r1, r5
 8007856:	6021      	streq	r1, [r4, #0]
 8007858:	e7ed      	b.n	8007836 <_free_r+0x22>
 800785a:	461a      	mov	r2, r3
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	b10b      	cbz	r3, 8007864 <_free_r+0x50>
 8007860:	42a3      	cmp	r3, r4
 8007862:	d9fa      	bls.n	800785a <_free_r+0x46>
 8007864:	6811      	ldr	r1, [r2, #0]
 8007866:	1855      	adds	r5, r2, r1
 8007868:	42a5      	cmp	r5, r4
 800786a:	d10b      	bne.n	8007884 <_free_r+0x70>
 800786c:	6824      	ldr	r4, [r4, #0]
 800786e:	4421      	add	r1, r4
 8007870:	1854      	adds	r4, r2, r1
 8007872:	42a3      	cmp	r3, r4
 8007874:	6011      	str	r1, [r2, #0]
 8007876:	d1e0      	bne.n	800783a <_free_r+0x26>
 8007878:	681c      	ldr	r4, [r3, #0]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	6053      	str	r3, [r2, #4]
 800787e:	4421      	add	r1, r4
 8007880:	6011      	str	r1, [r2, #0]
 8007882:	e7da      	b.n	800783a <_free_r+0x26>
 8007884:	d902      	bls.n	800788c <_free_r+0x78>
 8007886:	230c      	movs	r3, #12
 8007888:	6003      	str	r3, [r0, #0]
 800788a:	e7d6      	b.n	800783a <_free_r+0x26>
 800788c:	6825      	ldr	r5, [r4, #0]
 800788e:	1961      	adds	r1, r4, r5
 8007890:	428b      	cmp	r3, r1
 8007892:	bf04      	itt	eq
 8007894:	6819      	ldreq	r1, [r3, #0]
 8007896:	685b      	ldreq	r3, [r3, #4]
 8007898:	6063      	str	r3, [r4, #4]
 800789a:	bf04      	itt	eq
 800789c:	1949      	addeq	r1, r1, r5
 800789e:	6021      	streq	r1, [r4, #0]
 80078a0:	6054      	str	r4, [r2, #4]
 80078a2:	e7ca      	b.n	800783a <_free_r+0x26>
 80078a4:	b003      	add	sp, #12
 80078a6:	bd30      	pop	{r4, r5, pc}
 80078a8:	200004a4 	.word	0x200004a4

080078ac <sbrk_aligned>:
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	4e0e      	ldr	r6, [pc, #56]	; (80078e8 <sbrk_aligned+0x3c>)
 80078b0:	460c      	mov	r4, r1
 80078b2:	6831      	ldr	r1, [r6, #0]
 80078b4:	4605      	mov	r5, r0
 80078b6:	b911      	cbnz	r1, 80078be <sbrk_aligned+0x12>
 80078b8:	f000 f8bc 	bl	8007a34 <_sbrk_r>
 80078bc:	6030      	str	r0, [r6, #0]
 80078be:	4621      	mov	r1, r4
 80078c0:	4628      	mov	r0, r5
 80078c2:	f000 f8b7 	bl	8007a34 <_sbrk_r>
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	d00a      	beq.n	80078e0 <sbrk_aligned+0x34>
 80078ca:	1cc4      	adds	r4, r0, #3
 80078cc:	f024 0403 	bic.w	r4, r4, #3
 80078d0:	42a0      	cmp	r0, r4
 80078d2:	d007      	beq.n	80078e4 <sbrk_aligned+0x38>
 80078d4:	1a21      	subs	r1, r4, r0
 80078d6:	4628      	mov	r0, r5
 80078d8:	f000 f8ac 	bl	8007a34 <_sbrk_r>
 80078dc:	3001      	adds	r0, #1
 80078de:	d101      	bne.n	80078e4 <sbrk_aligned+0x38>
 80078e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80078e4:	4620      	mov	r0, r4
 80078e6:	bd70      	pop	{r4, r5, r6, pc}
 80078e8:	200004a8 	.word	0x200004a8

080078ec <_malloc_r>:
 80078ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078f0:	1ccd      	adds	r5, r1, #3
 80078f2:	f025 0503 	bic.w	r5, r5, #3
 80078f6:	3508      	adds	r5, #8
 80078f8:	2d0c      	cmp	r5, #12
 80078fa:	bf38      	it	cc
 80078fc:	250c      	movcc	r5, #12
 80078fe:	2d00      	cmp	r5, #0
 8007900:	4607      	mov	r7, r0
 8007902:	db01      	blt.n	8007908 <_malloc_r+0x1c>
 8007904:	42a9      	cmp	r1, r5
 8007906:	d905      	bls.n	8007914 <_malloc_r+0x28>
 8007908:	230c      	movs	r3, #12
 800790a:	603b      	str	r3, [r7, #0]
 800790c:	2600      	movs	r6, #0
 800790e:	4630      	mov	r0, r6
 8007910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007914:	4e2e      	ldr	r6, [pc, #184]	; (80079d0 <_malloc_r+0xe4>)
 8007916:	f000 f89d 	bl	8007a54 <__malloc_lock>
 800791a:	6833      	ldr	r3, [r6, #0]
 800791c:	461c      	mov	r4, r3
 800791e:	bb34      	cbnz	r4, 800796e <_malloc_r+0x82>
 8007920:	4629      	mov	r1, r5
 8007922:	4638      	mov	r0, r7
 8007924:	f7ff ffc2 	bl	80078ac <sbrk_aligned>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	4604      	mov	r4, r0
 800792c:	d14d      	bne.n	80079ca <_malloc_r+0xde>
 800792e:	6834      	ldr	r4, [r6, #0]
 8007930:	4626      	mov	r6, r4
 8007932:	2e00      	cmp	r6, #0
 8007934:	d140      	bne.n	80079b8 <_malloc_r+0xcc>
 8007936:	6823      	ldr	r3, [r4, #0]
 8007938:	4631      	mov	r1, r6
 800793a:	4638      	mov	r0, r7
 800793c:	eb04 0803 	add.w	r8, r4, r3
 8007940:	f000 f878 	bl	8007a34 <_sbrk_r>
 8007944:	4580      	cmp	r8, r0
 8007946:	d13a      	bne.n	80079be <_malloc_r+0xd2>
 8007948:	6821      	ldr	r1, [r4, #0]
 800794a:	3503      	adds	r5, #3
 800794c:	1a6d      	subs	r5, r5, r1
 800794e:	f025 0503 	bic.w	r5, r5, #3
 8007952:	3508      	adds	r5, #8
 8007954:	2d0c      	cmp	r5, #12
 8007956:	bf38      	it	cc
 8007958:	250c      	movcc	r5, #12
 800795a:	4629      	mov	r1, r5
 800795c:	4638      	mov	r0, r7
 800795e:	f7ff ffa5 	bl	80078ac <sbrk_aligned>
 8007962:	3001      	adds	r0, #1
 8007964:	d02b      	beq.n	80079be <_malloc_r+0xd2>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	442b      	add	r3, r5
 800796a:	6023      	str	r3, [r4, #0]
 800796c:	e00e      	b.n	800798c <_malloc_r+0xa0>
 800796e:	6822      	ldr	r2, [r4, #0]
 8007970:	1b52      	subs	r2, r2, r5
 8007972:	d41e      	bmi.n	80079b2 <_malloc_r+0xc6>
 8007974:	2a0b      	cmp	r2, #11
 8007976:	d916      	bls.n	80079a6 <_malloc_r+0xba>
 8007978:	1961      	adds	r1, r4, r5
 800797a:	42a3      	cmp	r3, r4
 800797c:	6025      	str	r5, [r4, #0]
 800797e:	bf18      	it	ne
 8007980:	6059      	strne	r1, [r3, #4]
 8007982:	6863      	ldr	r3, [r4, #4]
 8007984:	bf08      	it	eq
 8007986:	6031      	streq	r1, [r6, #0]
 8007988:	5162      	str	r2, [r4, r5]
 800798a:	604b      	str	r3, [r1, #4]
 800798c:	4638      	mov	r0, r7
 800798e:	f104 060b 	add.w	r6, r4, #11
 8007992:	f000 f865 	bl	8007a60 <__malloc_unlock>
 8007996:	f026 0607 	bic.w	r6, r6, #7
 800799a:	1d23      	adds	r3, r4, #4
 800799c:	1af2      	subs	r2, r6, r3
 800799e:	d0b6      	beq.n	800790e <_malloc_r+0x22>
 80079a0:	1b9b      	subs	r3, r3, r6
 80079a2:	50a3      	str	r3, [r4, r2]
 80079a4:	e7b3      	b.n	800790e <_malloc_r+0x22>
 80079a6:	6862      	ldr	r2, [r4, #4]
 80079a8:	42a3      	cmp	r3, r4
 80079aa:	bf0c      	ite	eq
 80079ac:	6032      	streq	r2, [r6, #0]
 80079ae:	605a      	strne	r2, [r3, #4]
 80079b0:	e7ec      	b.n	800798c <_malloc_r+0xa0>
 80079b2:	4623      	mov	r3, r4
 80079b4:	6864      	ldr	r4, [r4, #4]
 80079b6:	e7b2      	b.n	800791e <_malloc_r+0x32>
 80079b8:	4634      	mov	r4, r6
 80079ba:	6876      	ldr	r6, [r6, #4]
 80079bc:	e7b9      	b.n	8007932 <_malloc_r+0x46>
 80079be:	230c      	movs	r3, #12
 80079c0:	603b      	str	r3, [r7, #0]
 80079c2:	4638      	mov	r0, r7
 80079c4:	f000 f84c 	bl	8007a60 <__malloc_unlock>
 80079c8:	e7a1      	b.n	800790e <_malloc_r+0x22>
 80079ca:	6025      	str	r5, [r4, #0]
 80079cc:	e7de      	b.n	800798c <_malloc_r+0xa0>
 80079ce:	bf00      	nop
 80079d0:	200004a4 	.word	0x200004a4

080079d4 <_realloc_r>:
 80079d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079d8:	4680      	mov	r8, r0
 80079da:	4614      	mov	r4, r2
 80079dc:	460e      	mov	r6, r1
 80079de:	b921      	cbnz	r1, 80079ea <_realloc_r+0x16>
 80079e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079e4:	4611      	mov	r1, r2
 80079e6:	f7ff bf81 	b.w	80078ec <_malloc_r>
 80079ea:	b92a      	cbnz	r2, 80079f8 <_realloc_r+0x24>
 80079ec:	f7ff ff12 	bl	8007814 <_free_r>
 80079f0:	4625      	mov	r5, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079f8:	f000 f838 	bl	8007a6c <_malloc_usable_size_r>
 80079fc:	4284      	cmp	r4, r0
 80079fe:	4607      	mov	r7, r0
 8007a00:	d802      	bhi.n	8007a08 <_realloc_r+0x34>
 8007a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a06:	d812      	bhi.n	8007a2e <_realloc_r+0x5a>
 8007a08:	4621      	mov	r1, r4
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	f7ff ff6e 	bl	80078ec <_malloc_r>
 8007a10:	4605      	mov	r5, r0
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d0ed      	beq.n	80079f2 <_realloc_r+0x1e>
 8007a16:	42bc      	cmp	r4, r7
 8007a18:	4622      	mov	r2, r4
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	bf28      	it	cs
 8007a1e:	463a      	movcs	r2, r7
 8007a20:	f7ff fed0 	bl	80077c4 <memcpy>
 8007a24:	4631      	mov	r1, r6
 8007a26:	4640      	mov	r0, r8
 8007a28:	f7ff fef4 	bl	8007814 <_free_r>
 8007a2c:	e7e1      	b.n	80079f2 <_realloc_r+0x1e>
 8007a2e:	4635      	mov	r5, r6
 8007a30:	e7df      	b.n	80079f2 <_realloc_r+0x1e>
	...

08007a34 <_sbrk_r>:
 8007a34:	b538      	push	{r3, r4, r5, lr}
 8007a36:	4d06      	ldr	r5, [pc, #24]	; (8007a50 <_sbrk_r+0x1c>)
 8007a38:	2300      	movs	r3, #0
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	4608      	mov	r0, r1
 8007a3e:	602b      	str	r3, [r5, #0]
 8007a40:	f7fa f89a 	bl	8001b78 <_sbrk>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_sbrk_r+0x1a>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_sbrk_r+0x1a>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	200004ac 	.word	0x200004ac

08007a54 <__malloc_lock>:
 8007a54:	4801      	ldr	r0, [pc, #4]	; (8007a5c <__malloc_lock+0x8>)
 8007a56:	f000 b811 	b.w	8007a7c <__retarget_lock_acquire_recursive>
 8007a5a:	bf00      	nop
 8007a5c:	200004b0 	.word	0x200004b0

08007a60 <__malloc_unlock>:
 8007a60:	4801      	ldr	r0, [pc, #4]	; (8007a68 <__malloc_unlock+0x8>)
 8007a62:	f000 b80c 	b.w	8007a7e <__retarget_lock_release_recursive>
 8007a66:	bf00      	nop
 8007a68:	200004b0 	.word	0x200004b0

08007a6c <_malloc_usable_size_r>:
 8007a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a70:	1f18      	subs	r0, r3, #4
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bfbc      	itt	lt
 8007a76:	580b      	ldrlt	r3, [r1, r0]
 8007a78:	18c0      	addlt	r0, r0, r3
 8007a7a:	4770      	bx	lr

08007a7c <__retarget_lock_acquire_recursive>:
 8007a7c:	4770      	bx	lr

08007a7e <__retarget_lock_release_recursive>:
 8007a7e:	4770      	bx	lr

08007a80 <_init>:
 8007a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a82:	bf00      	nop
 8007a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a86:	bc08      	pop	{r3}
 8007a88:	469e      	mov	lr, r3
 8007a8a:	4770      	bx	lr

08007a8c <_fini>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	bf00      	nop
 8007a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a92:	bc08      	pop	{r3}
 8007a94:	469e      	mov	lr, r3
 8007a96:	4770      	bx	lr
