SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE projectname chipscope_ila
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1136
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name chipscope_ila
SET_PARAMETER trigger_port_width_6 9
SET_PARAMETER trigger_port_width_7 8
SET_PARAMETER trigger_port_width_8 8
SET_PARAMETER trigger_port_width_9 2
SET_PARAMETER match_type_10 range_with_edges
SET_PARAMETER match_type_11 basic_with_edges
SET_PARAMETER match_type_12 basic_with_edges
SET_PARAMETER example_design false
SET_PARAMETER match_type_13 basic_with_edges
SET_PARAMETER trigger_port_width_10 32
SET_PARAMETER match_type_14 basic_with_edges
SET_PARAMETER trigger_port_width_11 32
SET_PARAMETER match_type_15 basic_with_edges
SET_PARAMETER trigger_port_width_12 32
SET_PARAMETER data_same_as_trigger true
SET_PARAMETER match_type_16 basic_with_edges
SET_PARAMETER trigger_port_width_13 8
SET_PARAMETER trigger_port_width_14 8
SET_PARAMETER trigger_port_width_15 8
SET_PARAMETER trigger_port_width_16 8
SET_PARAMETER match_type_1 basic_with_edges
SET_PARAMETER match_type_2 basic_with_edges
SET_PARAMETER match_type_3 basic_with_edges
SET_PARAMETER match_type_4 basic_with_edges
SET_PARAMETER match_units_10 1
SET_PARAMETER match_type_5 basic_with_edges
SET_PARAMETER match_units_11 1
SET_PARAMETER match_type_6 basic_with_edges
SET_PARAMETER match_units_12 1
SET_PARAMETER match_type_7 basic_with_edges
SET_PARAMETER match_units_13 1
SET_PARAMETER match_type_8 basic_with_edges
SET_PARAMETER match_units_14 1
SET_PARAMETER match_type_9 basic_with_edges
SET_PARAMETER match_units_15 1
SET_PARAMETER match_units_16 1
SET_PARAMETER constraint_type external
SET_PARAMETER number_of_trigger_ports 12
SET_PARAMETER check_bramcount false
SET_PARAMETER disable_save_keep false
SET_PARAMETER sample_on Rising
SET_PARAMETER counter_width_10 Disabled
SET_PARAMETER counter_width_11 Disabled
SET_PARAMETER counter_width_12 Disabled
SET_PARAMETER enable_storage_qualification true
SET_PARAMETER counter_width_13 Disabled
SET_PARAMETER counter_width_14 Disabled
SET_PARAMETER counter_width_15 Disabled
SET_PARAMETER counter_width_16 Disabled
SET_PARAMETER data_port_width 0
SET_PARAMETER enable_trigger_output_port false
SET_PARAMETER use_rpms false
SET_PARAMETER match_units_1 1
SET_PARAMETER match_units_2 1
SET_PARAMETER match_units_3 1
SET_PARAMETER match_units_4 1
SET_PARAMETER match_units_5 1
SET_PARAMETER match_units_6 1
SET_PARAMETER max_sequence_levels 1
SET_PARAMETER match_units_7 1
SET_PARAMETER sample_data_depth 8192
SET_PARAMETER match_units_8 1
SET_PARAMETER match_units_9 1
SET_PARAMETER counter_width_1 Disabled
SET_PARAMETER counter_width_2 Disabled
SET_PARAMETER counter_width_3 Disabled
SET_PARAMETER counter_width_4 Disabled
SET_PARAMETER counter_width_5 Disabled
SET_PARAMETER exclude_from_data_storage_1 false
SET_PARAMETER counter_width_6 Disabled
SET_PARAMETER exclude_from_data_storage_10 false
SET_PARAMETER exclude_from_data_storage_2 false
SET_PARAMETER counter_width_7 Disabled
SET_PARAMETER exclude_from_data_storage_11 false
SET_PARAMETER exclude_from_data_storage_3 false
SET_PARAMETER counter_width_8 Disabled
SET_PARAMETER exclude_from_data_storage_12 false
SET_PARAMETER exclude_from_data_storage_4 false
SET_PARAMETER counter_width_9 Disabled
SET_PARAMETER exclude_from_data_storage_13 false
SET_PARAMETER exclude_from_data_storage_5 false
SET_PARAMETER exclude_from_data_storage_14 false
SET_PARAMETER exclude_from_data_storage_6 false
SET_PARAMETER exclude_from_data_storage_15 false
SET_PARAMETER exclude_from_data_storage_7 false
SET_PARAMETER exclude_from_data_storage_16 false
SET_PARAMETER exclude_from_data_storage_8 false
SET_PARAMETER exclude_from_data_storage_9 false
SET_PARAMETER trigger_port_width_1 16
SET_PARAMETER trigger_port_width_2 80
SET_PARAMETER trigger_port_width_3 8
SET_PARAMETER trigger_port_width_4 16
SET_PARAMETER trigger_port_width_5 8
SET_CORE_CLASS PSF
SET_CORE_PATH /opt/Xilinx/14.3/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/
SET_CORE_GUIPATH /opt/Xilinx/14.3/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/tooldata/coregen/gui/chipscope_ila.tcl
SET_CORE_NAME ILA (ChipScope Pro - Integrated Logic Analyzer)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ila:1.05.a
SET_CORE_DATASHEET /opt/Xilinx/14.3/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/chipscope_ila.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.3/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/chipscope_ila.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.3/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_ila_v1_05_a/doc/html/change_log.html><Version Information>
