// See LICENSE.SiFive for license details.

package freechips.rocketchip.rocket.hellacache

import chisel3._
import freechips.rocketchip.tile._
import freechips.rocketchip.rocket._

//case class HellaCacheParameters {
//	val dcacheReqTXtagbits : Int //corresponding with dcacheReqTagBits
//	val AddrBits : Int //corresponding with coreMaxAddrBits
//	val DataBits : Int //corresponding with coreDataBits

//}
