Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 13 16:30:10 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file imp_UART_loop_timing_summary_routed.rpt -pb imp_UART_loop_timing_summary_routed.pb -rpx imp_UART_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : imp_UART_loop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: UART_mod/Rx_mod/fsm/p_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART_mod/Rx_mod/fsm/p_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART_mod/Rx_mod/fsm/p_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART_mod/clks/rx_clk/clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_mod/clks/tx_clk/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.835        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.835        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 2.729ns (65.473%)  route 1.439ns (34.527%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.400 r  UART_mod/clks/rx_clk/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.400    UART_mod/clks/rx_clk/count_reg[8]_i_1_n_6
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[9]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 2.708ns (65.298%)  route 1.439ns (34.702%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.379 r  UART_mod/clks/rx_clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.379    UART_mod/clks/rx_clk/count_reg[8]_i_1_n_4
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[11]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 2.634ns (64.668%)  route 1.439ns (35.332%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.305 r  UART_mod/clks/rx_clk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.305    UART_mod/clks/rx_clk/count_reg[8]_i_1_n_5
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[10]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 2.618ns (64.528%)  route 1.439ns (35.472%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.289 r  UART_mod/clks/rx_clk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.289    UART_mod/clks/rx_clk/count_reg[8]_i_1_n_7
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[8]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 2.615ns (64.502%)  route 1.439ns (35.498%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.286 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.286    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_6
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[5]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.594ns (64.317%)  route 1.439ns (35.683%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.265 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.265    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_4
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[7]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 2.520ns (63.650%)  route 1.439ns (36.350%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.191 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.191    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_5
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[6]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 2.504ns (63.503%)  route 1.439ns (36.497%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.952 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.952    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.175 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.175    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_7
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[4]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.062    15.234    UART_mod/clks/rx_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.355ns (62.070%)  route 1.439ns (37.930%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.026 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.026    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_4
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.931    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[3]/C
                         clock pessimism              0.301    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.062    15.258    UART_mod/clks/rx_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 UART_mod/clks/rx_clk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 2.296ns (61.470%)  route 1.439ns (38.530%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.232    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  UART_mod/clks/rx_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.500    UART_mod/clks/rx_clk/count_reg[2]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.624 r  UART_mod/clks/rx_clk/clk0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.624    UART_mod/clks/rx_clk/clk0_carry_i_4_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.137 r  UART_mod/clks/rx_clk/clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    UART_mod/clks/rx_clk/clk0_carry_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.254 r  UART_mod/clks/rx_clk/clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.254    UART_mod/clks/rx_clk/clk0_carry__0_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.483 f  UART_mod/clks/rx_clk/clk0_carry__1/CO[2]
                         net (fo=14, routed)          0.627     8.110    UART_mod/clks/rx_clk/clk0_carry__1_n_1
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.310     8.420 r  UART_mod/clks/rx_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.420    UART_mod/clks/rx_clk/count[0]_i_6_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.967 r  UART_mod/clks/rx_clk/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.967    UART_mod/clks/rx_clk/count_reg[0]_i_1_n_5
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.931    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[2]/C
                         clock pessimism              0.301    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.062    15.258    UART_mod/clks/rx_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_mod/clks/rx_clk/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  UART_mod/clks/rx_clk/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  UART_mod/clks/rx_clk/clk_reg/Q
                         net (fo=2, routed)           0.168     1.794    UART_mod/clks/rx_clk/clk_reg_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  UART_mod/clks/rx_clk/clk_i_1/O
                         net (fo=1, routed)           0.000     1.839    UART_mod/clks/rx_clk/clk_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  UART_mod/clks/rx_clk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  UART_mod/clks/rx_clk/clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091     1.575    UART_mod/clks/rx_clk/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    ssc/counter/count_reg_n_0_[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  ssc/counter/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.857    ssc/counter/count_reg[8]_i_1__1_n_5
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    ssc/counter/count_reg_n_0_[14]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  ssc/counter/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    ssc/counter/count_reg[12]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.745    ssc/counter/count_reg_n_0_[2]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  ssc/counter/count_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.856    ssc/counter/count_reg[0]_i_1__1_n_5
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    ssc/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[18]/Q
                         net (fo=17, routed)          0.134     1.758    ssc/counter/sel0[1]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  ssc/counter/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    ssc/counter/count_reg[16]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    ssc/counter/count_reg_n_0_[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  ssc/counter/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.890    ssc/counter/count_reg[8]_i_1__1_n_4
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  ssc/counter/count_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    ssc/counter/count_reg_n_0_[14]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  ssc/counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    ssc/counter/count_reg[12]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  ssc/counter/count_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.745    ssc/counter/count_reg_n_0_[2]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  ssc/counter/count_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.889    ssc/counter/count_reg[0]_i_1__1_n_4
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  ssc/counter/count_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    ssc/counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UART_mod/clks/rx_clk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_mod/clks/rx_clk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  UART_mod/clks/rx_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.793    UART_mod/clks/rx_clk/count_reg[7]
    SLICE_X51Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  UART_mod/clks/rx_clk/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.838    UART_mod/clks/rx_clk/count[4]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  UART_mod/clks/rx_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    UART_mod/clks/rx_clk/count_reg[4]_i_1_n_4
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    UART_mod/clks/rx_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  UART_mod/clks/rx_clk/count_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.105     1.587    UART_mod/clks/rx_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ssc/counter/count_reg[18]/Q
                         net (fo=17, routed)          0.134     1.758    ssc/counter/sel0[1]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.902 r  ssc/counter/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    ssc/counter/count_reg[16]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  ssc/counter/count_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    ssc/counter/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    UART_mod/clks/rx_clk/clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89    UART_mod/clks/rx_clk/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89    UART_mod/clks/rx_clk/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89    UART_mod/clks/rx_clk/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89    UART_mod/clks/rx_clk/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ssc/counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ssc/counter/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ssc/counter/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ssc/counter/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ssc/counter/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ssc/counter/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    UART_mod/clks/rx_clk/clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    UART_mod/clks/rx_clk/clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    UART_mod/clks/rx_clk/count_reg[3]/C



