<html><body><samp><pre>
<!@TC:1495553104>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: D:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: DIOGO

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1495553109> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1495553109> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1495553109> | Setting time resolution to ns
@N: : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd:17:7:17:20:@N::@XP_MSG">sha256_system.vhd(17)</a><!@TM:1495553109> | Top entity is set to sha256_system.
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd changed - recompiling
File D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd changed - recompiling
File D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\misc.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\usram_128to9216x8.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd changed - recompiling
VHDL syntax check successful!
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\usram_128to9216x8.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd changed - recompiling
File D:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1495553109> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd:17:7:17:20:@N:CD630:@XP_MSG">sha256_system.vhd(17)</a><!@TM:1495553109> | Synthesizing work.sha256_system.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd:22:7:22:23:@N:CD630:@XP_MSG">sha256_system_sb.vhd(22)</a><!@TM:1495553109> | Synthesizing work.sha256_system_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1495553109> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd:17:7:17:27:@N:CD630:@XP_MSG">sha256_system_sb_MSS.vhd(17)</a><!@TM:1495553109> | Synthesizing work.sha256_system_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1495553109> | Synthesizing smartfusion2.outbuf.syn_black_box 
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">sha256_system_sb_MSS_syn.vhd(10)</a><!@TM:1495553109> | Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.sha256_system_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:8:7:8:36:@N:CD630:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1495553109> | Synthesizing work.sha256_system_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1495553109> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1495553109> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1495553109> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sha256_system_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1495553109> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1495553109> | XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1495553109> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1495553109> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1495553109> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1495553109> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1495553109> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1495553109> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1495553109> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1495553109> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1495553109> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1495553109> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1495553109> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1495553109> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1495553109> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1495553109> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1495553109> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1495553109> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1495553109> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1495553109> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1495553109> | Pruning register count_ddr_2(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1495553109> | Pruning register count_sdif3_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1495553109> | Pruning register count_sdif2_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1495553109> | Pruning register count_sdif1_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1495553109> | Pruning register count_sdif0_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_ddr_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_ddr_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif3_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif2_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif1_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif0_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif3_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif2_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif1_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1495553109> | Pruning register count_sdif0_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1495553109> | Pruning register count_sdif3_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1495553109> | Pruning register count_sdif2_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1495553109> | Pruning register count_sdif1_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1495553109> | Pruning register count_sdif0_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553109> | Pruning register count_ddr_enable_3  </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@N:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1495553109> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1495553109> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553109> | Pruning register release_ext_reset  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1495553109> | Pruning register EXT_RESET_OUT_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1495553109> | Pruning register sm2_state(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1495553109> | Pruning register sm2_areset_n_q1  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1495553109> | Pruning register sm2_areset_n_clk_base  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd:33:7:33:53:@N:CD630:@XP_MSG">CoreAHBLSRAM.vhd(33)</a><!@TM:1495553109> | Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_coreahblsram.translated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:33:7:33:51:@N:CD630:@XP_MSG">SramCtrlIf.vhd(33)</a><!@TM:1495553109> | Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_sramctrlif.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:386:12:386:31:@N:CD364:@XP_MSG">SramCtrlIf.vhd(386)</a><!@TM:1495553109> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:148:10:148:29:@W:CD638:@XP_MSG">SramCtrlIf.vhd(148)</a><!@TM:1495553109> | Signal u_ahbsram_wdata_upd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:159:11:159:32:@W:CD638:@XP_MSG">SramCtrlIf.vhd(159)</a><!@TM:1495553109> | Signal ram_rdata_usram_xhdl1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:161:10:161:20:@W:CD638:@XP_MSG">SramCtrlIf.vhd(161)</a><!@TM:1495553109> | Signal u_busy_all is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:162:10:162:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(162)</a><!@TM:1495553109> | Signal u_busy_all_0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:163:10:163:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(163)</a><!@TM:1495553109> | Signal u_busy_all_1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:164:10:164:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(164)</a><!@TM:1495553109> | Signal u_busy_all_2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:165:10:165:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(165)</a><!@TM:1495553109> | Signal u_busy_all_3 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:166:10:166:20:@W:CD638:@XP_MSG">SramCtrlIf.vhd(166)</a><!@TM:1495553109> | Signal l_busy_all is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:31:7:31:61:@N:CD630:@XP_MSG">lsram_2048to139264x8.vhd(31)</a><!@TM:1495553109> | Synthesizing coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_lsram_2048to139264x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:276:12:276:15:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(276)</a><!@TM:1495553109> | Signal clk in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:276:28:276:34:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(276)</a><!@TM:1495553109> | Signal resetn in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:276:36:276:44:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(276)</a><!@TM:1495553109> | Signal ckrdaddr in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:3:277:13:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:15:277:25:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:27:277:37:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:39:277:49:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:51:277:61:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:63:277:73:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:80:277:90:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:277:92:277:102:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(277)</a><!@TM:1495553109> | Signal readdata17 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:278:3:278:12:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(278)</a><!@TM:1495553109> | Signal readdata0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:278:25:278:34:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(278)</a><!@TM:1495553109> | Signal readdata2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:278:36:278:45:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(278)</a><!@TM:1495553109> | Signal readdata3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:278:47:278:56:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(278)</a><!@TM:1495553109> | Signal readdata4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:279:3:279:12:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(279)</a><!@TM:1495553109> | Signal readdata5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:279:14:279:23:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(279)</a><!@TM:1495553109> | Signal readdata6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:279:25:279:34:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(279)</a><!@TM:1495553109> | Signal readdata7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:279:36:279:45:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(279)</a><!@TM:1495553109> | Signal readdata8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:280:3:280:12:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(280)</a><!@TM:1495553109> | Signal readdata9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:62:13:62:20:@W:CD280:@XP_MSG">lsram_2048to139264x8.vhd(62)</a><!@TM:1495553109> | Unbound component RAM1K18 mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:62:13:62:20:@N:CD630:@XP_MSG">lsram_2048to139264x8.vhd(62)</a><!@TM:1495553109> | Synthesizing coreahblsram_lib.ram1k18.syn_black_box 
Post processing for coreahblsram_lib.ram1k18.syn_black_box
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_lsram_2048to139264x8.translated
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:263:6:263:8:@W:CL169:@XP_MSG">lsram_2048to139264x8.vhd(263)</a><!@TM:1495553109> | Pruning register ckRdAddr_3(15 downto 9)  </font>
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_sramctrlif.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:165:10:165:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(165)</a><!@TM:1495553109> | u_BUSY_all_3 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:164:10:164:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(164)</a><!@TM:1495553109> | u_BUSY_all_2 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:163:10:163:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(163)</a><!@TM:1495553109> | u_BUSY_all_1 is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:162:10:162:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(162)</a><!@TM:1495553109> | u_BUSY_all_0 is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:33:7:33:17:@N:CD630:@XP_MSG">AHBLSramIf.vhd(33)</a><!@TM:1495553109> | Synthesizing coreahblsram_lib.ahblsramif.translated 
Post processing for coreahblsram_lib.ahblsramif.translated
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:186:6:186:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(186)</a><!@TM:1495553109> | Pruning register HREADYIN_d_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:186:6:186:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(186)</a><!@TM:1495553109> | Pruning register HSEL_d_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:186:6:186:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(186)</a><!@TM:1495553109> | Pruning register HTRANS_d_3(1 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:186:6:186:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(186)</a><!@TM:1495553109> | Pruning register HWDATA_d_4(31 downto 0)  </font>
Post processing for coreahblsram_lib.sha256_system_sb_coreahblsram_0_0_coreahblsram.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:27:7:27:18:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:24:7:24:29:@N:CD630:@XP_MSG">coreahblite_slavestage.vhd(24)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:22:7:22:31:@N:CD630:@XP_MSG">coreahblite_slavearbiter.vhd(22)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:391:12:391:26:@W:CD604:@XP_MSG">coreahblite_slavearbiter.vhd(391)</a><!@TM:1495553109> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:339:8:339:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(339)</a><!@TM:1495553109> | Signal sdataready in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:340:8:340:14:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(340)</a><!@TM:1495553109> | Signal shresp in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:8:341:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1495553109> | Signal hrdata_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:20:341:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1495553109> | Signal hreadyout_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1495553109> | Signal hrdata_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1495553109> | Signal hreadyout_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1495553109> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1495553109> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1495553109> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1495553109> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1495553109> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1495553109> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1495553109> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1495553109> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1495553109> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1495553109> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1495553109> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1495553109> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1495553109> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1495553109> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1495553109> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1495553109> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1495553109> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1495553109> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1495553109> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1495553109> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1495553109> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1495553109> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1495553109> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1495553109> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1495553109> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1495553109> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1495553109> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1495553109> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1495553109> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1495553109> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1495553109> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:22:7:22:33:@N:CD630:@XP_MSG">coreahblite_defaultslavesm.vhd(22)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:63:12:63:26:@W:CD604:@XP_MSG">coreahblite_defaultslavesm.vhd(63)</a><!@TM:1495553109> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1495553109> | Sharing sequential element addrRegSMCurrentState.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1495553109> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1495553109> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1495553109> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1495553109> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1495553109> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1495553109> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1495553109> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1495553109> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1495553109> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1495553109> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1495553109> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1495553109> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1495553109> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1495553109> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1495553109> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1495553109> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1495553109> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1495553109> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1495553109> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1495553109> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1495553109> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1495553109> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1495553109> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1495553109> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1495553109> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1495553109> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1495553109> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1495553109> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1495553109> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1495553109> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1495553109> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1495553109> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1495553109> | Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd:8:7:8:34:@N:CD630:@XP_MSG">sha256_system_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1495553109> | Synthesizing work.sha256_system_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1495553109> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1495553109> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1495553109> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sha256_system_sb_ccc_0_fccc.def_arch
Post processing for work.sha256_system_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\hdl\reg_2x32.vhd:23:7:23:15:@N:CD630:@XP_MSG">reg_2x32.vhd(23)</a><!@TM:1495553109> | Synthesizing work.reg_2x32.architecture_reg_2x32 
Post processing for work.reg_2x32.architecture_reg_2x32
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:10:7:10:22:@N:CD630:@XP_MSG">AHB_slave_dummy.vhd(10)</a><!@TM:1495553109> | Synthesizing work.ahb_slave_dummy.behaviour 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:128:16:128:30:@W:CD604:@XP_MSG">AHB_slave_dummy.vhd(128)</a><!@TM:1495553109> | OTHERS clause is not synthesized </font>
Post processing for work.ahb_slave_dummy.behaviour
Post processing for work.sha256_system.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:69:4:69:6:@N:CL201:@XP_MSG">AHB_slave_dummy.vhd(69)</a><!@TM:1495553109> | Trying to extract state machine for register FSM
Extracted state machine for register FSM
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:15:4:15:9:@W:CL246:@XP_MSG">AHB_slave_dummy.vhd(15)</a><!@TM:1495553109> | Input port bits 31 to 11 of haddr(31 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:15:4:15:9:@W:CL246:@XP_MSG">AHB_slave_dummy.vhd(15)</a><!@TM:1495553109> | Input port bits 1 to 0 of haddr(31 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:23:4:23:10:@W:CL247:@XP_MSG">AHB_slave_dummy.vhd(23)</a><!@TM:1495553109> | Input port bit 0 of htrans(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1495553109> | Input port bits 16 to 2 of sdataready(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1495553109> | Input port bits 16 to 2 of shresp(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1495553109> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1495553109> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1495553109> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1495553109> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1495553109> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1495553109> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1495553109> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1495553109> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1495553109> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1495553109> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1495553109> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1495553109> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1495553109> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1495553109> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1495553109> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1495553109> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1495553109> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1495553109> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1495553109> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1495553109> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1495553109> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1495553109> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1495553109> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1495553109> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1495553109> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1495553109> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1495553109> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1495553109> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1495553109> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1495553109> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1495553109> | Input SDATAREADY is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1495553109> | Input SHRESP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:55:8:55:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(55)</a><!@TM:1495553109> | Input HRDATA_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:56:8:56:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(56)</a><!@TM:1495553109> | Input HREADYOUT_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1495553109> | Input HRDATA_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1495553109> | Input HREADYOUT_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1495553109> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1495553109> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1495553109> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1495553109> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1495553109> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1495553109> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1495553109> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1495553109> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1495553109> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1495553109> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1495553109> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1495553109> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1495553109> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1495553109> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1495553109> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1495553109> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1495553109> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1495553109> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1495553109> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1495553109> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1495553109> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1495553109> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1495553109> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1495553109> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1495553109> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1495553109> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1495553109> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1495553109> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1495553109> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1495553109> | Input HREADYOUT_S16 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1495553109> | Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:54:8:54:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(54)</a><!@TM:1495553109> | Input HWDATA_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(63)</a><!@TM:1495553109> | Input HWDATA_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:72:8:72:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(72)</a><!@TM:1495553109> | Input HWDATA_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:98:8:98:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(98)</a><!@TM:1495553109> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:99:8:99:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(99)</a><!@TM:1495553109> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:100:8:100:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(100)</a><!@TM:1495553109> | Input HRESP_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:109:8:109:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(109)</a><!@TM:1495553109> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:110:8:110:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(110)</a><!@TM:1495553109> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:111:8:111:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(111)</a><!@TM:1495553109> | Input HRESP_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:120:8:120:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(120)</a><!@TM:1495553109> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:121:8:121:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(121)</a><!@TM:1495553109> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:122:8:122:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(122)</a><!@TM:1495553109> | Input HRESP_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:131:8:131:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(131)</a><!@TM:1495553109> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:132:8:132:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(132)</a><!@TM:1495553109> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:133:8:133:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(133)</a><!@TM:1495553109> | Input HRESP_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:142:8:142:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(142)</a><!@TM:1495553109> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:143:8:143:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(143)</a><!@TM:1495553109> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:144:8:144:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(144)</a><!@TM:1495553109> | Input HRESP_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:153:8:153:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(153)</a><!@TM:1495553109> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:154:8:154:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(154)</a><!@TM:1495553109> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:155:8:155:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(155)</a><!@TM:1495553109> | Input HRESP_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:164:8:164:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(164)</a><!@TM:1495553109> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:165:8:165:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(165)</a><!@TM:1495553109> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:166:8:166:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(166)</a><!@TM:1495553109> | Input HRESP_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:175:8:175:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(175)</a><!@TM:1495553109> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:176:8:176:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(176)</a><!@TM:1495553109> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:177:8:177:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(177)</a><!@TM:1495553109> | Input HRESP_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:186:8:186:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(186)</a><!@TM:1495553109> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:187:8:187:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(187)</a><!@TM:1495553109> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:188:8:188:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(188)</a><!@TM:1495553109> | Input HRESP_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:197:8:197:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(197)</a><!@TM:1495553109> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:198:8:198:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(198)</a><!@TM:1495553109> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:199:8:199:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(199)</a><!@TM:1495553109> | Input HRESP_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:208:8:208:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(208)</a><!@TM:1495553109> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:209:8:209:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(209)</a><!@TM:1495553109> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:210:8:210:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(210)</a><!@TM:1495553109> | Input HRESP_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:219:8:219:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(219)</a><!@TM:1495553109> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:220:8:220:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(220)</a><!@TM:1495553109> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:221:8:221:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(221)</a><!@TM:1495553109> | Input HRESP_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:230:8:230:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(230)</a><!@TM:1495553109> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:231:8:231:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(231)</a><!@TM:1495553109> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:232:8:232:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(232)</a><!@TM:1495553109> | Input HRESP_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:241:8:241:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(241)</a><!@TM:1495553109> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:242:8:242:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(242)</a><!@TM:1495553109> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:243:8:243:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(243)</a><!@TM:1495553109> | Input HRESP_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:252:8:252:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(252)</a><!@TM:1495553109> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:253:8:253:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(253)</a><!@TM:1495553109> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:254:8:254:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(254)</a><!@TM:1495553109> | Input HRESP_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:124:0:124:9:@W:CL247:@XP_MSG">coreahblite.vhd(124)</a><!@TM:1495553109> | Input port bit 0 of htrans_m0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:135:0:135:9:@W:CL247:@XP_MSG">coreahblite.vhd(135)</a><!@TM:1495553109> | Input port bit 0 of htrans_m1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:146:0:146:9:@W:CL247:@XP_MSG">coreahblite.vhd(146)</a><!@TM:1495553109> | Input port bit 0 of htrans_m2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:157:0:157:9:@W:CL247:@XP_MSG">coreahblite.vhd(157)</a><!@TM:1495553109> | Input port bit 0 of htrans_m3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:167:0:167:8:@W:CL247:@XP_MSG">coreahblite.vhd(167)</a><!@TM:1495553109> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:180:0:180:8:@W:CL247:@XP_MSG">coreahblite.vhd(180)</a><!@TM:1495553109> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:193:0:193:8:@W:CL247:@XP_MSG">coreahblite.vhd(193)</a><!@TM:1495553109> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:206:0:206:8:@W:CL247:@XP_MSG">coreahblite.vhd(206)</a><!@TM:1495553109> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:219:0:219:8:@W:CL247:@XP_MSG">coreahblite.vhd(219)</a><!@TM:1495553109> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:232:0:232:8:@W:CL247:@XP_MSG">coreahblite.vhd(232)</a><!@TM:1495553109> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:245:0:245:8:@W:CL247:@XP_MSG">coreahblite.vhd(245)</a><!@TM:1495553109> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:258:0:258:8:@W:CL247:@XP_MSG">coreahblite.vhd(258)</a><!@TM:1495553109> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:271:0:271:8:@W:CL247:@XP_MSG">coreahblite.vhd(271)</a><!@TM:1495553109> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:284:0:284:8:@W:CL247:@XP_MSG">coreahblite.vhd(284)</a><!@TM:1495553109> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:297:0:297:9:@W:CL247:@XP_MSG">coreahblite.vhd(297)</a><!@TM:1495553109> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:310:0:310:9:@W:CL247:@XP_MSG">coreahblite.vhd(310)</a><!@TM:1495553109> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:323:0:323:9:@W:CL247:@XP_MSG">coreahblite.vhd(323)</a><!@TM:1495553109> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:336:0:336:9:@W:CL247:@XP_MSG">coreahblite.vhd(336)</a><!@TM:1495553109> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:349:0:349:9:@W:CL247:@XP_MSG">coreahblite.vhd(349)</a><!@TM:1495553109> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:362:0:362:9:@W:CL247:@XP_MSG">coreahblite.vhd(362)</a><!@TM:1495553109> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:375:0:375:9:@W:CL247:@XP_MSG">coreahblite.vhd(375)</a><!@TM:1495553109> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:127:0:127:9:@W:CL159:@XP_MSG">coreahblite.vhd(127)</a><!@TM:1495553109> | Input HBURST_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:128:0:128:8:@W:CL159:@XP_MSG">coreahblite.vhd(128)</a><!@TM:1495553109> | Input HPROT_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreahblite.vhd(138)</a><!@TM:1495553109> | Input HBURST_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:139:0:139:8:@W:CL159:@XP_MSG">coreahblite.vhd(139)</a><!@TM:1495553109> | Input HPROT_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:149:0:149:9:@W:CL159:@XP_MSG">coreahblite.vhd(149)</a><!@TM:1495553109> | Input HBURST_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:150:0:150:8:@W:CL159:@XP_MSG">coreahblite.vhd(150)</a><!@TM:1495553109> | Input HPROT_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:160:0:160:9:@W:CL159:@XP_MSG">coreahblite.vhd(160)</a><!@TM:1495553109> | Input HBURST_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:161:0:161:8:@W:CL159:@XP_MSG">coreahblite.vhd(161)</a><!@TM:1495553109> | Input HPROT_M3 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:212:6:212:8:@N:CL201:@XP_MSG">AHBLSramIf.vhd(212)</a><!@TM:1495553109> | Trying to extract state machine for register ahbcurr_state
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\core\AHBLSramIf.vhd:85:6:85:10:@W:CL159:@XP_MSG">AHBLSramIf.vhd(85)</a><!@TM:1495553109> | Input BUSY is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:54:6:54:15:@W:CL246:@XP_MSG">lsram_2048to139264x8.vhd(54)</a><!@TM:1495553109> | Input port bits 15 to 11 of writeaddr(15 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:53:6:53:9:@W:CL159:@XP_MSG">lsram_2048to139264x8.vhd(53)</a><!@TM:1495553109> | Input ren is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:55:6:55:14:@W:CL159:@XP_MSG">lsram_2048to139264x8.vhd(55)</a><!@TM:1495553109> | Input readAddr is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:191:6:191:8:@N:CL201:@XP_MSG">SramCtrlIf.vhd(191)</a><!@TM:1495553109> | Trying to extract state machine for register sramcurr_state
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\SramCtrlIf.vhd:55:6:55:18:@W:CL246:@XP_MSG">SramCtrlIf.vhd(55)</a><!@TM:1495553109> | Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\COREAHBLSRAM_0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd:57:6:57:11:@W:CL246:@XP_MSG">CoreAHBLSRAM.vhd(57)</a><!@TM:1495553109> | Input port bits 31 to 20 of haddr(31 downto 0) are unused </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553109> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1495553109> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1495553109> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1495553109> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1495553109> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553109> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@W:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1495553109> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@W:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1495553109> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@W:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1495553109> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@W:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1495553109> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@W:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1495553109> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@W:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1495553109> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@W:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1495553109> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@W:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1495553109> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@W:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1495553109> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@W:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1495553109> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@W:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1495553109> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@W:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1495553109> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@W:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1495553109> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@W:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1495553109> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@W:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1495553109> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@W:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1495553109> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@W:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1495553109> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@W:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1495553109> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@W:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1495553109> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@W:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1495553109> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@W:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1495553109> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@W:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1495553109> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@W:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1495553109> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@W:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1495553109> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@W:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1495553109> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@W:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1495553109> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@W:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1495553109> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@W:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1495553109> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@W:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1495553109> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@W:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1495553109> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@W:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1495553109> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@W:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1495553109> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@W:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1495553109> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:10:10:10:13:@W:CL159:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1495553109> | Input XTL is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 119MB peak: 126MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue May 23 16:25:08 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1495553109> | Running in 64-bit mode 
File D:\LiberoProjects\sha256_project\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 23 16:25:09 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue May 23 16:25:09 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1495553112> | Running in 64-bit mode 
File D:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 23 16:25:12 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
Linked File: <a href="D:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt:@XP_FILE">sha256_system_scck.rpt</a>
Printing clock  summary report in "D:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1495553115> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1495553115> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5322:4:5322:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5322)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5268:4:5268:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5268)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5214:4:5214:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5214)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5160:4:5160:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5160)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5106:4:5106:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5106)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5052:4:5052:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5052)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4944:4:4944:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4944)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4890:4:4890:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4890)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4836:4:4836:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4836)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4782:4:4782:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4782)</a><!@TM:1495553115> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1495553115> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1495553115> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1495553115> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1495553115> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1495553115> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1495553115> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1495553115> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1495553115> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553115> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4238:4:4238:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4238)</a><!@TM:1495553115> | Removing instance masterstage_1 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4311:4:4311:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4311)</a><!@TM:1495553115> | Removing instance masterstage_2 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4384:4:4384:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4384)</a><!@TM:1495553115> | Removing instance masterstage_3 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4998:4:4998:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4998)</a><!@TM:1495553115> | Removing instance slavestage_10 of view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1495553115> | Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1495553115> | Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1495553115> | Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1495553115> | Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1495553115> | Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1495553115> | Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3299:3:3299:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3299)</a><!@TM:1495553115> | Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3335:3:3335:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3335)</a><!@TM:1495553115> | Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3371:3:3371:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3371)</a><!@TM:1495553115> | Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3407:3:3407:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3407)</a><!@TM:1495553115> | Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3443:3:3443:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3443)</a><!@TM:1495553115> | Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3479:3:3479:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3479)</a><!@TM:1495553115> | Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3515:3:3515:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3515)</a><!@TM:1495553115> | Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3551:3:3551:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3551)</a><!@TM:1495553115> | Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3587:3:3587:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3587)</a><!@TM:1495553115> | Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3623:3:3623:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3623)</a><!@TM:1495553115> | Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3659:3:3659:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3659)</a><!@TM:1495553115> | Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3695:3:3695:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3695)</a><!@TM:1495553115> | Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3731:3:3731:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3731)</a><!@TM:1495553115> | Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3767:3:3767:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3767)</a><!@TM:1495553115> | Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3803:3:3803:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3803)</a><!@TM:1495553115> | Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3839:3:3839:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3839)</a><!@TM:1495553115> | Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3911:3:3911:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3911)</a><!@TM:1495553115> | Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_0(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3299:3:3299:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3299)</a><!@TM:1495553115> | Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3335:3:3335:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3335)</a><!@TM:1495553115> | Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3371:3:3371:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3371)</a><!@TM:1495553115> | Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3407:3:3407:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3407)</a><!@TM:1495553115> | Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3443:3:3443:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3443)</a><!@TM:1495553115> | Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3479:3:3479:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3479)</a><!@TM:1495553115> | Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3515:3:3515:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3515)</a><!@TM:1495553115> | Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3551:3:3551:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3551)</a><!@TM:1495553115> | Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3587:3:3587:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3587)</a><!@TM:1495553115> | Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3623:3:3623:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3623)</a><!@TM:1495553115> | Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3659:3:3659:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3659)</a><!@TM:1495553115> | Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3695:3:3695:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3695)</a><!@TM:1495553115> | Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3731:3:3731:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3731)</a><!@TM:1495553115> | Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3767:3:3767:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3767)</a><!@TM:1495553115> | Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3803:3:3803:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3803)</a><!@TM:1495553115> | Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3839:3:3839:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3839)</a><!@TM:1495553115> | Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3911:3:3911:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3911)</a><!@TM:1495553115> | Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_1(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3299:3:3299:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3299)</a><!@TM:1495553115> | Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3335:3:3335:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3335)</a><!@TM:1495553115> | Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3371:3:3371:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3371)</a><!@TM:1495553115> | Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3407:3:3407:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3407)</a><!@TM:1495553115> | Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3443:3:3443:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3443)</a><!@TM:1495553115> | Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3479:3:3479:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3479)</a><!@TM:1495553115> | Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3515:3:3515:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3515)</a><!@TM:1495553115> | Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3551:3:3551:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3551)</a><!@TM:1495553115> | Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3587:3:3587:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3587)</a><!@TM:1495553115> | Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3623:3:3623:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3623)</a><!@TM:1495553115> | Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3659:3:3659:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3659)</a><!@TM:1495553115> | Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3695:3:3695:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3695)</a><!@TM:1495553115> | Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3731:3:3731:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3731)</a><!@TM:1495553115> | Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3767:3:3767:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3767)</a><!@TM:1495553115> | Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3803:3:3803:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3803)</a><!@TM:1495553115> | Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3839:3:3839:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3839)</a><!@TM:1495553115> | Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3911:3:3911:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3911)</a><!@TM:1495553115> | Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_2(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3299:3:3299:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3299)</a><!@TM:1495553115> | Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3335:3:3335:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3335)</a><!@TM:1495553115> | Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3371:3:3371:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3371)</a><!@TM:1495553115> | Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3407:3:3407:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3407)</a><!@TM:1495553115> | Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3443:3:3443:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3443)</a><!@TM:1495553115> | Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3479:3:3479:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3479)</a><!@TM:1495553115> | Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3515:3:3515:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3515)</a><!@TM:1495553115> | Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3551:3:3551:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3551)</a><!@TM:1495553115> | Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3587:3:3587:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3587)</a><!@TM:1495553115> | Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3623:3:3623:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3623)</a><!@TM:1495553115> | Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3659:3:3659:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3659)</a><!@TM:1495553115> | Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3695:3:3695:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3695)</a><!@TM:1495553115> | Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3731:3:3731:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3731)</a><!@TM:1495553115> | Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3767:3:3767:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3767)</a><!@TM:1495553115> | Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3803:3:3803:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3803)</a><!@TM:1495553115> | Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3839:3:3839:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3839)</a><!@TM:1495553115> | Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\coreahblsram_0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:3911:3:3911:9:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(3911)</a><!@TM:1495553115> | Removing sequential instance block0 of view:ACG4.RAM1K18(PRIM) in hierarchy view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_lsram_2048to139264x8_3(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1495553115> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1495553115> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1495553115> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1495553115> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553115> | Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1495553115> | Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1495553115> | Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1495553115> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1495553115> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1495553115> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1495553115> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1495553115> | Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1495553115> | Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1495553115> | Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1495553115> | Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1495553115> | Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1495553115> | Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1495553115> | Removing sequential instance masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1495553115> | Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1495553115> | Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1495553115> | Removing sequential instance sm0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1495553115> | Removing sequential instance sdif3_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1495553115> | Removing sequential instance sdif2_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1495553115> | Removing sequential instance sdif1_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:137:4:137:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(137)</a><!@TM:1495553115> | Removing instance slave_arbiter of view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1495553115> | Removing sequential instance sdif0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1495553115> | Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1495553115> | Removing sequential instance sm0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1495553115> | Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1495553115> | Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1495553115> | Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1495553115> | Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1495553115> | Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1495553115> | Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1495553115> | Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1495553115> | Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1495553115> | Removing sequential instance arbRegSMCurrentState[0:15] of view:PrimLib.statemachine(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1495553115> | Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1495553115> | Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1495553115> | Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1495553115> | Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1495553115> | Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1495553115> | Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1495553115> | Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1495553115> | Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1495553115> | Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1495553115> | Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1495553115> | Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1495553115> | Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1495553115> | Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
syn_allowed_resources : blockrams=69  set on top level netlist sha256_system

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                                                  Requested     Requested     Clock        Clock              
Clock                                                  Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------------
System                                                 100.0 MHz     10.000        system       system_clkgroup    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
===================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@W:MT530:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553115> | Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 300 sequential elements including AHB_slave_dummy_0.ready. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1495553115> | Writing default property annotation file D:\LiberoProjects\sha256_project\synthesis\sha256_system.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue May 23 16:25:14 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1495553125> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1495553125> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1495553125> | Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1495553125> | Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO171:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1495553125> | Sequential instance sha256_system_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

Encoding state machine FSM[0:2] (view:work.AHB_slave_dummy(behaviour))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[1] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[2] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[3] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[4] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_waddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[1] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[2] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[3] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[4] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1495553125> | Removing sequential instance lsram_raddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1495553125> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] is always 0, optimizing ...</font>
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1495553125> | Register bit arbRegSMCurrentState[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1495553125> | Register bit arbRegSMCurrentState[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1495553125> | Register bit arbRegSMCurrentState[11] is always 0, optimizing ...</font>
Encoding state machine ahbcurr_state[0:2] (view:coreahblsram_lib.AHBLSramIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[13] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[14] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[15] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance HADDR_d[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahblsram_lib.AHBLSramIf(translated) because there are no references to its outputs 
Encoding state machine sramcurr_state[0:2] (view:coreahblsram_lib.sha256_system_sb_COREAHBLSRAM_0_0_SramCtrlIf(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblsram\2.0.113\rtl\vhdl\core\ahblsramif.vhd:186:6:186:8:@N:BN362:@XP_MSG">ahblsramif.vhd(186)</a><!@TM:1495553125> | Removing sequential instance COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d[2] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1495553125> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -5.10ns		 333 /       242
   2		0h:00m:05s		    -5.09ns		 327 /       242



   3		0h:00m:06s		    -5.03ns		 339 /       242


   4		0h:00m:06s		    -5.03ns		 339 /       242
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1495553125> | Promoting Net sha256_system_sb_0.MSS_READY on CLKINT  I_138  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 157MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 157MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 251 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks =========================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:sha256_system_sb_0.CCC_0.GL0_INST@|E:sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       sha256_system_sb_0.CCC_0.GL0_INST     CLKINT                 251        sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 128MB peak: 157MB)

Writing Analyst data base D:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 154MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1495553125> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1495553125> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 155MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 154MB peak: 157MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\liberoprojects\sha256_project\component\work\sha256_system_sb\ccc_0\sha256_system_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">sha256_system_sb_ccc_0_fccc.vhd(106)</a><!@TM:1495553125> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1495553125> | Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sha256_system_sb_0.CCC_0.GL0_net"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue May 23 16:25:25 2017
#


Top view:               sha256_system
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1495553125> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1495553125> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: -3.757

                                                       Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                         Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     72.7 MHz      10.000        13.757        -3.757     inferred     Inferred_clkgroup_0
System                                                 100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
==========================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                            Ending                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              System                                              |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -3.757  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                             Starting                                                                                                                                        Arrival           
Instance                                                                     Reference                                              Type        Pin                Net                                                       Time        Slack 
                                                                             Clock                                                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[24]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     6.872       -3.757
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[26]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     6.858       -3.596
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SIZE[0]      sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]      6.942       -3.437
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[25]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     6.881       -3.329
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SIZE[1]      sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]      6.942       -3.275
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[27]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     6.892       -2.856
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_TRANS1       sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     6.880       -2.734
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_WRITE        sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE        7.009       -2.284
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  xhdl1222[1]                                               0.108       -0.904
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  xhdl1222[0]                                               0.108       -0.901
===============================================================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                                    Starting                                                                                                                     Required           
Instance                                                                                            Reference                                              Type        Pin          Net                                          Time         Slack 
                                                                                                    Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1                                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_WEN[0]     sram_wen_mem[2]                              9.529        -3.757
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1                                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_WEN[0]     sram_wen_mem[3]                              9.529        -3.757
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_1.block1                                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_WEN[0]     sram_wen_mem[1]                              9.529        -3.595
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block1                                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_WEN[0]     sram_wen_mem[0]                              9.529        -3.595
AHB_slave_dummy_0.lsram_raddr[0]                                                                    sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D            sha256_system_sb_0_AMBA_SLAVE_0_HADDR[2]     9.745        -2.397
AHB_slave_dummy_0.lsram_waddr[0]                                                                    sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D            sha256_system_sb_0_AMBA_SLAVE_0_HADDR[2]     9.745        -2.397
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D            N_106_i_0                                    9.745        -2.384
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[14]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D            N_106_i_0                                    9.745        -2.384
AHB_slave_dummy_0.hwrite_r                                                                          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN           FSM_ns[0]                                    9.662        -2.374
AHB_slave_dummy_0.write_en                                                                          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN           un1_lsram_waddr_0_sqmuxa_0                   9.662        -2.356
====================================================================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\LiberoProjects\sha256_project\synthesis\sha256_system.srr:srsfD:\LiberoProjects\sha256_project\synthesis\sha256_system.srs:fp:177135:180573:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.471
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.529

    - Propagation time:                      13.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.757

    Number of logic level(s):                5
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1 / A_WEN[0]
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                              MSS_060     F_HM0_ADDR[24]     Out     6.872     6.872       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                                                 Net         -                  -       1.123     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        B                  In      -         7.995       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        Y                  Out     0.165     8.159       -         
N_113                                                                                                                 Net         -                  -       0.993     -           23        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        C                  In      -         9.152       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        Y                  Out     0.226     9.378       -         
g0_1                                                                                                                  Net         -                  -       0.745     -           5         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        C                  In      -         10.123      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        Y                  Out     0.210     10.333      -         
ahbsram_size[0]                                                                                                       Net         -                  -       0.715     -           4         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        B                  In      -         11.048      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        Y                  Out     0.165     11.212      -         
g0_5                                                                                                                  Net         -                  -       0.630     -           2         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1_RNO                                                CFG4        D                  In      -         11.842      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1_RNO                                                CFG4        Y                  Out     0.326     12.169      -         
sram_wen_mem[3]                                                                                                       Net         -                  -       1.117     -           1         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1                                                    RAM1K18     A_WEN[0]           In      -         13.286      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.757 is 8.434(61.3%) logic and 5.323(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.471
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.529

    - Propagation time:                      13.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.757

    Number of logic level(s):                5
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1 / A_WEN[0]
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                              MSS_060     F_HM0_ADDR[24]     Out     6.872     6.872       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                                                 Net         -                  -       1.123     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        B                  In      -         7.995       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        Y                  Out     0.165     8.159       -         
N_113                                                                                                                 Net         -                  -       0.993     -           23        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        C                  In      -         9.152       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        Y                  Out     0.226     9.378       -         
g0_1                                                                                                                  Net         -                  -       0.745     -           5         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        C                  In      -         10.123      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        Y                  Out     0.210     10.333      -         
ahbsram_size[0]                                                                                                       Net         -                  -       0.715     -           4         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        B                  In      -         11.048      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        Y                  Out     0.165     11.212      -         
g0_5                                                                                                                  Net         -                  -       0.630     -           2         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1_RNO                                                CFG4        D                  In      -         11.842      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1_RNO                                                CFG4        Y                  Out     0.326     12.169      -         
sram_wen_mem[2]                                                                                                       Net         -                  -       1.117     -           1         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1                                                    RAM1K18     A_WEN[0]           In      -         13.286      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.757 is 8.434(61.3%) logic and 5.323(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.471
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.529

    - Propagation time:                      13.125
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                5
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[26]
    Ending point:                            sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1 / A_WEN[0]
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                              MSS_060     F_HM0_ADDR[26]     Out     6.858     6.858       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]                                                                 Net         -                  -       1.129     -           4         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_m3[26]                                      CFG3        B                  In      -         7.987       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_m3[26]                                      CFG3        Y                  Out     0.165     8.151       -         
N_112                                                                                                                 Net         -                  -       0.923     -           16        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        B                  In      -         9.074       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        Y                  Out     0.143     9.218       -         
g0_1                                                                                                                  Net         -                  -       0.745     -           5         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        C                  In      -         9.963       -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        Y                  Out     0.210     10.172      -         
ahbsram_size[0]                                                                                                       Net         -                  -       0.715     -           4         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        B                  In      -         10.887      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        Y                  Out     0.165     11.052      -         
g0_5                                                                                                                  Net         -                  -       0.630     -           2         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1_RNO                                                CFG4        D                  In      -         11.682      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1_RNO                                                CFG4        Y                  Out     0.326     12.008      -         
sram_wen_mem[3]                                                                                                       Net         -                  -       1.117     -           1         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_3.block1                                                    RAM1K18     A_WEN[0]           In      -         13.125      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.596 is 8.338(61.3%) logic and 5.259(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.471
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.529

    - Propagation time:                      13.125
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                5
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[26]
    Ending point:                            sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1 / A_WEN[0]
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                              MSS_060     F_HM0_ADDR[26]     Out     6.858     6.858       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]                                                                 Net         -                  -       1.129     -           4         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_m3[26]                                      CFG3        B                  In      -         7.987       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_m3[26]                                      CFG3        Y                  Out     0.165     8.151       -         
N_112                                                                                                                 Net         -                  -       0.923     -           16        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        B                  In      -         9.074       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        Y                  Out     0.143     9.218       -         
g0_1                                                                                                                  Net         -                  -       0.745     -           5         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        C                  In      -         9.963       -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        Y                  Out     0.210     10.172      -         
ahbsram_size[0]                                                                                                       Net         -                  -       0.715     -           4         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        B                  In      -         10.887      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_5                                                                 CFG4        Y                  Out     0.165     11.052      -         
g0_5                                                                                                                  Net         -                  -       0.630     -           2         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1_RNO                                                CFG4        D                  In      -         11.682      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1_RNO                                                CFG4        Y                  Out     0.326     12.008      -         
sram_wen_mem[2]                                                                                                       Net         -                  -       1.117     -           1         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_2.block1                                                    RAM1K18     A_WEN[0]           In      -         13.125      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.596 is 8.338(61.3%) logic and 5.259(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.471
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.529

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.595

    Number of logic level(s):                5
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_1.block1 / A_WEN[0]
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                                                    Pin                Pin               Arrival     No. of    
Name                                                                                                                  Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                              MSS_060     F_HM0_ADDR[24]     Out     6.872     6.872       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                                                 Net         -                  -       1.123     -           2         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        B                  In      -         7.995       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_i_1_m3[24]                                    CFG3        Y                  Out     0.165     8.159       -         
N_113                                                                                                                 Net         -                  -       0.993     -           23        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        C                  In      -         9.152       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIKTJG2[0]     CFG3        Y                  Out     0.226     9.378       -         
g0_1                                                                                                                  Net         -                  -       0.745     -           5         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        C                  In      -         10.123      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_AHBLSramIf.HSIZE_d_RNI5M656[0]                                                  CFG4        Y                  Out     0.210     10.333      -         
ahbsram_size[0]                                                                                                       Net         -                  -       0.715     -           4         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_3                                                                 CFG4        B                  In      -         11.048      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.g0_3                                                                 CFG4        Y                  Out     0.165     11.212      -         
g0_1                                                                                                                  Net         -                  -       0.630     -           2         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_1.block1_RNO                                                CFG4        B                  In      -         11.842      -         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_1.block1_RNO                                                CFG4        Y                  Out     0.165     12.007      -         
sram_wen_mem[1]                                                                                                       Net         -                  -       1.117     -           1         
sha256_system_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_1.block1                                                    RAM1K18     A_WEN[0]           In      -         13.124      -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.595 is 8.272(60.8%) logic and 5.323(39.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                           Arrival          
Instance                                         Reference     Type               Pin        Net                                                    Time        Slack
                                                 Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
=====================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                                         Required          
Instance                              Reference     Type     Pin                Net                                                    Time         Slack
                                      Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.CCC_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
=========================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\LiberoProjects\sha256_project\synthesis\sha256_system.srr:srsfD:\LiberoProjects\sha256_project\synthesis\sha256_system.srs:fp:206109:206514:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          sha256_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            sha256_system_sb_0.CCC_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ           RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
sha256_system_sb_0.CCC_0.CCC_INST                      CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 155MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 155MB peak: 157MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for sha256_system </a>

Mapping to part: m2s060tfbga484std
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_060         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           102 uses
CFG3           101 uses
CFG4           133 uses


Sequential Cells: 
SLE            242 uses

DSP Blocks:    0

I/O ports: 2
I/O primitives: 1
OUTBUF         1 use


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM1K18) : 4

Total LUTs:    339

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 144; LUTs = 144;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  242 + 0 + 144 + 0 = 386;
Total number of LUTs after P&R:  339 + 0 + 144 + 0 = 483;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 52MB peak: 157MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Tue May 23 16:25:25 2017

###########################################################]

</pre></samp></body></html>
