;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 13, 2
	SUB #12, @0
	SUB #12, @0
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SUB @-127, 100
	SUB @-127, 100
	SUB -7, <-120
	SUB 12, @10
	ADD 3, @0
	MOV -1, <-20
	ADD 3, @0
	ADD #130, 9
	JMN 1, 500
	SUB #12, @0
	SUB #12, @0
	SUB 13, 2
	SUB 12, @10
	JMN 1, 500
	SUB @-127, 100
	SPL 0, <-12
	SUB 12, @10
	CMP 3, @0
	SPL @830, 9
	CMP 300, 90
	CMP 300, 90
	SUB @-127, 100
	CMP 300, 90
	SUB @-127, 100
	CMP 210, 0
	CMP 300, 90
	ADD #270, <1
	SUB 12, @10
	ADD #270, 2
	CMP -207, <-120
	SLT 121, 0
	JMZ -1, @-0
	CMP -207, <-120
	SLT 121, 8
	SPL 0, <-12
	SUB 13, 2
	SPL 13, 2
	ADD #270, 2
	MOV -7, <-20
	SUB #12, @0
	MOV -7, <-20
