
AVR_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003a52  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000028  00800060  00003a52  00003ac6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00003bdc  00000000  00000000  00003af0  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001845  00000000  00000000  000076cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00008f11  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00009051  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  000091c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  0000ae0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  0000bcf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000caa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000cc04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000ce91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000d65f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e5       	ldi	r30, 0x52	; 82
      68:	fa e3       	ldi	r31, 0x3A	; 58
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 e4 1b 	call	0x37c8	; 0x37c8 <main>
      7a:	0c 94 27 1d 	jmp	0x3a4e	; 0x3a4e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 f0 1c 	jmp	0x39e0	; 0x39e0 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a7 e6       	ldi	r26, 0x67	; 103
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 0c 1d 	jmp	0x3a18	; 0x3a18 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 f0 1c 	jmp	0x39e0	; 0x39e0 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	87 e6       	ldi	r24, 0x67	; 103
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 0c 1d 	jmp	0x3a18	; 0x3a18 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 00 1d 	jmp	0x3a00	; 0x3a00 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 1c 1d 	jmp	0x3a38	; 0x3a38 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <GIE_vEnableInterrupts>:
/*************************************************************************/

#include "GIE_interface.h"

// This function is responsible for enabling GIE for interrupts
void GIE_vEnableInterrupts(){
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG_REG, 7);
     b3e:	af e5       	ldi	r26, 0x5F	; 95
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	ef e5       	ldi	r30, 0x5F	; 95
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	80 68       	ori	r24, 0x80	; 128
     b4a:	8c 93       	st	X, r24
}
     b4c:	cf 91       	pop	r28
     b4e:	df 91       	pop	r29
     b50:	08 95       	ret

00000b52 <GIE_vDisableInterrupts>:

// This function is responsible for disabling GIE for interrupts
void GIE_vDisableInterrupts(){
     b52:	df 93       	push	r29
     b54:	cf 93       	push	r28
     b56:	cd b7       	in	r28, 0x3d	; 61
     b58:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG_REG, 7);
     b5a:	af e5       	ldi	r26, 0x5F	; 95
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	ef e5       	ldi	r30, 0x5F	; 95
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	8f 77       	andi	r24, 0x7F	; 127
     b66:	8c 93       	st	X, r24
}
     b68:	cf 91       	pop	r28
     b6a:	df 91       	pop	r29
     b6c:	08 95       	ret

00000b6e <EXTI_vInit>:
/*************************************************************************/

#include "EXTI_interface.h"

// This function shall be responsible for initializing external interrupts
void EXTI_vInit(void){
     b6e:	df 93       	push	r29
     b70:	cf 93       	push	r28
     b72:	cd b7       	in	r28, 0x3d	; 61
     b74:	de b7       	in	r29, 0x3e	; 62
/********************* SELECTING ACTIVATION SENSOR FOR EXTI0 *********************/
#if EXTI_INTERRUPT == EXTI0_PIN
#if EXTI_ACTIVATION_SENSE == EXTI0_LOW_ACTIVATION
	MCUCR_REG &= EXTI0_RESET_ACTIVATION;
     b76:	a5 e5       	ldi	r26, 0x55	; 85
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e5 e5       	ldi	r30, 0x55	; 85
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	8c 7f       	andi	r24, 0xFC	; 252
     b82:	8c 93       	st	X, r24
	MCUCR_REG |= EXTI0_LOW_ACTIVATION;
     b84:	a5 e5       	ldi	r26, 0x55	; 85
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e5 e5       	ldi	r30, 0x55	; 85
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	8c 93       	st	X, r24
	SET_BIT(GICR_REG, EXTI0_PIN);
     b90:	ab e5       	ldi	r26, 0x5B	; 91
     b92:	b0 e0       	ldi	r27, 0x00	; 0
     b94:	eb e5       	ldi	r30, 0x5B	; 91
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	80 81       	ld	r24, Z
     b9a:	80 64       	ori	r24, 0x40	; 64
     b9c:	8c 93       	st	X, r24
	MCUCSR_REG &= EXTI2_RESET_ACTIVATION;
#elif EXTI_ACTIVATION_SENSE == EXTI2_RISING_ACTIVATION
	MCUCSR_REG |= EXTI2_RISING_ACTIVATION;
#endif
#endif
}
     b9e:	cf 91       	pop	r28
     ba0:	df 91       	pop	r29
     ba2:	08 95       	ret

00000ba4 <EXTI_vDisableInterrupt>:

// This function shall be responsible for disabling external interrupts
void EXTI_vDisableInterrupt(void){
     ba4:	df 93       	push	r29
     ba6:	cf 93       	push	r28
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62

}
     bac:	cf 91       	pop	r28
     bae:	df 91       	pop	r29
     bb0:	08 95       	ret

00000bb2 <EXTI_vEnablePin>:



// This function shall be responsible for enabling any interrupt pin with any activation sensing
void EXTI_vEnablePin(u8 Copy_u8PinName){
     bb2:	df 93       	push	r29
     bb4:	cf 93       	push	r28
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <EXTI_vEnablePin+0x6>
     bb8:	0f 92       	push	r0
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
     bbe:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PinName)
     bc0:	89 81       	ldd	r24, Y+1	; 0x01
     bc2:	28 2f       	mov	r18, r24
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	3b 83       	std	Y+3, r19	; 0x03
     bc8:	2a 83       	std	Y+2, r18	; 0x02
     bca:	8a 81       	ldd	r24, Y+2	; 0x02
     bcc:	9b 81       	ldd	r25, Y+3	; 0x03
     bce:	00 97       	sbiw	r24, 0x00	; 0
     bd0:	31 f0       	breq	.+12     	; 0xbde <EXTI_vEnablePin+0x2c>
     bd2:	2a 81       	ldd	r18, Y+2	; 0x02
     bd4:	3b 81       	ldd	r19, Y+3	; 0x03
     bd6:	21 30       	cpi	r18, 0x01	; 1
     bd8:	31 05       	cpc	r19, r1
     bda:	b9 f0       	breq	.+46     	; 0xc0a <EXTI_vEnablePin+0x58>
     bdc:	2b c0       	rjmp	.+86     	; 0xc34 <EXTI_vEnablePin+0x82>
	{
	case INT0_PIN:
#if ActivationSense == LOW_ACTIVATION
		CLR_BIT(MCUCR_REG, 0); CLR_BIT(MCUCR_REG, 1); SET_BIT(GICR_REG, EXTI0_PIN);
     bde:	a5 e5       	ldi	r26, 0x55	; 85
     be0:	b0 e0       	ldi	r27, 0x00	; 0
     be2:	e5 e5       	ldi	r30, 0x55	; 85
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	8e 7f       	andi	r24, 0xFE	; 254
     bea:	8c 93       	st	X, r24
     bec:	a5 e5       	ldi	r26, 0x55	; 85
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e5 e5       	ldi	r30, 0x55	; 85
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	8d 7f       	andi	r24, 0xFD	; 253
     bf8:	8c 93       	st	X, r24
     bfa:	ab e5       	ldi	r26, 0x5B	; 91
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	eb e5       	ldi	r30, 0x5B	; 91
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	80 64       	ori	r24, 0x40	; 64
     c06:	8c 93       	st	X, r24
     c08:	15 c0       	rjmp	.+42     	; 0xc34 <EXTI_vEnablePin+0x82>
#endif
		break;

	case INT1_PIN:
#if ActivationSense == LOW_ACTIVATION
		CLR_BIT(MCUCR_REG, 2); CLR_BIT(MCUCR_REG, 3); SET_BIT(GICR_REG, EXTI1_PIN);
     c0a:	a5 e5       	ldi	r26, 0x55	; 85
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e5 e5       	ldi	r30, 0x55	; 85
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	8b 7f       	andi	r24, 0xFB	; 251
     c16:	8c 93       	st	X, r24
     c18:	a5 e5       	ldi	r26, 0x55	; 85
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e5 e5       	ldi	r30, 0x55	; 85
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	87 7f       	andi	r24, 0xF7	; 247
     c24:	8c 93       	st	X, r24
     c26:	ab e5       	ldi	r26, 0x5B	; 91
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	eb e5       	ldi	r30, 0x5B	; 91
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	80 68       	ori	r24, 0x80	; 128
     c32:	8c 93       	st	X, r24
#elif ActivationSense == RISING_ACTIVATION
		SET_BIT(MCUCSR_REG, 6); SET_BIT(GICR_REG,EXTI2_PIN);
#endif
		break;
	}
}
     c34:	0f 90       	pop	r0
     c36:	0f 90       	pop	r0
     c38:	0f 90       	pop	r0
     c3a:	cf 91       	pop	r28
     c3c:	df 91       	pop	r29
     c3e:	08 95       	ret

00000c40 <EXTI_vDisablePin>:

// This function shall be responsible for enabling any interrupt pin
void EXTI_vDisablePin(u8 Copy_u8PinName){
     c40:	df 93       	push	r29
     c42:	cf 93       	push	r28
     c44:	00 d0       	rcall	.+0      	; 0xc46 <EXTI_vDisablePin+0x6>
     c46:	0f 92       	push	r0
     c48:	cd b7       	in	r28, 0x3d	; 61
     c4a:	de b7       	in	r29, 0x3e	; 62
     c4c:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PinName)
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	28 2f       	mov	r18, r24
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	3b 83       	std	Y+3, r19	; 0x03
     c56:	2a 83       	std	Y+2, r18	; 0x02
     c58:	8a 81       	ldd	r24, Y+2	; 0x02
     c5a:	9b 81       	ldd	r25, Y+3	; 0x03
     c5c:	81 30       	cpi	r24, 0x01	; 1
     c5e:	91 05       	cpc	r25, r1
     c60:	89 f0       	breq	.+34     	; 0xc84 <EXTI_vDisablePin+0x44>
     c62:	2a 81       	ldd	r18, Y+2	; 0x02
     c64:	3b 81       	ldd	r19, Y+3	; 0x03
     c66:	22 30       	cpi	r18, 0x02	; 2
     c68:	31 05       	cpc	r19, r1
     c6a:	a1 f0       	breq	.+40     	; 0xc94 <EXTI_vDisablePin+0x54>
     c6c:	8a 81       	ldd	r24, Y+2	; 0x02
     c6e:	9b 81       	ldd	r25, Y+3	; 0x03
     c70:	00 97       	sbiw	r24, 0x00	; 0
     c72:	b9 f4       	brne	.+46     	; 0xca2 <EXTI_vDisablePin+0x62>
	{
	case INT0_PIN: CLR_BIT(GICR_REG, EXTI0_PIN); break;
     c74:	ab e5       	ldi	r26, 0x5B	; 91
     c76:	b0 e0       	ldi	r27, 0x00	; 0
     c78:	eb e5       	ldi	r30, 0x5B	; 91
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	80 81       	ld	r24, Z
     c7e:	8f 7b       	andi	r24, 0xBF	; 191
     c80:	8c 93       	st	X, r24
     c82:	0f c0       	rjmp	.+30     	; 0xca2 <EXTI_vDisablePin+0x62>
	case INT1_PIN: CLR_BIT(GICR_REG, EXTI1_PIN); break;
     c84:	ab e5       	ldi	r26, 0x5B	; 91
     c86:	b0 e0       	ldi	r27, 0x00	; 0
     c88:	eb e5       	ldi	r30, 0x5B	; 91
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	80 81       	ld	r24, Z
     c8e:	8f 77       	andi	r24, 0x7F	; 127
     c90:	8c 93       	st	X, r24
     c92:	07 c0       	rjmp	.+14     	; 0xca2 <EXTI_vDisablePin+0x62>
	case INT2_PIN: CLR_BIT(GICR_REG, EXTI2_PIN); break;
     c94:	ab e5       	ldi	r26, 0x5B	; 91
     c96:	b0 e0       	ldi	r27, 0x00	; 0
     c98:	eb e5       	ldi	r30, 0x5B	; 91
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	8f 7d       	andi	r24, 0xDF	; 223
     ca0:	8c 93       	st	X, r24
	}
}
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	0f 90       	pop	r0
     ca8:	cf 91       	pop	r28
     caa:	df 91       	pop	r29
     cac:	08 95       	ret

00000cae <DIO_vSetPinDir>:

#include "DIO_interface.h"


//sets data direction of 1 pin in a port
void DIO_vSetPinDir(u8 Copy_u8PortName, u8 Copy_u8PinNum, u8 Copy_u8PinDir){
     cae:	df 93       	push	r29
     cb0:	cf 93       	push	r28
     cb2:	cd b7       	in	r28, 0x3d	; 61
     cb4:	de b7       	in	r29, 0x3e	; 62
     cb6:	27 97       	sbiw	r28, 0x07	; 7
     cb8:	0f b6       	in	r0, 0x3f	; 63
     cba:	f8 94       	cli
     cbc:	de bf       	out	0x3e, r29	; 62
     cbe:	0f be       	out	0x3f, r0	; 63
     cc0:	cd bf       	out	0x3d, r28	; 61
     cc2:	89 83       	std	Y+1, r24	; 0x01
     cc4:	6a 83       	std	Y+2, r22	; 0x02
     cc6:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinDir == OUTPUT)
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	81 30       	cpi	r24, 0x01	; 1
     ccc:	09 f0       	breq	.+2      	; 0xcd0 <DIO_vSetPinDir+0x22>
     cce:	6f c0       	rjmp	.+222    	; 0xdae <DIO_vSetPinDir+0x100>
	{
		switch(Copy_u8PortName)
     cd0:	89 81       	ldd	r24, Y+1	; 0x01
     cd2:	28 2f       	mov	r18, r24
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	3f 83       	std	Y+7, r19	; 0x07
     cd8:	2e 83       	std	Y+6, r18	; 0x06
     cda:	8e 81       	ldd	r24, Y+6	; 0x06
     cdc:	9f 81       	ldd	r25, Y+7	; 0x07
     cde:	81 30       	cpi	r24, 0x01	; 1
     ce0:	91 05       	cpc	r25, r1
     ce2:	49 f1       	breq	.+82     	; 0xd36 <DIO_vSetPinDir+0x88>
     ce4:	2e 81       	ldd	r18, Y+6	; 0x06
     ce6:	3f 81       	ldd	r19, Y+7	; 0x07
     ce8:	22 30       	cpi	r18, 0x02	; 2
     cea:	31 05       	cpc	r19, r1
     cec:	2c f4       	brge	.+10     	; 0xcf8 <DIO_vSetPinDir+0x4a>
     cee:	8e 81       	ldd	r24, Y+6	; 0x06
     cf0:	9f 81       	ldd	r25, Y+7	; 0x07
     cf2:	00 97       	sbiw	r24, 0x00	; 0
     cf4:	61 f0       	breq	.+24     	; 0xd0e <DIO_vSetPinDir+0x60>
     cf6:	d2 c0       	rjmp	.+420    	; 0xe9c <DIO_vSetPinDir+0x1ee>
     cf8:	2e 81       	ldd	r18, Y+6	; 0x06
     cfa:	3f 81       	ldd	r19, Y+7	; 0x07
     cfc:	22 30       	cpi	r18, 0x02	; 2
     cfe:	31 05       	cpc	r19, r1
     d00:	71 f1       	breq	.+92     	; 0xd5e <DIO_vSetPinDir+0xb0>
     d02:	8e 81       	ldd	r24, Y+6	; 0x06
     d04:	9f 81       	ldd	r25, Y+7	; 0x07
     d06:	83 30       	cpi	r24, 0x03	; 3
     d08:	91 05       	cpc	r25, r1
     d0a:	e9 f1       	breq	.+122    	; 0xd86 <DIO_vSetPinDir+0xd8>
     d0c:	c7 c0       	rjmp	.+398    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		{
		case PORTA: SET_BIT(DDRA_REG, Copy_u8PinNum); break;
     d0e:	aa e3       	ldi	r26, 0x3A	; 58
     d10:	b0 e0       	ldi	r27, 0x00	; 0
     d12:	ea e3       	ldi	r30, 0x3A	; 58
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
     d18:	48 2f       	mov	r20, r24
     d1a:	8a 81       	ldd	r24, Y+2	; 0x02
     d1c:	28 2f       	mov	r18, r24
     d1e:	30 e0       	ldi	r19, 0x00	; 0
     d20:	81 e0       	ldi	r24, 0x01	; 1
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	02 2e       	mov	r0, r18
     d26:	02 c0       	rjmp	.+4      	; 0xd2c <DIO_vSetPinDir+0x7e>
     d28:	88 0f       	add	r24, r24
     d2a:	99 1f       	adc	r25, r25
     d2c:	0a 94       	dec	r0
     d2e:	e2 f7       	brpl	.-8      	; 0xd28 <DIO_vSetPinDir+0x7a>
     d30:	84 2b       	or	r24, r20
     d32:	8c 93       	st	X, r24
     d34:	b3 c0       	rjmp	.+358    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTB: SET_BIT(DDRB_REG, Copy_u8PinNum); break;
     d36:	a7 e3       	ldi	r26, 0x37	; 55
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e7 e3       	ldi	r30, 0x37	; 55
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	48 2f       	mov	r20, r24
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	28 2f       	mov	r18, r24
     d46:	30 e0       	ldi	r19, 0x00	; 0
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	02 2e       	mov	r0, r18
     d4e:	02 c0       	rjmp	.+4      	; 0xd54 <DIO_vSetPinDir+0xa6>
     d50:	88 0f       	add	r24, r24
     d52:	99 1f       	adc	r25, r25
     d54:	0a 94       	dec	r0
     d56:	e2 f7       	brpl	.-8      	; 0xd50 <DIO_vSetPinDir+0xa2>
     d58:	84 2b       	or	r24, r20
     d5a:	8c 93       	st	X, r24
     d5c:	9f c0       	rjmp	.+318    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTC: SET_BIT(DDRC_REG, Copy_u8PinNum); break;
     d5e:	a4 e3       	ldi	r26, 0x34	; 52
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e4 e3       	ldi	r30, 0x34	; 52
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	48 2f       	mov	r20, r24
     d6a:	8a 81       	ldd	r24, Y+2	; 0x02
     d6c:	28 2f       	mov	r18, r24
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	02 2e       	mov	r0, r18
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <DIO_vSetPinDir+0xce>
     d78:	88 0f       	add	r24, r24
     d7a:	99 1f       	adc	r25, r25
     d7c:	0a 94       	dec	r0
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <DIO_vSetPinDir+0xca>
     d80:	84 2b       	or	r24, r20
     d82:	8c 93       	st	X, r24
     d84:	8b c0       	rjmp	.+278    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTD: SET_BIT(DDRD_REG, Copy_u8PinNum); break;
     d86:	a1 e3       	ldi	r26, 0x31	; 49
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e1 e3       	ldi	r30, 0x31	; 49
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	48 2f       	mov	r20, r24
     d92:	8a 81       	ldd	r24, Y+2	; 0x02
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	02 2e       	mov	r0, r18
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <DIO_vSetPinDir+0xf6>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	0a 94       	dec	r0
     da6:	e2 f7       	brpl	.-8      	; 0xda0 <DIO_vSetPinDir+0xf2>
     da8:	84 2b       	or	r24, r20
     daa:	8c 93       	st	X, r24
     dac:	77 c0       	rjmp	.+238    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		}
	}
	else if(Copy_u8PinDir == INPUT)
     dae:	8b 81       	ldd	r24, Y+3	; 0x03
     db0:	88 23       	and	r24, r24
     db2:	09 f0       	breq	.+2      	; 0xdb6 <DIO_vSetPinDir+0x108>
     db4:	73 c0       	rjmp	.+230    	; 0xe9c <DIO_vSetPinDir+0x1ee>
	{
		switch(Copy_u8PortName)
     db6:	89 81       	ldd	r24, Y+1	; 0x01
     db8:	28 2f       	mov	r18, r24
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	3d 83       	std	Y+5, r19	; 0x05
     dbe:	2c 83       	std	Y+4, r18	; 0x04
     dc0:	8c 81       	ldd	r24, Y+4	; 0x04
     dc2:	9d 81       	ldd	r25, Y+5	; 0x05
     dc4:	81 30       	cpi	r24, 0x01	; 1
     dc6:	91 05       	cpc	r25, r1
     dc8:	59 f1       	breq	.+86     	; 0xe20 <DIO_vSetPinDir+0x172>
     dca:	2c 81       	ldd	r18, Y+4	; 0x04
     dcc:	3d 81       	ldd	r19, Y+5	; 0x05
     dce:	22 30       	cpi	r18, 0x02	; 2
     dd0:	31 05       	cpc	r19, r1
     dd2:	2c f4       	brge	.+10     	; 0xdde <DIO_vSetPinDir+0x130>
     dd4:	8c 81       	ldd	r24, Y+4	; 0x04
     dd6:	9d 81       	ldd	r25, Y+5	; 0x05
     dd8:	00 97       	sbiw	r24, 0x00	; 0
     dda:	69 f0       	breq	.+26     	; 0xdf6 <DIO_vSetPinDir+0x148>
     ddc:	5f c0       	rjmp	.+190    	; 0xe9c <DIO_vSetPinDir+0x1ee>
     dde:	2c 81       	ldd	r18, Y+4	; 0x04
     de0:	3d 81       	ldd	r19, Y+5	; 0x05
     de2:	22 30       	cpi	r18, 0x02	; 2
     de4:	31 05       	cpc	r19, r1
     de6:	89 f1       	breq	.+98     	; 0xe4a <DIO_vSetPinDir+0x19c>
     de8:	8c 81       	ldd	r24, Y+4	; 0x04
     dea:	9d 81       	ldd	r25, Y+5	; 0x05
     dec:	83 30       	cpi	r24, 0x03	; 3
     dee:	91 05       	cpc	r25, r1
     df0:	09 f4       	brne	.+2      	; 0xdf4 <DIO_vSetPinDir+0x146>
     df2:	40 c0       	rjmp	.+128    	; 0xe74 <DIO_vSetPinDir+0x1c6>
     df4:	53 c0       	rjmp	.+166    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		{
		case PORTA: CLR_BIT(DDRA_REG, Copy_u8PinNum); break;
     df6:	aa e3       	ldi	r26, 0x3A	; 58
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	ea e3       	ldi	r30, 0x3A	; 58
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	48 2f       	mov	r20, r24
     e02:	8a 81       	ldd	r24, Y+2	; 0x02
     e04:	28 2f       	mov	r18, r24
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	02 2e       	mov	r0, r18
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <DIO_vSetPinDir+0x166>
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <DIO_vSetPinDir+0x162>
     e18:	80 95       	com	r24
     e1a:	84 23       	and	r24, r20
     e1c:	8c 93       	st	X, r24
     e1e:	3e c0       	rjmp	.+124    	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTB: CLR_BIT(DDRB_REG, Copy_u8PinNum); break;
     e20:	a7 e3       	ldi	r26, 0x37	; 55
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	e7 e3       	ldi	r30, 0x37	; 55
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	48 2f       	mov	r20, r24
     e2c:	8a 81       	ldd	r24, Y+2	; 0x02
     e2e:	28 2f       	mov	r18, r24
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	81 e0       	ldi	r24, 0x01	; 1
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	02 2e       	mov	r0, r18
     e38:	02 c0       	rjmp	.+4      	; 0xe3e <DIO_vSetPinDir+0x190>
     e3a:	88 0f       	add	r24, r24
     e3c:	99 1f       	adc	r25, r25
     e3e:	0a 94       	dec	r0
     e40:	e2 f7       	brpl	.-8      	; 0xe3a <DIO_vSetPinDir+0x18c>
     e42:	80 95       	com	r24
     e44:	84 23       	and	r24, r20
     e46:	8c 93       	st	X, r24
     e48:	29 c0       	rjmp	.+82     	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTC: CLR_BIT(DDRC_REG, Copy_u8PinNum); break;
     e4a:	a4 e3       	ldi	r26, 0x34	; 52
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	e4 e3       	ldi	r30, 0x34	; 52
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	48 2f       	mov	r20, r24
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	28 2f       	mov	r18, r24
     e5a:	30 e0       	ldi	r19, 0x00	; 0
     e5c:	81 e0       	ldi	r24, 0x01	; 1
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	02 2e       	mov	r0, r18
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <DIO_vSetPinDir+0x1ba>
     e64:	88 0f       	add	r24, r24
     e66:	99 1f       	adc	r25, r25
     e68:	0a 94       	dec	r0
     e6a:	e2 f7       	brpl	.-8      	; 0xe64 <DIO_vSetPinDir+0x1b6>
     e6c:	80 95       	com	r24
     e6e:	84 23       	and	r24, r20
     e70:	8c 93       	st	X, r24
     e72:	14 c0       	rjmp	.+40     	; 0xe9c <DIO_vSetPinDir+0x1ee>
		case PORTD: CLR_BIT(DDRD_REG, Copy_u8PinNum); break;
     e74:	a1 e3       	ldi	r26, 0x31	; 49
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	e1 e3       	ldi	r30, 0x31	; 49
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	48 2f       	mov	r20, r24
     e80:	8a 81       	ldd	r24, Y+2	; 0x02
     e82:	28 2f       	mov	r18, r24
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	02 2e       	mov	r0, r18
     e8c:	02 c0       	rjmp	.+4      	; 0xe92 <DIO_vSetPinDir+0x1e4>
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	0a 94       	dec	r0
     e94:	e2 f7       	brpl	.-8      	; 0xe8e <DIO_vSetPinDir+0x1e0>
     e96:	80 95       	com	r24
     e98:	84 23       	and	r24, r20
     e9a:	8c 93       	st	X, r24
		}
	}
}
     e9c:	27 96       	adiw	r28, 0x07	; 7
     e9e:	0f b6       	in	r0, 0x3f	; 63
     ea0:	f8 94       	cli
     ea2:	de bf       	out	0x3e, r29	; 62
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	cd bf       	out	0x3d, r28	; 61
     ea8:	cf 91       	pop	r28
     eaa:	df 91       	pop	r29
     eac:	08 95       	ret

00000eae <DIO_vSetPinValue>:

//sets value of 1 pin in a port
void DIO_vSetPinValue(u8 Copy_u8PortName, u8 Copy_u8PinNum, u8 Copy_u8PinVal){
     eae:	df 93       	push	r29
     eb0:	cf 93       	push	r28
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	27 97       	sbiw	r28, 0x07	; 7
     eb8:	0f b6       	in	r0, 0x3f	; 63
     eba:	f8 94       	cli
     ebc:	de bf       	out	0x3e, r29	; 62
     ebe:	0f be       	out	0x3f, r0	; 63
     ec0:	cd bf       	out	0x3d, r28	; 61
     ec2:	89 83       	std	Y+1, r24	; 0x01
     ec4:	6a 83       	std	Y+2, r22	; 0x02
     ec6:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinVal == HIGH)
     ec8:	8b 81       	ldd	r24, Y+3	; 0x03
     eca:	81 30       	cpi	r24, 0x01	; 1
     ecc:	09 f0       	breq	.+2      	; 0xed0 <DIO_vSetPinValue+0x22>
     ece:	6f c0       	rjmp	.+222    	; 0xfae <DIO_vSetPinValue+0x100>
	{
		switch(Copy_u8PortName)
     ed0:	89 81       	ldd	r24, Y+1	; 0x01
     ed2:	28 2f       	mov	r18, r24
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	3f 83       	std	Y+7, r19	; 0x07
     ed8:	2e 83       	std	Y+6, r18	; 0x06
     eda:	8e 81       	ldd	r24, Y+6	; 0x06
     edc:	9f 81       	ldd	r25, Y+7	; 0x07
     ede:	81 30       	cpi	r24, 0x01	; 1
     ee0:	91 05       	cpc	r25, r1
     ee2:	49 f1       	breq	.+82     	; 0xf36 <DIO_vSetPinValue+0x88>
     ee4:	2e 81       	ldd	r18, Y+6	; 0x06
     ee6:	3f 81       	ldd	r19, Y+7	; 0x07
     ee8:	22 30       	cpi	r18, 0x02	; 2
     eea:	31 05       	cpc	r19, r1
     eec:	2c f4       	brge	.+10     	; 0xef8 <DIO_vSetPinValue+0x4a>
     eee:	8e 81       	ldd	r24, Y+6	; 0x06
     ef0:	9f 81       	ldd	r25, Y+7	; 0x07
     ef2:	00 97       	sbiw	r24, 0x00	; 0
     ef4:	61 f0       	breq	.+24     	; 0xf0e <DIO_vSetPinValue+0x60>
     ef6:	d2 c0       	rjmp	.+420    	; 0x109c <DIO_vSetPinValue+0x1ee>
     ef8:	2e 81       	ldd	r18, Y+6	; 0x06
     efa:	3f 81       	ldd	r19, Y+7	; 0x07
     efc:	22 30       	cpi	r18, 0x02	; 2
     efe:	31 05       	cpc	r19, r1
     f00:	71 f1       	breq	.+92     	; 0xf5e <DIO_vSetPinValue+0xb0>
     f02:	8e 81       	ldd	r24, Y+6	; 0x06
     f04:	9f 81       	ldd	r25, Y+7	; 0x07
     f06:	83 30       	cpi	r24, 0x03	; 3
     f08:	91 05       	cpc	r25, r1
     f0a:	e9 f1       	breq	.+122    	; 0xf86 <DIO_vSetPinValue+0xd8>
     f0c:	c7 c0       	rjmp	.+398    	; 0x109c <DIO_vSetPinValue+0x1ee>
		{
		case PORTA: SET_BIT(PORTA_REG, Copy_u8PinNum); break;
     f0e:	ab e3       	ldi	r26, 0x3B	; 59
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	eb e3       	ldi	r30, 0x3B	; 59
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	48 2f       	mov	r20, r24
     f1a:	8a 81       	ldd	r24, Y+2	; 0x02
     f1c:	28 2f       	mov	r18, r24
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	81 e0       	ldi	r24, 0x01	; 1
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	02 2e       	mov	r0, r18
     f26:	02 c0       	rjmp	.+4      	; 0xf2c <DIO_vSetPinValue+0x7e>
     f28:	88 0f       	add	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	0a 94       	dec	r0
     f2e:	e2 f7       	brpl	.-8      	; 0xf28 <DIO_vSetPinValue+0x7a>
     f30:	84 2b       	or	r24, r20
     f32:	8c 93       	st	X, r24
     f34:	b3 c0       	rjmp	.+358    	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTB: SET_BIT(PORTB_REG, Copy_u8PinNum); break;
     f36:	a8 e3       	ldi	r26, 0x38	; 56
     f38:	b0 e0       	ldi	r27, 0x00	; 0
     f3a:	e8 e3       	ldi	r30, 0x38	; 56
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	48 2f       	mov	r20, r24
     f42:	8a 81       	ldd	r24, Y+2	; 0x02
     f44:	28 2f       	mov	r18, r24
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	81 e0       	ldi	r24, 0x01	; 1
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	02 2e       	mov	r0, r18
     f4e:	02 c0       	rjmp	.+4      	; 0xf54 <DIO_vSetPinValue+0xa6>
     f50:	88 0f       	add	r24, r24
     f52:	99 1f       	adc	r25, r25
     f54:	0a 94       	dec	r0
     f56:	e2 f7       	brpl	.-8      	; 0xf50 <DIO_vSetPinValue+0xa2>
     f58:	84 2b       	or	r24, r20
     f5a:	8c 93       	st	X, r24
     f5c:	9f c0       	rjmp	.+318    	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTC: SET_BIT(PORTC_REG, Copy_u8PinNum); break;
     f5e:	a5 e3       	ldi	r26, 0x35	; 53
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	e5 e3       	ldi	r30, 0x35	; 53
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	48 2f       	mov	r20, r24
     f6a:	8a 81       	ldd	r24, Y+2	; 0x02
     f6c:	28 2f       	mov	r18, r24
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	02 2e       	mov	r0, r18
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <DIO_vSetPinValue+0xce>
     f78:	88 0f       	add	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	e2 f7       	brpl	.-8      	; 0xf78 <DIO_vSetPinValue+0xca>
     f80:	84 2b       	or	r24, r20
     f82:	8c 93       	st	X, r24
     f84:	8b c0       	rjmp	.+278    	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTD: SET_BIT(PORTD_REG, Copy_u8PinNum); break;
     f86:	a2 e3       	ldi	r26, 0x32	; 50
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	e2 e3       	ldi	r30, 0x32	; 50
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	48 2f       	mov	r20, r24
     f92:	8a 81       	ldd	r24, Y+2	; 0x02
     f94:	28 2f       	mov	r18, r24
     f96:	30 e0       	ldi	r19, 0x00	; 0
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	02 2e       	mov	r0, r18
     f9e:	02 c0       	rjmp	.+4      	; 0xfa4 <DIO_vSetPinValue+0xf6>
     fa0:	88 0f       	add	r24, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	0a 94       	dec	r0
     fa6:	e2 f7       	brpl	.-8      	; 0xfa0 <DIO_vSetPinValue+0xf2>
     fa8:	84 2b       	or	r24, r20
     faa:	8c 93       	st	X, r24
     fac:	77 c0       	rjmp	.+238    	; 0x109c <DIO_vSetPinValue+0x1ee>
		}
	}
	else if(Copy_u8PinVal == LOW)
     fae:	8b 81       	ldd	r24, Y+3	; 0x03
     fb0:	88 23       	and	r24, r24
     fb2:	09 f0       	breq	.+2      	; 0xfb6 <DIO_vSetPinValue+0x108>
     fb4:	73 c0       	rjmp	.+230    	; 0x109c <DIO_vSetPinValue+0x1ee>
	{
		switch(Copy_u8PortName)
     fb6:	89 81       	ldd	r24, Y+1	; 0x01
     fb8:	28 2f       	mov	r18, r24
     fba:	30 e0       	ldi	r19, 0x00	; 0
     fbc:	3d 83       	std	Y+5, r19	; 0x05
     fbe:	2c 83       	std	Y+4, r18	; 0x04
     fc0:	8c 81       	ldd	r24, Y+4	; 0x04
     fc2:	9d 81       	ldd	r25, Y+5	; 0x05
     fc4:	81 30       	cpi	r24, 0x01	; 1
     fc6:	91 05       	cpc	r25, r1
     fc8:	59 f1       	breq	.+86     	; 0x1020 <DIO_vSetPinValue+0x172>
     fca:	2c 81       	ldd	r18, Y+4	; 0x04
     fcc:	3d 81       	ldd	r19, Y+5	; 0x05
     fce:	22 30       	cpi	r18, 0x02	; 2
     fd0:	31 05       	cpc	r19, r1
     fd2:	2c f4       	brge	.+10     	; 0xfde <DIO_vSetPinValue+0x130>
     fd4:	8c 81       	ldd	r24, Y+4	; 0x04
     fd6:	9d 81       	ldd	r25, Y+5	; 0x05
     fd8:	00 97       	sbiw	r24, 0x00	; 0
     fda:	69 f0       	breq	.+26     	; 0xff6 <DIO_vSetPinValue+0x148>
     fdc:	5f c0       	rjmp	.+190    	; 0x109c <DIO_vSetPinValue+0x1ee>
     fde:	2c 81       	ldd	r18, Y+4	; 0x04
     fe0:	3d 81       	ldd	r19, Y+5	; 0x05
     fe2:	22 30       	cpi	r18, 0x02	; 2
     fe4:	31 05       	cpc	r19, r1
     fe6:	89 f1       	breq	.+98     	; 0x104a <DIO_vSetPinValue+0x19c>
     fe8:	8c 81       	ldd	r24, Y+4	; 0x04
     fea:	9d 81       	ldd	r25, Y+5	; 0x05
     fec:	83 30       	cpi	r24, 0x03	; 3
     fee:	91 05       	cpc	r25, r1
     ff0:	09 f4       	brne	.+2      	; 0xff4 <DIO_vSetPinValue+0x146>
     ff2:	40 c0       	rjmp	.+128    	; 0x1074 <DIO_vSetPinValue+0x1c6>
     ff4:	53 c0       	rjmp	.+166    	; 0x109c <DIO_vSetPinValue+0x1ee>
		{
		case PORTA: CLR_BIT(PORTA_REG, Copy_u8PinNum); break;
     ff6:	ab e3       	ldi	r26, 0x3B	; 59
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	eb e3       	ldi	r30, 0x3B	; 59
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	48 2f       	mov	r20, r24
    1002:	8a 81       	ldd	r24, Y+2	; 0x02
    1004:	28 2f       	mov	r18, r24
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	02 2e       	mov	r0, r18
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <DIO_vSetPinValue+0x166>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <DIO_vSetPinValue+0x162>
    1018:	80 95       	com	r24
    101a:	84 23       	and	r24, r20
    101c:	8c 93       	st	X, r24
    101e:	3e c0       	rjmp	.+124    	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTB: CLR_BIT(PORTB_REG, Copy_u8PinNum); break;
    1020:	a8 e3       	ldi	r26, 0x38	; 56
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	e8 e3       	ldi	r30, 0x38	; 56
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	48 2f       	mov	r20, r24
    102c:	8a 81       	ldd	r24, Y+2	; 0x02
    102e:	28 2f       	mov	r18, r24
    1030:	30 e0       	ldi	r19, 0x00	; 0
    1032:	81 e0       	ldi	r24, 0x01	; 1
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	02 2e       	mov	r0, r18
    1038:	02 c0       	rjmp	.+4      	; 0x103e <DIO_vSetPinValue+0x190>
    103a:	88 0f       	add	r24, r24
    103c:	99 1f       	adc	r25, r25
    103e:	0a 94       	dec	r0
    1040:	e2 f7       	brpl	.-8      	; 0x103a <DIO_vSetPinValue+0x18c>
    1042:	80 95       	com	r24
    1044:	84 23       	and	r24, r20
    1046:	8c 93       	st	X, r24
    1048:	29 c0       	rjmp	.+82     	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTC: CLR_BIT(PORTC_REG, Copy_u8PinNum); break;
    104a:	a5 e3       	ldi	r26, 0x35	; 53
    104c:	b0 e0       	ldi	r27, 0x00	; 0
    104e:	e5 e3       	ldi	r30, 0x35	; 53
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	48 2f       	mov	r20, r24
    1056:	8a 81       	ldd	r24, Y+2	; 0x02
    1058:	28 2f       	mov	r18, r24
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	02 2e       	mov	r0, r18
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <DIO_vSetPinValue+0x1ba>
    1064:	88 0f       	add	r24, r24
    1066:	99 1f       	adc	r25, r25
    1068:	0a 94       	dec	r0
    106a:	e2 f7       	brpl	.-8      	; 0x1064 <DIO_vSetPinValue+0x1b6>
    106c:	80 95       	com	r24
    106e:	84 23       	and	r24, r20
    1070:	8c 93       	st	X, r24
    1072:	14 c0       	rjmp	.+40     	; 0x109c <DIO_vSetPinValue+0x1ee>
		case PORTD: CLR_BIT(PORTD_REG, Copy_u8PinNum); break;
    1074:	a2 e3       	ldi	r26, 0x32	; 50
    1076:	b0 e0       	ldi	r27, 0x00	; 0
    1078:	e2 e3       	ldi	r30, 0x32	; 50
    107a:	f0 e0       	ldi	r31, 0x00	; 0
    107c:	80 81       	ld	r24, Z
    107e:	48 2f       	mov	r20, r24
    1080:	8a 81       	ldd	r24, Y+2	; 0x02
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	02 2e       	mov	r0, r18
    108c:	02 c0       	rjmp	.+4      	; 0x1092 <DIO_vSetPinValue+0x1e4>
    108e:	88 0f       	add	r24, r24
    1090:	99 1f       	adc	r25, r25
    1092:	0a 94       	dec	r0
    1094:	e2 f7       	brpl	.-8      	; 0x108e <DIO_vSetPinValue+0x1e0>
    1096:	80 95       	com	r24
    1098:	84 23       	and	r24, r20
    109a:	8c 93       	st	X, r24
		}
	}
}
    109c:	27 96       	adiw	r28, 0x07	; 7
    109e:	0f b6       	in	r0, 0x3f	; 63
    10a0:	f8 94       	cli
    10a2:	de bf       	out	0x3e, r29	; 62
    10a4:	0f be       	out	0x3f, r0	; 63
    10a6:	cd bf       	out	0x3d, r28	; 61
    10a8:	cf 91       	pop	r28
    10aa:	df 91       	pop	r29
    10ac:	08 95       	ret

000010ae <DIO_u8ReadPinValue>:

//reads value on 1 pin in a port
u8 DIO_u8ReadPinValue(u8 Copy_u8PortName, u8 Copy_u8PinNum){
    10ae:	df 93       	push	r29
    10b0:	cf 93       	push	r28
    10b2:	00 d0       	rcall	.+0      	; 0x10b4 <DIO_u8ReadPinValue+0x6>
    10b4:	00 d0       	rcall	.+0      	; 0x10b6 <DIO_u8ReadPinValue+0x8>
    10b6:	0f 92       	push	r0
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
    10bc:	8a 83       	std	Y+2, r24	; 0x02
    10be:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ReadValue = 0;
    10c0:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8PortName)
    10c2:	8a 81       	ldd	r24, Y+2	; 0x02
    10c4:	28 2f       	mov	r18, r24
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	3d 83       	std	Y+5, r19	; 0x05
    10ca:	2c 83       	std	Y+4, r18	; 0x04
    10cc:	4c 81       	ldd	r20, Y+4	; 0x04
    10ce:	5d 81       	ldd	r21, Y+5	; 0x05
    10d0:	41 30       	cpi	r20, 0x01	; 1
    10d2:	51 05       	cpc	r21, r1
    10d4:	41 f1       	breq	.+80     	; 0x1126 <DIO_u8ReadPinValue+0x78>
    10d6:	8c 81       	ldd	r24, Y+4	; 0x04
    10d8:	9d 81       	ldd	r25, Y+5	; 0x05
    10da:	82 30       	cpi	r24, 0x02	; 2
    10dc:	91 05       	cpc	r25, r1
    10de:	34 f4       	brge	.+12     	; 0x10ec <DIO_u8ReadPinValue+0x3e>
    10e0:	2c 81       	ldd	r18, Y+4	; 0x04
    10e2:	3d 81       	ldd	r19, Y+5	; 0x05
    10e4:	21 15       	cp	r18, r1
    10e6:	31 05       	cpc	r19, r1
    10e8:	61 f0       	breq	.+24     	; 0x1102 <DIO_u8ReadPinValue+0x54>
    10ea:	52 c0       	rjmp	.+164    	; 0x1190 <DIO_u8ReadPinValue+0xe2>
    10ec:	4c 81       	ldd	r20, Y+4	; 0x04
    10ee:	5d 81       	ldd	r21, Y+5	; 0x05
    10f0:	42 30       	cpi	r20, 0x02	; 2
    10f2:	51 05       	cpc	r21, r1
    10f4:	51 f1       	breq	.+84     	; 0x114a <DIO_u8ReadPinValue+0x9c>
    10f6:	8c 81       	ldd	r24, Y+4	; 0x04
    10f8:	9d 81       	ldd	r25, Y+5	; 0x05
    10fa:	83 30       	cpi	r24, 0x03	; 3
    10fc:	91 05       	cpc	r25, r1
    10fe:	b9 f1       	breq	.+110    	; 0x116e <DIO_u8ReadPinValue+0xc0>
    1100:	47 c0       	rjmp	.+142    	; 0x1190 <DIO_u8ReadPinValue+0xe2>
	{
	case PORTA: Local_u8ReadValue = GET_BIT(PINA_REG, Copy_u8PinNum); break;
    1102:	e9 e3       	ldi	r30, 0x39	; 57
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	80 81       	ld	r24, Z
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	8b 81       	ldd	r24, Y+3	; 0x03
    110e:	88 2f       	mov	r24, r24
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	a9 01       	movw	r20, r18
    1114:	02 c0       	rjmp	.+4      	; 0x111a <DIO_u8ReadPinValue+0x6c>
    1116:	55 95       	asr	r21
    1118:	47 95       	ror	r20
    111a:	8a 95       	dec	r24
    111c:	e2 f7       	brpl	.-8      	; 0x1116 <DIO_u8ReadPinValue+0x68>
    111e:	ca 01       	movw	r24, r20
    1120:	81 70       	andi	r24, 0x01	; 1
    1122:	89 83       	std	Y+1, r24	; 0x01
    1124:	35 c0       	rjmp	.+106    	; 0x1190 <DIO_u8ReadPinValue+0xe2>
	case PORTB: Local_u8ReadValue = GET_BIT(PINB_REG, Copy_u8PinNum); break;
    1126:	e6 e3       	ldi	r30, 0x36	; 54
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	80 81       	ld	r24, Z
    112c:	28 2f       	mov	r18, r24
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	8b 81       	ldd	r24, Y+3	; 0x03
    1132:	88 2f       	mov	r24, r24
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	a9 01       	movw	r20, r18
    1138:	02 c0       	rjmp	.+4      	; 0x113e <DIO_u8ReadPinValue+0x90>
    113a:	55 95       	asr	r21
    113c:	47 95       	ror	r20
    113e:	8a 95       	dec	r24
    1140:	e2 f7       	brpl	.-8      	; 0x113a <DIO_u8ReadPinValue+0x8c>
    1142:	ca 01       	movw	r24, r20
    1144:	81 70       	andi	r24, 0x01	; 1
    1146:	89 83       	std	Y+1, r24	; 0x01
    1148:	23 c0       	rjmp	.+70     	; 0x1190 <DIO_u8ReadPinValue+0xe2>
	case PORTC: Local_u8ReadValue = GET_BIT(PINC_REG, Copy_u8PinNum); break;
    114a:	e3 e3       	ldi	r30, 0x33	; 51
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	28 2f       	mov	r18, r24
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	8b 81       	ldd	r24, Y+3	; 0x03
    1156:	88 2f       	mov	r24, r24
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	a9 01       	movw	r20, r18
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <DIO_u8ReadPinValue+0xb4>
    115e:	55 95       	asr	r21
    1160:	47 95       	ror	r20
    1162:	8a 95       	dec	r24
    1164:	e2 f7       	brpl	.-8      	; 0x115e <DIO_u8ReadPinValue+0xb0>
    1166:	ca 01       	movw	r24, r20
    1168:	81 70       	andi	r24, 0x01	; 1
    116a:	89 83       	std	Y+1, r24	; 0x01
    116c:	11 c0       	rjmp	.+34     	; 0x1190 <DIO_u8ReadPinValue+0xe2>
	case PORTD: Local_u8ReadValue = GET_BIT(PIND_REG, Copy_u8PinNum); break;
    116e:	e0 e3       	ldi	r30, 0x30	; 48
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	28 2f       	mov	r18, r24
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	8b 81       	ldd	r24, Y+3	; 0x03
    117a:	88 2f       	mov	r24, r24
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	a9 01       	movw	r20, r18
    1180:	02 c0       	rjmp	.+4      	; 0x1186 <DIO_u8ReadPinValue+0xd8>
    1182:	55 95       	asr	r21
    1184:	47 95       	ror	r20
    1186:	8a 95       	dec	r24
    1188:	e2 f7       	brpl	.-8      	; 0x1182 <DIO_u8ReadPinValue+0xd4>
    118a:	ca 01       	movw	r24, r20
    118c:	81 70       	andi	r24, 0x01	; 1
    118e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ReadValue;
    1190:	89 81       	ldd	r24, Y+1	; 0x01
}
    1192:	0f 90       	pop	r0
    1194:	0f 90       	pop	r0
    1196:	0f 90       	pop	r0
    1198:	0f 90       	pop	r0
    119a:	0f 90       	pop	r0
    119c:	cf 91       	pop	r28
    119e:	df 91       	pop	r29
    11a0:	08 95       	ret

000011a2 <DIO_vSetGroupDir>:

//sets data direction of all 8 pins in a port
void DIO_vSetGroupDir(u8 Copy_u8PortName, u8 Copy_u8PortDir){
    11a2:	df 93       	push	r29
    11a4:	cf 93       	push	r28
    11a6:	00 d0       	rcall	.+0      	; 0x11a8 <DIO_vSetGroupDir+0x6>
    11a8:	00 d0       	rcall	.+0      	; 0x11aa <DIO_vSetGroupDir+0x8>
    11aa:	00 d0       	rcall	.+0      	; 0x11ac <DIO_vSetGroupDir+0xa>
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
    11b0:	89 83       	std	Y+1, r24	; 0x01
    11b2:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PortDir == OUTPUT)
    11b4:	8a 81       	ldd	r24, Y+2	; 0x02
    11b6:	81 30       	cpi	r24, 0x01	; 1
    11b8:	99 f5       	brne	.+102    	; 0x1220 <DIO_vSetGroupDir+0x7e>
	{
		switch(Copy_u8PortName)
    11ba:	89 81       	ldd	r24, Y+1	; 0x01
    11bc:	28 2f       	mov	r18, r24
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	3e 83       	std	Y+6, r19	; 0x06
    11c2:	2d 83       	std	Y+5, r18	; 0x05
    11c4:	8d 81       	ldd	r24, Y+5	; 0x05
    11c6:	9e 81       	ldd	r25, Y+6	; 0x06
    11c8:	81 30       	cpi	r24, 0x01	; 1
    11ca:	91 05       	cpc	r25, r1
    11cc:	d1 f0       	breq	.+52     	; 0x1202 <DIO_vSetGroupDir+0x60>
    11ce:	2d 81       	ldd	r18, Y+5	; 0x05
    11d0:	3e 81       	ldd	r19, Y+6	; 0x06
    11d2:	22 30       	cpi	r18, 0x02	; 2
    11d4:	31 05       	cpc	r19, r1
    11d6:	2c f4       	brge	.+10     	; 0x11e2 <DIO_vSetGroupDir+0x40>
    11d8:	8d 81       	ldd	r24, Y+5	; 0x05
    11da:	9e 81       	ldd	r25, Y+6	; 0x06
    11dc:	00 97       	sbiw	r24, 0x00	; 0
    11de:	61 f0       	breq	.+24     	; 0x11f8 <DIO_vSetGroupDir+0x56>
    11e0:	50 c0       	rjmp	.+160    	; 0x1282 <DIO_vSetGroupDir+0xe0>
    11e2:	2d 81       	ldd	r18, Y+5	; 0x05
    11e4:	3e 81       	ldd	r19, Y+6	; 0x06
    11e6:	22 30       	cpi	r18, 0x02	; 2
    11e8:	31 05       	cpc	r19, r1
    11ea:	81 f0       	breq	.+32     	; 0x120c <DIO_vSetGroupDir+0x6a>
    11ec:	8d 81       	ldd	r24, Y+5	; 0x05
    11ee:	9e 81       	ldd	r25, Y+6	; 0x06
    11f0:	83 30       	cpi	r24, 0x03	; 3
    11f2:	91 05       	cpc	r25, r1
    11f4:	81 f0       	breq	.+32     	; 0x1216 <DIO_vSetGroupDir+0x74>
    11f6:	45 c0       	rjmp	.+138    	; 0x1282 <DIO_vSetGroupDir+0xe0>
		{
		case PORTA: DDRA_REG = 0xFF; break;
    11f8:	ea e3       	ldi	r30, 0x3A	; 58
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	8f ef       	ldi	r24, 0xFF	; 255
    11fe:	80 83       	st	Z, r24
    1200:	40 c0       	rjmp	.+128    	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTB: DDRB_REG = 0xFF; break;
    1202:	e7 e3       	ldi	r30, 0x37	; 55
    1204:	f0 e0       	ldi	r31, 0x00	; 0
    1206:	8f ef       	ldi	r24, 0xFF	; 255
    1208:	80 83       	st	Z, r24
    120a:	3b c0       	rjmp	.+118    	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTC: DDRC_REG = 0xFF; break;
    120c:	e4 e3       	ldi	r30, 0x34	; 52
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	8f ef       	ldi	r24, 0xFF	; 255
    1212:	80 83       	st	Z, r24
    1214:	36 c0       	rjmp	.+108    	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTD: DDRD_REG = 0xFF; break;
    1216:	e1 e3       	ldi	r30, 0x31	; 49
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	8f ef       	ldi	r24, 0xFF	; 255
    121c:	80 83       	st	Z, r24
    121e:	31 c0       	rjmp	.+98     	; 0x1282 <DIO_vSetGroupDir+0xe0>
		}
	}
	else if(Copy_u8PortDir == INPUT)
    1220:	8a 81       	ldd	r24, Y+2	; 0x02
    1222:	88 23       	and	r24, r24
    1224:	71 f5       	brne	.+92     	; 0x1282 <DIO_vSetGroupDir+0xe0>
	{
		switch(Copy_u8PortName)
    1226:	89 81       	ldd	r24, Y+1	; 0x01
    1228:	28 2f       	mov	r18, r24
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	3c 83       	std	Y+4, r19	; 0x04
    122e:	2b 83       	std	Y+3, r18	; 0x03
    1230:	8b 81       	ldd	r24, Y+3	; 0x03
    1232:	9c 81       	ldd	r25, Y+4	; 0x04
    1234:	81 30       	cpi	r24, 0x01	; 1
    1236:	91 05       	cpc	r25, r1
    1238:	c9 f0       	breq	.+50     	; 0x126c <DIO_vSetGroupDir+0xca>
    123a:	2b 81       	ldd	r18, Y+3	; 0x03
    123c:	3c 81       	ldd	r19, Y+4	; 0x04
    123e:	22 30       	cpi	r18, 0x02	; 2
    1240:	31 05       	cpc	r19, r1
    1242:	2c f4       	brge	.+10     	; 0x124e <DIO_vSetGroupDir+0xac>
    1244:	8b 81       	ldd	r24, Y+3	; 0x03
    1246:	9c 81       	ldd	r25, Y+4	; 0x04
    1248:	00 97       	sbiw	r24, 0x00	; 0
    124a:	61 f0       	breq	.+24     	; 0x1264 <DIO_vSetGroupDir+0xc2>
    124c:	1a c0       	rjmp	.+52     	; 0x1282 <DIO_vSetGroupDir+0xe0>
    124e:	2b 81       	ldd	r18, Y+3	; 0x03
    1250:	3c 81       	ldd	r19, Y+4	; 0x04
    1252:	22 30       	cpi	r18, 0x02	; 2
    1254:	31 05       	cpc	r19, r1
    1256:	71 f0       	breq	.+28     	; 0x1274 <DIO_vSetGroupDir+0xd2>
    1258:	8b 81       	ldd	r24, Y+3	; 0x03
    125a:	9c 81       	ldd	r25, Y+4	; 0x04
    125c:	83 30       	cpi	r24, 0x03	; 3
    125e:	91 05       	cpc	r25, r1
    1260:	69 f0       	breq	.+26     	; 0x127c <DIO_vSetGroupDir+0xda>
    1262:	0f c0       	rjmp	.+30     	; 0x1282 <DIO_vSetGroupDir+0xe0>
		{
		case PORTA: DDRA_REG = 0x00; break;
    1264:	ea e3       	ldi	r30, 0x3A	; 58
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	10 82       	st	Z, r1
    126a:	0b c0       	rjmp	.+22     	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTB: DDRB_REG = 0x00; break;
    126c:	e7 e3       	ldi	r30, 0x37	; 55
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	10 82       	st	Z, r1
    1272:	07 c0       	rjmp	.+14     	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTC: DDRC_REG = 0x00; break;
    1274:	e4 e3       	ldi	r30, 0x34	; 52
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	10 82       	st	Z, r1
    127a:	03 c0       	rjmp	.+6      	; 0x1282 <DIO_vSetGroupDir+0xe0>
		case PORTD: DDRD_REG = 0x00; break;
    127c:	e1 e3       	ldi	r30, 0x31	; 49
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	10 82       	st	Z, r1
		}
	}
}
    1282:	26 96       	adiw	r28, 0x06	; 6
    1284:	0f b6       	in	r0, 0x3f	; 63
    1286:	f8 94       	cli
    1288:	de bf       	out	0x3e, r29	; 62
    128a:	0f be       	out	0x3f, r0	; 63
    128c:	cd bf       	out	0x3d, r28	; 61
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	08 95       	ret

00001294 <DIO_vSetGroupValue>:

//sets value of all 8 pins in a port
void DIO_vSetGroupValue(u8 Copy_u8PortName, u8 Copy_u8PortValue){
    1294:	df 93       	push	r29
    1296:	cf 93       	push	r28
    1298:	00 d0       	rcall	.+0      	; 0x129a <DIO_vSetGroupValue+0x6>
    129a:	00 d0       	rcall	.+0      	; 0x129c <DIO_vSetGroupValue+0x8>
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	89 83       	std	Y+1, r24	; 0x01
    12a2:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortName)
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	28 2f       	mov	r18, r24
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	3c 83       	std	Y+4, r19	; 0x04
    12ac:	2b 83       	std	Y+3, r18	; 0x03
    12ae:	8b 81       	ldd	r24, Y+3	; 0x03
    12b0:	9c 81       	ldd	r25, Y+4	; 0x04
    12b2:	81 30       	cpi	r24, 0x01	; 1
    12b4:	91 05       	cpc	r25, r1
    12b6:	d1 f0       	breq	.+52     	; 0x12ec <DIO_vSetGroupValue+0x58>
    12b8:	2b 81       	ldd	r18, Y+3	; 0x03
    12ba:	3c 81       	ldd	r19, Y+4	; 0x04
    12bc:	22 30       	cpi	r18, 0x02	; 2
    12be:	31 05       	cpc	r19, r1
    12c0:	2c f4       	brge	.+10     	; 0x12cc <DIO_vSetGroupValue+0x38>
    12c2:	8b 81       	ldd	r24, Y+3	; 0x03
    12c4:	9c 81       	ldd	r25, Y+4	; 0x04
    12c6:	00 97       	sbiw	r24, 0x00	; 0
    12c8:	61 f0       	breq	.+24     	; 0x12e2 <DIO_vSetGroupValue+0x4e>
    12ca:	1e c0       	rjmp	.+60     	; 0x1308 <DIO_vSetGroupValue+0x74>
    12cc:	2b 81       	ldd	r18, Y+3	; 0x03
    12ce:	3c 81       	ldd	r19, Y+4	; 0x04
    12d0:	22 30       	cpi	r18, 0x02	; 2
    12d2:	31 05       	cpc	r19, r1
    12d4:	81 f0       	breq	.+32     	; 0x12f6 <DIO_vSetGroupValue+0x62>
    12d6:	8b 81       	ldd	r24, Y+3	; 0x03
    12d8:	9c 81       	ldd	r25, Y+4	; 0x04
    12da:	83 30       	cpi	r24, 0x03	; 3
    12dc:	91 05       	cpc	r25, r1
    12de:	81 f0       	breq	.+32     	; 0x1300 <DIO_vSetGroupValue+0x6c>
    12e0:	13 c0       	rjmp	.+38     	; 0x1308 <DIO_vSetGroupValue+0x74>
	{
	case PORTA: PORTA_REG = Copy_u8PortValue; break;
    12e2:	eb e3       	ldi	r30, 0x3B	; 59
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	8a 81       	ldd	r24, Y+2	; 0x02
    12e8:	80 83       	st	Z, r24
    12ea:	0e c0       	rjmp	.+28     	; 0x1308 <DIO_vSetGroupValue+0x74>
	case PORTB: PORTB_REG = Copy_u8PortValue; break;
    12ec:	e8 e3       	ldi	r30, 0x38	; 56
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	8a 81       	ldd	r24, Y+2	; 0x02
    12f2:	80 83       	st	Z, r24
    12f4:	09 c0       	rjmp	.+18     	; 0x1308 <DIO_vSetGroupValue+0x74>
	case PORTC: PORTC_REG = Copy_u8PortValue; break;
    12f6:	e5 e3       	ldi	r30, 0x35	; 53
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	8a 81       	ldd	r24, Y+2	; 0x02
    12fc:	80 83       	st	Z, r24
    12fe:	04 c0       	rjmp	.+8      	; 0x1308 <DIO_vSetGroupValue+0x74>
	case PORTD: PORTD_REG = Copy_u8PortValue; break;
    1300:	e2 e3       	ldi	r30, 0x32	; 50
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	8a 81       	ldd	r24, Y+2	; 0x02
    1306:	80 83       	st	Z, r24
	}
}
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	cf 91       	pop	r28
    1312:	df 91       	pop	r29
    1314:	08 95       	ret

00001316 <DIO_u8ReadGroupValue>:

//reads value on all 8 pins of a port
u8 DIO_u8ReadGroupValue(u8 Copy_u8PortName){
    1316:	df 93       	push	r29
    1318:	cf 93       	push	r28
    131a:	00 d0       	rcall	.+0      	; 0x131c <DIO_u8ReadGroupValue+0x6>
    131c:	00 d0       	rcall	.+0      	; 0x131e <DIO_u8ReadGroupValue+0x8>
    131e:	cd b7       	in	r28, 0x3d	; 61
    1320:	de b7       	in	r29, 0x3e	; 62
    1322:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ReadValue = 0;
    1324:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8PortName)
    1326:	8a 81       	ldd	r24, Y+2	; 0x02
    1328:	28 2f       	mov	r18, r24
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	3c 83       	std	Y+4, r19	; 0x04
    132e:	2b 83       	std	Y+3, r18	; 0x03
    1330:	8b 81       	ldd	r24, Y+3	; 0x03
    1332:	9c 81       	ldd	r25, Y+4	; 0x04
    1334:	81 30       	cpi	r24, 0x01	; 1
    1336:	91 05       	cpc	r25, r1
    1338:	d1 f0       	breq	.+52     	; 0x136e <DIO_u8ReadGroupValue+0x58>
    133a:	2b 81       	ldd	r18, Y+3	; 0x03
    133c:	3c 81       	ldd	r19, Y+4	; 0x04
    133e:	22 30       	cpi	r18, 0x02	; 2
    1340:	31 05       	cpc	r19, r1
    1342:	2c f4       	brge	.+10     	; 0x134e <DIO_u8ReadGroupValue+0x38>
    1344:	8b 81       	ldd	r24, Y+3	; 0x03
    1346:	9c 81       	ldd	r25, Y+4	; 0x04
    1348:	00 97       	sbiw	r24, 0x00	; 0
    134a:	61 f0       	breq	.+24     	; 0x1364 <DIO_u8ReadGroupValue+0x4e>
    134c:	1e c0       	rjmp	.+60     	; 0x138a <DIO_u8ReadGroupValue+0x74>
    134e:	2b 81       	ldd	r18, Y+3	; 0x03
    1350:	3c 81       	ldd	r19, Y+4	; 0x04
    1352:	22 30       	cpi	r18, 0x02	; 2
    1354:	31 05       	cpc	r19, r1
    1356:	81 f0       	breq	.+32     	; 0x1378 <DIO_u8ReadGroupValue+0x62>
    1358:	8b 81       	ldd	r24, Y+3	; 0x03
    135a:	9c 81       	ldd	r25, Y+4	; 0x04
    135c:	83 30       	cpi	r24, 0x03	; 3
    135e:	91 05       	cpc	r25, r1
    1360:	81 f0       	breq	.+32     	; 0x1382 <DIO_u8ReadGroupValue+0x6c>
    1362:	13 c0       	rjmp	.+38     	; 0x138a <DIO_u8ReadGroupValue+0x74>
	{
	case PORTA: Local_u8ReadValue = PINA_REG; break;
    1364:	e9 e3       	ldi	r30, 0x39	; 57
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	89 83       	std	Y+1, r24	; 0x01
    136c:	0e c0       	rjmp	.+28     	; 0x138a <DIO_u8ReadGroupValue+0x74>
	case PORTB: Local_u8ReadValue = PINB_REG; break;
    136e:	e6 e3       	ldi	r30, 0x36	; 54
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	89 83       	std	Y+1, r24	; 0x01
    1376:	09 c0       	rjmp	.+18     	; 0x138a <DIO_u8ReadGroupValue+0x74>
	case PORTC: Local_u8ReadValue = PINC_REG; break;
    1378:	e3 e3       	ldi	r30, 0x33	; 51
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	89 83       	std	Y+1, r24	; 0x01
    1380:	04 c0       	rjmp	.+8      	; 0x138a <DIO_u8ReadGroupValue+0x74>
	case PORTD: Local_u8ReadValue = PIND_REG; break;
    1382:	e0 e3       	ldi	r30, 0x30	; 48
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ReadValue;
    138a:	89 81       	ldd	r24, Y+1	; 0x01
}
    138c:	0f 90       	pop	r0
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	cf 91       	pop	r28
    1396:	df 91       	pop	r29
    1398:	08 95       	ret

0000139a <DIO_vSet4LSBDir>:

//sets data direction of 4 LSB pins of a port
void DIO_vSet4LSBDir(u8 Copy_u8PortName, u8 Copy_u8PinDir){
    139a:	df 93       	push	r29
    139c:	cf 93       	push	r28
    139e:	00 d0       	rcall	.+0      	; 0x13a0 <DIO_vSet4LSBDir+0x6>
    13a0:	00 d0       	rcall	.+0      	; 0x13a2 <DIO_vSet4LSBDir+0x8>
    13a2:	00 d0       	rcall	.+0      	; 0x13a4 <DIO_vSet4LSBDir+0xa>
    13a4:	cd b7       	in	r28, 0x3d	; 61
    13a6:	de b7       	in	r29, 0x3e	; 62
    13a8:	89 83       	std	Y+1, r24	; 0x01
    13aa:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PinDir == OUTPUT)
    13ac:	8a 81       	ldd	r24, Y+2	; 0x02
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	09 f0       	breq	.+2      	; 0x13b4 <DIO_vSet4LSBDir+0x1a>
    13b2:	3f c0       	rjmp	.+126    	; 0x1432 <DIO_vSet4LSBDir+0x98>
	{
		switch(Copy_u8PortName)
    13b4:	89 81       	ldd	r24, Y+1	; 0x01
    13b6:	28 2f       	mov	r18, r24
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	3e 83       	std	Y+6, r19	; 0x06
    13bc:	2d 83       	std	Y+5, r18	; 0x05
    13be:	8d 81       	ldd	r24, Y+5	; 0x05
    13c0:	9e 81       	ldd	r25, Y+6	; 0x06
    13c2:	81 30       	cpi	r24, 0x01	; 1
    13c4:	91 05       	cpc	r25, r1
    13c6:	e9 f0       	breq	.+58     	; 0x1402 <DIO_vSet4LSBDir+0x68>
    13c8:	2d 81       	ldd	r18, Y+5	; 0x05
    13ca:	3e 81       	ldd	r19, Y+6	; 0x06
    13cc:	22 30       	cpi	r18, 0x02	; 2
    13ce:	31 05       	cpc	r19, r1
    13d0:	2c f4       	brge	.+10     	; 0x13dc <DIO_vSet4LSBDir+0x42>
    13d2:	8d 81       	ldd	r24, Y+5	; 0x05
    13d4:	9e 81       	ldd	r25, Y+6	; 0x06
    13d6:	00 97       	sbiw	r24, 0x00	; 0
    13d8:	61 f0       	breq	.+24     	; 0x13f2 <DIO_vSet4LSBDir+0x58>
    13da:	6d c0       	rjmp	.+218    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
    13dc:	2d 81       	ldd	r18, Y+5	; 0x05
    13de:	3e 81       	ldd	r19, Y+6	; 0x06
    13e0:	22 30       	cpi	r18, 0x02	; 2
    13e2:	31 05       	cpc	r19, r1
    13e4:	b1 f0       	breq	.+44     	; 0x1412 <DIO_vSet4LSBDir+0x78>
    13e6:	8d 81       	ldd	r24, Y+5	; 0x05
    13e8:	9e 81       	ldd	r25, Y+6	; 0x06
    13ea:	83 30       	cpi	r24, 0x03	; 3
    13ec:	91 05       	cpc	r25, r1
    13ee:	c9 f0       	breq	.+50     	; 0x1422 <DIO_vSet4LSBDir+0x88>
    13f0:	62 c0       	rjmp	.+196    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		{
		case PORTA: DDRA_REG |= 0x0F; break;
    13f2:	aa e3       	ldi	r26, 0x3A	; 58
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	ea e3       	ldi	r30, 0x3A	; 58
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	8f 60       	ori	r24, 0x0F	; 15
    13fe:	8c 93       	st	X, r24
    1400:	5a c0       	rjmp	.+180    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTB: DDRB_REG |= 0x0F; break;
    1402:	a7 e3       	ldi	r26, 0x37	; 55
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e7 e3       	ldi	r30, 0x37	; 55
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	8f 60       	ori	r24, 0x0F	; 15
    140e:	8c 93       	st	X, r24
    1410:	52 c0       	rjmp	.+164    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTC: DDRC_REG |= 0x0F; break;
    1412:	a4 e3       	ldi	r26, 0x34	; 52
    1414:	b0 e0       	ldi	r27, 0x00	; 0
    1416:	e4 e3       	ldi	r30, 0x34	; 52
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	80 81       	ld	r24, Z
    141c:	8f 60       	ori	r24, 0x0F	; 15
    141e:	8c 93       	st	X, r24
    1420:	4a c0       	rjmp	.+148    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTD: DDRD_REG |= 0x0F; break;
    1422:	a1 e3       	ldi	r26, 0x31	; 49
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	e1 e3       	ldi	r30, 0x31	; 49
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	8f 60       	ori	r24, 0x0F	; 15
    142e:	8c 93       	st	X, r24
    1430:	42 c0       	rjmp	.+132    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		}
	}
	else if(Copy_u8PinDir == INPUT)
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	88 23       	and	r24, r24
    1436:	09 f0       	breq	.+2      	; 0x143a <DIO_vSet4LSBDir+0xa0>
    1438:	3e c0       	rjmp	.+124    	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
	{
		switch(Copy_u8PortName)
    143a:	89 81       	ldd	r24, Y+1	; 0x01
    143c:	28 2f       	mov	r18, r24
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	3c 83       	std	Y+4, r19	; 0x04
    1442:	2b 83       	std	Y+3, r18	; 0x03
    1444:	8b 81       	ldd	r24, Y+3	; 0x03
    1446:	9c 81       	ldd	r25, Y+4	; 0x04
    1448:	81 30       	cpi	r24, 0x01	; 1
    144a:	91 05       	cpc	r25, r1
    144c:	e9 f0       	breq	.+58     	; 0x1488 <DIO_vSet4LSBDir+0xee>
    144e:	2b 81       	ldd	r18, Y+3	; 0x03
    1450:	3c 81       	ldd	r19, Y+4	; 0x04
    1452:	22 30       	cpi	r18, 0x02	; 2
    1454:	31 05       	cpc	r19, r1
    1456:	2c f4       	brge	.+10     	; 0x1462 <DIO_vSet4LSBDir+0xc8>
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	9c 81       	ldd	r25, Y+4	; 0x04
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	61 f0       	breq	.+24     	; 0x1478 <DIO_vSet4LSBDir+0xde>
    1460:	2a c0       	rjmp	.+84     	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
    1462:	2b 81       	ldd	r18, Y+3	; 0x03
    1464:	3c 81       	ldd	r19, Y+4	; 0x04
    1466:	22 30       	cpi	r18, 0x02	; 2
    1468:	31 05       	cpc	r19, r1
    146a:	b1 f0       	breq	.+44     	; 0x1498 <DIO_vSet4LSBDir+0xfe>
    146c:	8b 81       	ldd	r24, Y+3	; 0x03
    146e:	9c 81       	ldd	r25, Y+4	; 0x04
    1470:	83 30       	cpi	r24, 0x03	; 3
    1472:	91 05       	cpc	r25, r1
    1474:	c9 f0       	breq	.+50     	; 0x14a8 <DIO_vSet4LSBDir+0x10e>
    1476:	1f c0       	rjmp	.+62     	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		{
		case PORTA: DDRA_REG &= 0xF0; break;
    1478:	aa e3       	ldi	r26, 0x3A	; 58
    147a:	b0 e0       	ldi	r27, 0x00	; 0
    147c:	ea e3       	ldi	r30, 0x3A	; 58
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	80 81       	ld	r24, Z
    1482:	80 7f       	andi	r24, 0xF0	; 240
    1484:	8c 93       	st	X, r24
    1486:	17 c0       	rjmp	.+46     	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTB: DDRB_REG &= 0xF0; break;
    1488:	a7 e3       	ldi	r26, 0x37	; 55
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	e7 e3       	ldi	r30, 0x37	; 55
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	80 7f       	andi	r24, 0xF0	; 240
    1494:	8c 93       	st	X, r24
    1496:	0f c0       	rjmp	.+30     	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTC: DDRC_REG &= 0xF0; break;
    1498:	a4 e3       	ldi	r26, 0x34	; 52
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	e4 e3       	ldi	r30, 0x34	; 52
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	80 7f       	andi	r24, 0xF0	; 240
    14a4:	8c 93       	st	X, r24
    14a6:	07 c0       	rjmp	.+14     	; 0x14b6 <DIO_vSet4LSBDir+0x11c>
		case PORTD: DDRD_REG &= 0xF0; break;
    14a8:	a1 e3       	ldi	r26, 0x31	; 49
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	e1 e3       	ldi	r30, 0x31	; 49
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	80 7f       	andi	r24, 0xF0	; 240
    14b4:	8c 93       	st	X, r24
		}
	}
}
    14b6:	26 96       	adiw	r28, 0x06	; 6
    14b8:	0f b6       	in	r0, 0x3f	; 63
    14ba:	f8 94       	cli
    14bc:	de bf       	out	0x3e, r29	; 62
    14be:	0f be       	out	0x3f, r0	; 63
    14c0:	cd bf       	out	0x3d, r28	; 61
    14c2:	cf 91       	pop	r28
    14c4:	df 91       	pop	r29
    14c6:	08 95       	ret

000014c8 <DIO_vSet4MSBDir>:

//sets data direction of 4 MSB pins of a port
void DIO_vSet4MSBDir(u8 Copy_u8PortName, u8 Copy_u8PinDir){
    14c8:	df 93       	push	r29
    14ca:	cf 93       	push	r28
    14cc:	00 d0       	rcall	.+0      	; 0x14ce <DIO_vSet4MSBDir+0x6>
    14ce:	00 d0       	rcall	.+0      	; 0x14d0 <DIO_vSet4MSBDir+0x8>
    14d0:	00 d0       	rcall	.+0      	; 0x14d2 <DIO_vSet4MSBDir+0xa>
    14d2:	cd b7       	in	r28, 0x3d	; 61
    14d4:	de b7       	in	r29, 0x3e	; 62
    14d6:	89 83       	std	Y+1, r24	; 0x01
    14d8:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PinDir == OUTPUT)
    14da:	8a 81       	ldd	r24, Y+2	; 0x02
    14dc:	81 30       	cpi	r24, 0x01	; 1
    14de:	09 f0       	breq	.+2      	; 0x14e2 <DIO_vSet4MSBDir+0x1a>
    14e0:	3f c0       	rjmp	.+126    	; 0x1560 <DIO_vSet4MSBDir+0x98>
	{
		switch(Copy_u8PortName)
    14e2:	89 81       	ldd	r24, Y+1	; 0x01
    14e4:	28 2f       	mov	r18, r24
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	3e 83       	std	Y+6, r19	; 0x06
    14ea:	2d 83       	std	Y+5, r18	; 0x05
    14ec:	8d 81       	ldd	r24, Y+5	; 0x05
    14ee:	9e 81       	ldd	r25, Y+6	; 0x06
    14f0:	81 30       	cpi	r24, 0x01	; 1
    14f2:	91 05       	cpc	r25, r1
    14f4:	e9 f0       	breq	.+58     	; 0x1530 <DIO_vSet4MSBDir+0x68>
    14f6:	2d 81       	ldd	r18, Y+5	; 0x05
    14f8:	3e 81       	ldd	r19, Y+6	; 0x06
    14fa:	22 30       	cpi	r18, 0x02	; 2
    14fc:	31 05       	cpc	r19, r1
    14fe:	2c f4       	brge	.+10     	; 0x150a <DIO_vSet4MSBDir+0x42>
    1500:	8d 81       	ldd	r24, Y+5	; 0x05
    1502:	9e 81       	ldd	r25, Y+6	; 0x06
    1504:	00 97       	sbiw	r24, 0x00	; 0
    1506:	61 f0       	breq	.+24     	; 0x1520 <DIO_vSet4MSBDir+0x58>
    1508:	6d c0       	rjmp	.+218    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
    150a:	2d 81       	ldd	r18, Y+5	; 0x05
    150c:	3e 81       	ldd	r19, Y+6	; 0x06
    150e:	22 30       	cpi	r18, 0x02	; 2
    1510:	31 05       	cpc	r19, r1
    1512:	b1 f0       	breq	.+44     	; 0x1540 <DIO_vSet4MSBDir+0x78>
    1514:	8d 81       	ldd	r24, Y+5	; 0x05
    1516:	9e 81       	ldd	r25, Y+6	; 0x06
    1518:	83 30       	cpi	r24, 0x03	; 3
    151a:	91 05       	cpc	r25, r1
    151c:	c9 f0       	breq	.+50     	; 0x1550 <DIO_vSet4MSBDir+0x88>
    151e:	62 c0       	rjmp	.+196    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		{
		case PORTA: DDRA_REG |= 0xF0; break;
    1520:	aa e3       	ldi	r26, 0x3A	; 58
    1522:	b0 e0       	ldi	r27, 0x00	; 0
    1524:	ea e3       	ldi	r30, 0x3A	; 58
    1526:	f0 e0       	ldi	r31, 0x00	; 0
    1528:	80 81       	ld	r24, Z
    152a:	80 6f       	ori	r24, 0xF0	; 240
    152c:	8c 93       	st	X, r24
    152e:	5a c0       	rjmp	.+180    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTB: DDRB_REG |= 0xF0; break;
    1530:	a7 e3       	ldi	r26, 0x37	; 55
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e7 e3       	ldi	r30, 0x37	; 55
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	80 6f       	ori	r24, 0xF0	; 240
    153c:	8c 93       	st	X, r24
    153e:	52 c0       	rjmp	.+164    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTC: DDRC_REG |= 0xF0; break;
    1540:	a4 e3       	ldi	r26, 0x34	; 52
    1542:	b0 e0       	ldi	r27, 0x00	; 0
    1544:	e4 e3       	ldi	r30, 0x34	; 52
    1546:	f0 e0       	ldi	r31, 0x00	; 0
    1548:	80 81       	ld	r24, Z
    154a:	80 6f       	ori	r24, 0xF0	; 240
    154c:	8c 93       	st	X, r24
    154e:	4a c0       	rjmp	.+148    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTD: DDRD_REG |= 0xF0; break;
    1550:	a1 e3       	ldi	r26, 0x31	; 49
    1552:	b0 e0       	ldi	r27, 0x00	; 0
    1554:	e1 e3       	ldi	r30, 0x31	; 49
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	80 81       	ld	r24, Z
    155a:	80 6f       	ori	r24, 0xF0	; 240
    155c:	8c 93       	st	X, r24
    155e:	42 c0       	rjmp	.+132    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		}
	}
	else if(Copy_u8PinDir == INPUT)
    1560:	8a 81       	ldd	r24, Y+2	; 0x02
    1562:	88 23       	and	r24, r24
    1564:	09 f0       	breq	.+2      	; 0x1568 <DIO_vSet4MSBDir+0xa0>
    1566:	3e c0       	rjmp	.+124    	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
	{
		switch(Copy_u8PortName)
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	28 2f       	mov	r18, r24
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	3c 83       	std	Y+4, r19	; 0x04
    1570:	2b 83       	std	Y+3, r18	; 0x03
    1572:	8b 81       	ldd	r24, Y+3	; 0x03
    1574:	9c 81       	ldd	r25, Y+4	; 0x04
    1576:	81 30       	cpi	r24, 0x01	; 1
    1578:	91 05       	cpc	r25, r1
    157a:	e9 f0       	breq	.+58     	; 0x15b6 <DIO_vSet4MSBDir+0xee>
    157c:	2b 81       	ldd	r18, Y+3	; 0x03
    157e:	3c 81       	ldd	r19, Y+4	; 0x04
    1580:	22 30       	cpi	r18, 0x02	; 2
    1582:	31 05       	cpc	r19, r1
    1584:	2c f4       	brge	.+10     	; 0x1590 <DIO_vSet4MSBDir+0xc8>
    1586:	8b 81       	ldd	r24, Y+3	; 0x03
    1588:	9c 81       	ldd	r25, Y+4	; 0x04
    158a:	00 97       	sbiw	r24, 0x00	; 0
    158c:	61 f0       	breq	.+24     	; 0x15a6 <DIO_vSet4MSBDir+0xde>
    158e:	2a c0       	rjmp	.+84     	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
    1590:	2b 81       	ldd	r18, Y+3	; 0x03
    1592:	3c 81       	ldd	r19, Y+4	; 0x04
    1594:	22 30       	cpi	r18, 0x02	; 2
    1596:	31 05       	cpc	r19, r1
    1598:	b1 f0       	breq	.+44     	; 0x15c6 <DIO_vSet4MSBDir+0xfe>
    159a:	8b 81       	ldd	r24, Y+3	; 0x03
    159c:	9c 81       	ldd	r25, Y+4	; 0x04
    159e:	83 30       	cpi	r24, 0x03	; 3
    15a0:	91 05       	cpc	r25, r1
    15a2:	c9 f0       	breq	.+50     	; 0x15d6 <DIO_vSet4MSBDir+0x10e>
    15a4:	1f c0       	rjmp	.+62     	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		{
		case PORTA: DDRA_REG &= 0x0F; break;
    15a6:	aa e3       	ldi	r26, 0x3A	; 58
    15a8:	b0 e0       	ldi	r27, 0x00	; 0
    15aa:	ea e3       	ldi	r30, 0x3A	; 58
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	80 81       	ld	r24, Z
    15b0:	8f 70       	andi	r24, 0x0F	; 15
    15b2:	8c 93       	st	X, r24
    15b4:	17 c0       	rjmp	.+46     	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTB: DDRB_REG &= 0x0F; break;
    15b6:	a7 e3       	ldi	r26, 0x37	; 55
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	e7 e3       	ldi	r30, 0x37	; 55
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	8f 70       	andi	r24, 0x0F	; 15
    15c2:	8c 93       	st	X, r24
    15c4:	0f c0       	rjmp	.+30     	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTC: DDRC_REG &= 0x0F; break;
    15c6:	a4 e3       	ldi	r26, 0x34	; 52
    15c8:	b0 e0       	ldi	r27, 0x00	; 0
    15ca:	e4 e3       	ldi	r30, 0x34	; 52
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	80 81       	ld	r24, Z
    15d0:	8f 70       	andi	r24, 0x0F	; 15
    15d2:	8c 93       	st	X, r24
    15d4:	07 c0       	rjmp	.+14     	; 0x15e4 <DIO_vSet4MSBDir+0x11c>
		case PORTD: DDRD_REG &= 0x0F; break;
    15d6:	a1 e3       	ldi	r26, 0x31	; 49
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e1 e3       	ldi	r30, 0x31	; 49
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	8f 70       	andi	r24, 0x0F	; 15
    15e2:	8c 93       	st	X, r24
		}
	}
}
    15e4:	26 96       	adiw	r28, 0x06	; 6
    15e6:	0f b6       	in	r0, 0x3f	; 63
    15e8:	f8 94       	cli
    15ea:	de bf       	out	0x3e, r29	; 62
    15ec:	0f be       	out	0x3f, r0	; 63
    15ee:	cd bf       	out	0x3d, r28	; 61
    15f0:	cf 91       	pop	r28
    15f2:	df 91       	pop	r29
    15f4:	08 95       	ret

000015f6 <DIO_vSet4LSBValue>:

//sets value of 4LSB pins of a port
void DIO_vSet4LSBValue(u8 Copy_u8PortName, u8 Copy_u8PinVal){
    15f6:	df 93       	push	r29
    15f8:	cf 93       	push	r28
    15fa:	00 d0       	rcall	.+0      	; 0x15fc <DIO_vSet4LSBValue+0x6>
    15fc:	00 d0       	rcall	.+0      	; 0x15fe <DIO_vSet4LSBValue+0x8>
    15fe:	00 d0       	rcall	.+0      	; 0x1600 <DIO_vSet4LSBValue+0xa>
    1600:	cd b7       	in	r28, 0x3d	; 61
    1602:	de b7       	in	r29, 0x3e	; 62
    1604:	89 83       	std	Y+1, r24	; 0x01
    1606:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PinVal == HIGH)
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	81 30       	cpi	r24, 0x01	; 1
    160c:	09 f0       	breq	.+2      	; 0x1610 <DIO_vSet4LSBValue+0x1a>
    160e:	3f c0       	rjmp	.+126    	; 0x168e <DIO_vSet4LSBValue+0x98>
	{
		switch(Copy_u8PortName)
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	28 2f       	mov	r18, r24
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	3e 83       	std	Y+6, r19	; 0x06
    1618:	2d 83       	std	Y+5, r18	; 0x05
    161a:	8d 81       	ldd	r24, Y+5	; 0x05
    161c:	9e 81       	ldd	r25, Y+6	; 0x06
    161e:	81 30       	cpi	r24, 0x01	; 1
    1620:	91 05       	cpc	r25, r1
    1622:	e9 f0       	breq	.+58     	; 0x165e <DIO_vSet4LSBValue+0x68>
    1624:	2d 81       	ldd	r18, Y+5	; 0x05
    1626:	3e 81       	ldd	r19, Y+6	; 0x06
    1628:	22 30       	cpi	r18, 0x02	; 2
    162a:	31 05       	cpc	r19, r1
    162c:	2c f4       	brge	.+10     	; 0x1638 <DIO_vSet4LSBValue+0x42>
    162e:	8d 81       	ldd	r24, Y+5	; 0x05
    1630:	9e 81       	ldd	r25, Y+6	; 0x06
    1632:	00 97       	sbiw	r24, 0x00	; 0
    1634:	61 f0       	breq	.+24     	; 0x164e <DIO_vSet4LSBValue+0x58>
    1636:	6d c0       	rjmp	.+218    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
    1638:	2d 81       	ldd	r18, Y+5	; 0x05
    163a:	3e 81       	ldd	r19, Y+6	; 0x06
    163c:	22 30       	cpi	r18, 0x02	; 2
    163e:	31 05       	cpc	r19, r1
    1640:	b1 f0       	breq	.+44     	; 0x166e <DIO_vSet4LSBValue+0x78>
    1642:	8d 81       	ldd	r24, Y+5	; 0x05
    1644:	9e 81       	ldd	r25, Y+6	; 0x06
    1646:	83 30       	cpi	r24, 0x03	; 3
    1648:	91 05       	cpc	r25, r1
    164a:	c9 f0       	breq	.+50     	; 0x167e <DIO_vSet4LSBValue+0x88>
    164c:	62 c0       	rjmp	.+196    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		{
		case PORTA: PORTA_REG |= 0x0F; break;
    164e:	ab e3       	ldi	r26, 0x3B	; 59
    1650:	b0 e0       	ldi	r27, 0x00	; 0
    1652:	eb e3       	ldi	r30, 0x3B	; 59
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	80 81       	ld	r24, Z
    1658:	8f 60       	ori	r24, 0x0F	; 15
    165a:	8c 93       	st	X, r24
    165c:	5a c0       	rjmp	.+180    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTB: PORTB_REG |= 0x0F; break;
    165e:	a8 e3       	ldi	r26, 0x38	; 56
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e8 e3       	ldi	r30, 0x38	; 56
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	8f 60       	ori	r24, 0x0F	; 15
    166a:	8c 93       	st	X, r24
    166c:	52 c0       	rjmp	.+164    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTC: PORTC_REG |= 0x0F; break;
    166e:	a5 e3       	ldi	r26, 0x35	; 53
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e5 e3       	ldi	r30, 0x35	; 53
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	8f 60       	ori	r24, 0x0F	; 15
    167a:	8c 93       	st	X, r24
    167c:	4a c0       	rjmp	.+148    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTD: PORTD_REG |= 0x0F; break;
    167e:	a2 e3       	ldi	r26, 0x32	; 50
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	e2 e3       	ldi	r30, 0x32	; 50
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	8f 60       	ori	r24, 0x0F	; 15
    168a:	8c 93       	st	X, r24
    168c:	42 c0       	rjmp	.+132    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		}
	}
	else if(Copy_u8PinVal == LOW)
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	88 23       	and	r24, r24
    1692:	09 f0       	breq	.+2      	; 0x1696 <DIO_vSet4LSBValue+0xa0>
    1694:	3e c0       	rjmp	.+124    	; 0x1712 <DIO_vSet4LSBValue+0x11c>
	{
		switch(Copy_u8PortName)
    1696:	89 81       	ldd	r24, Y+1	; 0x01
    1698:	28 2f       	mov	r18, r24
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	3c 83       	std	Y+4, r19	; 0x04
    169e:	2b 83       	std	Y+3, r18	; 0x03
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    16a2:	9c 81       	ldd	r25, Y+4	; 0x04
    16a4:	81 30       	cpi	r24, 0x01	; 1
    16a6:	91 05       	cpc	r25, r1
    16a8:	e9 f0       	breq	.+58     	; 0x16e4 <DIO_vSet4LSBValue+0xee>
    16aa:	2b 81       	ldd	r18, Y+3	; 0x03
    16ac:	3c 81       	ldd	r19, Y+4	; 0x04
    16ae:	22 30       	cpi	r18, 0x02	; 2
    16b0:	31 05       	cpc	r19, r1
    16b2:	2c f4       	brge	.+10     	; 0x16be <DIO_vSet4LSBValue+0xc8>
    16b4:	8b 81       	ldd	r24, Y+3	; 0x03
    16b6:	9c 81       	ldd	r25, Y+4	; 0x04
    16b8:	00 97       	sbiw	r24, 0x00	; 0
    16ba:	61 f0       	breq	.+24     	; 0x16d4 <DIO_vSet4LSBValue+0xde>
    16bc:	2a c0       	rjmp	.+84     	; 0x1712 <DIO_vSet4LSBValue+0x11c>
    16be:	2b 81       	ldd	r18, Y+3	; 0x03
    16c0:	3c 81       	ldd	r19, Y+4	; 0x04
    16c2:	22 30       	cpi	r18, 0x02	; 2
    16c4:	31 05       	cpc	r19, r1
    16c6:	b1 f0       	breq	.+44     	; 0x16f4 <DIO_vSet4LSBValue+0xfe>
    16c8:	8b 81       	ldd	r24, Y+3	; 0x03
    16ca:	9c 81       	ldd	r25, Y+4	; 0x04
    16cc:	83 30       	cpi	r24, 0x03	; 3
    16ce:	91 05       	cpc	r25, r1
    16d0:	c9 f0       	breq	.+50     	; 0x1704 <DIO_vSet4LSBValue+0x10e>
    16d2:	1f c0       	rjmp	.+62     	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		{
		case PORTA: PORTA_REG &= 0xF0; break;
    16d4:	ab e3       	ldi	r26, 0x3B	; 59
    16d6:	b0 e0       	ldi	r27, 0x00	; 0
    16d8:	eb e3       	ldi	r30, 0x3B	; 59
    16da:	f0 e0       	ldi	r31, 0x00	; 0
    16dc:	80 81       	ld	r24, Z
    16de:	80 7f       	andi	r24, 0xF0	; 240
    16e0:	8c 93       	st	X, r24
    16e2:	17 c0       	rjmp	.+46     	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTB: PORTB_REG &= 0xF0; break;
    16e4:	a8 e3       	ldi	r26, 0x38	; 56
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	e8 e3       	ldi	r30, 0x38	; 56
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	80 7f       	andi	r24, 0xF0	; 240
    16f0:	8c 93       	st	X, r24
    16f2:	0f c0       	rjmp	.+30     	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTC: PORTC_REG &= 0xF0; break;
    16f4:	a5 e3       	ldi	r26, 0x35	; 53
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	e5 e3       	ldi	r30, 0x35	; 53
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	80 7f       	andi	r24, 0xF0	; 240
    1700:	8c 93       	st	X, r24
    1702:	07 c0       	rjmp	.+14     	; 0x1712 <DIO_vSet4LSBValue+0x11c>
		case PORTD: PORTD_REG &= 0xF0; break;
    1704:	a2 e3       	ldi	r26, 0x32	; 50
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	e2 e3       	ldi	r30, 0x32	; 50
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	80 7f       	andi	r24, 0xF0	; 240
    1710:	8c 93       	st	X, r24
		}
	}
}
    1712:	26 96       	adiw	r28, 0x06	; 6
    1714:	0f b6       	in	r0, 0x3f	; 63
    1716:	f8 94       	cli
    1718:	de bf       	out	0x3e, r29	; 62
    171a:	0f be       	out	0x3f, r0	; 63
    171c:	cd bf       	out	0x3d, r28	; 61
    171e:	cf 91       	pop	r28
    1720:	df 91       	pop	r29
    1722:	08 95       	ret

00001724 <DIO_vSet4MSBValue>:

//sets value of 4MSB pins of a port
void DIO_vSet4MSBValue(u8 Copy_u8PortName, u8 Copy_u8PinVal){
    1724:	df 93       	push	r29
    1726:	cf 93       	push	r28
    1728:	00 d0       	rcall	.+0      	; 0x172a <DIO_vSet4MSBValue+0x6>
    172a:	00 d0       	rcall	.+0      	; 0x172c <DIO_vSet4MSBValue+0x8>
    172c:	00 d0       	rcall	.+0      	; 0x172e <DIO_vSet4MSBValue+0xa>
    172e:	cd b7       	in	r28, 0x3d	; 61
    1730:	de b7       	in	r29, 0x3e	; 62
    1732:	89 83       	std	Y+1, r24	; 0x01
    1734:	6a 83       	std	Y+2, r22	; 0x02
	if(Copy_u8PinVal == HIGH)
    1736:	8a 81       	ldd	r24, Y+2	; 0x02
    1738:	81 30       	cpi	r24, 0x01	; 1
    173a:	09 f0       	breq	.+2      	; 0x173e <DIO_vSet4MSBValue+0x1a>
    173c:	3f c0       	rjmp	.+126    	; 0x17bc <DIO_vSet4MSBValue+0x98>
	{
		switch(Copy_u8PortName)
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	28 2f       	mov	r18, r24
    1742:	30 e0       	ldi	r19, 0x00	; 0
    1744:	3e 83       	std	Y+6, r19	; 0x06
    1746:	2d 83       	std	Y+5, r18	; 0x05
    1748:	8d 81       	ldd	r24, Y+5	; 0x05
    174a:	9e 81       	ldd	r25, Y+6	; 0x06
    174c:	81 30       	cpi	r24, 0x01	; 1
    174e:	91 05       	cpc	r25, r1
    1750:	e9 f0       	breq	.+58     	; 0x178c <DIO_vSet4MSBValue+0x68>
    1752:	2d 81       	ldd	r18, Y+5	; 0x05
    1754:	3e 81       	ldd	r19, Y+6	; 0x06
    1756:	22 30       	cpi	r18, 0x02	; 2
    1758:	31 05       	cpc	r19, r1
    175a:	2c f4       	brge	.+10     	; 0x1766 <DIO_vSet4MSBValue+0x42>
    175c:	8d 81       	ldd	r24, Y+5	; 0x05
    175e:	9e 81       	ldd	r25, Y+6	; 0x06
    1760:	00 97       	sbiw	r24, 0x00	; 0
    1762:	61 f0       	breq	.+24     	; 0x177c <DIO_vSet4MSBValue+0x58>
    1764:	6d c0       	rjmp	.+218    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
    1766:	2d 81       	ldd	r18, Y+5	; 0x05
    1768:	3e 81       	ldd	r19, Y+6	; 0x06
    176a:	22 30       	cpi	r18, 0x02	; 2
    176c:	31 05       	cpc	r19, r1
    176e:	b1 f0       	breq	.+44     	; 0x179c <DIO_vSet4MSBValue+0x78>
    1770:	8d 81       	ldd	r24, Y+5	; 0x05
    1772:	9e 81       	ldd	r25, Y+6	; 0x06
    1774:	83 30       	cpi	r24, 0x03	; 3
    1776:	91 05       	cpc	r25, r1
    1778:	c9 f0       	breq	.+50     	; 0x17ac <DIO_vSet4MSBValue+0x88>
    177a:	62 c0       	rjmp	.+196    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		{
		case PORTA: PORTA_REG |= 0xF0; break;
    177c:	ab e3       	ldi	r26, 0x3B	; 59
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	eb e3       	ldi	r30, 0x3B	; 59
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	80 81       	ld	r24, Z
    1786:	80 6f       	ori	r24, 0xF0	; 240
    1788:	8c 93       	st	X, r24
    178a:	5a c0       	rjmp	.+180    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTB: PORTB_REG |= 0xF0; break;
    178c:	a8 e3       	ldi	r26, 0x38	; 56
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	e8 e3       	ldi	r30, 0x38	; 56
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	80 6f       	ori	r24, 0xF0	; 240
    1798:	8c 93       	st	X, r24
    179a:	52 c0       	rjmp	.+164    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTC: PORTC_REG |= 0xF0; break;
    179c:	a5 e3       	ldi	r26, 0x35	; 53
    179e:	b0 e0       	ldi	r27, 0x00	; 0
    17a0:	e5 e3       	ldi	r30, 0x35	; 53
    17a2:	f0 e0       	ldi	r31, 0x00	; 0
    17a4:	80 81       	ld	r24, Z
    17a6:	80 6f       	ori	r24, 0xF0	; 240
    17a8:	8c 93       	st	X, r24
    17aa:	4a c0       	rjmp	.+148    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTD: PORTD_REG |= 0xF0; break;
    17ac:	a2 e3       	ldi	r26, 0x32	; 50
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e2 e3       	ldi	r30, 0x32	; 50
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	80 6f       	ori	r24, 0xF0	; 240
    17b8:	8c 93       	st	X, r24
    17ba:	42 c0       	rjmp	.+132    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		}
	}
	else if(Copy_u8PinVal == LOW)
    17bc:	8a 81       	ldd	r24, Y+2	; 0x02
    17be:	88 23       	and	r24, r24
    17c0:	09 f0       	breq	.+2      	; 0x17c4 <DIO_vSet4MSBValue+0xa0>
    17c2:	3e c0       	rjmp	.+124    	; 0x1840 <DIO_vSet4MSBValue+0x11c>
	{
		switch(Copy_u8PortName)
    17c4:	89 81       	ldd	r24, Y+1	; 0x01
    17c6:	28 2f       	mov	r18, r24
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	3c 83       	std	Y+4, r19	; 0x04
    17cc:	2b 83       	std	Y+3, r18	; 0x03
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	9c 81       	ldd	r25, Y+4	; 0x04
    17d2:	81 30       	cpi	r24, 0x01	; 1
    17d4:	91 05       	cpc	r25, r1
    17d6:	e9 f0       	breq	.+58     	; 0x1812 <DIO_vSet4MSBValue+0xee>
    17d8:	2b 81       	ldd	r18, Y+3	; 0x03
    17da:	3c 81       	ldd	r19, Y+4	; 0x04
    17dc:	22 30       	cpi	r18, 0x02	; 2
    17de:	31 05       	cpc	r19, r1
    17e0:	2c f4       	brge	.+10     	; 0x17ec <DIO_vSet4MSBValue+0xc8>
    17e2:	8b 81       	ldd	r24, Y+3	; 0x03
    17e4:	9c 81       	ldd	r25, Y+4	; 0x04
    17e6:	00 97       	sbiw	r24, 0x00	; 0
    17e8:	61 f0       	breq	.+24     	; 0x1802 <DIO_vSet4MSBValue+0xde>
    17ea:	2a c0       	rjmp	.+84     	; 0x1840 <DIO_vSet4MSBValue+0x11c>
    17ec:	2b 81       	ldd	r18, Y+3	; 0x03
    17ee:	3c 81       	ldd	r19, Y+4	; 0x04
    17f0:	22 30       	cpi	r18, 0x02	; 2
    17f2:	31 05       	cpc	r19, r1
    17f4:	b1 f0       	breq	.+44     	; 0x1822 <DIO_vSet4MSBValue+0xfe>
    17f6:	8b 81       	ldd	r24, Y+3	; 0x03
    17f8:	9c 81       	ldd	r25, Y+4	; 0x04
    17fa:	83 30       	cpi	r24, 0x03	; 3
    17fc:	91 05       	cpc	r25, r1
    17fe:	c9 f0       	breq	.+50     	; 0x1832 <DIO_vSet4MSBValue+0x10e>
    1800:	1f c0       	rjmp	.+62     	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		{
		case PORTA: PORTA_REG &= 0x0F; break;
    1802:	ab e3       	ldi	r26, 0x3B	; 59
    1804:	b0 e0       	ldi	r27, 0x00	; 0
    1806:	eb e3       	ldi	r30, 0x3B	; 59
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	80 81       	ld	r24, Z
    180c:	8f 70       	andi	r24, 0x0F	; 15
    180e:	8c 93       	st	X, r24
    1810:	17 c0       	rjmp	.+46     	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTB: PORTB_REG &= 0x0F; break;
    1812:	a8 e3       	ldi	r26, 0x38	; 56
    1814:	b0 e0       	ldi	r27, 0x00	; 0
    1816:	e8 e3       	ldi	r30, 0x38	; 56
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	80 81       	ld	r24, Z
    181c:	8f 70       	andi	r24, 0x0F	; 15
    181e:	8c 93       	st	X, r24
    1820:	0f c0       	rjmp	.+30     	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTC: PORTC_REG &= 0x0F; break;
    1822:	a5 e3       	ldi	r26, 0x35	; 53
    1824:	b0 e0       	ldi	r27, 0x00	; 0
    1826:	e5 e3       	ldi	r30, 0x35	; 53
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	8f 70       	andi	r24, 0x0F	; 15
    182e:	8c 93       	st	X, r24
    1830:	07 c0       	rjmp	.+14     	; 0x1840 <DIO_vSet4MSBValue+0x11c>
		case PORTD: PORTD_REG &= 0x0F; break;
    1832:	a2 e3       	ldi	r26, 0x32	; 50
    1834:	b0 e0       	ldi	r27, 0x00	; 0
    1836:	e2 e3       	ldi	r30, 0x32	; 50
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	8f 70       	andi	r24, 0x0F	; 15
    183e:	8c 93       	st	X, r24
		}
	}
}
    1840:	26 96       	adiw	r28, 0x06	; 6
    1842:	0f b6       	in	r0, 0x3f	; 63
    1844:	f8 94       	cli
    1846:	de bf       	out	0x3e, r29	; 62
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	cd bf       	out	0x3d, r28	; 61
    184c:	cf 91       	pop	r28
    184e:	df 91       	pop	r29
    1850:	08 95       	ret

00001852 <ADC_vInit>:
/*************************************************************************/

#include "ADC_interface.h"

// This function shall initialize and enable ADC
void ADC_vInit(void){
    1852:	df 93       	push	r29
    1854:	cf 93       	push	r28
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62

	// Condition for setting ADC voltage
#if ADC_VOLTAGE == ADC_AREF_VOLTAGE
	CLR_BIT(ADMUX_REG, REFS0_PIN);
    185a:	a7 e2       	ldi	r26, 0x27	; 39
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	e7 e2       	ldi	r30, 0x27	; 39
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	8f 7b       	andi	r24, 0xBF	; 191
    1866:	8c 93       	st	X, r24
	CLR_BIT(ADMUX_REG, REFS1_PIN);
    1868:	a7 e2       	ldi	r26, 0x27	; 39
    186a:	b0 e0       	ldi	r27, 0x00	; 0
    186c:	e7 e2       	ldi	r30, 0x27	; 39
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	80 81       	ld	r24, Z
    1872:	8f 77       	andi	r24, 0x7F	; 127
    1874:	8c 93       	st	X, r24

	// Condition for setting ADC interrupt enable
#if ADC_IE == ADC_ENABLE_IE
	SET_BIT(ADCSRA_REG, 3);
#elif ADC_IE == ADC_DISABLE_IE
	CLR_BIT(ADCSRA_REG, 3);
    1876:	a6 e2       	ldi	r26, 0x26	; 38
    1878:	b0 e0       	ldi	r27, 0x00	; 0
    187a:	e6 e2       	ldi	r30, 0x26	; 38
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	87 7f       	andi	r24, 0xF7	; 247
    1882:	8c 93       	st	X, r24
#elif ADC_PRESCALER == ADC_PRE16
	ADCSRA_REG = (ADCSRA_REG&0xF8) | (ADC_PRE16);
#elif ADC_PRESCALER == ADC_PRE32
	ADCSRA_REG = (ADCSRA_REG&0xF8) | (ADC_PRE32);
#elif ADC_PRESCALER == ADC_PRE64
	ADCSRA_REG = (ADCSRA_REG&0xF8) | (ADC_PRE64);
    1884:	a6 e2       	ldi	r26, 0x26	; 38
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	e6 e2       	ldi	r30, 0x26	; 38
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	80 81       	ld	r24, Z
    188e:	88 7f       	andi	r24, 0xF8	; 248
    1890:	86 60       	ori	r24, 0x06	; 6
    1892:	8c 93       	st	X, r24
#elif ADC_PRESCALER == ADC_PRE128
	ADCSRA_REG = (ADCSRA_REG&0xF8) | (ADC_PRE128);
#endif

	// Make sure ADC is set to Right adjust
	CLR_BIT(ADMUX_REG, 5);
    1894:	a7 e2       	ldi	r26, 0x27	; 39
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e7 e2       	ldi	r30, 0x27	; 39
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	8f 7d       	andi	r24, 0xDF	; 223
    18a0:	8c 93       	st	X, r24

	// Enable ADC
	SET_BIT(ADCSRA_REG, 7);
    18a2:	a6 e2       	ldi	r26, 0x26	; 38
    18a4:	b0 e0       	ldi	r27, 0x00	; 0
    18a6:	e6 e2       	ldi	r30, 0x26	; 38
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	80 68       	ori	r24, 0x80	; 128
    18ae:	8c 93       	st	X, r24
}
    18b0:	cf 91       	pop	r28
    18b2:	df 91       	pop	r29
    18b4:	08 95       	ret

000018b6 <ADC_u16Read>:

// This function shall read data from the ADC channel
u16 ADC_u16Read (u8 Copy_u8Channel){
    18b6:	df 93       	push	r29
    18b8:	cf 93       	push	r28
    18ba:	00 d0       	rcall	.+0      	; 0x18bc <ADC_u16Read+0x6>
    18bc:	0f 92       	push	r0
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
    18c2:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8Channel)
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	28 2f       	mov	r18, r24
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	3b 83       	std	Y+3, r19	; 0x03
    18cc:	2a 83       	std	Y+2, r18	; 0x02
    18ce:	8a 81       	ldd	r24, Y+2	; 0x02
    18d0:	9b 81       	ldd	r25, Y+3	; 0x03
    18d2:	83 30       	cpi	r24, 0x03	; 3
    18d4:	91 05       	cpc	r25, r1
    18d6:	09 f4       	brne	.+2      	; 0x18da <ADC_u16Read+0x24>
    18d8:	45 c0       	rjmp	.+138    	; 0x1964 <ADC_u16Read+0xae>
    18da:	2a 81       	ldd	r18, Y+2	; 0x02
    18dc:	3b 81       	ldd	r19, Y+3	; 0x03
    18de:	24 30       	cpi	r18, 0x04	; 4
    18e0:	31 05       	cpc	r19, r1
    18e2:	7c f4       	brge	.+30     	; 0x1902 <ADC_u16Read+0x4c>
    18e4:	8a 81       	ldd	r24, Y+2	; 0x02
    18e6:	9b 81       	ldd	r25, Y+3	; 0x03
    18e8:	81 30       	cpi	r24, 0x01	; 1
    18ea:	91 05       	cpc	r25, r1
    18ec:	49 f1       	breq	.+82     	; 0x1940 <ADC_u16Read+0x8a>
    18ee:	2a 81       	ldd	r18, Y+2	; 0x02
    18f0:	3b 81       	ldd	r19, Y+3	; 0x03
    18f2:	22 30       	cpi	r18, 0x02	; 2
    18f4:	31 05       	cpc	r19, r1
    18f6:	6c f5       	brge	.+90     	; 0x1952 <ADC_u16Read+0x9c>
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	9b 81       	ldd	r25, Y+3	; 0x03
    18fc:	00 97       	sbiw	r24, 0x00	; 0
    18fe:	c1 f0       	breq	.+48     	; 0x1930 <ADC_u16Read+0x7a>
    1900:	5d c0       	rjmp	.+186    	; 0x19bc <ADC_u16Read+0x106>
    1902:	2a 81       	ldd	r18, Y+2	; 0x02
    1904:	3b 81       	ldd	r19, Y+3	; 0x03
    1906:	25 30       	cpi	r18, 0x05	; 5
    1908:	31 05       	cpc	r19, r1
    190a:	09 f4       	brne	.+2      	; 0x190e <ADC_u16Read+0x58>
    190c:	3d c0       	rjmp	.+122    	; 0x1988 <ADC_u16Read+0xd2>
    190e:	8a 81       	ldd	r24, Y+2	; 0x02
    1910:	9b 81       	ldd	r25, Y+3	; 0x03
    1912:	85 30       	cpi	r24, 0x05	; 5
    1914:	91 05       	cpc	r25, r1
    1916:	7c f1       	brlt	.+94     	; 0x1976 <ADC_u16Read+0xc0>
    1918:	2a 81       	ldd	r18, Y+2	; 0x02
    191a:	3b 81       	ldd	r19, Y+3	; 0x03
    191c:	26 30       	cpi	r18, 0x06	; 6
    191e:	31 05       	cpc	r19, r1
    1920:	e1 f1       	breq	.+120    	; 0x199a <ADC_u16Read+0xe4>
    1922:	8a 81       	ldd	r24, Y+2	; 0x02
    1924:	9b 81       	ldd	r25, Y+3	; 0x03
    1926:	87 30       	cpi	r24, 0x07	; 7
    1928:	91 05       	cpc	r25, r1
    192a:	09 f4       	brne	.+2      	; 0x192e <ADC_u16Read+0x78>
    192c:	3f c0       	rjmp	.+126    	; 0x19ac <ADC_u16Read+0xf6>
    192e:	46 c0       	rjmp	.+140    	; 0x19bc <ADC_u16Read+0x106>
	{
	case ADC_SINGLE_PIN0: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN0&0x07); break;
    1930:	a7 e2       	ldi	r26, 0x27	; 39
    1932:	b0 e0       	ldi	r27, 0x00	; 0
    1934:	e7 e2       	ldi	r30, 0x27	; 39
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	80 81       	ld	r24, Z
    193a:	80 7e       	andi	r24, 0xE0	; 224
    193c:	8c 93       	st	X, r24
    193e:	3e c0       	rjmp	.+124    	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN1: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN1&0x07); break;
    1940:	a7 e2       	ldi	r26, 0x27	; 39
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	e7 e2       	ldi	r30, 0x27	; 39
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	80 7e       	andi	r24, 0xE0	; 224
    194c:	81 60       	ori	r24, 0x01	; 1
    194e:	8c 93       	st	X, r24
    1950:	35 c0       	rjmp	.+106    	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN2: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN2&0x07); break;
    1952:	a7 e2       	ldi	r26, 0x27	; 39
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	e7 e2       	ldi	r30, 0x27	; 39
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	80 7e       	andi	r24, 0xE0	; 224
    195e:	82 60       	ori	r24, 0x02	; 2
    1960:	8c 93       	st	X, r24
    1962:	2c c0       	rjmp	.+88     	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN3: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN3&0x07); break;
    1964:	a7 e2       	ldi	r26, 0x27	; 39
    1966:	b0 e0       	ldi	r27, 0x00	; 0
    1968:	e7 e2       	ldi	r30, 0x27	; 39
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	80 81       	ld	r24, Z
    196e:	80 7e       	andi	r24, 0xE0	; 224
    1970:	83 60       	ori	r24, 0x03	; 3
    1972:	8c 93       	st	X, r24
    1974:	23 c0       	rjmp	.+70     	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN4: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN4&0x07); break;
    1976:	a7 e2       	ldi	r26, 0x27	; 39
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e7 e2       	ldi	r30, 0x27	; 39
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	80 7e       	andi	r24, 0xE0	; 224
    1982:	84 60       	ori	r24, 0x04	; 4
    1984:	8c 93       	st	X, r24
    1986:	1a c0       	rjmp	.+52     	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN5: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN5&0x07); break;
    1988:	a7 e2       	ldi	r26, 0x27	; 39
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	e7 e2       	ldi	r30, 0x27	; 39
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	80 7e       	andi	r24, 0xE0	; 224
    1994:	85 60       	ori	r24, 0x05	; 5
    1996:	8c 93       	st	X, r24
    1998:	11 c0       	rjmp	.+34     	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN6: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN6&0x07); break;
    199a:	a7 e2       	ldi	r26, 0x27	; 39
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	e7 e2       	ldi	r30, 0x27	; 39
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	80 7e       	andi	r24, 0xE0	; 224
    19a6:	86 60       	ori	r24, 0x06	; 6
    19a8:	8c 93       	st	X, r24
    19aa:	08 c0       	rjmp	.+16     	; 0x19bc <ADC_u16Read+0x106>
	case ADC_SINGLE_PIN7: ADMUX_REG = (ADMUX_REG&0xE0) | (ADC_SINGLE_PIN7&0x07); break;
    19ac:	a7 e2       	ldi	r26, 0x27	; 39
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e7 e2       	ldi	r30, 0x27	; 39
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	80 7e       	andi	r24, 0xE0	; 224
    19b8:	87 60       	ori	r24, 0x07	; 7
    19ba:	8c 93       	st	X, r24
	}

	// Start single conversion
	SET_BIT(ADCSRA_REG, 6);
    19bc:	a6 e2       	ldi	r26, 0x26	; 38
    19be:	b0 e0       	ldi	r27, 0x00	; 0
    19c0:	e6 e2       	ldi	r30, 0x26	; 38
    19c2:	f0 e0       	ldi	r31, 0x00	; 0
    19c4:	80 81       	ld	r24, Z
    19c6:	80 64       	ori	r24, 0x40	; 64
    19c8:	8c 93       	st	X, r24

	// Wait for the conversion
	while(! (ADCSRA_REG&(1<<4) ));
    19ca:	e6 e2       	ldi	r30, 0x26	; 38
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	80 81       	ld	r24, Z
    19d0:	88 2f       	mov	r24, r24
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	80 71       	andi	r24, 0x10	; 16
    19d6:	90 70       	andi	r25, 0x00	; 0
    19d8:	00 97       	sbiw	r24, 0x00	; 0
    19da:	b9 f3       	breq	.-18     	; 0x19ca <ADC_u16Read+0x114>


	// ADC Flag clear
	CLR_BIT(ADCSRA_REG, 4);
    19dc:	a6 e2       	ldi	r26, 0x26	; 38
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	e6 e2       	ldi	r30, 0x26	; 38
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	8f 7e       	andi	r24, 0xEF	; 239
    19e8:	8c 93       	st	X, r24

	return ADC_DATA;
    19ea:	e4 e2       	ldi	r30, 0x24	; 36
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	91 81       	ldd	r25, Z+1	; 0x01
}
    19f2:	0f 90       	pop	r0
    19f4:	0f 90       	pop	r0
    19f6:	0f 90       	pop	r0
    19f8:	cf 91       	pop	r28
    19fa:	df 91       	pop	r29
    19fc:	08 95       	ret

000019fe <LCD_vInit>:
#include "LCD_interface.h"
#define F_CPU 8000000UL //CPU Frequency is 8MHZ
#include <util/delay.h>

//Function to initialize LCD
void LCD_vInit(void){
    19fe:	0f 93       	push	r16
    1a00:	1f 93       	push	r17
    1a02:	df 93       	push	r29
    1a04:	cf 93       	push	r28
    1a06:	cd b7       	in	r28, 0x3d	; 61
    1a08:	de b7       	in	r29, 0x3e	; 62
    1a0a:	c6 54       	subi	r28, 0x46	; 70
    1a0c:	d0 40       	sbci	r29, 0x00	; 0
    1a0e:	0f b6       	in	r0, 0x3f	; 63
    1a10:	f8 94       	cli
    1a12:	de bf       	out	0x3e, r29	; 62
    1a14:	0f be       	out	0x3f, r0	; 63
    1a16:	cd bf       	out	0x3d, r28	; 61
	DIO_vSetGroupDir(LCD_DATA_PORT, OUTPUT);
    1a18:	83 e0       	ldi	r24, 0x03	; 3
    1a1a:	61 e0       	ldi	r22, 0x01	; 1
    1a1c:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <DIO_vSetGroupDir>
	DIO_vSetPinDir(LCD_CTRL_PORT, RS_PIN, OUTPUT);
    1a20:	82 e0       	ldi	r24, 0x02	; 2
    1a22:	60 e0       	ldi	r22, 0x00	; 0
    1a24:	41 e0       	ldi	r20, 0x01	; 1
    1a26:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_vSetPinDir>
	DIO_vSetPinDir(LCD_CTRL_PORT, RW_PIN, OUTPUT);
    1a2a:	82 e0       	ldi	r24, 0x02	; 2
    1a2c:	61 e0       	ldi	r22, 0x01	; 1
    1a2e:	41 e0       	ldi	r20, 0x01	; 1
    1a30:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_vSetPinDir>
	DIO_vSetPinDir(LCD_CTRL_PORT, EN_PIN, OUTPUT);
    1a34:	82 e0       	ldi	r24, 0x02	; 2
    1a36:	62 e0       	ldi	r22, 0x02	; 2
    1a38:	41 e0       	ldi	r20, 0x01	; 1
    1a3a:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_vSetPinDir>
    1a3e:	fe 01       	movw	r30, r28
    1a40:	ed 5b       	subi	r30, 0xBD	; 189
    1a42:	ff 4f       	sbci	r31, 0xFF	; 255
    1a44:	80 e0       	ldi	r24, 0x00	; 0
    1a46:	90 e0       	ldi	r25, 0x00	; 0
    1a48:	a0 e2       	ldi	r26, 0x20	; 32
    1a4a:	b1 e4       	ldi	r27, 0x41	; 65
    1a4c:	80 83       	st	Z, r24
    1a4e:	91 83       	std	Z+1, r25	; 0x01
    1a50:	a2 83       	std	Z+2, r26	; 0x02
    1a52:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a54:	8e 01       	movw	r16, r28
    1a56:	01 5c       	subi	r16, 0xC1	; 193
    1a58:	1f 4f       	sbci	r17, 0xFF	; 255
    1a5a:	fe 01       	movw	r30, r28
    1a5c:	ed 5b       	subi	r30, 0xBD	; 189
    1a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a60:	60 81       	ld	r22, Z
    1a62:	71 81       	ldd	r23, Z+1	; 0x01
    1a64:	82 81       	ldd	r24, Z+2	; 0x02
    1a66:	93 81       	ldd	r25, Z+3	; 0x03
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	4a ef       	ldi	r20, 0xFA	; 250
    1a6e:	54 e4       	ldi	r21, 0x44	; 68
    1a70:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a74:	dc 01       	movw	r26, r24
    1a76:	cb 01       	movw	r24, r22
    1a78:	f8 01       	movw	r30, r16
    1a7a:	80 83       	st	Z, r24
    1a7c:	91 83       	std	Z+1, r25	; 0x01
    1a7e:	a2 83       	std	Z+2, r26	; 0x02
    1a80:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a82:	fe 01       	movw	r30, r28
    1a84:	ff 96       	adiw	r30, 0x3f	; 63
    1a86:	60 81       	ld	r22, Z
    1a88:	71 81       	ldd	r23, Z+1	; 0x01
    1a8a:	82 81       	ldd	r24, Z+2	; 0x02
    1a8c:	93 81       	ldd	r25, Z+3	; 0x03
    1a8e:	20 e0       	ldi	r18, 0x00	; 0
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	40 e8       	ldi	r20, 0x80	; 128
    1a94:	5f e3       	ldi	r21, 0x3F	; 63
    1a96:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a9a:	88 23       	and	r24, r24
    1a9c:	2c f4       	brge	.+10     	; 0x1aa8 <LCD_vInit+0xaa>
		__ticks = 1;
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	9e af       	std	Y+62, r25	; 0x3e
    1aa4:	8d af       	std	Y+61, r24	; 0x3d
    1aa6:	46 c0       	rjmp	.+140    	; 0x1b34 <LCD_vInit+0x136>
	else if (__tmp > 65535)
    1aa8:	fe 01       	movw	r30, r28
    1aaa:	ff 96       	adiw	r30, 0x3f	; 63
    1aac:	60 81       	ld	r22, Z
    1aae:	71 81       	ldd	r23, Z+1	; 0x01
    1ab0:	82 81       	ldd	r24, Z+2	; 0x02
    1ab2:	93 81       	ldd	r25, Z+3	; 0x03
    1ab4:	20 e0       	ldi	r18, 0x00	; 0
    1ab6:	3f ef       	ldi	r19, 0xFF	; 255
    1ab8:	4f e7       	ldi	r20, 0x7F	; 127
    1aba:	57 e4       	ldi	r21, 0x47	; 71
    1abc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ac0:	18 16       	cp	r1, r24
    1ac2:	64 f5       	brge	.+88     	; 0x1b1c <LCD_vInit+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ac4:	fe 01       	movw	r30, r28
    1ac6:	ed 5b       	subi	r30, 0xBD	; 189
    1ac8:	ff 4f       	sbci	r31, 0xFF	; 255
    1aca:	60 81       	ld	r22, Z
    1acc:	71 81       	ldd	r23, Z+1	; 0x01
    1ace:	82 81       	ldd	r24, Z+2	; 0x02
    1ad0:	93 81       	ldd	r25, Z+3	; 0x03
    1ad2:	20 e0       	ldi	r18, 0x00	; 0
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	40 e2       	ldi	r20, 0x20	; 32
    1ad8:	51 e4       	ldi	r21, 0x41	; 65
    1ada:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ade:	dc 01       	movw	r26, r24
    1ae0:	cb 01       	movw	r24, r22
    1ae2:	bc 01       	movw	r22, r24
    1ae4:	cd 01       	movw	r24, r26
    1ae6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1aea:	dc 01       	movw	r26, r24
    1aec:	cb 01       	movw	r24, r22
    1aee:	9e af       	std	Y+62, r25	; 0x3e
    1af0:	8d af       	std	Y+61, r24	; 0x3d
    1af2:	0f c0       	rjmp	.+30     	; 0x1b12 <LCD_vInit+0x114>
    1af4:	88 ec       	ldi	r24, 0xC8	; 200
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	9c af       	std	Y+60, r25	; 0x3c
    1afa:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1afc:	8b ad       	ldd	r24, Y+59	; 0x3b
    1afe:	9c ad       	ldd	r25, Y+60	; 0x3c
    1b00:	01 97       	sbiw	r24, 0x01	; 1
    1b02:	f1 f7       	brne	.-4      	; 0x1b00 <LCD_vInit+0x102>
    1b04:	9c af       	std	Y+60, r25	; 0x3c
    1b06:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b08:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b0a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b0c:	01 97       	sbiw	r24, 0x01	; 1
    1b0e:	9e af       	std	Y+62, r25	; 0x3e
    1b10:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b12:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b14:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b16:	00 97       	sbiw	r24, 0x00	; 0
    1b18:	69 f7       	brne	.-38     	; 0x1af4 <LCD_vInit+0xf6>
    1b1a:	16 c0       	rjmp	.+44     	; 0x1b48 <LCD_vInit+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b1c:	fe 01       	movw	r30, r28
    1b1e:	ff 96       	adiw	r30, 0x3f	; 63
    1b20:	60 81       	ld	r22, Z
    1b22:	71 81       	ldd	r23, Z+1	; 0x01
    1b24:	82 81       	ldd	r24, Z+2	; 0x02
    1b26:	93 81       	ldd	r25, Z+3	; 0x03
    1b28:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b2c:	dc 01       	movw	r26, r24
    1b2e:	cb 01       	movw	r24, r22
    1b30:	9e af       	std	Y+62, r25	; 0x3e
    1b32:	8d af       	std	Y+61, r24	; 0x3d
    1b34:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b36:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b38:	9a af       	std	Y+58, r25	; 0x3a
    1b3a:	89 af       	std	Y+57, r24	; 0x39
    1b3c:	89 ad       	ldd	r24, Y+57	; 0x39
    1b3e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1b40:	01 97       	sbiw	r24, 0x01	; 1
    1b42:	f1 f7       	brne	.-4      	; 0x1b40 <LCD_vInit+0x142>
    1b44:	9a af       	std	Y+58, r25	; 0x3a
    1b46:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(10);
	LCD_vSendCmd(TWO_LINE_EIGHT_BITS_BIG_FONT);
    1b48:	8c e3       	ldi	r24, 0x3C	; 60
    1b4a:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    1b4e:	80 e0       	ldi	r24, 0x00	; 0
    1b50:	90 e0       	ldi	r25, 0x00	; 0
    1b52:	a0 e2       	ldi	r26, 0x20	; 32
    1b54:	b1 e4       	ldi	r27, 0x41	; 65
    1b56:	8d ab       	std	Y+53, r24	; 0x35
    1b58:	9e ab       	std	Y+54, r25	; 0x36
    1b5a:	af ab       	std	Y+55, r26	; 0x37
    1b5c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b5e:	6d a9       	ldd	r22, Y+53	; 0x35
    1b60:	7e a9       	ldd	r23, Y+54	; 0x36
    1b62:	8f a9       	ldd	r24, Y+55	; 0x37
    1b64:	98 ad       	ldd	r25, Y+56	; 0x38
    1b66:	20 e0       	ldi	r18, 0x00	; 0
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	4a ef       	ldi	r20, 0xFA	; 250
    1b6c:	54 e4       	ldi	r21, 0x44	; 68
    1b6e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b72:	dc 01       	movw	r26, r24
    1b74:	cb 01       	movw	r24, r22
    1b76:	89 ab       	std	Y+49, r24	; 0x31
    1b78:	9a ab       	std	Y+50, r25	; 0x32
    1b7a:	ab ab       	std	Y+51, r26	; 0x33
    1b7c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1b7e:	69 a9       	ldd	r22, Y+49	; 0x31
    1b80:	7a a9       	ldd	r23, Y+50	; 0x32
    1b82:	8b a9       	ldd	r24, Y+51	; 0x33
    1b84:	9c a9       	ldd	r25, Y+52	; 0x34
    1b86:	20 e0       	ldi	r18, 0x00	; 0
    1b88:	30 e0       	ldi	r19, 0x00	; 0
    1b8a:	40 e8       	ldi	r20, 0x80	; 128
    1b8c:	5f e3       	ldi	r21, 0x3F	; 63
    1b8e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b92:	88 23       	and	r24, r24
    1b94:	2c f4       	brge	.+10     	; 0x1ba0 <LCD_vInit+0x1a2>
		__ticks = 1;
    1b96:	81 e0       	ldi	r24, 0x01	; 1
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	98 ab       	std	Y+48, r25	; 0x30
    1b9c:	8f a7       	std	Y+47, r24	; 0x2f
    1b9e:	3f c0       	rjmp	.+126    	; 0x1c1e <LCD_vInit+0x220>
	else if (__tmp > 65535)
    1ba0:	69 a9       	ldd	r22, Y+49	; 0x31
    1ba2:	7a a9       	ldd	r23, Y+50	; 0x32
    1ba4:	8b a9       	ldd	r24, Y+51	; 0x33
    1ba6:	9c a9       	ldd	r25, Y+52	; 0x34
    1ba8:	20 e0       	ldi	r18, 0x00	; 0
    1baa:	3f ef       	ldi	r19, 0xFF	; 255
    1bac:	4f e7       	ldi	r20, 0x7F	; 127
    1bae:	57 e4       	ldi	r21, 0x47	; 71
    1bb0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1bb4:	18 16       	cp	r1, r24
    1bb6:	4c f5       	brge	.+82     	; 0x1c0a <LCD_vInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bb8:	6d a9       	ldd	r22, Y+53	; 0x35
    1bba:	7e a9       	ldd	r23, Y+54	; 0x36
    1bbc:	8f a9       	ldd	r24, Y+55	; 0x37
    1bbe:	98 ad       	ldd	r25, Y+56	; 0x38
    1bc0:	20 e0       	ldi	r18, 0x00	; 0
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	40 e2       	ldi	r20, 0x20	; 32
    1bc6:	51 e4       	ldi	r21, 0x41	; 65
    1bc8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bcc:	dc 01       	movw	r26, r24
    1bce:	cb 01       	movw	r24, r22
    1bd0:	bc 01       	movw	r22, r24
    1bd2:	cd 01       	movw	r24, r26
    1bd4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	98 ab       	std	Y+48, r25	; 0x30
    1bde:	8f a7       	std	Y+47, r24	; 0x2f
    1be0:	0f c0       	rjmp	.+30     	; 0x1c00 <LCD_vInit+0x202>
    1be2:	88 ec       	ldi	r24, 0xC8	; 200
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	9e a7       	std	Y+46, r25	; 0x2e
    1be8:	8d a7       	std	Y+45, r24	; 0x2d
    1bea:	8d a5       	ldd	r24, Y+45	; 0x2d
    1bec:	9e a5       	ldd	r25, Y+46	; 0x2e
    1bee:	01 97       	sbiw	r24, 0x01	; 1
    1bf0:	f1 f7       	brne	.-4      	; 0x1bee <LCD_vInit+0x1f0>
    1bf2:	9e a7       	std	Y+46, r25	; 0x2e
    1bf4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bf6:	8f a5       	ldd	r24, Y+47	; 0x2f
    1bf8:	98 a9       	ldd	r25, Y+48	; 0x30
    1bfa:	01 97       	sbiw	r24, 0x01	; 1
    1bfc:	98 ab       	std	Y+48, r25	; 0x30
    1bfe:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c00:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c02:	98 a9       	ldd	r25, Y+48	; 0x30
    1c04:	00 97       	sbiw	r24, 0x00	; 0
    1c06:	69 f7       	brne	.-38     	; 0x1be2 <LCD_vInit+0x1e4>
    1c08:	14 c0       	rjmp	.+40     	; 0x1c32 <LCD_vInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c0a:	69 a9       	ldd	r22, Y+49	; 0x31
    1c0c:	7a a9       	ldd	r23, Y+50	; 0x32
    1c0e:	8b a9       	ldd	r24, Y+51	; 0x33
    1c10:	9c a9       	ldd	r25, Y+52	; 0x34
    1c12:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c16:	dc 01       	movw	r26, r24
    1c18:	cb 01       	movw	r24, r22
    1c1a:	98 ab       	std	Y+48, r25	; 0x30
    1c1c:	8f a7       	std	Y+47, r24	; 0x2f
    1c1e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c20:	98 a9       	ldd	r25, Y+48	; 0x30
    1c22:	9c a7       	std	Y+44, r25	; 0x2c
    1c24:	8b a7       	std	Y+43, r24	; 0x2b
    1c26:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c28:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c2a:	01 97       	sbiw	r24, 0x01	; 1
    1c2c:	f1 f7       	brne	.-4      	; 0x1c2a <LCD_vInit+0x22c>
    1c2e:	9c a7       	std	Y+44, r25	; 0x2c
    1c30:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);
	LCD_vSendCmd(CURSOR_ON);
    1c32:	8f e0       	ldi	r24, 0x0F	; 15
    1c34:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    1c38:	80 e0       	ldi	r24, 0x00	; 0
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    1c3c:	a0 e2       	ldi	r26, 0x20	; 32
    1c3e:	b1 e4       	ldi	r27, 0x41	; 65
    1c40:	8f a3       	std	Y+39, r24	; 0x27
    1c42:	98 a7       	std	Y+40, r25	; 0x28
    1c44:	a9 a7       	std	Y+41, r26	; 0x29
    1c46:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c48:	6f a1       	ldd	r22, Y+39	; 0x27
    1c4a:	78 a5       	ldd	r23, Y+40	; 0x28
    1c4c:	89 a5       	ldd	r24, Y+41	; 0x29
    1c4e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c50:	20 e0       	ldi	r18, 0x00	; 0
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	4a ef       	ldi	r20, 0xFA	; 250
    1c56:	54 e4       	ldi	r21, 0x44	; 68
    1c58:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c5c:	dc 01       	movw	r26, r24
    1c5e:	cb 01       	movw	r24, r22
    1c60:	8b a3       	std	Y+35, r24	; 0x23
    1c62:	9c a3       	std	Y+36, r25	; 0x24
    1c64:	ad a3       	std	Y+37, r26	; 0x25
    1c66:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c68:	6b a1       	ldd	r22, Y+35	; 0x23
    1c6a:	7c a1       	ldd	r23, Y+36	; 0x24
    1c6c:	8d a1       	ldd	r24, Y+37	; 0x25
    1c6e:	9e a1       	ldd	r25, Y+38	; 0x26
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	40 e8       	ldi	r20, 0x80	; 128
    1c76:	5f e3       	ldi	r21, 0x3F	; 63
    1c78:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c7c:	88 23       	and	r24, r24
    1c7e:	2c f4       	brge	.+10     	; 0x1c8a <LCD_vInit+0x28c>
		__ticks = 1;
    1c80:	81 e0       	ldi	r24, 0x01	; 1
    1c82:	90 e0       	ldi	r25, 0x00	; 0
    1c84:	9a a3       	std	Y+34, r25	; 0x22
    1c86:	89 a3       	std	Y+33, r24	; 0x21
    1c88:	3f c0       	rjmp	.+126    	; 0x1d08 <LCD_vInit+0x30a>
	else if (__tmp > 65535)
    1c8a:	6b a1       	ldd	r22, Y+35	; 0x23
    1c8c:	7c a1       	ldd	r23, Y+36	; 0x24
    1c8e:	8d a1       	ldd	r24, Y+37	; 0x25
    1c90:	9e a1       	ldd	r25, Y+38	; 0x26
    1c92:	20 e0       	ldi	r18, 0x00	; 0
    1c94:	3f ef       	ldi	r19, 0xFF	; 255
    1c96:	4f e7       	ldi	r20, 0x7F	; 127
    1c98:	57 e4       	ldi	r21, 0x47	; 71
    1c9a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c9e:	18 16       	cp	r1, r24
    1ca0:	4c f5       	brge	.+82     	; 0x1cf4 <LCD_vInit+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ca2:	6f a1       	ldd	r22, Y+39	; 0x27
    1ca4:	78 a5       	ldd	r23, Y+40	; 0x28
    1ca6:	89 a5       	ldd	r24, Y+41	; 0x29
    1ca8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1caa:	20 e0       	ldi	r18, 0x00	; 0
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	40 e2       	ldi	r20, 0x20	; 32
    1cb0:	51 e4       	ldi	r21, 0x41	; 65
    1cb2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cb6:	dc 01       	movw	r26, r24
    1cb8:	cb 01       	movw	r24, r22
    1cba:	bc 01       	movw	r22, r24
    1cbc:	cd 01       	movw	r24, r26
    1cbe:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cc2:	dc 01       	movw	r26, r24
    1cc4:	cb 01       	movw	r24, r22
    1cc6:	9a a3       	std	Y+34, r25	; 0x22
    1cc8:	89 a3       	std	Y+33, r24	; 0x21
    1cca:	0f c0       	rjmp	.+30     	; 0x1cea <LCD_vInit+0x2ec>
    1ccc:	88 ec       	ldi	r24, 0xC8	; 200
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	98 a3       	std	Y+32, r25	; 0x20
    1cd2:	8f 8f       	std	Y+31, r24	; 0x1f
    1cd4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1cd6:	98 a1       	ldd	r25, Y+32	; 0x20
    1cd8:	01 97       	sbiw	r24, 0x01	; 1
    1cda:	f1 f7       	brne	.-4      	; 0x1cd8 <LCD_vInit+0x2da>
    1cdc:	98 a3       	std	Y+32, r25	; 0x20
    1cde:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ce0:	89 a1       	ldd	r24, Y+33	; 0x21
    1ce2:	9a a1       	ldd	r25, Y+34	; 0x22
    1ce4:	01 97       	sbiw	r24, 0x01	; 1
    1ce6:	9a a3       	std	Y+34, r25	; 0x22
    1ce8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cea:	89 a1       	ldd	r24, Y+33	; 0x21
    1cec:	9a a1       	ldd	r25, Y+34	; 0x22
    1cee:	00 97       	sbiw	r24, 0x00	; 0
    1cf0:	69 f7       	brne	.-38     	; 0x1ccc <LCD_vInit+0x2ce>
    1cf2:	14 c0       	rjmp	.+40     	; 0x1d1c <LCD_vInit+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cf4:	6b a1       	ldd	r22, Y+35	; 0x23
    1cf6:	7c a1       	ldd	r23, Y+36	; 0x24
    1cf8:	8d a1       	ldd	r24, Y+37	; 0x25
    1cfa:	9e a1       	ldd	r25, Y+38	; 0x26
    1cfc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d00:	dc 01       	movw	r26, r24
    1d02:	cb 01       	movw	r24, r22
    1d04:	9a a3       	std	Y+34, r25	; 0x22
    1d06:	89 a3       	std	Y+33, r24	; 0x21
    1d08:	89 a1       	ldd	r24, Y+33	; 0x21
    1d0a:	9a a1       	ldd	r25, Y+34	; 0x22
    1d0c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d0e:	8d 8f       	std	Y+29, r24	; 0x1d
    1d10:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d12:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d14:	01 97       	sbiw	r24, 0x01	; 1
    1d16:	f1 f7       	brne	.-4      	; 0x1d14 <LCD_vInit+0x316>
    1d18:	9e 8f       	std	Y+30, r25	; 0x1e
    1d1a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	LCD_vSendCmd(CLEAR_COMMAND);
    1d1c:	81 e0       	ldi	r24, 0x01	; 1
    1d1e:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    1d22:	80 e0       	ldi	r24, 0x00	; 0
    1d24:	90 e0       	ldi	r25, 0x00	; 0
    1d26:	a0 e2       	ldi	r26, 0x20	; 32
    1d28:	b1 e4       	ldi	r27, 0x41	; 65
    1d2a:	89 8f       	std	Y+25, r24	; 0x19
    1d2c:	9a 8f       	std	Y+26, r25	; 0x1a
    1d2e:	ab 8f       	std	Y+27, r26	; 0x1b
    1d30:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d32:	69 8d       	ldd	r22, Y+25	; 0x19
    1d34:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d36:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d38:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d3a:	20 e0       	ldi	r18, 0x00	; 0
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	4a ef       	ldi	r20, 0xFA	; 250
    1d40:	54 e4       	ldi	r21, 0x44	; 68
    1d42:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d46:	dc 01       	movw	r26, r24
    1d48:	cb 01       	movw	r24, r22
    1d4a:	8d 8b       	std	Y+21, r24	; 0x15
    1d4c:	9e 8b       	std	Y+22, r25	; 0x16
    1d4e:	af 8b       	std	Y+23, r26	; 0x17
    1d50:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d52:	6d 89       	ldd	r22, Y+21	; 0x15
    1d54:	7e 89       	ldd	r23, Y+22	; 0x16
    1d56:	8f 89       	ldd	r24, Y+23	; 0x17
    1d58:	98 8d       	ldd	r25, Y+24	; 0x18
    1d5a:	20 e0       	ldi	r18, 0x00	; 0
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	40 e8       	ldi	r20, 0x80	; 128
    1d60:	5f e3       	ldi	r21, 0x3F	; 63
    1d62:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d66:	88 23       	and	r24, r24
    1d68:	2c f4       	brge	.+10     	; 0x1d74 <LCD_vInit+0x376>
		__ticks = 1;
    1d6a:	81 e0       	ldi	r24, 0x01	; 1
    1d6c:	90 e0       	ldi	r25, 0x00	; 0
    1d6e:	9c 8b       	std	Y+20, r25	; 0x14
    1d70:	8b 8b       	std	Y+19, r24	; 0x13
    1d72:	3f c0       	rjmp	.+126    	; 0x1df2 <LCD_vInit+0x3f4>
	else if (__tmp > 65535)
    1d74:	6d 89       	ldd	r22, Y+21	; 0x15
    1d76:	7e 89       	ldd	r23, Y+22	; 0x16
    1d78:	8f 89       	ldd	r24, Y+23	; 0x17
    1d7a:	98 8d       	ldd	r25, Y+24	; 0x18
    1d7c:	20 e0       	ldi	r18, 0x00	; 0
    1d7e:	3f ef       	ldi	r19, 0xFF	; 255
    1d80:	4f e7       	ldi	r20, 0x7F	; 127
    1d82:	57 e4       	ldi	r21, 0x47	; 71
    1d84:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d88:	18 16       	cp	r1, r24
    1d8a:	4c f5       	brge	.+82     	; 0x1dde <LCD_vInit+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d8c:	69 8d       	ldd	r22, Y+25	; 0x19
    1d8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d94:	20 e0       	ldi	r18, 0x00	; 0
    1d96:	30 e0       	ldi	r19, 0x00	; 0
    1d98:	40 e2       	ldi	r20, 0x20	; 32
    1d9a:	51 e4       	ldi	r21, 0x41	; 65
    1d9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1da0:	dc 01       	movw	r26, r24
    1da2:	cb 01       	movw	r24, r22
    1da4:	bc 01       	movw	r22, r24
    1da6:	cd 01       	movw	r24, r26
    1da8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dac:	dc 01       	movw	r26, r24
    1dae:	cb 01       	movw	r24, r22
    1db0:	9c 8b       	std	Y+20, r25	; 0x14
    1db2:	8b 8b       	std	Y+19, r24	; 0x13
    1db4:	0f c0       	rjmp	.+30     	; 0x1dd4 <LCD_vInit+0x3d6>
    1db6:	88 ec       	ldi	r24, 0xC8	; 200
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	9a 8b       	std	Y+18, r25	; 0x12
    1dbc:	89 8b       	std	Y+17, r24	; 0x11
    1dbe:	89 89       	ldd	r24, Y+17	; 0x11
    1dc0:	9a 89       	ldd	r25, Y+18	; 0x12
    1dc2:	01 97       	sbiw	r24, 0x01	; 1
    1dc4:	f1 f7       	brne	.-4      	; 0x1dc2 <LCD_vInit+0x3c4>
    1dc6:	9a 8b       	std	Y+18, r25	; 0x12
    1dc8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dca:	8b 89       	ldd	r24, Y+19	; 0x13
    1dcc:	9c 89       	ldd	r25, Y+20	; 0x14
    1dce:	01 97       	sbiw	r24, 0x01	; 1
    1dd0:	9c 8b       	std	Y+20, r25	; 0x14
    1dd2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dd4:	8b 89       	ldd	r24, Y+19	; 0x13
    1dd6:	9c 89       	ldd	r25, Y+20	; 0x14
    1dd8:	00 97       	sbiw	r24, 0x00	; 0
    1dda:	69 f7       	brne	.-38     	; 0x1db6 <LCD_vInit+0x3b8>
    1ddc:	14 c0       	rjmp	.+40     	; 0x1e06 <LCD_vInit+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dde:	6d 89       	ldd	r22, Y+21	; 0x15
    1de0:	7e 89       	ldd	r23, Y+22	; 0x16
    1de2:	8f 89       	ldd	r24, Y+23	; 0x17
    1de4:	98 8d       	ldd	r25, Y+24	; 0x18
    1de6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dea:	dc 01       	movw	r26, r24
    1dec:	cb 01       	movw	r24, r22
    1dee:	9c 8b       	std	Y+20, r25	; 0x14
    1df0:	8b 8b       	std	Y+19, r24	; 0x13
    1df2:	8b 89       	ldd	r24, Y+19	; 0x13
    1df4:	9c 89       	ldd	r25, Y+20	; 0x14
    1df6:	98 8b       	std	Y+16, r25	; 0x10
    1df8:	8f 87       	std	Y+15, r24	; 0x0f
    1dfa:	8f 85       	ldd	r24, Y+15	; 0x0f
    1dfc:	98 89       	ldd	r25, Y+16	; 0x10
    1dfe:	01 97       	sbiw	r24, 0x01	; 1
    1e00:	f1 f7       	brne	.-4      	; 0x1dfe <LCD_vInit+0x400>
    1e02:	98 8b       	std	Y+16, r25	; 0x10
    1e04:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	LCD_vSendCmd(START_FROM_LEFT_NO_SHIFT);
    1e06:	86 e0       	ldi	r24, 0x06	; 6
    1e08:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    1e0c:	80 e0       	ldi	r24, 0x00	; 0
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
    1e10:	a0 e2       	ldi	r26, 0x20	; 32
    1e12:	b1 e4       	ldi	r27, 0x41	; 65
    1e14:	8b 87       	std	Y+11, r24	; 0x0b
    1e16:	9c 87       	std	Y+12, r25	; 0x0c
    1e18:	ad 87       	std	Y+13, r26	; 0x0d
    1e1a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e20:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e22:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e24:	20 e0       	ldi	r18, 0x00	; 0
    1e26:	30 e0       	ldi	r19, 0x00	; 0
    1e28:	4a ef       	ldi	r20, 0xFA	; 250
    1e2a:	54 e4       	ldi	r21, 0x44	; 68
    1e2c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e30:	dc 01       	movw	r26, r24
    1e32:	cb 01       	movw	r24, r22
    1e34:	8f 83       	std	Y+7, r24	; 0x07
    1e36:	98 87       	std	Y+8, r25	; 0x08
    1e38:	a9 87       	std	Y+9, r26	; 0x09
    1e3a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e3c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e3e:	78 85       	ldd	r23, Y+8	; 0x08
    1e40:	89 85       	ldd	r24, Y+9	; 0x09
    1e42:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e44:	20 e0       	ldi	r18, 0x00	; 0
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	40 e8       	ldi	r20, 0x80	; 128
    1e4a:	5f e3       	ldi	r21, 0x3F	; 63
    1e4c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e50:	88 23       	and	r24, r24
    1e52:	2c f4       	brge	.+10     	; 0x1e5e <LCD_vInit+0x460>
		__ticks = 1;
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	9e 83       	std	Y+6, r25	; 0x06
    1e5a:	8d 83       	std	Y+5, r24	; 0x05
    1e5c:	3f c0       	rjmp	.+126    	; 0x1edc <LCD_vInit+0x4de>
	else if (__tmp > 65535)
    1e5e:	6f 81       	ldd	r22, Y+7	; 0x07
    1e60:	78 85       	ldd	r23, Y+8	; 0x08
    1e62:	89 85       	ldd	r24, Y+9	; 0x09
    1e64:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e66:	20 e0       	ldi	r18, 0x00	; 0
    1e68:	3f ef       	ldi	r19, 0xFF	; 255
    1e6a:	4f e7       	ldi	r20, 0x7F	; 127
    1e6c:	57 e4       	ldi	r21, 0x47	; 71
    1e6e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e72:	18 16       	cp	r1, r24
    1e74:	4c f5       	brge	.+82     	; 0x1ec8 <LCD_vInit+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e76:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e78:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e7a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e7c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e7e:	20 e0       	ldi	r18, 0x00	; 0
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	40 e2       	ldi	r20, 0x20	; 32
    1e84:	51 e4       	ldi	r21, 0x41	; 65
    1e86:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e8a:	dc 01       	movw	r26, r24
    1e8c:	cb 01       	movw	r24, r22
    1e8e:	bc 01       	movw	r22, r24
    1e90:	cd 01       	movw	r24, r26
    1e92:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e96:	dc 01       	movw	r26, r24
    1e98:	cb 01       	movw	r24, r22
    1e9a:	9e 83       	std	Y+6, r25	; 0x06
    1e9c:	8d 83       	std	Y+5, r24	; 0x05
    1e9e:	0f c0       	rjmp	.+30     	; 0x1ebe <LCD_vInit+0x4c0>
    1ea0:	88 ec       	ldi	r24, 0xC8	; 200
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	9c 83       	std	Y+4, r25	; 0x04
    1ea6:	8b 83       	std	Y+3, r24	; 0x03
    1ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    1eac:	01 97       	sbiw	r24, 0x01	; 1
    1eae:	f1 f7       	brne	.-4      	; 0x1eac <LCD_vInit+0x4ae>
    1eb0:	9c 83       	std	Y+4, r25	; 0x04
    1eb2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eb4:	8d 81       	ldd	r24, Y+5	; 0x05
    1eb6:	9e 81       	ldd	r25, Y+6	; 0x06
    1eb8:	01 97       	sbiw	r24, 0x01	; 1
    1eba:	9e 83       	std	Y+6, r25	; 0x06
    1ebc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ebe:	8d 81       	ldd	r24, Y+5	; 0x05
    1ec0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ec2:	00 97       	sbiw	r24, 0x00	; 0
    1ec4:	69 f7       	brne	.-38     	; 0x1ea0 <LCD_vInit+0x4a2>
    1ec6:	14 c0       	rjmp	.+40     	; 0x1ef0 <LCD_vInit+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ec8:	6f 81       	ldd	r22, Y+7	; 0x07
    1eca:	78 85       	ldd	r23, Y+8	; 0x08
    1ecc:	89 85       	ldd	r24, Y+9	; 0x09
    1ece:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ed0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	9e 83       	std	Y+6, r25	; 0x06
    1eda:	8d 83       	std	Y+5, r24	; 0x05
    1edc:	8d 81       	ldd	r24, Y+5	; 0x05
    1ede:	9e 81       	ldd	r25, Y+6	; 0x06
    1ee0:	9a 83       	std	Y+2, r25	; 0x02
    1ee2:	89 83       	std	Y+1, r24	; 0x01
    1ee4:	89 81       	ldd	r24, Y+1	; 0x01
    1ee6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ee8:	01 97       	sbiw	r24, 0x01	; 1
    1eea:	f1 f7       	brne	.-4      	; 0x1ee8 <LCD_vInit+0x4ea>
    1eec:	9a 83       	std	Y+2, r25	; 0x02
    1eee:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    1ef0:	ca 5b       	subi	r28, 0xBA	; 186
    1ef2:	df 4f       	sbci	r29, 0xFF	; 255
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	f8 94       	cli
    1ef8:	de bf       	out	0x3e, r29	; 62
    1efa:	0f be       	out	0x3f, r0	; 63
    1efc:	cd bf       	out	0x3d, r28	; 61
    1efe:	cf 91       	pop	r28
    1f00:	df 91       	pop	r29
    1f02:	1f 91       	pop	r17
    1f04:	0f 91       	pop	r16
    1f06:	08 95       	ret

00001f08 <LCD_vSendCmd>:

//Function to send a command to the LCD
void LCD_vSendCmd(u8 Copy_u8Command){
    1f08:	df 93       	push	r29
    1f0a:	cf 93       	push	r28
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
    1f10:	e9 97       	sbiw	r28, 0x39	; 57
    1f12:	0f b6       	in	r0, 0x3f	; 63
    1f14:	f8 94       	cli
    1f16:	de bf       	out	0x3e, r29	; 62
    1f18:	0f be       	out	0x3f, r0	; 63
    1f1a:	cd bf       	out	0x3d, r28	; 61
    1f1c:	89 af       	std	Y+57, r24	; 0x39
	DIO_vSetPinValue(LCD_CTRL_PORT, RS_PIN, LOW);
    1f1e:	82 e0       	ldi	r24, 0x02	; 2
    1f20:	60 e0       	ldi	r22, 0x00	; 0
    1f22:	40 e0       	ldi	r20, 0x00	; 0
    1f24:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
	DIO_vSetPinValue(LCD_CTRL_PORT, RW_PIN, LOW);
    1f28:	82 e0       	ldi	r24, 0x02	; 2
    1f2a:	61 e0       	ldi	r22, 0x01	; 1
    1f2c:	40 e0       	ldi	r20, 0x00	; 0
    1f2e:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    1f32:	80 e0       	ldi	r24, 0x00	; 0
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	a0 e2       	ldi	r26, 0x20	; 32
    1f38:	b1 e4       	ldi	r27, 0x41	; 65
    1f3a:	8d ab       	std	Y+53, r24	; 0x35
    1f3c:	9e ab       	std	Y+54, r25	; 0x36
    1f3e:	af ab       	std	Y+55, r26	; 0x37
    1f40:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f42:	6d a9       	ldd	r22, Y+53	; 0x35
    1f44:	7e a9       	ldd	r23, Y+54	; 0x36
    1f46:	8f a9       	ldd	r24, Y+55	; 0x37
    1f48:	98 ad       	ldd	r25, Y+56	; 0x38
    1f4a:	20 e0       	ldi	r18, 0x00	; 0
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	4a ef       	ldi	r20, 0xFA	; 250
    1f50:	54 e4       	ldi	r21, 0x44	; 68
    1f52:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f56:	dc 01       	movw	r26, r24
    1f58:	cb 01       	movw	r24, r22
    1f5a:	89 ab       	std	Y+49, r24	; 0x31
    1f5c:	9a ab       	std	Y+50, r25	; 0x32
    1f5e:	ab ab       	std	Y+51, r26	; 0x33
    1f60:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1f62:	69 a9       	ldd	r22, Y+49	; 0x31
    1f64:	7a a9       	ldd	r23, Y+50	; 0x32
    1f66:	8b a9       	ldd	r24, Y+51	; 0x33
    1f68:	9c a9       	ldd	r25, Y+52	; 0x34
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	40 e8       	ldi	r20, 0x80	; 128
    1f70:	5f e3       	ldi	r21, 0x3F	; 63
    1f72:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1f76:	88 23       	and	r24, r24
    1f78:	2c f4       	brge	.+10     	; 0x1f84 <LCD_vSendCmd+0x7c>
		__ticks = 1;
    1f7a:	81 e0       	ldi	r24, 0x01	; 1
    1f7c:	90 e0       	ldi	r25, 0x00	; 0
    1f7e:	98 ab       	std	Y+48, r25	; 0x30
    1f80:	8f a7       	std	Y+47, r24	; 0x2f
    1f82:	3f c0       	rjmp	.+126    	; 0x2002 <LCD_vSendCmd+0xfa>
	else if (__tmp > 65535)
    1f84:	69 a9       	ldd	r22, Y+49	; 0x31
    1f86:	7a a9       	ldd	r23, Y+50	; 0x32
    1f88:	8b a9       	ldd	r24, Y+51	; 0x33
    1f8a:	9c a9       	ldd	r25, Y+52	; 0x34
    1f8c:	20 e0       	ldi	r18, 0x00	; 0
    1f8e:	3f ef       	ldi	r19, 0xFF	; 255
    1f90:	4f e7       	ldi	r20, 0x7F	; 127
    1f92:	57 e4       	ldi	r21, 0x47	; 71
    1f94:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f98:	18 16       	cp	r1, r24
    1f9a:	4c f5       	brge	.+82     	; 0x1fee <LCD_vSendCmd+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f9c:	6d a9       	ldd	r22, Y+53	; 0x35
    1f9e:	7e a9       	ldd	r23, Y+54	; 0x36
    1fa0:	8f a9       	ldd	r24, Y+55	; 0x37
    1fa2:	98 ad       	ldd	r25, Y+56	; 0x38
    1fa4:	20 e0       	ldi	r18, 0x00	; 0
    1fa6:	30 e0       	ldi	r19, 0x00	; 0
    1fa8:	40 e2       	ldi	r20, 0x20	; 32
    1faa:	51 e4       	ldi	r21, 0x41	; 65
    1fac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fb0:	dc 01       	movw	r26, r24
    1fb2:	cb 01       	movw	r24, r22
    1fb4:	bc 01       	movw	r22, r24
    1fb6:	cd 01       	movw	r24, r26
    1fb8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1fbc:	dc 01       	movw	r26, r24
    1fbe:	cb 01       	movw	r24, r22
    1fc0:	98 ab       	std	Y+48, r25	; 0x30
    1fc2:	8f a7       	std	Y+47, r24	; 0x2f
    1fc4:	0f c0       	rjmp	.+30     	; 0x1fe4 <LCD_vSendCmd+0xdc>
    1fc6:	88 ec       	ldi	r24, 0xC8	; 200
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	9e a7       	std	Y+46, r25	; 0x2e
    1fcc:	8d a7       	std	Y+45, r24	; 0x2d
    1fce:	8d a5       	ldd	r24, Y+45	; 0x2d
    1fd0:	9e a5       	ldd	r25, Y+46	; 0x2e
    1fd2:	01 97       	sbiw	r24, 0x01	; 1
    1fd4:	f1 f7       	brne	.-4      	; 0x1fd2 <LCD_vSendCmd+0xca>
    1fd6:	9e a7       	std	Y+46, r25	; 0x2e
    1fd8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fda:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fdc:	98 a9       	ldd	r25, Y+48	; 0x30
    1fde:	01 97       	sbiw	r24, 0x01	; 1
    1fe0:	98 ab       	std	Y+48, r25	; 0x30
    1fe2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fe4:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fe6:	98 a9       	ldd	r25, Y+48	; 0x30
    1fe8:	00 97       	sbiw	r24, 0x00	; 0
    1fea:	69 f7       	brne	.-38     	; 0x1fc6 <LCD_vSendCmd+0xbe>
    1fec:	14 c0       	rjmp	.+40     	; 0x2016 <LCD_vSendCmd+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fee:	69 a9       	ldd	r22, Y+49	; 0x31
    1ff0:	7a a9       	ldd	r23, Y+50	; 0x32
    1ff2:	8b a9       	ldd	r24, Y+51	; 0x33
    1ff4:	9c a9       	ldd	r25, Y+52	; 0x34
    1ff6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	98 ab       	std	Y+48, r25	; 0x30
    2000:	8f a7       	std	Y+47, r24	; 0x2f
    2002:	8f a5       	ldd	r24, Y+47	; 0x2f
    2004:	98 a9       	ldd	r25, Y+48	; 0x30
    2006:	9c a7       	std	Y+44, r25	; 0x2c
    2008:	8b a7       	std	Y+43, r24	; 0x2b
    200a:	8b a5       	ldd	r24, Y+43	; 0x2b
    200c:	9c a5       	ldd	r25, Y+44	; 0x2c
    200e:	01 97       	sbiw	r24, 0x01	; 1
    2010:	f1 f7       	brne	.-4      	; 0x200e <LCD_vSendCmd+0x106>
    2012:	9c a7       	std	Y+44, r25	; 0x2c
    2014:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);
	DIO_vSetPinValue(LCD_CTRL_PORT, EN_PIN, HIGH);
    2016:	82 e0       	ldi	r24, 0x02	; 2
    2018:	62 e0       	ldi	r22, 0x02	; 2
    201a:	41 e0       	ldi	r20, 0x01	; 1
    201c:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    2020:	80 e0       	ldi	r24, 0x00	; 0
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	a0 e2       	ldi	r26, 0x20	; 32
    2026:	b1 e4       	ldi	r27, 0x41	; 65
    2028:	8f a3       	std	Y+39, r24	; 0x27
    202a:	98 a7       	std	Y+40, r25	; 0x28
    202c:	a9 a7       	std	Y+41, r26	; 0x29
    202e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2030:	6f a1       	ldd	r22, Y+39	; 0x27
    2032:	78 a5       	ldd	r23, Y+40	; 0x28
    2034:	89 a5       	ldd	r24, Y+41	; 0x29
    2036:	9a a5       	ldd	r25, Y+42	; 0x2a
    2038:	20 e0       	ldi	r18, 0x00	; 0
    203a:	30 e0       	ldi	r19, 0x00	; 0
    203c:	4a ef       	ldi	r20, 0xFA	; 250
    203e:	54 e4       	ldi	r21, 0x44	; 68
    2040:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2044:	dc 01       	movw	r26, r24
    2046:	cb 01       	movw	r24, r22
    2048:	8b a3       	std	Y+35, r24	; 0x23
    204a:	9c a3       	std	Y+36, r25	; 0x24
    204c:	ad a3       	std	Y+37, r26	; 0x25
    204e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2050:	6b a1       	ldd	r22, Y+35	; 0x23
    2052:	7c a1       	ldd	r23, Y+36	; 0x24
    2054:	8d a1       	ldd	r24, Y+37	; 0x25
    2056:	9e a1       	ldd	r25, Y+38	; 0x26
    2058:	20 e0       	ldi	r18, 0x00	; 0
    205a:	30 e0       	ldi	r19, 0x00	; 0
    205c:	40 e8       	ldi	r20, 0x80	; 128
    205e:	5f e3       	ldi	r21, 0x3F	; 63
    2060:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2064:	88 23       	and	r24, r24
    2066:	2c f4       	brge	.+10     	; 0x2072 <LCD_vSendCmd+0x16a>
		__ticks = 1;
    2068:	81 e0       	ldi	r24, 0x01	; 1
    206a:	90 e0       	ldi	r25, 0x00	; 0
    206c:	9a a3       	std	Y+34, r25	; 0x22
    206e:	89 a3       	std	Y+33, r24	; 0x21
    2070:	3f c0       	rjmp	.+126    	; 0x20f0 <LCD_vSendCmd+0x1e8>
	else if (__tmp > 65535)
    2072:	6b a1       	ldd	r22, Y+35	; 0x23
    2074:	7c a1       	ldd	r23, Y+36	; 0x24
    2076:	8d a1       	ldd	r24, Y+37	; 0x25
    2078:	9e a1       	ldd	r25, Y+38	; 0x26
    207a:	20 e0       	ldi	r18, 0x00	; 0
    207c:	3f ef       	ldi	r19, 0xFF	; 255
    207e:	4f e7       	ldi	r20, 0x7F	; 127
    2080:	57 e4       	ldi	r21, 0x47	; 71
    2082:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2086:	18 16       	cp	r1, r24
    2088:	4c f5       	brge	.+82     	; 0x20dc <LCD_vSendCmd+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    208a:	6f a1       	ldd	r22, Y+39	; 0x27
    208c:	78 a5       	ldd	r23, Y+40	; 0x28
    208e:	89 a5       	ldd	r24, Y+41	; 0x29
    2090:	9a a5       	ldd	r25, Y+42	; 0x2a
    2092:	20 e0       	ldi	r18, 0x00	; 0
    2094:	30 e0       	ldi	r19, 0x00	; 0
    2096:	40 e2       	ldi	r20, 0x20	; 32
    2098:	51 e4       	ldi	r21, 0x41	; 65
    209a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    209e:	dc 01       	movw	r26, r24
    20a0:	cb 01       	movw	r24, r22
    20a2:	bc 01       	movw	r22, r24
    20a4:	cd 01       	movw	r24, r26
    20a6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20aa:	dc 01       	movw	r26, r24
    20ac:	cb 01       	movw	r24, r22
    20ae:	9a a3       	std	Y+34, r25	; 0x22
    20b0:	89 a3       	std	Y+33, r24	; 0x21
    20b2:	0f c0       	rjmp	.+30     	; 0x20d2 <LCD_vSendCmd+0x1ca>
    20b4:	88 ec       	ldi	r24, 0xC8	; 200
    20b6:	90 e0       	ldi	r25, 0x00	; 0
    20b8:	98 a3       	std	Y+32, r25	; 0x20
    20ba:	8f 8f       	std	Y+31, r24	; 0x1f
    20bc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    20be:	98 a1       	ldd	r25, Y+32	; 0x20
    20c0:	01 97       	sbiw	r24, 0x01	; 1
    20c2:	f1 f7       	brne	.-4      	; 0x20c0 <LCD_vSendCmd+0x1b8>
    20c4:	98 a3       	std	Y+32, r25	; 0x20
    20c6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20c8:	89 a1       	ldd	r24, Y+33	; 0x21
    20ca:	9a a1       	ldd	r25, Y+34	; 0x22
    20cc:	01 97       	sbiw	r24, 0x01	; 1
    20ce:	9a a3       	std	Y+34, r25	; 0x22
    20d0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20d2:	89 a1       	ldd	r24, Y+33	; 0x21
    20d4:	9a a1       	ldd	r25, Y+34	; 0x22
    20d6:	00 97       	sbiw	r24, 0x00	; 0
    20d8:	69 f7       	brne	.-38     	; 0x20b4 <LCD_vSendCmd+0x1ac>
    20da:	14 c0       	rjmp	.+40     	; 0x2104 <LCD_vSendCmd+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20dc:	6b a1       	ldd	r22, Y+35	; 0x23
    20de:	7c a1       	ldd	r23, Y+36	; 0x24
    20e0:	8d a1       	ldd	r24, Y+37	; 0x25
    20e2:	9e a1       	ldd	r25, Y+38	; 0x26
    20e4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20e8:	dc 01       	movw	r26, r24
    20ea:	cb 01       	movw	r24, r22
    20ec:	9a a3       	std	Y+34, r25	; 0x22
    20ee:	89 a3       	std	Y+33, r24	; 0x21
    20f0:	89 a1       	ldd	r24, Y+33	; 0x21
    20f2:	9a a1       	ldd	r25, Y+34	; 0x22
    20f4:	9e 8f       	std	Y+30, r25	; 0x1e
    20f6:	8d 8f       	std	Y+29, r24	; 0x1d
    20f8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    20fa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    20fc:	01 97       	sbiw	r24, 0x01	; 1
    20fe:	f1 f7       	brne	.-4      	; 0x20fc <LCD_vSendCmd+0x1f4>
    2100:	9e 8f       	std	Y+30, r25	; 0x1e
    2102:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	DIO_vSetGroupValue(LCD_DATA_PORT, Copy_u8Command);
    2104:	83 e0       	ldi	r24, 0x03	; 3
    2106:	69 ad       	ldd	r22, Y+57	; 0x39
    2108:	0e 94 4a 09 	call	0x1294	; 0x1294 <DIO_vSetGroupValue>
    210c:	80 e0       	ldi	r24, 0x00	; 0
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	a0 e2       	ldi	r26, 0x20	; 32
    2112:	b1 e4       	ldi	r27, 0x41	; 65
    2114:	89 8f       	std	Y+25, r24	; 0x19
    2116:	9a 8f       	std	Y+26, r25	; 0x1a
    2118:	ab 8f       	std	Y+27, r26	; 0x1b
    211a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    211c:	69 8d       	ldd	r22, Y+25	; 0x19
    211e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2120:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2122:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2124:	20 e0       	ldi	r18, 0x00	; 0
    2126:	30 e0       	ldi	r19, 0x00	; 0
    2128:	4a ef       	ldi	r20, 0xFA	; 250
    212a:	54 e4       	ldi	r21, 0x44	; 68
    212c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2130:	dc 01       	movw	r26, r24
    2132:	cb 01       	movw	r24, r22
    2134:	8d 8b       	std	Y+21, r24	; 0x15
    2136:	9e 8b       	std	Y+22, r25	; 0x16
    2138:	af 8b       	std	Y+23, r26	; 0x17
    213a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    213c:	6d 89       	ldd	r22, Y+21	; 0x15
    213e:	7e 89       	ldd	r23, Y+22	; 0x16
    2140:	8f 89       	ldd	r24, Y+23	; 0x17
    2142:	98 8d       	ldd	r25, Y+24	; 0x18
    2144:	20 e0       	ldi	r18, 0x00	; 0
    2146:	30 e0       	ldi	r19, 0x00	; 0
    2148:	40 e8       	ldi	r20, 0x80	; 128
    214a:	5f e3       	ldi	r21, 0x3F	; 63
    214c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2150:	88 23       	and	r24, r24
    2152:	2c f4       	brge	.+10     	; 0x215e <LCD_vSendCmd+0x256>
		__ticks = 1;
    2154:	81 e0       	ldi	r24, 0x01	; 1
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	9c 8b       	std	Y+20, r25	; 0x14
    215a:	8b 8b       	std	Y+19, r24	; 0x13
    215c:	3f c0       	rjmp	.+126    	; 0x21dc <LCD_vSendCmd+0x2d4>
	else if (__tmp > 65535)
    215e:	6d 89       	ldd	r22, Y+21	; 0x15
    2160:	7e 89       	ldd	r23, Y+22	; 0x16
    2162:	8f 89       	ldd	r24, Y+23	; 0x17
    2164:	98 8d       	ldd	r25, Y+24	; 0x18
    2166:	20 e0       	ldi	r18, 0x00	; 0
    2168:	3f ef       	ldi	r19, 0xFF	; 255
    216a:	4f e7       	ldi	r20, 0x7F	; 127
    216c:	57 e4       	ldi	r21, 0x47	; 71
    216e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2172:	18 16       	cp	r1, r24
    2174:	4c f5       	brge	.+82     	; 0x21c8 <LCD_vSendCmd+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2176:	69 8d       	ldd	r22, Y+25	; 0x19
    2178:	7a 8d       	ldd	r23, Y+26	; 0x1a
    217a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    217c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    217e:	20 e0       	ldi	r18, 0x00	; 0
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	40 e2       	ldi	r20, 0x20	; 32
    2184:	51 e4       	ldi	r21, 0x41	; 65
    2186:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    218a:	dc 01       	movw	r26, r24
    218c:	cb 01       	movw	r24, r22
    218e:	bc 01       	movw	r22, r24
    2190:	cd 01       	movw	r24, r26
    2192:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2196:	dc 01       	movw	r26, r24
    2198:	cb 01       	movw	r24, r22
    219a:	9c 8b       	std	Y+20, r25	; 0x14
    219c:	8b 8b       	std	Y+19, r24	; 0x13
    219e:	0f c0       	rjmp	.+30     	; 0x21be <LCD_vSendCmd+0x2b6>
    21a0:	88 ec       	ldi	r24, 0xC8	; 200
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	9a 8b       	std	Y+18, r25	; 0x12
    21a6:	89 8b       	std	Y+17, r24	; 0x11
    21a8:	89 89       	ldd	r24, Y+17	; 0x11
    21aa:	9a 89       	ldd	r25, Y+18	; 0x12
    21ac:	01 97       	sbiw	r24, 0x01	; 1
    21ae:	f1 f7       	brne	.-4      	; 0x21ac <LCD_vSendCmd+0x2a4>
    21b0:	9a 8b       	std	Y+18, r25	; 0x12
    21b2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21b4:	8b 89       	ldd	r24, Y+19	; 0x13
    21b6:	9c 89       	ldd	r25, Y+20	; 0x14
    21b8:	01 97       	sbiw	r24, 0x01	; 1
    21ba:	9c 8b       	std	Y+20, r25	; 0x14
    21bc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21be:	8b 89       	ldd	r24, Y+19	; 0x13
    21c0:	9c 89       	ldd	r25, Y+20	; 0x14
    21c2:	00 97       	sbiw	r24, 0x00	; 0
    21c4:	69 f7       	brne	.-38     	; 0x21a0 <LCD_vSendCmd+0x298>
    21c6:	14 c0       	rjmp	.+40     	; 0x21f0 <LCD_vSendCmd+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21c8:	6d 89       	ldd	r22, Y+21	; 0x15
    21ca:	7e 89       	ldd	r23, Y+22	; 0x16
    21cc:	8f 89       	ldd	r24, Y+23	; 0x17
    21ce:	98 8d       	ldd	r25, Y+24	; 0x18
    21d0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21d4:	dc 01       	movw	r26, r24
    21d6:	cb 01       	movw	r24, r22
    21d8:	9c 8b       	std	Y+20, r25	; 0x14
    21da:	8b 8b       	std	Y+19, r24	; 0x13
    21dc:	8b 89       	ldd	r24, Y+19	; 0x13
    21de:	9c 89       	ldd	r25, Y+20	; 0x14
    21e0:	98 8b       	std	Y+16, r25	; 0x10
    21e2:	8f 87       	std	Y+15, r24	; 0x0f
    21e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    21e6:	98 89       	ldd	r25, Y+16	; 0x10
    21e8:	01 97       	sbiw	r24, 0x01	; 1
    21ea:	f1 f7       	brne	.-4      	; 0x21e8 <LCD_vSendCmd+0x2e0>
    21ec:	98 8b       	std	Y+16, r25	; 0x10
    21ee:	8f 87       	std	Y+15, r24	; 0x0f
	//PORTD_REG = Copy_u8Command;
	_delay_ms(10);
	DIO_vSetPinValue(LCD_CTRL_PORT, EN_PIN, LOW);
    21f0:	82 e0       	ldi	r24, 0x02	; 2
    21f2:	62 e0       	ldi	r22, 0x02	; 2
    21f4:	40 e0       	ldi	r20, 0x00	; 0
    21f6:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    21fa:	80 e0       	ldi	r24, 0x00	; 0
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	a0 e2       	ldi	r26, 0x20	; 32
    2200:	b1 e4       	ldi	r27, 0x41	; 65
    2202:	8b 87       	std	Y+11, r24	; 0x0b
    2204:	9c 87       	std	Y+12, r25	; 0x0c
    2206:	ad 87       	std	Y+13, r26	; 0x0d
    2208:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    220a:	6b 85       	ldd	r22, Y+11	; 0x0b
    220c:	7c 85       	ldd	r23, Y+12	; 0x0c
    220e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2210:	9e 85       	ldd	r25, Y+14	; 0x0e
    2212:	20 e0       	ldi	r18, 0x00	; 0
    2214:	30 e0       	ldi	r19, 0x00	; 0
    2216:	4a ef       	ldi	r20, 0xFA	; 250
    2218:	54 e4       	ldi	r21, 0x44	; 68
    221a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    221e:	dc 01       	movw	r26, r24
    2220:	cb 01       	movw	r24, r22
    2222:	8f 83       	std	Y+7, r24	; 0x07
    2224:	98 87       	std	Y+8, r25	; 0x08
    2226:	a9 87       	std	Y+9, r26	; 0x09
    2228:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    222a:	6f 81       	ldd	r22, Y+7	; 0x07
    222c:	78 85       	ldd	r23, Y+8	; 0x08
    222e:	89 85       	ldd	r24, Y+9	; 0x09
    2230:	9a 85       	ldd	r25, Y+10	; 0x0a
    2232:	20 e0       	ldi	r18, 0x00	; 0
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	40 e8       	ldi	r20, 0x80	; 128
    2238:	5f e3       	ldi	r21, 0x3F	; 63
    223a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    223e:	88 23       	and	r24, r24
    2240:	2c f4       	brge	.+10     	; 0x224c <LCD_vSendCmd+0x344>
		__ticks = 1;
    2242:	81 e0       	ldi	r24, 0x01	; 1
    2244:	90 e0       	ldi	r25, 0x00	; 0
    2246:	9e 83       	std	Y+6, r25	; 0x06
    2248:	8d 83       	std	Y+5, r24	; 0x05
    224a:	3f c0       	rjmp	.+126    	; 0x22ca <LCD_vSendCmd+0x3c2>
	else if (__tmp > 65535)
    224c:	6f 81       	ldd	r22, Y+7	; 0x07
    224e:	78 85       	ldd	r23, Y+8	; 0x08
    2250:	89 85       	ldd	r24, Y+9	; 0x09
    2252:	9a 85       	ldd	r25, Y+10	; 0x0a
    2254:	20 e0       	ldi	r18, 0x00	; 0
    2256:	3f ef       	ldi	r19, 0xFF	; 255
    2258:	4f e7       	ldi	r20, 0x7F	; 127
    225a:	57 e4       	ldi	r21, 0x47	; 71
    225c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2260:	18 16       	cp	r1, r24
    2262:	4c f5       	brge	.+82     	; 0x22b6 <LCD_vSendCmd+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2264:	6b 85       	ldd	r22, Y+11	; 0x0b
    2266:	7c 85       	ldd	r23, Y+12	; 0x0c
    2268:	8d 85       	ldd	r24, Y+13	; 0x0d
    226a:	9e 85       	ldd	r25, Y+14	; 0x0e
    226c:	20 e0       	ldi	r18, 0x00	; 0
    226e:	30 e0       	ldi	r19, 0x00	; 0
    2270:	40 e2       	ldi	r20, 0x20	; 32
    2272:	51 e4       	ldi	r21, 0x41	; 65
    2274:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2278:	dc 01       	movw	r26, r24
    227a:	cb 01       	movw	r24, r22
    227c:	bc 01       	movw	r22, r24
    227e:	cd 01       	movw	r24, r26
    2280:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2284:	dc 01       	movw	r26, r24
    2286:	cb 01       	movw	r24, r22
    2288:	9e 83       	std	Y+6, r25	; 0x06
    228a:	8d 83       	std	Y+5, r24	; 0x05
    228c:	0f c0       	rjmp	.+30     	; 0x22ac <LCD_vSendCmd+0x3a4>
    228e:	88 ec       	ldi	r24, 0xC8	; 200
    2290:	90 e0       	ldi	r25, 0x00	; 0
    2292:	9c 83       	std	Y+4, r25	; 0x04
    2294:	8b 83       	std	Y+3, r24	; 0x03
    2296:	8b 81       	ldd	r24, Y+3	; 0x03
    2298:	9c 81       	ldd	r25, Y+4	; 0x04
    229a:	01 97       	sbiw	r24, 0x01	; 1
    229c:	f1 f7       	brne	.-4      	; 0x229a <LCD_vSendCmd+0x392>
    229e:	9c 83       	std	Y+4, r25	; 0x04
    22a0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22a2:	8d 81       	ldd	r24, Y+5	; 0x05
    22a4:	9e 81       	ldd	r25, Y+6	; 0x06
    22a6:	01 97       	sbiw	r24, 0x01	; 1
    22a8:	9e 83       	std	Y+6, r25	; 0x06
    22aa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22ac:	8d 81       	ldd	r24, Y+5	; 0x05
    22ae:	9e 81       	ldd	r25, Y+6	; 0x06
    22b0:	00 97       	sbiw	r24, 0x00	; 0
    22b2:	69 f7       	brne	.-38     	; 0x228e <LCD_vSendCmd+0x386>
    22b4:	14 c0       	rjmp	.+40     	; 0x22de <LCD_vSendCmd+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22b6:	6f 81       	ldd	r22, Y+7	; 0x07
    22b8:	78 85       	ldd	r23, Y+8	; 0x08
    22ba:	89 85       	ldd	r24, Y+9	; 0x09
    22bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    22be:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22c2:	dc 01       	movw	r26, r24
    22c4:	cb 01       	movw	r24, r22
    22c6:	9e 83       	std	Y+6, r25	; 0x06
    22c8:	8d 83       	std	Y+5, r24	; 0x05
    22ca:	8d 81       	ldd	r24, Y+5	; 0x05
    22cc:	9e 81       	ldd	r25, Y+6	; 0x06
    22ce:	9a 83       	std	Y+2, r25	; 0x02
    22d0:	89 83       	std	Y+1, r24	; 0x01
    22d2:	89 81       	ldd	r24, Y+1	; 0x01
    22d4:	9a 81       	ldd	r25, Y+2	; 0x02
    22d6:	01 97       	sbiw	r24, 0x01	; 1
    22d8:	f1 f7       	brne	.-4      	; 0x22d6 <LCD_vSendCmd+0x3ce>
    22da:	9a 83       	std	Y+2, r25	; 0x02
    22dc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    22de:	e9 96       	adiw	r28, 0x39	; 57
    22e0:	0f b6       	in	r0, 0x3f	; 63
    22e2:	f8 94       	cli
    22e4:	de bf       	out	0x3e, r29	; 62
    22e6:	0f be       	out	0x3f, r0	; 63
    22e8:	cd bf       	out	0x3d, r28	; 61
    22ea:	cf 91       	pop	r28
    22ec:	df 91       	pop	r29
    22ee:	08 95       	ret

000022f0 <LCD_vDisplayChar>:

//Function to display a character on the LCD
void LCD_vDisplayChar(u8 Copy_u8Character){
    22f0:	df 93       	push	r29
    22f2:	cf 93       	push	r28
    22f4:	cd b7       	in	r28, 0x3d	; 61
    22f6:	de b7       	in	r29, 0x3e	; 62
    22f8:	e9 97       	sbiw	r28, 0x39	; 57
    22fa:	0f b6       	in	r0, 0x3f	; 63
    22fc:	f8 94       	cli
    22fe:	de bf       	out	0x3e, r29	; 62
    2300:	0f be       	out	0x3f, r0	; 63
    2302:	cd bf       	out	0x3d, r28	; 61
    2304:	89 af       	std	Y+57, r24	; 0x39
	DIO_vSetPinValue(LCD_CTRL_PORT, RS_PIN, HIGH);
    2306:	82 e0       	ldi	r24, 0x02	; 2
    2308:	60 e0       	ldi	r22, 0x00	; 0
    230a:	41 e0       	ldi	r20, 0x01	; 1
    230c:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
	DIO_vSetPinValue(LCD_CTRL_PORT, RW_PIN, LOW);
    2310:	82 e0       	ldi	r24, 0x02	; 2
    2312:	61 e0       	ldi	r22, 0x01	; 1
    2314:	40 e0       	ldi	r20, 0x00	; 0
    2316:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    231a:	80 e0       	ldi	r24, 0x00	; 0
    231c:	90 e0       	ldi	r25, 0x00	; 0
    231e:	a0 e2       	ldi	r26, 0x20	; 32
    2320:	b1 e4       	ldi	r27, 0x41	; 65
    2322:	8d ab       	std	Y+53, r24	; 0x35
    2324:	9e ab       	std	Y+54, r25	; 0x36
    2326:	af ab       	std	Y+55, r26	; 0x37
    2328:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    232a:	6d a9       	ldd	r22, Y+53	; 0x35
    232c:	7e a9       	ldd	r23, Y+54	; 0x36
    232e:	8f a9       	ldd	r24, Y+55	; 0x37
    2330:	98 ad       	ldd	r25, Y+56	; 0x38
    2332:	20 e0       	ldi	r18, 0x00	; 0
    2334:	30 e0       	ldi	r19, 0x00	; 0
    2336:	4a ef       	ldi	r20, 0xFA	; 250
    2338:	54 e4       	ldi	r21, 0x44	; 68
    233a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    233e:	dc 01       	movw	r26, r24
    2340:	cb 01       	movw	r24, r22
    2342:	89 ab       	std	Y+49, r24	; 0x31
    2344:	9a ab       	std	Y+50, r25	; 0x32
    2346:	ab ab       	std	Y+51, r26	; 0x33
    2348:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    234a:	69 a9       	ldd	r22, Y+49	; 0x31
    234c:	7a a9       	ldd	r23, Y+50	; 0x32
    234e:	8b a9       	ldd	r24, Y+51	; 0x33
    2350:	9c a9       	ldd	r25, Y+52	; 0x34
    2352:	20 e0       	ldi	r18, 0x00	; 0
    2354:	30 e0       	ldi	r19, 0x00	; 0
    2356:	40 e8       	ldi	r20, 0x80	; 128
    2358:	5f e3       	ldi	r21, 0x3F	; 63
    235a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    235e:	88 23       	and	r24, r24
    2360:	2c f4       	brge	.+10     	; 0x236c <LCD_vDisplayChar+0x7c>
		__ticks = 1;
    2362:	81 e0       	ldi	r24, 0x01	; 1
    2364:	90 e0       	ldi	r25, 0x00	; 0
    2366:	98 ab       	std	Y+48, r25	; 0x30
    2368:	8f a7       	std	Y+47, r24	; 0x2f
    236a:	3f c0       	rjmp	.+126    	; 0x23ea <LCD_vDisplayChar+0xfa>
	else if (__tmp > 65535)
    236c:	69 a9       	ldd	r22, Y+49	; 0x31
    236e:	7a a9       	ldd	r23, Y+50	; 0x32
    2370:	8b a9       	ldd	r24, Y+51	; 0x33
    2372:	9c a9       	ldd	r25, Y+52	; 0x34
    2374:	20 e0       	ldi	r18, 0x00	; 0
    2376:	3f ef       	ldi	r19, 0xFF	; 255
    2378:	4f e7       	ldi	r20, 0x7F	; 127
    237a:	57 e4       	ldi	r21, 0x47	; 71
    237c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2380:	18 16       	cp	r1, r24
    2382:	4c f5       	brge	.+82     	; 0x23d6 <LCD_vDisplayChar+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2384:	6d a9       	ldd	r22, Y+53	; 0x35
    2386:	7e a9       	ldd	r23, Y+54	; 0x36
    2388:	8f a9       	ldd	r24, Y+55	; 0x37
    238a:	98 ad       	ldd	r25, Y+56	; 0x38
    238c:	20 e0       	ldi	r18, 0x00	; 0
    238e:	30 e0       	ldi	r19, 0x00	; 0
    2390:	40 e2       	ldi	r20, 0x20	; 32
    2392:	51 e4       	ldi	r21, 0x41	; 65
    2394:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2398:	dc 01       	movw	r26, r24
    239a:	cb 01       	movw	r24, r22
    239c:	bc 01       	movw	r22, r24
    239e:	cd 01       	movw	r24, r26
    23a0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23a4:	dc 01       	movw	r26, r24
    23a6:	cb 01       	movw	r24, r22
    23a8:	98 ab       	std	Y+48, r25	; 0x30
    23aa:	8f a7       	std	Y+47, r24	; 0x2f
    23ac:	0f c0       	rjmp	.+30     	; 0x23cc <LCD_vDisplayChar+0xdc>
    23ae:	88 ec       	ldi	r24, 0xC8	; 200
    23b0:	90 e0       	ldi	r25, 0x00	; 0
    23b2:	9e a7       	std	Y+46, r25	; 0x2e
    23b4:	8d a7       	std	Y+45, r24	; 0x2d
    23b6:	8d a5       	ldd	r24, Y+45	; 0x2d
    23b8:	9e a5       	ldd	r25, Y+46	; 0x2e
    23ba:	01 97       	sbiw	r24, 0x01	; 1
    23bc:	f1 f7       	brne	.-4      	; 0x23ba <LCD_vDisplayChar+0xca>
    23be:	9e a7       	std	Y+46, r25	; 0x2e
    23c0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23c2:	8f a5       	ldd	r24, Y+47	; 0x2f
    23c4:	98 a9       	ldd	r25, Y+48	; 0x30
    23c6:	01 97       	sbiw	r24, 0x01	; 1
    23c8:	98 ab       	std	Y+48, r25	; 0x30
    23ca:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23cc:	8f a5       	ldd	r24, Y+47	; 0x2f
    23ce:	98 a9       	ldd	r25, Y+48	; 0x30
    23d0:	00 97       	sbiw	r24, 0x00	; 0
    23d2:	69 f7       	brne	.-38     	; 0x23ae <LCD_vDisplayChar+0xbe>
    23d4:	14 c0       	rjmp	.+40     	; 0x23fe <LCD_vDisplayChar+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23d6:	69 a9       	ldd	r22, Y+49	; 0x31
    23d8:	7a a9       	ldd	r23, Y+50	; 0x32
    23da:	8b a9       	ldd	r24, Y+51	; 0x33
    23dc:	9c a9       	ldd	r25, Y+52	; 0x34
    23de:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23e2:	dc 01       	movw	r26, r24
    23e4:	cb 01       	movw	r24, r22
    23e6:	98 ab       	std	Y+48, r25	; 0x30
    23e8:	8f a7       	std	Y+47, r24	; 0x2f
    23ea:	8f a5       	ldd	r24, Y+47	; 0x2f
    23ec:	98 a9       	ldd	r25, Y+48	; 0x30
    23ee:	9c a7       	std	Y+44, r25	; 0x2c
    23f0:	8b a7       	std	Y+43, r24	; 0x2b
    23f2:	8b a5       	ldd	r24, Y+43	; 0x2b
    23f4:	9c a5       	ldd	r25, Y+44	; 0x2c
    23f6:	01 97       	sbiw	r24, 0x01	; 1
    23f8:	f1 f7       	brne	.-4      	; 0x23f6 <LCD_vDisplayChar+0x106>
    23fa:	9c a7       	std	Y+44, r25	; 0x2c
    23fc:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);
	DIO_vSetPinValue(LCD_CTRL_PORT, EN_PIN, HIGH);
    23fe:	82 e0       	ldi	r24, 0x02	; 2
    2400:	62 e0       	ldi	r22, 0x02	; 2
    2402:	41 e0       	ldi	r20, 0x01	; 1
    2404:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    2408:	80 e0       	ldi	r24, 0x00	; 0
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	a0 e2       	ldi	r26, 0x20	; 32
    240e:	b1 e4       	ldi	r27, 0x41	; 65
    2410:	8f a3       	std	Y+39, r24	; 0x27
    2412:	98 a7       	std	Y+40, r25	; 0x28
    2414:	a9 a7       	std	Y+41, r26	; 0x29
    2416:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2418:	6f a1       	ldd	r22, Y+39	; 0x27
    241a:	78 a5       	ldd	r23, Y+40	; 0x28
    241c:	89 a5       	ldd	r24, Y+41	; 0x29
    241e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2420:	20 e0       	ldi	r18, 0x00	; 0
    2422:	30 e0       	ldi	r19, 0x00	; 0
    2424:	4a ef       	ldi	r20, 0xFA	; 250
    2426:	54 e4       	ldi	r21, 0x44	; 68
    2428:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    242c:	dc 01       	movw	r26, r24
    242e:	cb 01       	movw	r24, r22
    2430:	8b a3       	std	Y+35, r24	; 0x23
    2432:	9c a3       	std	Y+36, r25	; 0x24
    2434:	ad a3       	std	Y+37, r26	; 0x25
    2436:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2438:	6b a1       	ldd	r22, Y+35	; 0x23
    243a:	7c a1       	ldd	r23, Y+36	; 0x24
    243c:	8d a1       	ldd	r24, Y+37	; 0x25
    243e:	9e a1       	ldd	r25, Y+38	; 0x26
    2440:	20 e0       	ldi	r18, 0x00	; 0
    2442:	30 e0       	ldi	r19, 0x00	; 0
    2444:	40 e8       	ldi	r20, 0x80	; 128
    2446:	5f e3       	ldi	r21, 0x3F	; 63
    2448:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    244c:	88 23       	and	r24, r24
    244e:	2c f4       	brge	.+10     	; 0x245a <LCD_vDisplayChar+0x16a>
		__ticks = 1;
    2450:	81 e0       	ldi	r24, 0x01	; 1
    2452:	90 e0       	ldi	r25, 0x00	; 0
    2454:	9a a3       	std	Y+34, r25	; 0x22
    2456:	89 a3       	std	Y+33, r24	; 0x21
    2458:	3f c0       	rjmp	.+126    	; 0x24d8 <LCD_vDisplayChar+0x1e8>
	else if (__tmp > 65535)
    245a:	6b a1       	ldd	r22, Y+35	; 0x23
    245c:	7c a1       	ldd	r23, Y+36	; 0x24
    245e:	8d a1       	ldd	r24, Y+37	; 0x25
    2460:	9e a1       	ldd	r25, Y+38	; 0x26
    2462:	20 e0       	ldi	r18, 0x00	; 0
    2464:	3f ef       	ldi	r19, 0xFF	; 255
    2466:	4f e7       	ldi	r20, 0x7F	; 127
    2468:	57 e4       	ldi	r21, 0x47	; 71
    246a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    246e:	18 16       	cp	r1, r24
    2470:	4c f5       	brge	.+82     	; 0x24c4 <LCD_vDisplayChar+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2472:	6f a1       	ldd	r22, Y+39	; 0x27
    2474:	78 a5       	ldd	r23, Y+40	; 0x28
    2476:	89 a5       	ldd	r24, Y+41	; 0x29
    2478:	9a a5       	ldd	r25, Y+42	; 0x2a
    247a:	20 e0       	ldi	r18, 0x00	; 0
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	40 e2       	ldi	r20, 0x20	; 32
    2480:	51 e4       	ldi	r21, 0x41	; 65
    2482:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2486:	dc 01       	movw	r26, r24
    2488:	cb 01       	movw	r24, r22
    248a:	bc 01       	movw	r22, r24
    248c:	cd 01       	movw	r24, r26
    248e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2492:	dc 01       	movw	r26, r24
    2494:	cb 01       	movw	r24, r22
    2496:	9a a3       	std	Y+34, r25	; 0x22
    2498:	89 a3       	std	Y+33, r24	; 0x21
    249a:	0f c0       	rjmp	.+30     	; 0x24ba <LCD_vDisplayChar+0x1ca>
    249c:	88 ec       	ldi	r24, 0xC8	; 200
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	98 a3       	std	Y+32, r25	; 0x20
    24a2:	8f 8f       	std	Y+31, r24	; 0x1f
    24a4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    24a6:	98 a1       	ldd	r25, Y+32	; 0x20
    24a8:	01 97       	sbiw	r24, 0x01	; 1
    24aa:	f1 f7       	brne	.-4      	; 0x24a8 <LCD_vDisplayChar+0x1b8>
    24ac:	98 a3       	std	Y+32, r25	; 0x20
    24ae:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24b0:	89 a1       	ldd	r24, Y+33	; 0x21
    24b2:	9a a1       	ldd	r25, Y+34	; 0x22
    24b4:	01 97       	sbiw	r24, 0x01	; 1
    24b6:	9a a3       	std	Y+34, r25	; 0x22
    24b8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24ba:	89 a1       	ldd	r24, Y+33	; 0x21
    24bc:	9a a1       	ldd	r25, Y+34	; 0x22
    24be:	00 97       	sbiw	r24, 0x00	; 0
    24c0:	69 f7       	brne	.-38     	; 0x249c <LCD_vDisplayChar+0x1ac>
    24c2:	14 c0       	rjmp	.+40     	; 0x24ec <LCD_vDisplayChar+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24c4:	6b a1       	ldd	r22, Y+35	; 0x23
    24c6:	7c a1       	ldd	r23, Y+36	; 0x24
    24c8:	8d a1       	ldd	r24, Y+37	; 0x25
    24ca:	9e a1       	ldd	r25, Y+38	; 0x26
    24cc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    24d0:	dc 01       	movw	r26, r24
    24d2:	cb 01       	movw	r24, r22
    24d4:	9a a3       	std	Y+34, r25	; 0x22
    24d6:	89 a3       	std	Y+33, r24	; 0x21
    24d8:	89 a1       	ldd	r24, Y+33	; 0x21
    24da:	9a a1       	ldd	r25, Y+34	; 0x22
    24dc:	9e 8f       	std	Y+30, r25	; 0x1e
    24de:	8d 8f       	std	Y+29, r24	; 0x1d
    24e0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24e2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    24e4:	01 97       	sbiw	r24, 0x01	; 1
    24e6:	f1 f7       	brne	.-4      	; 0x24e4 <LCD_vDisplayChar+0x1f4>
    24e8:	9e 8f       	std	Y+30, r25	; 0x1e
    24ea:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	DIO_vSetGroupValue(LCD_DATA_PORT, Copy_u8Character);
    24ec:	83 e0       	ldi	r24, 0x03	; 3
    24ee:	69 ad       	ldd	r22, Y+57	; 0x39
    24f0:	0e 94 4a 09 	call	0x1294	; 0x1294 <DIO_vSetGroupValue>
    24f4:	80 e0       	ldi	r24, 0x00	; 0
    24f6:	90 e0       	ldi	r25, 0x00	; 0
    24f8:	a0 e2       	ldi	r26, 0x20	; 32
    24fa:	b1 e4       	ldi	r27, 0x41	; 65
    24fc:	89 8f       	std	Y+25, r24	; 0x19
    24fe:	9a 8f       	std	Y+26, r25	; 0x1a
    2500:	ab 8f       	std	Y+27, r26	; 0x1b
    2502:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2504:	69 8d       	ldd	r22, Y+25	; 0x19
    2506:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2508:	8b 8d       	ldd	r24, Y+27	; 0x1b
    250a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    250c:	20 e0       	ldi	r18, 0x00	; 0
    250e:	30 e0       	ldi	r19, 0x00	; 0
    2510:	4a ef       	ldi	r20, 0xFA	; 250
    2512:	54 e4       	ldi	r21, 0x44	; 68
    2514:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2518:	dc 01       	movw	r26, r24
    251a:	cb 01       	movw	r24, r22
    251c:	8d 8b       	std	Y+21, r24	; 0x15
    251e:	9e 8b       	std	Y+22, r25	; 0x16
    2520:	af 8b       	std	Y+23, r26	; 0x17
    2522:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2524:	6d 89       	ldd	r22, Y+21	; 0x15
    2526:	7e 89       	ldd	r23, Y+22	; 0x16
    2528:	8f 89       	ldd	r24, Y+23	; 0x17
    252a:	98 8d       	ldd	r25, Y+24	; 0x18
    252c:	20 e0       	ldi	r18, 0x00	; 0
    252e:	30 e0       	ldi	r19, 0x00	; 0
    2530:	40 e8       	ldi	r20, 0x80	; 128
    2532:	5f e3       	ldi	r21, 0x3F	; 63
    2534:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2538:	88 23       	and	r24, r24
    253a:	2c f4       	brge	.+10     	; 0x2546 <LCD_vDisplayChar+0x256>
		__ticks = 1;
    253c:	81 e0       	ldi	r24, 0x01	; 1
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	9c 8b       	std	Y+20, r25	; 0x14
    2542:	8b 8b       	std	Y+19, r24	; 0x13
    2544:	3f c0       	rjmp	.+126    	; 0x25c4 <LCD_vDisplayChar+0x2d4>
	else if (__tmp > 65535)
    2546:	6d 89       	ldd	r22, Y+21	; 0x15
    2548:	7e 89       	ldd	r23, Y+22	; 0x16
    254a:	8f 89       	ldd	r24, Y+23	; 0x17
    254c:	98 8d       	ldd	r25, Y+24	; 0x18
    254e:	20 e0       	ldi	r18, 0x00	; 0
    2550:	3f ef       	ldi	r19, 0xFF	; 255
    2552:	4f e7       	ldi	r20, 0x7F	; 127
    2554:	57 e4       	ldi	r21, 0x47	; 71
    2556:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    255a:	18 16       	cp	r1, r24
    255c:	4c f5       	brge	.+82     	; 0x25b0 <LCD_vDisplayChar+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    255e:	69 8d       	ldd	r22, Y+25	; 0x19
    2560:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2562:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2564:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2566:	20 e0       	ldi	r18, 0x00	; 0
    2568:	30 e0       	ldi	r19, 0x00	; 0
    256a:	40 e2       	ldi	r20, 0x20	; 32
    256c:	51 e4       	ldi	r21, 0x41	; 65
    256e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2572:	dc 01       	movw	r26, r24
    2574:	cb 01       	movw	r24, r22
    2576:	bc 01       	movw	r22, r24
    2578:	cd 01       	movw	r24, r26
    257a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    257e:	dc 01       	movw	r26, r24
    2580:	cb 01       	movw	r24, r22
    2582:	9c 8b       	std	Y+20, r25	; 0x14
    2584:	8b 8b       	std	Y+19, r24	; 0x13
    2586:	0f c0       	rjmp	.+30     	; 0x25a6 <LCD_vDisplayChar+0x2b6>
    2588:	88 ec       	ldi	r24, 0xC8	; 200
    258a:	90 e0       	ldi	r25, 0x00	; 0
    258c:	9a 8b       	std	Y+18, r25	; 0x12
    258e:	89 8b       	std	Y+17, r24	; 0x11
    2590:	89 89       	ldd	r24, Y+17	; 0x11
    2592:	9a 89       	ldd	r25, Y+18	; 0x12
    2594:	01 97       	sbiw	r24, 0x01	; 1
    2596:	f1 f7       	brne	.-4      	; 0x2594 <LCD_vDisplayChar+0x2a4>
    2598:	9a 8b       	std	Y+18, r25	; 0x12
    259a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    259c:	8b 89       	ldd	r24, Y+19	; 0x13
    259e:	9c 89       	ldd	r25, Y+20	; 0x14
    25a0:	01 97       	sbiw	r24, 0x01	; 1
    25a2:	9c 8b       	std	Y+20, r25	; 0x14
    25a4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25a6:	8b 89       	ldd	r24, Y+19	; 0x13
    25a8:	9c 89       	ldd	r25, Y+20	; 0x14
    25aa:	00 97       	sbiw	r24, 0x00	; 0
    25ac:	69 f7       	brne	.-38     	; 0x2588 <LCD_vDisplayChar+0x298>
    25ae:	14 c0       	rjmp	.+40     	; 0x25d8 <LCD_vDisplayChar+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25b0:	6d 89       	ldd	r22, Y+21	; 0x15
    25b2:	7e 89       	ldd	r23, Y+22	; 0x16
    25b4:	8f 89       	ldd	r24, Y+23	; 0x17
    25b6:	98 8d       	ldd	r25, Y+24	; 0x18
    25b8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    25bc:	dc 01       	movw	r26, r24
    25be:	cb 01       	movw	r24, r22
    25c0:	9c 8b       	std	Y+20, r25	; 0x14
    25c2:	8b 8b       	std	Y+19, r24	; 0x13
    25c4:	8b 89       	ldd	r24, Y+19	; 0x13
    25c6:	9c 89       	ldd	r25, Y+20	; 0x14
    25c8:	98 8b       	std	Y+16, r25	; 0x10
    25ca:	8f 87       	std	Y+15, r24	; 0x0f
    25cc:	8f 85       	ldd	r24, Y+15	; 0x0f
    25ce:	98 89       	ldd	r25, Y+16	; 0x10
    25d0:	01 97       	sbiw	r24, 0x01	; 1
    25d2:	f1 f7       	brne	.-4      	; 0x25d0 <LCD_vDisplayChar+0x2e0>
    25d4:	98 8b       	std	Y+16, r25	; 0x10
    25d6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	DIO_vSetPinValue(LCD_CTRL_PORT, EN_PIN, LOW);
    25d8:	82 e0       	ldi	r24, 0x02	; 2
    25da:	62 e0       	ldi	r22, 0x02	; 2
    25dc:	40 e0       	ldi	r20, 0x00	; 0
    25de:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
    25e2:	80 e0       	ldi	r24, 0x00	; 0
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	a0 e2       	ldi	r26, 0x20	; 32
    25e8:	b1 e4       	ldi	r27, 0x41	; 65
    25ea:	8b 87       	std	Y+11, r24	; 0x0b
    25ec:	9c 87       	std	Y+12, r25	; 0x0c
    25ee:	ad 87       	std	Y+13, r26	; 0x0d
    25f0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    25f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    25f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    25f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    25fa:	20 e0       	ldi	r18, 0x00	; 0
    25fc:	30 e0       	ldi	r19, 0x00	; 0
    25fe:	4a ef       	ldi	r20, 0xFA	; 250
    2600:	54 e4       	ldi	r21, 0x44	; 68
    2602:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2606:	dc 01       	movw	r26, r24
    2608:	cb 01       	movw	r24, r22
    260a:	8f 83       	std	Y+7, r24	; 0x07
    260c:	98 87       	std	Y+8, r25	; 0x08
    260e:	a9 87       	std	Y+9, r26	; 0x09
    2610:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2612:	6f 81       	ldd	r22, Y+7	; 0x07
    2614:	78 85       	ldd	r23, Y+8	; 0x08
    2616:	89 85       	ldd	r24, Y+9	; 0x09
    2618:	9a 85       	ldd	r25, Y+10	; 0x0a
    261a:	20 e0       	ldi	r18, 0x00	; 0
    261c:	30 e0       	ldi	r19, 0x00	; 0
    261e:	40 e8       	ldi	r20, 0x80	; 128
    2620:	5f e3       	ldi	r21, 0x3F	; 63
    2622:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2626:	88 23       	and	r24, r24
    2628:	2c f4       	brge	.+10     	; 0x2634 <LCD_vDisplayChar+0x344>
		__ticks = 1;
    262a:	81 e0       	ldi	r24, 0x01	; 1
    262c:	90 e0       	ldi	r25, 0x00	; 0
    262e:	9e 83       	std	Y+6, r25	; 0x06
    2630:	8d 83       	std	Y+5, r24	; 0x05
    2632:	3f c0       	rjmp	.+126    	; 0x26b2 <LCD_vDisplayChar+0x3c2>
	else if (__tmp > 65535)
    2634:	6f 81       	ldd	r22, Y+7	; 0x07
    2636:	78 85       	ldd	r23, Y+8	; 0x08
    2638:	89 85       	ldd	r24, Y+9	; 0x09
    263a:	9a 85       	ldd	r25, Y+10	; 0x0a
    263c:	20 e0       	ldi	r18, 0x00	; 0
    263e:	3f ef       	ldi	r19, 0xFF	; 255
    2640:	4f e7       	ldi	r20, 0x7F	; 127
    2642:	57 e4       	ldi	r21, 0x47	; 71
    2644:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2648:	18 16       	cp	r1, r24
    264a:	4c f5       	brge	.+82     	; 0x269e <LCD_vDisplayChar+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    264c:	6b 85       	ldd	r22, Y+11	; 0x0b
    264e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2650:	8d 85       	ldd	r24, Y+13	; 0x0d
    2652:	9e 85       	ldd	r25, Y+14	; 0x0e
    2654:	20 e0       	ldi	r18, 0x00	; 0
    2656:	30 e0       	ldi	r19, 0x00	; 0
    2658:	40 e2       	ldi	r20, 0x20	; 32
    265a:	51 e4       	ldi	r21, 0x41	; 65
    265c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2660:	dc 01       	movw	r26, r24
    2662:	cb 01       	movw	r24, r22
    2664:	bc 01       	movw	r22, r24
    2666:	cd 01       	movw	r24, r26
    2668:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    266c:	dc 01       	movw	r26, r24
    266e:	cb 01       	movw	r24, r22
    2670:	9e 83       	std	Y+6, r25	; 0x06
    2672:	8d 83       	std	Y+5, r24	; 0x05
    2674:	0f c0       	rjmp	.+30     	; 0x2694 <LCD_vDisplayChar+0x3a4>
    2676:	88 ec       	ldi	r24, 0xC8	; 200
    2678:	90 e0       	ldi	r25, 0x00	; 0
    267a:	9c 83       	std	Y+4, r25	; 0x04
    267c:	8b 83       	std	Y+3, r24	; 0x03
    267e:	8b 81       	ldd	r24, Y+3	; 0x03
    2680:	9c 81       	ldd	r25, Y+4	; 0x04
    2682:	01 97       	sbiw	r24, 0x01	; 1
    2684:	f1 f7       	brne	.-4      	; 0x2682 <LCD_vDisplayChar+0x392>
    2686:	9c 83       	std	Y+4, r25	; 0x04
    2688:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    268a:	8d 81       	ldd	r24, Y+5	; 0x05
    268c:	9e 81       	ldd	r25, Y+6	; 0x06
    268e:	01 97       	sbiw	r24, 0x01	; 1
    2690:	9e 83       	std	Y+6, r25	; 0x06
    2692:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2694:	8d 81       	ldd	r24, Y+5	; 0x05
    2696:	9e 81       	ldd	r25, Y+6	; 0x06
    2698:	00 97       	sbiw	r24, 0x00	; 0
    269a:	69 f7       	brne	.-38     	; 0x2676 <LCD_vDisplayChar+0x386>
    269c:	14 c0       	rjmp	.+40     	; 0x26c6 <LCD_vDisplayChar+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    269e:	6f 81       	ldd	r22, Y+7	; 0x07
    26a0:	78 85       	ldd	r23, Y+8	; 0x08
    26a2:	89 85       	ldd	r24, Y+9	; 0x09
    26a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    26a6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26aa:	dc 01       	movw	r26, r24
    26ac:	cb 01       	movw	r24, r22
    26ae:	9e 83       	std	Y+6, r25	; 0x06
    26b0:	8d 83       	std	Y+5, r24	; 0x05
    26b2:	8d 81       	ldd	r24, Y+5	; 0x05
    26b4:	9e 81       	ldd	r25, Y+6	; 0x06
    26b6:	9a 83       	std	Y+2, r25	; 0x02
    26b8:	89 83       	std	Y+1, r24	; 0x01
    26ba:	89 81       	ldd	r24, Y+1	; 0x01
    26bc:	9a 81       	ldd	r25, Y+2	; 0x02
    26be:	01 97       	sbiw	r24, 0x01	; 1
    26c0:	f1 f7       	brne	.-4      	; 0x26be <LCD_vDisplayChar+0x3ce>
    26c2:	9a 83       	std	Y+2, r25	; 0x02
    26c4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    26c6:	e9 96       	adiw	r28, 0x39	; 57
    26c8:	0f b6       	in	r0, 0x3f	; 63
    26ca:	f8 94       	cli
    26cc:	de bf       	out	0x3e, r29	; 62
    26ce:	0f be       	out	0x3f, r0	; 63
    26d0:	cd bf       	out	0x3d, r28	; 61
    26d2:	cf 91       	pop	r28
    26d4:	df 91       	pop	r29
    26d6:	08 95       	ret

000026d8 <LCD_vDisplayString>:

//Function to display a string on the LCD
void LCD_vDisplayString(u8 *Copy_u8String){
    26d8:	df 93       	push	r29
    26da:	cf 93       	push	r28
    26dc:	00 d0       	rcall	.+0      	; 0x26de <LCD_vDisplayString+0x6>
    26de:	00 d0       	rcall	.+0      	; 0x26e0 <LCD_vDisplayString+0x8>
    26e0:	cd b7       	in	r28, 0x3d	; 61
    26e2:	de b7       	in	r29, 0x3e	; 62
    26e4:	9c 83       	std	Y+4, r25	; 0x04
    26e6:	8b 83       	std	Y+3, r24	; 0x03
	for(int i=0;Copy_u8String[i]!='\0';i++)
    26e8:	1a 82       	std	Y+2, r1	; 0x02
    26ea:	19 82       	std	Y+1, r1	; 0x01
    26ec:	0f c0       	rjmp	.+30     	; 0x270c <LCD_vDisplayString+0x34>
	{
		LCD_vDisplayChar(Copy_u8String[i]);
    26ee:	29 81       	ldd	r18, Y+1	; 0x01
    26f0:	3a 81       	ldd	r19, Y+2	; 0x02
    26f2:	8b 81       	ldd	r24, Y+3	; 0x03
    26f4:	9c 81       	ldd	r25, Y+4	; 0x04
    26f6:	fc 01       	movw	r30, r24
    26f8:	e2 0f       	add	r30, r18
    26fa:	f3 1f       	adc	r31, r19
    26fc:	80 81       	ld	r24, Z
    26fe:	0e 94 78 11 	call	0x22f0	; 0x22f0 <LCD_vDisplayChar>
	_delay_ms(10);
}

//Function to display a string on the LCD
void LCD_vDisplayString(u8 *Copy_u8String){
	for(int i=0;Copy_u8String[i]!='\0';i++)
    2702:	89 81       	ldd	r24, Y+1	; 0x01
    2704:	9a 81       	ldd	r25, Y+2	; 0x02
    2706:	01 96       	adiw	r24, 0x01	; 1
    2708:	9a 83       	std	Y+2, r25	; 0x02
    270a:	89 83       	std	Y+1, r24	; 0x01
    270c:	29 81       	ldd	r18, Y+1	; 0x01
    270e:	3a 81       	ldd	r19, Y+2	; 0x02
    2710:	8b 81       	ldd	r24, Y+3	; 0x03
    2712:	9c 81       	ldd	r25, Y+4	; 0x04
    2714:	fc 01       	movw	r30, r24
    2716:	e2 0f       	add	r30, r18
    2718:	f3 1f       	adc	r31, r19
    271a:	80 81       	ld	r24, Z
    271c:	88 23       	and	r24, r24
    271e:	39 f7       	brne	.-50     	; 0x26ee <LCD_vDisplayString+0x16>
	{
		LCD_vDisplayChar(Copy_u8String[i]);
	}
}
    2720:	0f 90       	pop	r0
    2722:	0f 90       	pop	r0
    2724:	0f 90       	pop	r0
    2726:	0f 90       	pop	r0
    2728:	cf 91       	pop	r28
    272a:	df 91       	pop	r29
    272c:	08 95       	ret

0000272e <LCD_vDisplayNumber>:

//Function to display a number on the LCD
void LCD_vDisplayNumber(u16 Copy_u8Number){
    272e:	df 93       	push	r29
    2730:	cf 93       	push	r28
    2732:	cd b7       	in	r28, 0x3d	; 61
    2734:	de b7       	in	r29, 0x3e	; 62
    2736:	2b 97       	sbiw	r28, 0x0b	; 11
    2738:	0f b6       	in	r0, 0x3f	; 63
    273a:	f8 94       	cli
    273c:	de bf       	out	0x3e, r29	; 62
    273e:	0f be       	out	0x3f, r0	; 63
    2740:	cd bf       	out	0x3d, r28	; 61
    2742:	9b 87       	std	Y+11, r25	; 0x0b
    2744:	8a 87       	std	Y+10, r24	; 0x0a
	if(Copy_u8Number == 0)
    2746:	8a 85       	ldd	r24, Y+10	; 0x0a
    2748:	9b 85       	ldd	r25, Y+11	; 0x0b
    274a:	00 97       	sbiw	r24, 0x00	; 0
    274c:	21 f4       	brne	.+8      	; 0x2756 <LCD_vDisplayNumber+0x28>
	{
		LCD_vDisplayChar('0');
    274e:	80 e3       	ldi	r24, 0x30	; 48
    2750:	0e 94 78 11 	call	0x22f0	; 0x22f0 <LCD_vDisplayChar>
    2754:	40 c0       	rjmp	.+128    	; 0x27d6 <LCD_vDisplayNumber+0xa8>
	}
	else
	{
		u8 Local_u8TempNumber;
		u8 Array[5];
		u8 j=0;
    2756:	1b 82       	std	Y+3, r1	; 0x03
    2758:	1f c0       	rjmp	.+62     	; 0x2798 <LCD_vDisplayNumber+0x6a>
		while(Copy_u8Number != 0)
		{
			Local_u8TempNumber = Copy_u8Number%10;
    275a:	8a 85       	ldd	r24, Y+10	; 0x0a
    275c:	9b 85       	ldd	r25, Y+11	; 0x0b
    275e:	2a e0       	ldi	r18, 0x0A	; 10
    2760:	30 e0       	ldi	r19, 0x00	; 0
    2762:	b9 01       	movw	r22, r18
    2764:	0e 94 ba 1c 	call	0x3974	; 0x3974 <__udivmodhi4>
    2768:	8c 83       	std	Y+4, r24	; 0x04
			Copy_u8Number /= 10;
    276a:	8a 85       	ldd	r24, Y+10	; 0x0a
    276c:	9b 85       	ldd	r25, Y+11	; 0x0b
    276e:	2a e0       	ldi	r18, 0x0A	; 10
    2770:	30 e0       	ldi	r19, 0x00	; 0
    2772:	b9 01       	movw	r22, r18
    2774:	0e 94 ba 1c 	call	0x3974	; 0x3974 <__udivmodhi4>
    2778:	cb 01       	movw	r24, r22
    277a:	9b 87       	std	Y+11, r25	; 0x0b
    277c:	8a 87       	std	Y+10, r24	; 0x0a
			Array[j] = Local_u8TempNumber;
    277e:	8b 81       	ldd	r24, Y+3	; 0x03
    2780:	28 2f       	mov	r18, r24
    2782:	30 e0       	ldi	r19, 0x00	; 0
    2784:	ce 01       	movw	r24, r28
    2786:	05 96       	adiw	r24, 0x05	; 5
    2788:	fc 01       	movw	r30, r24
    278a:	e2 0f       	add	r30, r18
    278c:	f3 1f       	adc	r31, r19
    278e:	8c 81       	ldd	r24, Y+4	; 0x04
    2790:	80 83       	st	Z, r24
			j++;
    2792:	8b 81       	ldd	r24, Y+3	; 0x03
    2794:	8f 5f       	subi	r24, 0xFF	; 255
    2796:	8b 83       	std	Y+3, r24	; 0x03
	else
	{
		u8 Local_u8TempNumber;
		u8 Array[5];
		u8 j=0;
		while(Copy_u8Number != 0)
    2798:	8a 85       	ldd	r24, Y+10	; 0x0a
    279a:	9b 85       	ldd	r25, Y+11	; 0x0b
    279c:	00 97       	sbiw	r24, 0x00	; 0
    279e:	e9 f6       	brne	.-70     	; 0x275a <LCD_vDisplayNumber+0x2c>
			Local_u8TempNumber = Copy_u8Number%10;
			Copy_u8Number /= 10;
			Array[j] = Local_u8TempNumber;
			j++;
		}
		for(int i=j-1;i>=0;i--)
    27a0:	8b 81       	ldd	r24, Y+3	; 0x03
    27a2:	88 2f       	mov	r24, r24
    27a4:	90 e0       	ldi	r25, 0x00	; 0
    27a6:	01 97       	sbiw	r24, 0x01	; 1
    27a8:	9a 83       	std	Y+2, r25	; 0x02
    27aa:	89 83       	std	Y+1, r24	; 0x01
    27ac:	10 c0       	rjmp	.+32     	; 0x27ce <LCD_vDisplayNumber+0xa0>
		{
			LCD_vDisplayChar(Array[i]+48);
    27ae:	29 81       	ldd	r18, Y+1	; 0x01
    27b0:	3a 81       	ldd	r19, Y+2	; 0x02
    27b2:	ce 01       	movw	r24, r28
    27b4:	05 96       	adiw	r24, 0x05	; 5
    27b6:	fc 01       	movw	r30, r24
    27b8:	e2 0f       	add	r30, r18
    27ba:	f3 1f       	adc	r31, r19
    27bc:	80 81       	ld	r24, Z
    27be:	80 5d       	subi	r24, 0xD0	; 208
    27c0:	0e 94 78 11 	call	0x22f0	; 0x22f0 <LCD_vDisplayChar>
			Local_u8TempNumber = Copy_u8Number%10;
			Copy_u8Number /= 10;
			Array[j] = Local_u8TempNumber;
			j++;
		}
		for(int i=j-1;i>=0;i--)
    27c4:	89 81       	ldd	r24, Y+1	; 0x01
    27c6:	9a 81       	ldd	r25, Y+2	; 0x02
    27c8:	01 97       	sbiw	r24, 0x01	; 1
    27ca:	9a 83       	std	Y+2, r25	; 0x02
    27cc:	89 83       	std	Y+1, r24	; 0x01
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
    27d0:	9a 81       	ldd	r25, Y+2	; 0x02
    27d2:	99 23       	and	r25, r25
    27d4:	64 f7       	brge	.-40     	; 0x27ae <LCD_vDisplayNumber+0x80>
		{
			LCD_vDisplayChar(Array[i]+48);
		}
	}
}
    27d6:	2b 96       	adiw	r28, 0x0b	; 11
    27d8:	0f b6       	in	r0, 0x3f	; 63
    27da:	f8 94       	cli
    27dc:	de bf       	out	0x3e, r29	; 62
    27de:	0f be       	out	0x3f, r0	; 63
    27e0:	cd bf       	out	0x3d, r28	; 61
    27e2:	cf 91       	pop	r28
    27e4:	df 91       	pop	r29
    27e6:	08 95       	ret

000027e8 <LCD_vGoToRowCol>:

//Function to change cursor location
void LCD_vGoToRowCol(u8 Copy_u8RowNumber, u8 Copy_u8ColNumber){
    27e8:	df 93       	push	r29
    27ea:	cf 93       	push	r28
    27ec:	00 d0       	rcall	.+0      	; 0x27ee <LCD_vGoToRowCol+0x6>
    27ee:	00 d0       	rcall	.+0      	; 0x27f0 <LCD_vGoToRowCol+0x8>
    27f0:	cd b7       	in	r28, 0x3d	; 61
    27f2:	de b7       	in	r29, 0x3e	; 62
    27f4:	89 83       	std	Y+1, r24	; 0x01
    27f6:	6a 83       	std	Y+2, r22	; 0x02
	if((Copy_u8ColNumber >= 0) || (Copy_u8ColNumber <= 0))
	{
		switch(Copy_u8RowNumber)
    27f8:	89 81       	ldd	r24, Y+1	; 0x01
    27fa:	28 2f       	mov	r18, r24
    27fc:	30 e0       	ldi	r19, 0x00	; 0
    27fe:	3c 83       	std	Y+4, r19	; 0x04
    2800:	2b 83       	std	Y+3, r18	; 0x03
    2802:	8b 81       	ldd	r24, Y+3	; 0x03
    2804:	9c 81       	ldd	r25, Y+4	; 0x04
    2806:	81 30       	cpi	r24, 0x01	; 1
    2808:	91 05       	cpc	r25, r1
    280a:	31 f0       	breq	.+12     	; 0x2818 <LCD_vGoToRowCol+0x30>
    280c:	2b 81       	ldd	r18, Y+3	; 0x03
    280e:	3c 81       	ldd	r19, Y+4	; 0x04
    2810:	22 30       	cpi	r18, 0x02	; 2
    2812:	31 05       	cpc	r19, r1
    2814:	31 f0       	breq	.+12     	; 0x2822 <LCD_vGoToRowCol+0x3a>
    2816:	09 c0       	rjmp	.+18     	; 0x282a <LCD_vGoToRowCol+0x42>
		{
		case ROW_ONE: LCD_vSendCmd(SET_CURSOR_LOCATION | (ROW_ONE_ADD | Copy_u8ColNumber)); break;
    2818:	8a 81       	ldd	r24, Y+2	; 0x02
    281a:	80 68       	ori	r24, 0x80	; 128
    281c:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    2820:	04 c0       	rjmp	.+8      	; 0x282a <LCD_vGoToRowCol+0x42>
		case ROW_TWO: LCD_vSendCmd(SET_CURSOR_LOCATION | (ROW_TWO_ADD | Copy_u8ColNumber)); break;
    2822:	8a 81       	ldd	r24, Y+2	; 0x02
    2824:	80 6c       	ori	r24, 0xC0	; 192
    2826:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
	}
	else
	{
		LCD_vDisplayString("Error, column number exceeded 15");
	}
}
    282a:	0f 90       	pop	r0
    282c:	0f 90       	pop	r0
    282e:	0f 90       	pop	r0
    2830:	0f 90       	pop	r0
    2832:	cf 91       	pop	r28
    2834:	df 91       	pop	r29
    2836:	08 95       	ret

00002838 <LCD_vShiftDisplay>:

//Function to shift display right or left
void LCD_vShiftDisplay(u8 Copy_u8ShiftDirection, u8 Copy_u8ShiftIterations){
    2838:	df 93       	push	r29
    283a:	cf 93       	push	r28
    283c:	cd b7       	in	r28, 0x3d	; 61
    283e:	de b7       	in	r29, 0x3e	; 62
    2840:	a4 97       	sbiw	r28, 0x24	; 36
    2842:	0f b6       	in	r0, 0x3f	; 63
    2844:	f8 94       	cli
    2846:	de bf       	out	0x3e, r29	; 62
    2848:	0f be       	out	0x3f, r0	; 63
    284a:	cd bf       	out	0x3d, r28	; 61
    284c:	89 a3       	std	Y+33, r24	; 0x21
    284e:	6a a3       	std	Y+34, r22	; 0x22
	switch(Copy_u8ShiftDirection)
    2850:	89 a1       	ldd	r24, Y+33	; 0x21
    2852:	28 2f       	mov	r18, r24
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	3c a3       	std	Y+36, r19	; 0x24
    2858:	2b a3       	std	Y+35, r18	; 0x23
    285a:	8b a1       	ldd	r24, Y+35	; 0x23
    285c:	9c a1       	ldd	r25, Y+36	; 0x24
    285e:	81 30       	cpi	r24, 0x01	; 1
    2860:	91 05       	cpc	r25, r1
    2862:	09 f4       	brne	.+2      	; 0x2866 <LCD_vShiftDisplay+0x2e>
    2864:	8d c0       	rjmp	.+282    	; 0x2980 <LCD_vShiftDisplay+0x148>
    2866:	2b a1       	ldd	r18, Y+35	; 0x23
    2868:	3c a1       	ldd	r19, Y+36	; 0x24
    286a:	22 30       	cpi	r18, 0x02	; 2
    286c:	31 05       	cpc	r19, r1
    286e:	09 f0       	breq	.+2      	; 0x2872 <LCD_vShiftDisplay+0x3a>
    2870:	0d c1       	rjmp	.+538    	; 0x2a8c <LCD_vShiftDisplay+0x254>
	{
	case LEFT:
	for(int i=0;i<Copy_u8ShiftIterations;i++)
    2872:	18 a2       	std	Y+32, r1	; 0x20
    2874:	1f 8e       	std	Y+31, r1	; 0x1f
    2876:	7a c0       	rjmp	.+244    	; 0x296c <LCD_vShiftDisplay+0x134>
	{
		LCD_vSendCmd(SHIFT_LEFT);
    2878:	88 e1       	ldi	r24, 0x18	; 24
    287a:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    287e:	80 e0       	ldi	r24, 0x00	; 0
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	a8 ec       	ldi	r26, 0xC8	; 200
    2884:	b2 e4       	ldi	r27, 0x42	; 66
    2886:	89 8f       	std	Y+25, r24	; 0x19
    2888:	9a 8f       	std	Y+26, r25	; 0x1a
    288a:	ab 8f       	std	Y+27, r26	; 0x1b
    288c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    288e:	69 8d       	ldd	r22, Y+25	; 0x19
    2890:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2892:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2894:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2896:	20 e0       	ldi	r18, 0x00	; 0
    2898:	30 e0       	ldi	r19, 0x00	; 0
    289a:	4a ef       	ldi	r20, 0xFA	; 250
    289c:	54 e4       	ldi	r21, 0x44	; 68
    289e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    28a2:	dc 01       	movw	r26, r24
    28a4:	cb 01       	movw	r24, r22
    28a6:	8d 8b       	std	Y+21, r24	; 0x15
    28a8:	9e 8b       	std	Y+22, r25	; 0x16
    28aa:	af 8b       	std	Y+23, r26	; 0x17
    28ac:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    28ae:	6d 89       	ldd	r22, Y+21	; 0x15
    28b0:	7e 89       	ldd	r23, Y+22	; 0x16
    28b2:	8f 89       	ldd	r24, Y+23	; 0x17
    28b4:	98 8d       	ldd	r25, Y+24	; 0x18
    28b6:	20 e0       	ldi	r18, 0x00	; 0
    28b8:	30 e0       	ldi	r19, 0x00	; 0
    28ba:	40 e8       	ldi	r20, 0x80	; 128
    28bc:	5f e3       	ldi	r21, 0x3F	; 63
    28be:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    28c2:	88 23       	and	r24, r24
    28c4:	2c f4       	brge	.+10     	; 0x28d0 <LCD_vShiftDisplay+0x98>
		__ticks = 1;
    28c6:	81 e0       	ldi	r24, 0x01	; 1
    28c8:	90 e0       	ldi	r25, 0x00	; 0
    28ca:	9c 8b       	std	Y+20, r25	; 0x14
    28cc:	8b 8b       	std	Y+19, r24	; 0x13
    28ce:	3f c0       	rjmp	.+126    	; 0x294e <LCD_vShiftDisplay+0x116>
	else if (__tmp > 65535)
    28d0:	6d 89       	ldd	r22, Y+21	; 0x15
    28d2:	7e 89       	ldd	r23, Y+22	; 0x16
    28d4:	8f 89       	ldd	r24, Y+23	; 0x17
    28d6:	98 8d       	ldd	r25, Y+24	; 0x18
    28d8:	20 e0       	ldi	r18, 0x00	; 0
    28da:	3f ef       	ldi	r19, 0xFF	; 255
    28dc:	4f e7       	ldi	r20, 0x7F	; 127
    28de:	57 e4       	ldi	r21, 0x47	; 71
    28e0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    28e4:	18 16       	cp	r1, r24
    28e6:	4c f5       	brge	.+82     	; 0x293a <LCD_vShiftDisplay+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28e8:	69 8d       	ldd	r22, Y+25	; 0x19
    28ea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28ec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28ee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28f0:	20 e0       	ldi	r18, 0x00	; 0
    28f2:	30 e0       	ldi	r19, 0x00	; 0
    28f4:	40 e2       	ldi	r20, 0x20	; 32
    28f6:	51 e4       	ldi	r21, 0x41	; 65
    28f8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    28fc:	dc 01       	movw	r26, r24
    28fe:	cb 01       	movw	r24, r22
    2900:	bc 01       	movw	r22, r24
    2902:	cd 01       	movw	r24, r26
    2904:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2908:	dc 01       	movw	r26, r24
    290a:	cb 01       	movw	r24, r22
    290c:	9c 8b       	std	Y+20, r25	; 0x14
    290e:	8b 8b       	std	Y+19, r24	; 0x13
    2910:	0f c0       	rjmp	.+30     	; 0x2930 <LCD_vShiftDisplay+0xf8>
    2912:	88 ec       	ldi	r24, 0xC8	; 200
    2914:	90 e0       	ldi	r25, 0x00	; 0
    2916:	9a 8b       	std	Y+18, r25	; 0x12
    2918:	89 8b       	std	Y+17, r24	; 0x11
    291a:	89 89       	ldd	r24, Y+17	; 0x11
    291c:	9a 89       	ldd	r25, Y+18	; 0x12
    291e:	01 97       	sbiw	r24, 0x01	; 1
    2920:	f1 f7       	brne	.-4      	; 0x291e <LCD_vShiftDisplay+0xe6>
    2922:	9a 8b       	std	Y+18, r25	; 0x12
    2924:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2926:	8b 89       	ldd	r24, Y+19	; 0x13
    2928:	9c 89       	ldd	r25, Y+20	; 0x14
    292a:	01 97       	sbiw	r24, 0x01	; 1
    292c:	9c 8b       	std	Y+20, r25	; 0x14
    292e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2930:	8b 89       	ldd	r24, Y+19	; 0x13
    2932:	9c 89       	ldd	r25, Y+20	; 0x14
    2934:	00 97       	sbiw	r24, 0x00	; 0
    2936:	69 f7       	brne	.-38     	; 0x2912 <LCD_vShiftDisplay+0xda>
    2938:	14 c0       	rjmp	.+40     	; 0x2962 <LCD_vShiftDisplay+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    293a:	6d 89       	ldd	r22, Y+21	; 0x15
    293c:	7e 89       	ldd	r23, Y+22	; 0x16
    293e:	8f 89       	ldd	r24, Y+23	; 0x17
    2940:	98 8d       	ldd	r25, Y+24	; 0x18
    2942:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2946:	dc 01       	movw	r26, r24
    2948:	cb 01       	movw	r24, r22
    294a:	9c 8b       	std	Y+20, r25	; 0x14
    294c:	8b 8b       	std	Y+19, r24	; 0x13
    294e:	8b 89       	ldd	r24, Y+19	; 0x13
    2950:	9c 89       	ldd	r25, Y+20	; 0x14
    2952:	98 8b       	std	Y+16, r25	; 0x10
    2954:	8f 87       	std	Y+15, r24	; 0x0f
    2956:	8f 85       	ldd	r24, Y+15	; 0x0f
    2958:	98 89       	ldd	r25, Y+16	; 0x10
    295a:	01 97       	sbiw	r24, 0x01	; 1
    295c:	f1 f7       	brne	.-4      	; 0x295a <LCD_vShiftDisplay+0x122>
    295e:	98 8b       	std	Y+16, r25	; 0x10
    2960:	8f 87       	std	Y+15, r24	; 0x0f
//Function to shift display right or left
void LCD_vShiftDisplay(u8 Copy_u8ShiftDirection, u8 Copy_u8ShiftIterations){
	switch(Copy_u8ShiftDirection)
	{
	case LEFT:
	for(int i=0;i<Copy_u8ShiftIterations;i++)
    2962:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2964:	98 a1       	ldd	r25, Y+32	; 0x20
    2966:	01 96       	adiw	r24, 0x01	; 1
    2968:	98 a3       	std	Y+32, r25	; 0x20
    296a:	8f 8f       	std	Y+31, r24	; 0x1f
    296c:	8a a1       	ldd	r24, Y+34	; 0x22
    296e:	28 2f       	mov	r18, r24
    2970:	30 e0       	ldi	r19, 0x00	; 0
    2972:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2974:	98 a1       	ldd	r25, Y+32	; 0x20
    2976:	82 17       	cp	r24, r18
    2978:	93 07       	cpc	r25, r19
    297a:	0c f4       	brge	.+2      	; 0x297e <LCD_vShiftDisplay+0x146>
    297c:	7d cf       	rjmp	.-262    	; 0x2878 <LCD_vShiftDisplay+0x40>
    297e:	86 c0       	rjmp	.+268    	; 0x2a8c <LCD_vShiftDisplay+0x254>
		LCD_vSendCmd(SHIFT_LEFT);
		_delay_ms(100);
	}
	break;
	case RIGHT:
	for(int i=0;i<Copy_u8ShiftIterations;i++)
    2980:	1e 8e       	std	Y+30, r1	; 0x1e
    2982:	1d 8e       	std	Y+29, r1	; 0x1d
    2984:	7a c0       	rjmp	.+244    	; 0x2a7a <LCD_vShiftDisplay+0x242>
	{
		LCD_vSendCmd(SHIFT_RIGHT);
    2986:	8c e1       	ldi	r24, 0x1C	; 28
    2988:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    298c:	80 e0       	ldi	r24, 0x00	; 0
    298e:	90 e0       	ldi	r25, 0x00	; 0
    2990:	a8 ec       	ldi	r26, 0xC8	; 200
    2992:	b2 e4       	ldi	r27, 0x42	; 66
    2994:	8b 87       	std	Y+11, r24	; 0x0b
    2996:	9c 87       	std	Y+12, r25	; 0x0c
    2998:	ad 87       	std	Y+13, r26	; 0x0d
    299a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    299c:	6b 85       	ldd	r22, Y+11	; 0x0b
    299e:	7c 85       	ldd	r23, Y+12	; 0x0c
    29a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    29a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    29a4:	20 e0       	ldi	r18, 0x00	; 0
    29a6:	30 e0       	ldi	r19, 0x00	; 0
    29a8:	4a ef       	ldi	r20, 0xFA	; 250
    29aa:	54 e4       	ldi	r21, 0x44	; 68
    29ac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    29b0:	dc 01       	movw	r26, r24
    29b2:	cb 01       	movw	r24, r22
    29b4:	8f 83       	std	Y+7, r24	; 0x07
    29b6:	98 87       	std	Y+8, r25	; 0x08
    29b8:	a9 87       	std	Y+9, r26	; 0x09
    29ba:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    29bc:	6f 81       	ldd	r22, Y+7	; 0x07
    29be:	78 85       	ldd	r23, Y+8	; 0x08
    29c0:	89 85       	ldd	r24, Y+9	; 0x09
    29c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    29c4:	20 e0       	ldi	r18, 0x00	; 0
    29c6:	30 e0       	ldi	r19, 0x00	; 0
    29c8:	40 e8       	ldi	r20, 0x80	; 128
    29ca:	5f e3       	ldi	r21, 0x3F	; 63
    29cc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    29d0:	88 23       	and	r24, r24
    29d2:	2c f4       	brge	.+10     	; 0x29de <LCD_vShiftDisplay+0x1a6>
		__ticks = 1;
    29d4:	81 e0       	ldi	r24, 0x01	; 1
    29d6:	90 e0       	ldi	r25, 0x00	; 0
    29d8:	9e 83       	std	Y+6, r25	; 0x06
    29da:	8d 83       	std	Y+5, r24	; 0x05
    29dc:	3f c0       	rjmp	.+126    	; 0x2a5c <LCD_vShiftDisplay+0x224>
	else if (__tmp > 65535)
    29de:	6f 81       	ldd	r22, Y+7	; 0x07
    29e0:	78 85       	ldd	r23, Y+8	; 0x08
    29e2:	89 85       	ldd	r24, Y+9	; 0x09
    29e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    29e6:	20 e0       	ldi	r18, 0x00	; 0
    29e8:	3f ef       	ldi	r19, 0xFF	; 255
    29ea:	4f e7       	ldi	r20, 0x7F	; 127
    29ec:	57 e4       	ldi	r21, 0x47	; 71
    29ee:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    29f2:	18 16       	cp	r1, r24
    29f4:	4c f5       	brge	.+82     	; 0x2a48 <LCD_vShiftDisplay+0x210>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29f6:	6b 85       	ldd	r22, Y+11	; 0x0b
    29f8:	7c 85       	ldd	r23, Y+12	; 0x0c
    29fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    29fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    29fe:	20 e0       	ldi	r18, 0x00	; 0
    2a00:	30 e0       	ldi	r19, 0x00	; 0
    2a02:	40 e2       	ldi	r20, 0x20	; 32
    2a04:	51 e4       	ldi	r21, 0x41	; 65
    2a06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2a0a:	dc 01       	movw	r26, r24
    2a0c:	cb 01       	movw	r24, r22
    2a0e:	bc 01       	movw	r22, r24
    2a10:	cd 01       	movw	r24, r26
    2a12:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a16:	dc 01       	movw	r26, r24
    2a18:	cb 01       	movw	r24, r22
    2a1a:	9e 83       	std	Y+6, r25	; 0x06
    2a1c:	8d 83       	std	Y+5, r24	; 0x05
    2a1e:	0f c0       	rjmp	.+30     	; 0x2a3e <LCD_vShiftDisplay+0x206>
    2a20:	88 ec       	ldi	r24, 0xC8	; 200
    2a22:	90 e0       	ldi	r25, 0x00	; 0
    2a24:	9c 83       	std	Y+4, r25	; 0x04
    2a26:	8b 83       	std	Y+3, r24	; 0x03
    2a28:	8b 81       	ldd	r24, Y+3	; 0x03
    2a2a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a2c:	01 97       	sbiw	r24, 0x01	; 1
    2a2e:	f1 f7       	brne	.-4      	; 0x2a2c <LCD_vShiftDisplay+0x1f4>
    2a30:	9c 83       	std	Y+4, r25	; 0x04
    2a32:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a34:	8d 81       	ldd	r24, Y+5	; 0x05
    2a36:	9e 81       	ldd	r25, Y+6	; 0x06
    2a38:	01 97       	sbiw	r24, 0x01	; 1
    2a3a:	9e 83       	std	Y+6, r25	; 0x06
    2a3c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a3e:	8d 81       	ldd	r24, Y+5	; 0x05
    2a40:	9e 81       	ldd	r25, Y+6	; 0x06
    2a42:	00 97       	sbiw	r24, 0x00	; 0
    2a44:	69 f7       	brne	.-38     	; 0x2a20 <LCD_vShiftDisplay+0x1e8>
    2a46:	14 c0       	rjmp	.+40     	; 0x2a70 <LCD_vShiftDisplay+0x238>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a48:	6f 81       	ldd	r22, Y+7	; 0x07
    2a4a:	78 85       	ldd	r23, Y+8	; 0x08
    2a4c:	89 85       	ldd	r24, Y+9	; 0x09
    2a4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a50:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a54:	dc 01       	movw	r26, r24
    2a56:	cb 01       	movw	r24, r22
    2a58:	9e 83       	std	Y+6, r25	; 0x06
    2a5a:	8d 83       	std	Y+5, r24	; 0x05
    2a5c:	8d 81       	ldd	r24, Y+5	; 0x05
    2a5e:	9e 81       	ldd	r25, Y+6	; 0x06
    2a60:	9a 83       	std	Y+2, r25	; 0x02
    2a62:	89 83       	std	Y+1, r24	; 0x01
    2a64:	89 81       	ldd	r24, Y+1	; 0x01
    2a66:	9a 81       	ldd	r25, Y+2	; 0x02
    2a68:	01 97       	sbiw	r24, 0x01	; 1
    2a6a:	f1 f7       	brne	.-4      	; 0x2a68 <LCD_vShiftDisplay+0x230>
    2a6c:	9a 83       	std	Y+2, r25	; 0x02
    2a6e:	89 83       	std	Y+1, r24	; 0x01
		LCD_vSendCmd(SHIFT_LEFT);
		_delay_ms(100);
	}
	break;
	case RIGHT:
	for(int i=0;i<Copy_u8ShiftIterations;i++)
    2a70:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a72:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2a74:	01 96       	adiw	r24, 0x01	; 1
    2a76:	9e 8f       	std	Y+30, r25	; 0x1e
    2a78:	8d 8f       	std	Y+29, r24	; 0x1d
    2a7a:	8a a1       	ldd	r24, Y+34	; 0x22
    2a7c:	28 2f       	mov	r18, r24
    2a7e:	30 e0       	ldi	r19, 0x00	; 0
    2a80:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a82:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2a84:	82 17       	cp	r24, r18
    2a86:	93 07       	cpc	r25, r19
    2a88:	0c f4       	brge	.+2      	; 0x2a8c <LCD_vShiftDisplay+0x254>
    2a8a:	7d cf       	rjmp	.-262    	; 0x2986 <LCD_vShiftDisplay+0x14e>
		LCD_vSendCmd(SHIFT_RIGHT);
		_delay_ms(100);
	}
	break;
	}
}
    2a8c:	a4 96       	adiw	r28, 0x24	; 36
    2a8e:	0f b6       	in	r0, 0x3f	; 63
    2a90:	f8 94       	cli
    2a92:	de bf       	out	0x3e, r29	; 62
    2a94:	0f be       	out	0x3f, r0	; 63
    2a96:	cd bf       	out	0x3d, r28	; 61
    2a98:	cf 91       	pop	r28
    2a9a:	df 91       	pop	r29
    2a9c:	08 95       	ret

00002a9e <LCD_vStoreSpecChar>:

//Function to create and print special character on LCD
void LCD_vStoreSpecChar(u8 *Copy_u8ASpecChar, u8 Copy_u8CGRAM_Location)
{
    2a9e:	df 93       	push	r29
    2aa0:	cf 93       	push	r28
    2aa2:	cd b7       	in	r28, 0x3d	; 61
    2aa4:	de b7       	in	r29, 0x3e	; 62
    2aa6:	63 97       	sbiw	r28, 0x13	; 19
    2aa8:	0f b6       	in	r0, 0x3f	; 63
    2aaa:	f8 94       	cli
    2aac:	de bf       	out	0x3e, r29	; 62
    2aae:	0f be       	out	0x3f, r0	; 63
    2ab0:	cd bf       	out	0x3d, r28	; 61
    2ab2:	9a 8b       	std	Y+18, r25	; 0x12
    2ab4:	89 8b       	std	Y+17, r24	; 0x11
    2ab6:	6b 8b       	std	Y+19, r22	; 0x13
	LCD_vSendCmd(SET_CGRAM_LOCATION | (Copy_u8CGRAM_Location*8));
    2ab8:	8b 89       	ldd	r24, Y+19	; 0x13
    2aba:	88 2f       	mov	r24, r24
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	88 0f       	add	r24, r24
    2ac0:	99 1f       	adc	r25, r25
    2ac2:	88 0f       	add	r24, r24
    2ac4:	99 1f       	adc	r25, r25
    2ac6:	88 0f       	add	r24, r24
    2ac8:	99 1f       	adc	r25, r25
    2aca:	80 64       	ori	r24, 0x40	; 64
    2acc:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
	for(int i=0; i<8;i++)
    2ad0:	18 8a       	std	Y+16, r1	; 0x10
    2ad2:	1f 86       	std	Y+15, r1	; 0x0f
    2ad4:	0f c0       	rjmp	.+30     	; 0x2af4 <LCD_vStoreSpecChar+0x56>
	{
		LCD_vDisplayChar(Copy_u8ASpecChar[i]);
    2ad6:	2f 85       	ldd	r18, Y+15	; 0x0f
    2ad8:	38 89       	ldd	r19, Y+16	; 0x10
    2ada:	89 89       	ldd	r24, Y+17	; 0x11
    2adc:	9a 89       	ldd	r25, Y+18	; 0x12
    2ade:	fc 01       	movw	r30, r24
    2ae0:	e2 0f       	add	r30, r18
    2ae2:	f3 1f       	adc	r31, r19
    2ae4:	80 81       	ld	r24, Z
    2ae6:	0e 94 78 11 	call	0x22f0	; 0x22f0 <LCD_vDisplayChar>

//Function to create and print special character on LCD
void LCD_vStoreSpecChar(u8 *Copy_u8ASpecChar, u8 Copy_u8CGRAM_Location)
{
	LCD_vSendCmd(SET_CGRAM_LOCATION | (Copy_u8CGRAM_Location*8));
	for(int i=0; i<8;i++)
    2aea:	8f 85       	ldd	r24, Y+15	; 0x0f
    2aec:	98 89       	ldd	r25, Y+16	; 0x10
    2aee:	01 96       	adiw	r24, 0x01	; 1
    2af0:	98 8b       	std	Y+16, r25	; 0x10
    2af2:	8f 87       	std	Y+15, r24	; 0x0f
    2af4:	8f 85       	ldd	r24, Y+15	; 0x0f
    2af6:	98 89       	ldd	r25, Y+16	; 0x10
    2af8:	88 30       	cpi	r24, 0x08	; 8
    2afa:	91 05       	cpc	r25, r1
    2afc:	64 f3       	brlt	.-40     	; 0x2ad6 <LCD_vStoreSpecChar+0x38>
    2afe:	80 e0       	ldi	r24, 0x00	; 0
    2b00:	90 e0       	ldi	r25, 0x00	; 0
    2b02:	a8 ec       	ldi	r26, 0xC8	; 200
    2b04:	b2 e4       	ldi	r27, 0x42	; 66
    2b06:	8b 87       	std	Y+11, r24	; 0x0b
    2b08:	9c 87       	std	Y+12, r25	; 0x0c
    2b0a:	ad 87       	std	Y+13, r26	; 0x0d
    2b0c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b10:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b12:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b14:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b16:	20 e0       	ldi	r18, 0x00	; 0
    2b18:	30 e0       	ldi	r19, 0x00	; 0
    2b1a:	4a ef       	ldi	r20, 0xFA	; 250
    2b1c:	54 e4       	ldi	r21, 0x44	; 68
    2b1e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2b22:	dc 01       	movw	r26, r24
    2b24:	cb 01       	movw	r24, r22
    2b26:	8f 83       	std	Y+7, r24	; 0x07
    2b28:	98 87       	std	Y+8, r25	; 0x08
    2b2a:	a9 87       	std	Y+9, r26	; 0x09
    2b2c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b2e:	6f 81       	ldd	r22, Y+7	; 0x07
    2b30:	78 85       	ldd	r23, Y+8	; 0x08
    2b32:	89 85       	ldd	r24, Y+9	; 0x09
    2b34:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b36:	20 e0       	ldi	r18, 0x00	; 0
    2b38:	30 e0       	ldi	r19, 0x00	; 0
    2b3a:	40 e8       	ldi	r20, 0x80	; 128
    2b3c:	5f e3       	ldi	r21, 0x3F	; 63
    2b3e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2b42:	88 23       	and	r24, r24
    2b44:	2c f4       	brge	.+10     	; 0x2b50 <LCD_vStoreSpecChar+0xb2>
		__ticks = 1;
    2b46:	81 e0       	ldi	r24, 0x01	; 1
    2b48:	90 e0       	ldi	r25, 0x00	; 0
    2b4a:	9e 83       	std	Y+6, r25	; 0x06
    2b4c:	8d 83       	std	Y+5, r24	; 0x05
    2b4e:	3f c0       	rjmp	.+126    	; 0x2bce <LCD_vStoreSpecChar+0x130>
	else if (__tmp > 65535)
    2b50:	6f 81       	ldd	r22, Y+7	; 0x07
    2b52:	78 85       	ldd	r23, Y+8	; 0x08
    2b54:	89 85       	ldd	r24, Y+9	; 0x09
    2b56:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b58:	20 e0       	ldi	r18, 0x00	; 0
    2b5a:	3f ef       	ldi	r19, 0xFF	; 255
    2b5c:	4f e7       	ldi	r20, 0x7F	; 127
    2b5e:	57 e4       	ldi	r21, 0x47	; 71
    2b60:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2b64:	18 16       	cp	r1, r24
    2b66:	4c f5       	brge	.+82     	; 0x2bba <LCD_vStoreSpecChar+0x11c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b68:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b70:	20 e0       	ldi	r18, 0x00	; 0
    2b72:	30 e0       	ldi	r19, 0x00	; 0
    2b74:	40 e2       	ldi	r20, 0x20	; 32
    2b76:	51 e4       	ldi	r21, 0x41	; 65
    2b78:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2b7c:	dc 01       	movw	r26, r24
    2b7e:	cb 01       	movw	r24, r22
    2b80:	bc 01       	movw	r22, r24
    2b82:	cd 01       	movw	r24, r26
    2b84:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2b88:	dc 01       	movw	r26, r24
    2b8a:	cb 01       	movw	r24, r22
    2b8c:	9e 83       	std	Y+6, r25	; 0x06
    2b8e:	8d 83       	std	Y+5, r24	; 0x05
    2b90:	0f c0       	rjmp	.+30     	; 0x2bb0 <LCD_vStoreSpecChar+0x112>
    2b92:	88 ec       	ldi	r24, 0xC8	; 200
    2b94:	90 e0       	ldi	r25, 0x00	; 0
    2b96:	9c 83       	std	Y+4, r25	; 0x04
    2b98:	8b 83       	std	Y+3, r24	; 0x03
    2b9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2b9c:	9c 81       	ldd	r25, Y+4	; 0x04
    2b9e:	01 97       	sbiw	r24, 0x01	; 1
    2ba0:	f1 f7       	brne	.-4      	; 0x2b9e <LCD_vStoreSpecChar+0x100>
    2ba2:	9c 83       	std	Y+4, r25	; 0x04
    2ba4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ba6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ba8:	9e 81       	ldd	r25, Y+6	; 0x06
    2baa:	01 97       	sbiw	r24, 0x01	; 1
    2bac:	9e 83       	std	Y+6, r25	; 0x06
    2bae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    2bb2:	9e 81       	ldd	r25, Y+6	; 0x06
    2bb4:	00 97       	sbiw	r24, 0x00	; 0
    2bb6:	69 f7       	brne	.-38     	; 0x2b92 <LCD_vStoreSpecChar+0xf4>
    2bb8:	14 c0       	rjmp	.+40     	; 0x2be2 <LCD_vStoreSpecChar+0x144>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bba:	6f 81       	ldd	r22, Y+7	; 0x07
    2bbc:	78 85       	ldd	r23, Y+8	; 0x08
    2bbe:	89 85       	ldd	r24, Y+9	; 0x09
    2bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bc2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2bc6:	dc 01       	movw	r26, r24
    2bc8:	cb 01       	movw	r24, r22
    2bca:	9e 83       	std	Y+6, r25	; 0x06
    2bcc:	8d 83       	std	Y+5, r24	; 0x05
    2bce:	8d 81       	ldd	r24, Y+5	; 0x05
    2bd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2bd2:	9a 83       	std	Y+2, r25	; 0x02
    2bd4:	89 83       	std	Y+1, r24	; 0x01
    2bd6:	89 81       	ldd	r24, Y+1	; 0x01
    2bd8:	9a 81       	ldd	r25, Y+2	; 0x02
    2bda:	01 97       	sbiw	r24, 0x01	; 1
    2bdc:	f1 f7       	brne	.-4      	; 0x2bda <LCD_vStoreSpecChar+0x13c>
    2bde:	9a 83       	std	Y+2, r25	; 0x02
    2be0:	89 83       	std	Y+1, r24	; 0x01
		LCD_vDisplayChar(Copy_u8ASpecChar[i]);
		//LCD_vSendCmd(0b01000000 | i);
	}
	_delay_ms(100);

}
    2be2:	63 96       	adiw	r28, 0x13	; 19
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	f8 94       	cli
    2be8:	de bf       	out	0x3e, r29	; 62
    2bea:	0f be       	out	0x3f, r0	; 63
    2bec:	cd bf       	out	0x3d, r28	; 61
    2bee:	cf 91       	pop	r28
    2bf0:	df 91       	pop	r29
    2bf2:	08 95       	ret

00002bf4 <KPD_vInitKeypad>:

const u8 GLOBAL_u8AcolNumber [4] = {KPD_C1, KPD_C2, KPD_C3, KPD_C4};


//This function will initialize the keypad ports
void KPD_vInitKeypad(void){
    2bf4:	df 93       	push	r29
    2bf6:	cf 93       	push	r28
    2bf8:	cd b7       	in	r28, 0x3d	; 61
    2bfa:	de b7       	in	r29, 0x3e	; 62
	DIO_vSet4LSBDir(KPD_PORT, OUTPUT);
    2bfc:	80 e0       	ldi	r24, 0x00	; 0
    2bfe:	61 e0       	ldi	r22, 0x01	; 1
    2c00:	0e 94 cd 09 	call	0x139a	; 0x139a <DIO_vSet4LSBDir>
	DIO_vSet4LSBValue(KPD_PORT, HIGH);
    2c04:	80 e0       	ldi	r24, 0x00	; 0
    2c06:	61 e0       	ldi	r22, 0x01	; 1
    2c08:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <DIO_vSet4LSBValue>
	DIO_vSet4MSBDir(KPD_PORT, INPUT);
    2c0c:	80 e0       	ldi	r24, 0x00	; 0
    2c0e:	60 e0       	ldi	r22, 0x00	; 0
    2c10:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <DIO_vSet4MSBDir>
	DIO_vSet4MSBValue(KPD_PORT, HIGH);
    2c14:	80 e0       	ldi	r24, 0x00	; 0
    2c16:	61 e0       	ldi	r22, 0x01	; 1
    2c18:	0e 94 92 0b 	call	0x1724	; 0x1724 <DIO_vSet4MSBValue>


}
    2c1c:	cf 91       	pop	r28
    2c1e:	df 91       	pop	r29
    2c20:	08 95       	ret

00002c22 <KPD_vGetPressedKey>:


//This function shall be responsible for getting the pressed key from keypad
void KPD_vGetPressedKey(u8 *Copy_u8PressedKey){
    2c22:	df 93       	push	r29
    2c24:	cf 93       	push	r28
    2c26:	cd b7       	in	r28, 0x3d	; 61
    2c28:	de b7       	in	r29, 0x3e	; 62
    2c2a:	64 97       	sbiw	r28, 0x14	; 20
    2c2c:	0f b6       	in	r0, 0x3f	; 63
    2c2e:	f8 94       	cli
    2c30:	de bf       	out	0x3e, r29	; 62
    2c32:	0f be       	out	0x3f, r0	; 63
    2c34:	cd bf       	out	0x3d, r28	; 61
    2c36:	9c 8b       	std	Y+20, r25	; 0x14
    2c38:	8b 8b       	std	Y+19, r24	; 0x13
	u8 LOCAL_u8RowCounter, LOCAL_u8ColCounter, LOCAL_u8PinValue, LOCAL_u8Flag=0;
    2c3a:	1f 86       	std	Y+15, r1	; 0x0f
	for(LOCAL_u8RowCounter=0;LOCAL_u8RowCounter<4;LOCAL_u8RowCounter++)
    2c3c:	1a 8a       	std	Y+18, r1	; 0x12
    2c3e:	cf c0       	rjmp	.+414    	; 0x2dde <KPD_vGetPressedKey+0x1bc>
	{
		DIO_vSetPinValue(KPD_PORT, GLOBAL_u8ArowNumber[LOCAL_u8RowCounter], LOW);
    2c40:	8a 89       	ldd	r24, Y+18	; 0x12
    2c42:	88 2f       	mov	r24, r24
    2c44:	90 e0       	ldi	r25, 0x00	; 0
    2c46:	fc 01       	movw	r30, r24
    2c48:	e1 58       	subi	r30, 0x81	; 129
    2c4a:	ff 4f       	sbci	r31, 0xFF	; 255
    2c4c:	90 81       	ld	r25, Z
    2c4e:	80 e0       	ldi	r24, 0x00	; 0
    2c50:	69 2f       	mov	r22, r25
    2c52:	40 e0       	ldi	r20, 0x00	; 0
    2c54:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
		for(LOCAL_u8ColCounter=0;LOCAL_u8ColCounter<4;LOCAL_u8ColCounter++)
    2c58:	19 8a       	std	Y+17, r1	; 0x11
    2c5a:	ab c0       	rjmp	.+342    	; 0x2db2 <KPD_vGetPressedKey+0x190>
		{
			LOCAL_u8PinValue = DIO_u8ReadPinValue(KPD_PORT, GLOBAL_u8AcolNumber[LOCAL_u8ColCounter]);
    2c5c:	89 89       	ldd	r24, Y+17	; 0x11
    2c5e:	88 2f       	mov	r24, r24
    2c60:	90 e0       	ldi	r25, 0x00	; 0
    2c62:	fc 01       	movw	r30, r24
    2c64:	ed 57       	subi	r30, 0x7D	; 125
    2c66:	ff 4f       	sbci	r31, 0xFF	; 255
    2c68:	90 81       	ld	r25, Z
    2c6a:	80 e0       	ldi	r24, 0x00	; 0
    2c6c:	69 2f       	mov	r22, r25
    2c6e:	0e 94 57 08 	call	0x10ae	; 0x10ae <DIO_u8ReadPinValue>
    2c72:	88 8b       	std	Y+16, r24	; 0x10
			if (LOCAL_u8PinValue == BTN_PRESSED)
    2c74:	88 89       	ldd	r24, Y+16	; 0x10
    2c76:	88 23       	and	r24, r24
    2c78:	09 f0       	breq	.+2      	; 0x2c7c <KPD_vGetPressedKey+0x5a>
    2c7a:	98 c0       	rjmp	.+304    	; 0x2dac <KPD_vGetPressedKey+0x18a>
    2c7c:	72 c0       	rjmp	.+228    	; 0x2d62 <KPD_vGetPressedKey+0x140>
			{
				while(DIO_u8ReadPinValue(KPD_PORT, GLOBAL_u8AcolNumber[LOCAL_u8ColCounter]) == BTN_PRESSED)
    2c7e:	80 e0       	ldi	r24, 0x00	; 0
    2c80:	90 e0       	ldi	r25, 0x00	; 0
    2c82:	a8 e4       	ldi	r26, 0x48	; 72
    2c84:	b2 e4       	ldi	r27, 0x42	; 66
    2c86:	8b 87       	std	Y+11, r24	; 0x0b
    2c88:	9c 87       	std	Y+12, r25	; 0x0c
    2c8a:	ad 87       	std	Y+13, r26	; 0x0d
    2c8c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c8e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c90:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c92:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c94:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c96:	20 e0       	ldi	r18, 0x00	; 0
    2c98:	30 e0       	ldi	r19, 0x00	; 0
    2c9a:	4a ef       	ldi	r20, 0xFA	; 250
    2c9c:	54 e4       	ldi	r21, 0x44	; 68
    2c9e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2ca2:	dc 01       	movw	r26, r24
    2ca4:	cb 01       	movw	r24, r22
    2ca6:	8f 83       	std	Y+7, r24	; 0x07
    2ca8:	98 87       	std	Y+8, r25	; 0x08
    2caa:	a9 87       	std	Y+9, r26	; 0x09
    2cac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2cae:	6f 81       	ldd	r22, Y+7	; 0x07
    2cb0:	78 85       	ldd	r23, Y+8	; 0x08
    2cb2:	89 85       	ldd	r24, Y+9	; 0x09
    2cb4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cb6:	20 e0       	ldi	r18, 0x00	; 0
    2cb8:	30 e0       	ldi	r19, 0x00	; 0
    2cba:	40 e8       	ldi	r20, 0x80	; 128
    2cbc:	5f e3       	ldi	r21, 0x3F	; 63
    2cbe:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2cc2:	88 23       	and	r24, r24
    2cc4:	2c f4       	brge	.+10     	; 0x2cd0 <KPD_vGetPressedKey+0xae>
		__ticks = 1;
    2cc6:	81 e0       	ldi	r24, 0x01	; 1
    2cc8:	90 e0       	ldi	r25, 0x00	; 0
    2cca:	9e 83       	std	Y+6, r25	; 0x06
    2ccc:	8d 83       	std	Y+5, r24	; 0x05
    2cce:	3f c0       	rjmp	.+126    	; 0x2d4e <KPD_vGetPressedKey+0x12c>
	else if (__tmp > 65535)
    2cd0:	6f 81       	ldd	r22, Y+7	; 0x07
    2cd2:	78 85       	ldd	r23, Y+8	; 0x08
    2cd4:	89 85       	ldd	r24, Y+9	; 0x09
    2cd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cd8:	20 e0       	ldi	r18, 0x00	; 0
    2cda:	3f ef       	ldi	r19, 0xFF	; 255
    2cdc:	4f e7       	ldi	r20, 0x7F	; 127
    2cde:	57 e4       	ldi	r21, 0x47	; 71
    2ce0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2ce4:	18 16       	cp	r1, r24
    2ce6:	4c f5       	brge	.+82     	; 0x2d3a <KPD_vGetPressedKey+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ce8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cea:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cec:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cee:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cf0:	20 e0       	ldi	r18, 0x00	; 0
    2cf2:	30 e0       	ldi	r19, 0x00	; 0
    2cf4:	40 e2       	ldi	r20, 0x20	; 32
    2cf6:	51 e4       	ldi	r21, 0x41	; 65
    2cf8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2cfc:	dc 01       	movw	r26, r24
    2cfe:	cb 01       	movw	r24, r22
    2d00:	bc 01       	movw	r22, r24
    2d02:	cd 01       	movw	r24, r26
    2d04:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2d08:	dc 01       	movw	r26, r24
    2d0a:	cb 01       	movw	r24, r22
    2d0c:	9e 83       	std	Y+6, r25	; 0x06
    2d0e:	8d 83       	std	Y+5, r24	; 0x05
    2d10:	0f c0       	rjmp	.+30     	; 0x2d30 <KPD_vGetPressedKey+0x10e>
    2d12:	88 ec       	ldi	r24, 0xC8	; 200
    2d14:	90 e0       	ldi	r25, 0x00	; 0
    2d16:	9c 83       	std	Y+4, r25	; 0x04
    2d18:	8b 83       	std	Y+3, r24	; 0x03
    2d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2d1c:	9c 81       	ldd	r25, Y+4	; 0x04
    2d1e:	01 97       	sbiw	r24, 0x01	; 1
    2d20:	f1 f7       	brne	.-4      	; 0x2d1e <KPD_vGetPressedKey+0xfc>
    2d22:	9c 83       	std	Y+4, r25	; 0x04
    2d24:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d26:	8d 81       	ldd	r24, Y+5	; 0x05
    2d28:	9e 81       	ldd	r25, Y+6	; 0x06
    2d2a:	01 97       	sbiw	r24, 0x01	; 1
    2d2c:	9e 83       	std	Y+6, r25	; 0x06
    2d2e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d30:	8d 81       	ldd	r24, Y+5	; 0x05
    2d32:	9e 81       	ldd	r25, Y+6	; 0x06
    2d34:	00 97       	sbiw	r24, 0x00	; 0
    2d36:	69 f7       	brne	.-38     	; 0x2d12 <KPD_vGetPressedKey+0xf0>
    2d38:	14 c0       	rjmp	.+40     	; 0x2d62 <KPD_vGetPressedKey+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d3a:	6f 81       	ldd	r22, Y+7	; 0x07
    2d3c:	78 85       	ldd	r23, Y+8	; 0x08
    2d3e:	89 85       	ldd	r24, Y+9	; 0x09
    2d40:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d42:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2d46:	dc 01       	movw	r26, r24
    2d48:	cb 01       	movw	r24, r22
    2d4a:	9e 83       	std	Y+6, r25	; 0x06
    2d4c:	8d 83       	std	Y+5, r24	; 0x05
    2d4e:	8d 81       	ldd	r24, Y+5	; 0x05
    2d50:	9e 81       	ldd	r25, Y+6	; 0x06
    2d52:	9a 83       	std	Y+2, r25	; 0x02
    2d54:	89 83       	std	Y+1, r24	; 0x01
    2d56:	89 81       	ldd	r24, Y+1	; 0x01
    2d58:	9a 81       	ldd	r25, Y+2	; 0x02
    2d5a:	01 97       	sbiw	r24, 0x01	; 1
    2d5c:	f1 f7       	brne	.-4      	; 0x2d5a <KPD_vGetPressedKey+0x138>
    2d5e:	9a 83       	std	Y+2, r25	; 0x02
    2d60:	89 83       	std	Y+1, r24	; 0x01
    2d62:	89 89       	ldd	r24, Y+17	; 0x11
    2d64:	88 2f       	mov	r24, r24
    2d66:	90 e0       	ldi	r25, 0x00	; 0
    2d68:	fc 01       	movw	r30, r24
    2d6a:	ed 57       	subi	r30, 0x7D	; 125
    2d6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d6e:	90 81       	ld	r25, Z
    2d70:	80 e0       	ldi	r24, 0x00	; 0
    2d72:	69 2f       	mov	r22, r25
    2d74:	0e 94 57 08 	call	0x10ae	; 0x10ae <DIO_u8ReadPinValue>
    2d78:	88 23       	and	r24, r24
    2d7a:	09 f4       	brne	.+2      	; 0x2d7e <KPD_vGetPressedKey+0x15c>
    2d7c:	80 cf       	rjmp	.-256    	; 0x2c7e <KPD_vGetPressedKey+0x5c>
				{
					_delay_ms(50);
				}
				*Copy_u8PressedKey = GLOBAL_u8AkpdInterface[LOCAL_u8RowCounter][LOCAL_u8ColCounter];
    2d7e:	8a 89       	ldd	r24, Y+18	; 0x12
    2d80:	48 2f       	mov	r20, r24
    2d82:	50 e0       	ldi	r21, 0x00	; 0
    2d84:	89 89       	ldd	r24, Y+17	; 0x11
    2d86:	28 2f       	mov	r18, r24
    2d88:	30 e0       	ldi	r19, 0x00	; 0
    2d8a:	ca 01       	movw	r24, r20
    2d8c:	88 0f       	add	r24, r24
    2d8e:	99 1f       	adc	r25, r25
    2d90:	88 0f       	add	r24, r24
    2d92:	99 1f       	adc	r25, r25
    2d94:	82 0f       	add	r24, r18
    2d96:	93 1f       	adc	r25, r19
    2d98:	fc 01       	movw	r30, r24
    2d9a:	e1 59       	subi	r30, 0x91	; 145
    2d9c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d9e:	80 81       	ld	r24, Z
    2da0:	eb 89       	ldd	r30, Y+19	; 0x13
    2da2:	fc 89       	ldd	r31, Y+20	; 0x14
    2da4:	80 83       	st	Z, r24
				LOCAL_u8Flag = 1;
    2da6:	81 e0       	ldi	r24, 0x01	; 1
    2da8:	8f 87       	std	Y+15, r24	; 0x0f
    2daa:	07 c0       	rjmp	.+14     	; 0x2dba <KPD_vGetPressedKey+0x198>
void KPD_vGetPressedKey(u8 *Copy_u8PressedKey){
	u8 LOCAL_u8RowCounter, LOCAL_u8ColCounter, LOCAL_u8PinValue, LOCAL_u8Flag=0;
	for(LOCAL_u8RowCounter=0;LOCAL_u8RowCounter<4;LOCAL_u8RowCounter++)
	{
		DIO_vSetPinValue(KPD_PORT, GLOBAL_u8ArowNumber[LOCAL_u8RowCounter], LOW);
		for(LOCAL_u8ColCounter=0;LOCAL_u8ColCounter<4;LOCAL_u8ColCounter++)
    2dac:	89 89       	ldd	r24, Y+17	; 0x11
    2dae:	8f 5f       	subi	r24, 0xFF	; 255
    2db0:	89 8b       	std	Y+17, r24	; 0x11
    2db2:	89 89       	ldd	r24, Y+17	; 0x11
    2db4:	84 30       	cpi	r24, 0x04	; 4
    2db6:	08 f4       	brcc	.+2      	; 0x2dba <KPD_vGetPressedKey+0x198>
    2db8:	51 cf       	rjmp	.-350    	; 0x2c5c <KPD_vGetPressedKey+0x3a>
				*Copy_u8PressedKey = GLOBAL_u8AkpdInterface[LOCAL_u8RowCounter][LOCAL_u8ColCounter];
				LOCAL_u8Flag = 1;
				break;
			}
		}
		DIO_vSetPinValue(KPD_PORT, GLOBAL_u8ArowNumber[LOCAL_u8RowCounter], HIGH);
    2dba:	8a 89       	ldd	r24, Y+18	; 0x12
    2dbc:	88 2f       	mov	r24, r24
    2dbe:	90 e0       	ldi	r25, 0x00	; 0
    2dc0:	fc 01       	movw	r30, r24
    2dc2:	e1 58       	subi	r30, 0x81	; 129
    2dc4:	ff 4f       	sbci	r31, 0xFF	; 255
    2dc6:	90 81       	ld	r25, Z
    2dc8:	80 e0       	ldi	r24, 0x00	; 0
    2dca:	69 2f       	mov	r22, r25
    2dcc:	41 e0       	ldi	r20, 0x01	; 1
    2dce:	0e 94 57 07 	call	0xeae	; 0xeae <DIO_vSetPinValue>
		if(LOCAL_u8Flag == 1)
    2dd2:	8f 85       	ldd	r24, Y+15	; 0x0f
    2dd4:	81 30       	cpi	r24, 0x01	; 1
    2dd6:	39 f0       	breq	.+14     	; 0x2de6 <KPD_vGetPressedKey+0x1c4>


//This function shall be responsible for getting the pressed key from keypad
void KPD_vGetPressedKey(u8 *Copy_u8PressedKey){
	u8 LOCAL_u8RowCounter, LOCAL_u8ColCounter, LOCAL_u8PinValue, LOCAL_u8Flag=0;
	for(LOCAL_u8RowCounter=0;LOCAL_u8RowCounter<4;LOCAL_u8RowCounter++)
    2dd8:	8a 89       	ldd	r24, Y+18	; 0x12
    2dda:	8f 5f       	subi	r24, 0xFF	; 255
    2ddc:	8a 8b       	std	Y+18, r24	; 0x12
    2dde:	8a 89       	ldd	r24, Y+18	; 0x12
    2de0:	84 30       	cpi	r24, 0x04	; 4
    2de2:	08 f4       	brcc	.+2      	; 0x2de6 <KPD_vGetPressedKey+0x1c4>
    2de4:	2d cf       	rjmp	.-422    	; 0x2c40 <KPD_vGetPressedKey+0x1e>
		if(LOCAL_u8Flag == 1)
		{
			break;
		}
	}
}
    2de6:	64 96       	adiw	r28, 0x14	; 20
    2de8:	0f b6       	in	r0, 0x3f	; 63
    2dea:	f8 94       	cli
    2dec:	de bf       	out	0x3e, r29	; 62
    2dee:	0f be       	out	0x3f, r0	; 63
    2df0:	cd bf       	out	0x3d, r28	; 61
    2df2:	cf 91       	pop	r28
    2df4:	df 91       	pop	r29
    2df6:	08 95       	ret

00002df8 <SET_Direction>:
 */

#include "DIO_Interface.h"

void SET_Direction(u8 Copy_PORT, u8 Copy_PIN, u8 Direction)//set a specific pin as input or output
{
    2df8:	df 93       	push	r29
    2dfa:	cf 93       	push	r28
    2dfc:	cd b7       	in	r28, 0x3d	; 61
    2dfe:	de b7       	in	r29, 0x3e	; 62
    2e00:	27 97       	sbiw	r28, 0x07	; 7
    2e02:	0f b6       	in	r0, 0x3f	; 63
    2e04:	f8 94       	cli
    2e06:	de bf       	out	0x3e, r29	; 62
    2e08:	0f be       	out	0x3f, r0	; 63
    2e0a:	cd bf       	out	0x3d, r28	; 61
    2e0c:	89 83       	std	Y+1, r24	; 0x01
    2e0e:	6a 83       	std	Y+2, r22	; 0x02
    2e10:	4b 83       	std	Y+3, r20	; 0x03
	if(Direction == OUTPUT)
    2e12:	8b 81       	ldd	r24, Y+3	; 0x03
    2e14:	81 30       	cpi	r24, 0x01	; 1
    2e16:	09 f0       	breq	.+2      	; 0x2e1a <SET_Direction+0x22>
    2e18:	70 c0       	rjmp	.+224    	; 0x2efa <SET_Direction+0x102>
	{
		switch(Copy_PORT)
    2e1a:	89 81       	ldd	r24, Y+1	; 0x01
    2e1c:	28 2f       	mov	r18, r24
    2e1e:	30 e0       	ldi	r19, 0x00	; 0
    2e20:	3f 83       	std	Y+7, r19	; 0x07
    2e22:	2e 83       	std	Y+6, r18	; 0x06
    2e24:	8e 81       	ldd	r24, Y+6	; 0x06
    2e26:	9f 81       	ldd	r25, Y+7	; 0x07
    2e28:	82 30       	cpi	r24, 0x02	; 2
    2e2a:	91 05       	cpc	r25, r1
    2e2c:	51 f1       	breq	.+84     	; 0x2e82 <SET_Direction+0x8a>
    2e2e:	2e 81       	ldd	r18, Y+6	; 0x06
    2e30:	3f 81       	ldd	r19, Y+7	; 0x07
    2e32:	23 30       	cpi	r18, 0x03	; 3
    2e34:	31 05       	cpc	r19, r1
    2e36:	34 f4       	brge	.+12     	; 0x2e44 <SET_Direction+0x4c>
    2e38:	8e 81       	ldd	r24, Y+6	; 0x06
    2e3a:	9f 81       	ldd	r25, Y+7	; 0x07
    2e3c:	81 30       	cpi	r24, 0x01	; 1
    2e3e:	91 05       	cpc	r25, r1
    2e40:	61 f0       	breq	.+24     	; 0x2e5a <SET_Direction+0x62>
    2e42:	d3 c0       	rjmp	.+422    	; 0x2fea <SET_Direction+0x1f2>
    2e44:	2e 81       	ldd	r18, Y+6	; 0x06
    2e46:	3f 81       	ldd	r19, Y+7	; 0x07
    2e48:	23 30       	cpi	r18, 0x03	; 3
    2e4a:	31 05       	cpc	r19, r1
    2e4c:	71 f1       	breq	.+92     	; 0x2eaa <SET_Direction+0xb2>
    2e4e:	8e 81       	ldd	r24, Y+6	; 0x06
    2e50:	9f 81       	ldd	r25, Y+7	; 0x07
    2e52:	84 30       	cpi	r24, 0x04	; 4
    2e54:	91 05       	cpc	r25, r1
    2e56:	e9 f1       	breq	.+122    	; 0x2ed2 <SET_Direction+0xda>
    2e58:	c8 c0       	rjmp	.+400    	; 0x2fea <SET_Direction+0x1f2>
		{
		case PORTA:
			SET_BIT(DDRA_REG, Copy_PIN);
    2e5a:	aa e3       	ldi	r26, 0x3A	; 58
    2e5c:	b0 e0       	ldi	r27, 0x00	; 0
    2e5e:	ea e3       	ldi	r30, 0x3A	; 58
    2e60:	f0 e0       	ldi	r31, 0x00	; 0
    2e62:	80 81       	ld	r24, Z
    2e64:	48 2f       	mov	r20, r24
    2e66:	8a 81       	ldd	r24, Y+2	; 0x02
    2e68:	28 2f       	mov	r18, r24
    2e6a:	30 e0       	ldi	r19, 0x00	; 0
    2e6c:	81 e0       	ldi	r24, 0x01	; 1
    2e6e:	90 e0       	ldi	r25, 0x00	; 0
    2e70:	02 2e       	mov	r0, r18
    2e72:	02 c0       	rjmp	.+4      	; 0x2e78 <SET_Direction+0x80>
    2e74:	88 0f       	add	r24, r24
    2e76:	99 1f       	adc	r25, r25
    2e78:	0a 94       	dec	r0
    2e7a:	e2 f7       	brpl	.-8      	; 0x2e74 <SET_Direction+0x7c>
    2e7c:	84 2b       	or	r24, r20
    2e7e:	8c 93       	st	X, r24
    2e80:	b4 c0       	rjmp	.+360    	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTB:
			SET_BIT(DDRB_REG, Copy_PIN);
    2e82:	a7 e3       	ldi	r26, 0x37	; 55
    2e84:	b0 e0       	ldi	r27, 0x00	; 0
    2e86:	e7 e3       	ldi	r30, 0x37	; 55
    2e88:	f0 e0       	ldi	r31, 0x00	; 0
    2e8a:	80 81       	ld	r24, Z
    2e8c:	48 2f       	mov	r20, r24
    2e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e90:	28 2f       	mov	r18, r24
    2e92:	30 e0       	ldi	r19, 0x00	; 0
    2e94:	81 e0       	ldi	r24, 0x01	; 1
    2e96:	90 e0       	ldi	r25, 0x00	; 0
    2e98:	02 2e       	mov	r0, r18
    2e9a:	02 c0       	rjmp	.+4      	; 0x2ea0 <SET_Direction+0xa8>
    2e9c:	88 0f       	add	r24, r24
    2e9e:	99 1f       	adc	r25, r25
    2ea0:	0a 94       	dec	r0
    2ea2:	e2 f7       	brpl	.-8      	; 0x2e9c <SET_Direction+0xa4>
    2ea4:	84 2b       	or	r24, r20
    2ea6:	8c 93       	st	X, r24
    2ea8:	a0 c0       	rjmp	.+320    	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTC:
			SET_BIT(DDRC_REG, Copy_PIN);
    2eaa:	a4 e3       	ldi	r26, 0x34	; 52
    2eac:	b0 e0       	ldi	r27, 0x00	; 0
    2eae:	e4 e3       	ldi	r30, 0x34	; 52
    2eb0:	f0 e0       	ldi	r31, 0x00	; 0
    2eb2:	80 81       	ld	r24, Z
    2eb4:	48 2f       	mov	r20, r24
    2eb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2eb8:	28 2f       	mov	r18, r24
    2eba:	30 e0       	ldi	r19, 0x00	; 0
    2ebc:	81 e0       	ldi	r24, 0x01	; 1
    2ebe:	90 e0       	ldi	r25, 0x00	; 0
    2ec0:	02 2e       	mov	r0, r18
    2ec2:	02 c0       	rjmp	.+4      	; 0x2ec8 <SET_Direction+0xd0>
    2ec4:	88 0f       	add	r24, r24
    2ec6:	99 1f       	adc	r25, r25
    2ec8:	0a 94       	dec	r0
    2eca:	e2 f7       	brpl	.-8      	; 0x2ec4 <SET_Direction+0xcc>
    2ecc:	84 2b       	or	r24, r20
    2ece:	8c 93       	st	X, r24
    2ed0:	8c c0       	rjmp	.+280    	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTD:
			SET_BIT(DDRD_REG, Copy_PIN);
    2ed2:	a1 e3       	ldi	r26, 0x31	; 49
    2ed4:	b0 e0       	ldi	r27, 0x00	; 0
    2ed6:	e1 e3       	ldi	r30, 0x31	; 49
    2ed8:	f0 e0       	ldi	r31, 0x00	; 0
    2eda:	80 81       	ld	r24, Z
    2edc:	48 2f       	mov	r20, r24
    2ede:	8a 81       	ldd	r24, Y+2	; 0x02
    2ee0:	28 2f       	mov	r18, r24
    2ee2:	30 e0       	ldi	r19, 0x00	; 0
    2ee4:	81 e0       	ldi	r24, 0x01	; 1
    2ee6:	90 e0       	ldi	r25, 0x00	; 0
    2ee8:	02 2e       	mov	r0, r18
    2eea:	02 c0       	rjmp	.+4      	; 0x2ef0 <SET_Direction+0xf8>
    2eec:	88 0f       	add	r24, r24
    2eee:	99 1f       	adc	r25, r25
    2ef0:	0a 94       	dec	r0
    2ef2:	e2 f7       	brpl	.-8      	; 0x2eec <SET_Direction+0xf4>
    2ef4:	84 2b       	or	r24, r20
    2ef6:	8c 93       	st	X, r24
    2ef8:	78 c0       	rjmp	.+240    	; 0x2fea <SET_Direction+0x1f2>
			break;
		}
	}
	else if(Direction == INPUT)
    2efa:	8b 81       	ldd	r24, Y+3	; 0x03
    2efc:	88 23       	and	r24, r24
    2efe:	09 f0       	breq	.+2      	; 0x2f02 <SET_Direction+0x10a>
    2f00:	74 c0       	rjmp	.+232    	; 0x2fea <SET_Direction+0x1f2>
	{
		switch(Copy_PORT)
    2f02:	89 81       	ldd	r24, Y+1	; 0x01
    2f04:	28 2f       	mov	r18, r24
    2f06:	30 e0       	ldi	r19, 0x00	; 0
    2f08:	3d 83       	std	Y+5, r19	; 0x05
    2f0a:	2c 83       	std	Y+4, r18	; 0x04
    2f0c:	8c 81       	ldd	r24, Y+4	; 0x04
    2f0e:	9d 81       	ldd	r25, Y+5	; 0x05
    2f10:	82 30       	cpi	r24, 0x02	; 2
    2f12:	91 05       	cpc	r25, r1
    2f14:	61 f1       	breq	.+88     	; 0x2f6e <SET_Direction+0x176>
    2f16:	2c 81       	ldd	r18, Y+4	; 0x04
    2f18:	3d 81       	ldd	r19, Y+5	; 0x05
    2f1a:	23 30       	cpi	r18, 0x03	; 3
    2f1c:	31 05       	cpc	r19, r1
    2f1e:	34 f4       	brge	.+12     	; 0x2f2c <SET_Direction+0x134>
    2f20:	8c 81       	ldd	r24, Y+4	; 0x04
    2f22:	9d 81       	ldd	r25, Y+5	; 0x05
    2f24:	81 30       	cpi	r24, 0x01	; 1
    2f26:	91 05       	cpc	r25, r1
    2f28:	69 f0       	breq	.+26     	; 0x2f44 <SET_Direction+0x14c>
    2f2a:	5f c0       	rjmp	.+190    	; 0x2fea <SET_Direction+0x1f2>
    2f2c:	2c 81       	ldd	r18, Y+4	; 0x04
    2f2e:	3d 81       	ldd	r19, Y+5	; 0x05
    2f30:	23 30       	cpi	r18, 0x03	; 3
    2f32:	31 05       	cpc	r19, r1
    2f34:	89 f1       	breq	.+98     	; 0x2f98 <SET_Direction+0x1a0>
    2f36:	8c 81       	ldd	r24, Y+4	; 0x04
    2f38:	9d 81       	ldd	r25, Y+5	; 0x05
    2f3a:	84 30       	cpi	r24, 0x04	; 4
    2f3c:	91 05       	cpc	r25, r1
    2f3e:	09 f4       	brne	.+2      	; 0x2f42 <SET_Direction+0x14a>
    2f40:	40 c0       	rjmp	.+128    	; 0x2fc2 <SET_Direction+0x1ca>
    2f42:	53 c0       	rjmp	.+166    	; 0x2fea <SET_Direction+0x1f2>
		{
		case PORTA:
			CLR_BIT(DDRA_REG, Copy_PIN);
    2f44:	aa e3       	ldi	r26, 0x3A	; 58
    2f46:	b0 e0       	ldi	r27, 0x00	; 0
    2f48:	ea e3       	ldi	r30, 0x3A	; 58
    2f4a:	f0 e0       	ldi	r31, 0x00	; 0
    2f4c:	80 81       	ld	r24, Z
    2f4e:	48 2f       	mov	r20, r24
    2f50:	8a 81       	ldd	r24, Y+2	; 0x02
    2f52:	28 2f       	mov	r18, r24
    2f54:	30 e0       	ldi	r19, 0x00	; 0
    2f56:	81 e0       	ldi	r24, 0x01	; 1
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	02 2e       	mov	r0, r18
    2f5c:	02 c0       	rjmp	.+4      	; 0x2f62 <SET_Direction+0x16a>
    2f5e:	88 0f       	add	r24, r24
    2f60:	99 1f       	adc	r25, r25
    2f62:	0a 94       	dec	r0
    2f64:	e2 f7       	brpl	.-8      	; 0x2f5e <SET_Direction+0x166>
    2f66:	80 95       	com	r24
    2f68:	84 23       	and	r24, r20
    2f6a:	8c 93       	st	X, r24
    2f6c:	3e c0       	rjmp	.+124    	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTB:
			CLR_BIT(DDRB_REG, Copy_PIN);
    2f6e:	a7 e3       	ldi	r26, 0x37	; 55
    2f70:	b0 e0       	ldi	r27, 0x00	; 0
    2f72:	e7 e3       	ldi	r30, 0x37	; 55
    2f74:	f0 e0       	ldi	r31, 0x00	; 0
    2f76:	80 81       	ld	r24, Z
    2f78:	48 2f       	mov	r20, r24
    2f7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f7c:	28 2f       	mov	r18, r24
    2f7e:	30 e0       	ldi	r19, 0x00	; 0
    2f80:	81 e0       	ldi	r24, 0x01	; 1
    2f82:	90 e0       	ldi	r25, 0x00	; 0
    2f84:	02 2e       	mov	r0, r18
    2f86:	02 c0       	rjmp	.+4      	; 0x2f8c <SET_Direction+0x194>
    2f88:	88 0f       	add	r24, r24
    2f8a:	99 1f       	adc	r25, r25
    2f8c:	0a 94       	dec	r0
    2f8e:	e2 f7       	brpl	.-8      	; 0x2f88 <SET_Direction+0x190>
    2f90:	80 95       	com	r24
    2f92:	84 23       	and	r24, r20
    2f94:	8c 93       	st	X, r24
    2f96:	29 c0       	rjmp	.+82     	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTC:
			CLR_BIT(DDRC_REG, Copy_PIN);
    2f98:	a4 e3       	ldi	r26, 0x34	; 52
    2f9a:	b0 e0       	ldi	r27, 0x00	; 0
    2f9c:	e4 e3       	ldi	r30, 0x34	; 52
    2f9e:	f0 e0       	ldi	r31, 0x00	; 0
    2fa0:	80 81       	ld	r24, Z
    2fa2:	48 2f       	mov	r20, r24
    2fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa6:	28 2f       	mov	r18, r24
    2fa8:	30 e0       	ldi	r19, 0x00	; 0
    2faa:	81 e0       	ldi	r24, 0x01	; 1
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	02 2e       	mov	r0, r18
    2fb0:	02 c0       	rjmp	.+4      	; 0x2fb6 <SET_Direction+0x1be>
    2fb2:	88 0f       	add	r24, r24
    2fb4:	99 1f       	adc	r25, r25
    2fb6:	0a 94       	dec	r0
    2fb8:	e2 f7       	brpl	.-8      	; 0x2fb2 <SET_Direction+0x1ba>
    2fba:	80 95       	com	r24
    2fbc:	84 23       	and	r24, r20
    2fbe:	8c 93       	st	X, r24
    2fc0:	14 c0       	rjmp	.+40     	; 0x2fea <SET_Direction+0x1f2>
			break;
		case PORTD:
			CLR_BIT(DDRD_REG, Copy_PIN);
    2fc2:	a1 e3       	ldi	r26, 0x31	; 49
    2fc4:	b0 e0       	ldi	r27, 0x00	; 0
    2fc6:	e1 e3       	ldi	r30, 0x31	; 49
    2fc8:	f0 e0       	ldi	r31, 0x00	; 0
    2fca:	80 81       	ld	r24, Z
    2fcc:	48 2f       	mov	r20, r24
    2fce:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd0:	28 2f       	mov	r18, r24
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	81 e0       	ldi	r24, 0x01	; 1
    2fd6:	90 e0       	ldi	r25, 0x00	; 0
    2fd8:	02 2e       	mov	r0, r18
    2fda:	02 c0       	rjmp	.+4      	; 0x2fe0 <SET_Direction+0x1e8>
    2fdc:	88 0f       	add	r24, r24
    2fde:	99 1f       	adc	r25, r25
    2fe0:	0a 94       	dec	r0
    2fe2:	e2 f7       	brpl	.-8      	; 0x2fdc <SET_Direction+0x1e4>
    2fe4:	80 95       	com	r24
    2fe6:	84 23       	and	r24, r20
    2fe8:	8c 93       	st	X, r24
			break;
		}
	}
}
    2fea:	27 96       	adiw	r28, 0x07	; 7
    2fec:	0f b6       	in	r0, 0x3f	; 63
    2fee:	f8 94       	cli
    2ff0:	de bf       	out	0x3e, r29	; 62
    2ff2:	0f be       	out	0x3f, r0	; 63
    2ff4:	cd bf       	out	0x3d, r28	; 61
    2ff6:	cf 91       	pop	r28
    2ff8:	df 91       	pop	r29
    2ffa:	08 95       	ret

00002ffc <SET_State>:

void SET_State(u8 Copy_PORT, u8 Copy_PIN, u8 State)//set a specific output pin as high or low
{
    2ffc:	df 93       	push	r29
    2ffe:	cf 93       	push	r28
    3000:	cd b7       	in	r28, 0x3d	; 61
    3002:	de b7       	in	r29, 0x3e	; 62
    3004:	27 97       	sbiw	r28, 0x07	; 7
    3006:	0f b6       	in	r0, 0x3f	; 63
    3008:	f8 94       	cli
    300a:	de bf       	out	0x3e, r29	; 62
    300c:	0f be       	out	0x3f, r0	; 63
    300e:	cd bf       	out	0x3d, r28	; 61
    3010:	89 83       	std	Y+1, r24	; 0x01
    3012:	6a 83       	std	Y+2, r22	; 0x02
    3014:	4b 83       	std	Y+3, r20	; 0x03
	if(State == HIGH)
    3016:	8b 81       	ldd	r24, Y+3	; 0x03
    3018:	81 30       	cpi	r24, 0x01	; 1
    301a:	09 f0       	breq	.+2      	; 0x301e <SET_State+0x22>
    301c:	70 c0       	rjmp	.+224    	; 0x30fe <SET_State+0x102>
	{
		switch(Copy_PORT)
    301e:	89 81       	ldd	r24, Y+1	; 0x01
    3020:	28 2f       	mov	r18, r24
    3022:	30 e0       	ldi	r19, 0x00	; 0
    3024:	3f 83       	std	Y+7, r19	; 0x07
    3026:	2e 83       	std	Y+6, r18	; 0x06
    3028:	8e 81       	ldd	r24, Y+6	; 0x06
    302a:	9f 81       	ldd	r25, Y+7	; 0x07
    302c:	82 30       	cpi	r24, 0x02	; 2
    302e:	91 05       	cpc	r25, r1
    3030:	51 f1       	breq	.+84     	; 0x3086 <SET_State+0x8a>
    3032:	2e 81       	ldd	r18, Y+6	; 0x06
    3034:	3f 81       	ldd	r19, Y+7	; 0x07
    3036:	23 30       	cpi	r18, 0x03	; 3
    3038:	31 05       	cpc	r19, r1
    303a:	34 f4       	brge	.+12     	; 0x3048 <SET_State+0x4c>
    303c:	8e 81       	ldd	r24, Y+6	; 0x06
    303e:	9f 81       	ldd	r25, Y+7	; 0x07
    3040:	81 30       	cpi	r24, 0x01	; 1
    3042:	91 05       	cpc	r25, r1
    3044:	61 f0       	breq	.+24     	; 0x305e <SET_State+0x62>
    3046:	d3 c0       	rjmp	.+422    	; 0x31ee <SET_State+0x1f2>
    3048:	2e 81       	ldd	r18, Y+6	; 0x06
    304a:	3f 81       	ldd	r19, Y+7	; 0x07
    304c:	23 30       	cpi	r18, 0x03	; 3
    304e:	31 05       	cpc	r19, r1
    3050:	71 f1       	breq	.+92     	; 0x30ae <SET_State+0xb2>
    3052:	8e 81       	ldd	r24, Y+6	; 0x06
    3054:	9f 81       	ldd	r25, Y+7	; 0x07
    3056:	84 30       	cpi	r24, 0x04	; 4
    3058:	91 05       	cpc	r25, r1
    305a:	e9 f1       	breq	.+122    	; 0x30d6 <SET_State+0xda>
    305c:	c8 c0       	rjmp	.+400    	; 0x31ee <SET_State+0x1f2>
		{
		case PORTA:
			SET_BIT(PORTA_REG, Copy_PIN);
    305e:	ab e3       	ldi	r26, 0x3B	; 59
    3060:	b0 e0       	ldi	r27, 0x00	; 0
    3062:	eb e3       	ldi	r30, 0x3B	; 59
    3064:	f0 e0       	ldi	r31, 0x00	; 0
    3066:	80 81       	ld	r24, Z
    3068:	48 2f       	mov	r20, r24
    306a:	8a 81       	ldd	r24, Y+2	; 0x02
    306c:	28 2f       	mov	r18, r24
    306e:	30 e0       	ldi	r19, 0x00	; 0
    3070:	81 e0       	ldi	r24, 0x01	; 1
    3072:	90 e0       	ldi	r25, 0x00	; 0
    3074:	02 2e       	mov	r0, r18
    3076:	02 c0       	rjmp	.+4      	; 0x307c <SET_State+0x80>
    3078:	88 0f       	add	r24, r24
    307a:	99 1f       	adc	r25, r25
    307c:	0a 94       	dec	r0
    307e:	e2 f7       	brpl	.-8      	; 0x3078 <SET_State+0x7c>
    3080:	84 2b       	or	r24, r20
    3082:	8c 93       	st	X, r24
    3084:	b4 c0       	rjmp	.+360    	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTB:
			SET_BIT(PORTB_REG, Copy_PIN);
    3086:	a8 e3       	ldi	r26, 0x38	; 56
    3088:	b0 e0       	ldi	r27, 0x00	; 0
    308a:	e8 e3       	ldi	r30, 0x38	; 56
    308c:	f0 e0       	ldi	r31, 0x00	; 0
    308e:	80 81       	ld	r24, Z
    3090:	48 2f       	mov	r20, r24
    3092:	8a 81       	ldd	r24, Y+2	; 0x02
    3094:	28 2f       	mov	r18, r24
    3096:	30 e0       	ldi	r19, 0x00	; 0
    3098:	81 e0       	ldi	r24, 0x01	; 1
    309a:	90 e0       	ldi	r25, 0x00	; 0
    309c:	02 2e       	mov	r0, r18
    309e:	02 c0       	rjmp	.+4      	; 0x30a4 <SET_State+0xa8>
    30a0:	88 0f       	add	r24, r24
    30a2:	99 1f       	adc	r25, r25
    30a4:	0a 94       	dec	r0
    30a6:	e2 f7       	brpl	.-8      	; 0x30a0 <SET_State+0xa4>
    30a8:	84 2b       	or	r24, r20
    30aa:	8c 93       	st	X, r24
    30ac:	a0 c0       	rjmp	.+320    	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTC:
			SET_BIT(PORTC_REG, Copy_PIN);
    30ae:	a5 e3       	ldi	r26, 0x35	; 53
    30b0:	b0 e0       	ldi	r27, 0x00	; 0
    30b2:	e5 e3       	ldi	r30, 0x35	; 53
    30b4:	f0 e0       	ldi	r31, 0x00	; 0
    30b6:	80 81       	ld	r24, Z
    30b8:	48 2f       	mov	r20, r24
    30ba:	8a 81       	ldd	r24, Y+2	; 0x02
    30bc:	28 2f       	mov	r18, r24
    30be:	30 e0       	ldi	r19, 0x00	; 0
    30c0:	81 e0       	ldi	r24, 0x01	; 1
    30c2:	90 e0       	ldi	r25, 0x00	; 0
    30c4:	02 2e       	mov	r0, r18
    30c6:	02 c0       	rjmp	.+4      	; 0x30cc <SET_State+0xd0>
    30c8:	88 0f       	add	r24, r24
    30ca:	99 1f       	adc	r25, r25
    30cc:	0a 94       	dec	r0
    30ce:	e2 f7       	brpl	.-8      	; 0x30c8 <SET_State+0xcc>
    30d0:	84 2b       	or	r24, r20
    30d2:	8c 93       	st	X, r24
    30d4:	8c c0       	rjmp	.+280    	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTD:
			SET_BIT(PORTD_REG, Copy_PIN);
    30d6:	a2 e3       	ldi	r26, 0x32	; 50
    30d8:	b0 e0       	ldi	r27, 0x00	; 0
    30da:	e2 e3       	ldi	r30, 0x32	; 50
    30dc:	f0 e0       	ldi	r31, 0x00	; 0
    30de:	80 81       	ld	r24, Z
    30e0:	48 2f       	mov	r20, r24
    30e2:	8a 81       	ldd	r24, Y+2	; 0x02
    30e4:	28 2f       	mov	r18, r24
    30e6:	30 e0       	ldi	r19, 0x00	; 0
    30e8:	81 e0       	ldi	r24, 0x01	; 1
    30ea:	90 e0       	ldi	r25, 0x00	; 0
    30ec:	02 2e       	mov	r0, r18
    30ee:	02 c0       	rjmp	.+4      	; 0x30f4 <SET_State+0xf8>
    30f0:	88 0f       	add	r24, r24
    30f2:	99 1f       	adc	r25, r25
    30f4:	0a 94       	dec	r0
    30f6:	e2 f7       	brpl	.-8      	; 0x30f0 <SET_State+0xf4>
    30f8:	84 2b       	or	r24, r20
    30fa:	8c 93       	st	X, r24
    30fc:	78 c0       	rjmp	.+240    	; 0x31ee <SET_State+0x1f2>
			break;
		}
	}
	else if(State == LOW)
    30fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3100:	88 23       	and	r24, r24
    3102:	09 f0       	breq	.+2      	; 0x3106 <SET_State+0x10a>
    3104:	74 c0       	rjmp	.+232    	; 0x31ee <SET_State+0x1f2>
	{
		switch(Copy_PORT)
    3106:	89 81       	ldd	r24, Y+1	; 0x01
    3108:	28 2f       	mov	r18, r24
    310a:	30 e0       	ldi	r19, 0x00	; 0
    310c:	3d 83       	std	Y+5, r19	; 0x05
    310e:	2c 83       	std	Y+4, r18	; 0x04
    3110:	8c 81       	ldd	r24, Y+4	; 0x04
    3112:	9d 81       	ldd	r25, Y+5	; 0x05
    3114:	82 30       	cpi	r24, 0x02	; 2
    3116:	91 05       	cpc	r25, r1
    3118:	61 f1       	breq	.+88     	; 0x3172 <SET_State+0x176>
    311a:	2c 81       	ldd	r18, Y+4	; 0x04
    311c:	3d 81       	ldd	r19, Y+5	; 0x05
    311e:	23 30       	cpi	r18, 0x03	; 3
    3120:	31 05       	cpc	r19, r1
    3122:	34 f4       	brge	.+12     	; 0x3130 <SET_State+0x134>
    3124:	8c 81       	ldd	r24, Y+4	; 0x04
    3126:	9d 81       	ldd	r25, Y+5	; 0x05
    3128:	81 30       	cpi	r24, 0x01	; 1
    312a:	91 05       	cpc	r25, r1
    312c:	69 f0       	breq	.+26     	; 0x3148 <SET_State+0x14c>
    312e:	5f c0       	rjmp	.+190    	; 0x31ee <SET_State+0x1f2>
    3130:	2c 81       	ldd	r18, Y+4	; 0x04
    3132:	3d 81       	ldd	r19, Y+5	; 0x05
    3134:	23 30       	cpi	r18, 0x03	; 3
    3136:	31 05       	cpc	r19, r1
    3138:	89 f1       	breq	.+98     	; 0x319c <SET_State+0x1a0>
    313a:	8c 81       	ldd	r24, Y+4	; 0x04
    313c:	9d 81       	ldd	r25, Y+5	; 0x05
    313e:	84 30       	cpi	r24, 0x04	; 4
    3140:	91 05       	cpc	r25, r1
    3142:	09 f4       	brne	.+2      	; 0x3146 <SET_State+0x14a>
    3144:	40 c0       	rjmp	.+128    	; 0x31c6 <SET_State+0x1ca>
    3146:	53 c0       	rjmp	.+166    	; 0x31ee <SET_State+0x1f2>
		{
		case PORTA:
			CLR_BIT(PORTA_REG, Copy_PIN);
    3148:	ab e3       	ldi	r26, 0x3B	; 59
    314a:	b0 e0       	ldi	r27, 0x00	; 0
    314c:	eb e3       	ldi	r30, 0x3B	; 59
    314e:	f0 e0       	ldi	r31, 0x00	; 0
    3150:	80 81       	ld	r24, Z
    3152:	48 2f       	mov	r20, r24
    3154:	8a 81       	ldd	r24, Y+2	; 0x02
    3156:	28 2f       	mov	r18, r24
    3158:	30 e0       	ldi	r19, 0x00	; 0
    315a:	81 e0       	ldi	r24, 0x01	; 1
    315c:	90 e0       	ldi	r25, 0x00	; 0
    315e:	02 2e       	mov	r0, r18
    3160:	02 c0       	rjmp	.+4      	; 0x3166 <SET_State+0x16a>
    3162:	88 0f       	add	r24, r24
    3164:	99 1f       	adc	r25, r25
    3166:	0a 94       	dec	r0
    3168:	e2 f7       	brpl	.-8      	; 0x3162 <SET_State+0x166>
    316a:	80 95       	com	r24
    316c:	84 23       	and	r24, r20
    316e:	8c 93       	st	X, r24
    3170:	3e c0       	rjmp	.+124    	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTB:
			CLR_BIT(PORTB_REG, Copy_PIN);
    3172:	a8 e3       	ldi	r26, 0x38	; 56
    3174:	b0 e0       	ldi	r27, 0x00	; 0
    3176:	e8 e3       	ldi	r30, 0x38	; 56
    3178:	f0 e0       	ldi	r31, 0x00	; 0
    317a:	80 81       	ld	r24, Z
    317c:	48 2f       	mov	r20, r24
    317e:	8a 81       	ldd	r24, Y+2	; 0x02
    3180:	28 2f       	mov	r18, r24
    3182:	30 e0       	ldi	r19, 0x00	; 0
    3184:	81 e0       	ldi	r24, 0x01	; 1
    3186:	90 e0       	ldi	r25, 0x00	; 0
    3188:	02 2e       	mov	r0, r18
    318a:	02 c0       	rjmp	.+4      	; 0x3190 <SET_State+0x194>
    318c:	88 0f       	add	r24, r24
    318e:	99 1f       	adc	r25, r25
    3190:	0a 94       	dec	r0
    3192:	e2 f7       	brpl	.-8      	; 0x318c <SET_State+0x190>
    3194:	80 95       	com	r24
    3196:	84 23       	and	r24, r20
    3198:	8c 93       	st	X, r24
    319a:	29 c0       	rjmp	.+82     	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTC:
			CLR_BIT(PORTC_REG, Copy_PIN);
    319c:	a5 e3       	ldi	r26, 0x35	; 53
    319e:	b0 e0       	ldi	r27, 0x00	; 0
    31a0:	e5 e3       	ldi	r30, 0x35	; 53
    31a2:	f0 e0       	ldi	r31, 0x00	; 0
    31a4:	80 81       	ld	r24, Z
    31a6:	48 2f       	mov	r20, r24
    31a8:	8a 81       	ldd	r24, Y+2	; 0x02
    31aa:	28 2f       	mov	r18, r24
    31ac:	30 e0       	ldi	r19, 0x00	; 0
    31ae:	81 e0       	ldi	r24, 0x01	; 1
    31b0:	90 e0       	ldi	r25, 0x00	; 0
    31b2:	02 2e       	mov	r0, r18
    31b4:	02 c0       	rjmp	.+4      	; 0x31ba <SET_State+0x1be>
    31b6:	88 0f       	add	r24, r24
    31b8:	99 1f       	adc	r25, r25
    31ba:	0a 94       	dec	r0
    31bc:	e2 f7       	brpl	.-8      	; 0x31b6 <SET_State+0x1ba>
    31be:	80 95       	com	r24
    31c0:	84 23       	and	r24, r20
    31c2:	8c 93       	st	X, r24
    31c4:	14 c0       	rjmp	.+40     	; 0x31ee <SET_State+0x1f2>
			break;
		case PORTD:
			CLR_BIT(PORTD_REG, Copy_PIN);
    31c6:	a2 e3       	ldi	r26, 0x32	; 50
    31c8:	b0 e0       	ldi	r27, 0x00	; 0
    31ca:	e2 e3       	ldi	r30, 0x32	; 50
    31cc:	f0 e0       	ldi	r31, 0x00	; 0
    31ce:	80 81       	ld	r24, Z
    31d0:	48 2f       	mov	r20, r24
    31d2:	8a 81       	ldd	r24, Y+2	; 0x02
    31d4:	28 2f       	mov	r18, r24
    31d6:	30 e0       	ldi	r19, 0x00	; 0
    31d8:	81 e0       	ldi	r24, 0x01	; 1
    31da:	90 e0       	ldi	r25, 0x00	; 0
    31dc:	02 2e       	mov	r0, r18
    31de:	02 c0       	rjmp	.+4      	; 0x31e4 <SET_State+0x1e8>
    31e0:	88 0f       	add	r24, r24
    31e2:	99 1f       	adc	r25, r25
    31e4:	0a 94       	dec	r0
    31e6:	e2 f7       	brpl	.-8      	; 0x31e0 <SET_State+0x1e4>
    31e8:	80 95       	com	r24
    31ea:	84 23       	and	r24, r20
    31ec:	8c 93       	st	X, r24
			break;
		}
	}
}
    31ee:	27 96       	adiw	r28, 0x07	; 7
    31f0:	0f b6       	in	r0, 0x3f	; 63
    31f2:	f8 94       	cli
    31f4:	de bf       	out	0x3e, r29	; 62
    31f6:	0f be       	out	0x3f, r0	; 63
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	cf 91       	pop	r28
    31fc:	df 91       	pop	r29
    31fe:	08 95       	ret

00003200 <GET_State>:

u8 GET_State(u8 Copy_PORT, u8 Copy_PIN)//read data from input pin
{
    3200:	df 93       	push	r29
    3202:	cf 93       	push	r28
    3204:	00 d0       	rcall	.+0      	; 0x3206 <GET_State+0x6>
    3206:	00 d0       	rcall	.+0      	; 0x3208 <GET_State+0x8>
    3208:	00 d0       	rcall	.+0      	; 0x320a <GET_State+0xa>
    320a:	cd b7       	in	r28, 0x3d	; 61
    320c:	de b7       	in	r29, 0x3e	; 62
    320e:	89 83       	std	Y+1, r24	; 0x01
    3210:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_PORT)
    3212:	89 81       	ldd	r24, Y+1	; 0x01
    3214:	28 2f       	mov	r18, r24
    3216:	30 e0       	ldi	r19, 0x00	; 0
    3218:	3d 83       	std	Y+5, r19	; 0x05
    321a:	2c 83       	std	Y+4, r18	; 0x04
    321c:	4c 81       	ldd	r20, Y+4	; 0x04
    321e:	5d 81       	ldd	r21, Y+5	; 0x05
    3220:	42 30       	cpi	r20, 0x02	; 2
    3222:	51 05       	cpc	r21, r1
    3224:	49 f1       	breq	.+82     	; 0x3278 <GET_State+0x78>
    3226:	8c 81       	ldd	r24, Y+4	; 0x04
    3228:	9d 81       	ldd	r25, Y+5	; 0x05
    322a:	83 30       	cpi	r24, 0x03	; 3
    322c:	91 05       	cpc	r25, r1
    322e:	34 f4       	brge	.+12     	; 0x323c <GET_State+0x3c>
    3230:	2c 81       	ldd	r18, Y+4	; 0x04
    3232:	3d 81       	ldd	r19, Y+5	; 0x05
    3234:	21 30       	cpi	r18, 0x01	; 1
    3236:	31 05       	cpc	r19, r1
    3238:	61 f0       	breq	.+24     	; 0x3252 <GET_State+0x52>
    323a:	57 c0       	rjmp	.+174    	; 0x32ea <GET_State+0xea>
    323c:	4c 81       	ldd	r20, Y+4	; 0x04
    323e:	5d 81       	ldd	r21, Y+5	; 0x05
    3240:	43 30       	cpi	r20, 0x03	; 3
    3242:	51 05       	cpc	r21, r1
    3244:	61 f1       	breq	.+88     	; 0x329e <GET_State+0x9e>
    3246:	8c 81       	ldd	r24, Y+4	; 0x04
    3248:	9d 81       	ldd	r25, Y+5	; 0x05
    324a:	84 30       	cpi	r24, 0x04	; 4
    324c:	91 05       	cpc	r25, r1
    324e:	d1 f1       	breq	.+116    	; 0x32c4 <GET_State+0xc4>
    3250:	4c c0       	rjmp	.+152    	; 0x32ea <GET_State+0xea>
	{
	case PORTA:
		return GET_BIT(PINA_REG, Copy_PIN);
    3252:	e9 e3       	ldi	r30, 0x39	; 57
    3254:	f0 e0       	ldi	r31, 0x00	; 0
    3256:	80 81       	ld	r24, Z
    3258:	28 2f       	mov	r18, r24
    325a:	30 e0       	ldi	r19, 0x00	; 0
    325c:	8a 81       	ldd	r24, Y+2	; 0x02
    325e:	88 2f       	mov	r24, r24
    3260:	90 e0       	ldi	r25, 0x00	; 0
    3262:	a9 01       	movw	r20, r18
    3264:	02 c0       	rjmp	.+4      	; 0x326a <GET_State+0x6a>
    3266:	55 95       	asr	r21
    3268:	47 95       	ror	r20
    326a:	8a 95       	dec	r24
    326c:	e2 f7       	brpl	.-8      	; 0x3266 <GET_State+0x66>
    326e:	ca 01       	movw	r24, r20
    3270:	58 2f       	mov	r21, r24
    3272:	51 70       	andi	r21, 0x01	; 1
    3274:	5b 83       	std	Y+3, r21	; 0x03
    3276:	3a c0       	rjmp	.+116    	; 0x32ec <GET_State+0xec>
		break;
	case PORTB:
		return GET_BIT(PINB_REG, Copy_PIN);
    3278:	e6 e3       	ldi	r30, 0x36	; 54
    327a:	f0 e0       	ldi	r31, 0x00	; 0
    327c:	80 81       	ld	r24, Z
    327e:	28 2f       	mov	r18, r24
    3280:	30 e0       	ldi	r19, 0x00	; 0
    3282:	8a 81       	ldd	r24, Y+2	; 0x02
    3284:	88 2f       	mov	r24, r24
    3286:	90 e0       	ldi	r25, 0x00	; 0
    3288:	a9 01       	movw	r20, r18
    328a:	02 c0       	rjmp	.+4      	; 0x3290 <GET_State+0x90>
    328c:	55 95       	asr	r21
    328e:	47 95       	ror	r20
    3290:	8a 95       	dec	r24
    3292:	e2 f7       	brpl	.-8      	; 0x328c <GET_State+0x8c>
    3294:	ca 01       	movw	r24, r20
    3296:	58 2f       	mov	r21, r24
    3298:	51 70       	andi	r21, 0x01	; 1
    329a:	5b 83       	std	Y+3, r21	; 0x03
    329c:	27 c0       	rjmp	.+78     	; 0x32ec <GET_State+0xec>
		break;
	case PORTC:
		return GET_BIT(PINC_REG, Copy_PIN);
    329e:	e3 e3       	ldi	r30, 0x33	; 51
    32a0:	f0 e0       	ldi	r31, 0x00	; 0
    32a2:	80 81       	ld	r24, Z
    32a4:	28 2f       	mov	r18, r24
    32a6:	30 e0       	ldi	r19, 0x00	; 0
    32a8:	8a 81       	ldd	r24, Y+2	; 0x02
    32aa:	88 2f       	mov	r24, r24
    32ac:	90 e0       	ldi	r25, 0x00	; 0
    32ae:	a9 01       	movw	r20, r18
    32b0:	02 c0       	rjmp	.+4      	; 0x32b6 <GET_State+0xb6>
    32b2:	55 95       	asr	r21
    32b4:	47 95       	ror	r20
    32b6:	8a 95       	dec	r24
    32b8:	e2 f7       	brpl	.-8      	; 0x32b2 <GET_State+0xb2>
    32ba:	ca 01       	movw	r24, r20
    32bc:	58 2f       	mov	r21, r24
    32be:	51 70       	andi	r21, 0x01	; 1
    32c0:	5b 83       	std	Y+3, r21	; 0x03
    32c2:	14 c0       	rjmp	.+40     	; 0x32ec <GET_State+0xec>
		break;
	case PORTD:
		return GET_BIT(PIND_REG, Copy_PIN);
    32c4:	e0 e3       	ldi	r30, 0x30	; 48
    32c6:	f0 e0       	ldi	r31, 0x00	; 0
    32c8:	80 81       	ld	r24, Z
    32ca:	28 2f       	mov	r18, r24
    32cc:	30 e0       	ldi	r19, 0x00	; 0
    32ce:	8a 81       	ldd	r24, Y+2	; 0x02
    32d0:	88 2f       	mov	r24, r24
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	a9 01       	movw	r20, r18
    32d6:	02 c0       	rjmp	.+4      	; 0x32dc <GET_State+0xdc>
    32d8:	55 95       	asr	r21
    32da:	47 95       	ror	r20
    32dc:	8a 95       	dec	r24
    32de:	e2 f7       	brpl	.-8      	; 0x32d8 <GET_State+0xd8>
    32e0:	ca 01       	movw	r24, r20
    32e2:	58 2f       	mov	r21, r24
    32e4:	51 70       	andi	r21, 0x01	; 1
    32e6:	5b 83       	std	Y+3, r21	; 0x03
    32e8:	01 c0       	rjmp	.+2      	; 0x32ec <GET_State+0xec>
    32ea:	02 c0       	rjmp	.+4      	; 0x32f0 <GET_State+0xf0>
		break;
	}
}
    32ec:	8b 81       	ldd	r24, Y+3	; 0x03
    32ee:	8e 83       	std	Y+6, r24	; 0x06
    32f0:	8e 81       	ldd	r24, Y+6	; 0x06
    32f2:	26 96       	adiw	r28, 0x06	; 6
    32f4:	0f b6       	in	r0, 0x3f	; 63
    32f6:	f8 94       	cli
    32f8:	de bf       	out	0x3e, r29	; 62
    32fa:	0f be       	out	0x3f, r0	; 63
    32fc:	cd bf       	out	0x3d, r28	; 61
    32fe:	cf 91       	pop	r28
    3300:	df 91       	pop	r29
    3302:	08 95       	ret

00003304 <SET_Direction_4LSB>:

void SET_Direction_4LSB(u8 Copy_PORT, u8 Direction)//set 4 LSB as input or output
{
    3304:	df 93       	push	r29
    3306:	cf 93       	push	r28
    3308:	00 d0       	rcall	.+0      	; 0x330a <SET_Direction_4LSB+0x6>
    330a:	00 d0       	rcall	.+0      	; 0x330c <SET_Direction_4LSB+0x8>
    330c:	00 d0       	rcall	.+0      	; 0x330e <SET_Direction_4LSB+0xa>
    330e:	cd b7       	in	r28, 0x3d	; 61
    3310:	de b7       	in	r29, 0x3e	; 62
    3312:	89 83       	std	Y+1, r24	; 0x01
    3314:	6a 83       	std	Y+2, r22	; 0x02
	if(Direction == OUTPUT)
    3316:	8a 81       	ldd	r24, Y+2	; 0x02
    3318:	81 30       	cpi	r24, 0x01	; 1
    331a:	09 f0       	breq	.+2      	; 0x331e <SET_Direction_4LSB+0x1a>
    331c:	3f c0       	rjmp	.+126    	; 0x339c <SET_Direction_4LSB+0x98>
	{
		switch(Copy_PORT)
    331e:	89 81       	ldd	r24, Y+1	; 0x01
    3320:	28 2f       	mov	r18, r24
    3322:	30 e0       	ldi	r19, 0x00	; 0
    3324:	3e 83       	std	Y+6, r19	; 0x06
    3326:	2d 83       	std	Y+5, r18	; 0x05
    3328:	8d 81       	ldd	r24, Y+5	; 0x05
    332a:	9e 81       	ldd	r25, Y+6	; 0x06
    332c:	82 30       	cpi	r24, 0x02	; 2
    332e:	91 05       	cpc	r25, r1
    3330:	f1 f0       	breq	.+60     	; 0x336e <SET_Direction_4LSB+0x6a>
    3332:	2d 81       	ldd	r18, Y+5	; 0x05
    3334:	3e 81       	ldd	r19, Y+6	; 0x06
    3336:	23 30       	cpi	r18, 0x03	; 3
    3338:	31 05       	cpc	r19, r1
    333a:	34 f4       	brge	.+12     	; 0x3348 <SET_Direction_4LSB+0x44>
    333c:	8d 81       	ldd	r24, Y+5	; 0x05
    333e:	9e 81       	ldd	r25, Y+6	; 0x06
    3340:	81 30       	cpi	r24, 0x01	; 1
    3342:	91 05       	cpc	r25, r1
    3344:	61 f0       	breq	.+24     	; 0x335e <SET_Direction_4LSB+0x5a>
    3346:	2a c0       	rjmp	.+84     	; 0x339c <SET_Direction_4LSB+0x98>
    3348:	2d 81       	ldd	r18, Y+5	; 0x05
    334a:	3e 81       	ldd	r19, Y+6	; 0x06
    334c:	23 30       	cpi	r18, 0x03	; 3
    334e:	31 05       	cpc	r19, r1
    3350:	b1 f0       	breq	.+44     	; 0x337e <SET_Direction_4LSB+0x7a>
    3352:	8d 81       	ldd	r24, Y+5	; 0x05
    3354:	9e 81       	ldd	r25, Y+6	; 0x06
    3356:	84 30       	cpi	r24, 0x04	; 4
    3358:	91 05       	cpc	r25, r1
    335a:	c9 f0       	breq	.+50     	; 0x338e <SET_Direction_4LSB+0x8a>
    335c:	1f c0       	rjmp	.+62     	; 0x339c <SET_Direction_4LSB+0x98>
		{
		case PORTA:
			DDRA_REG |= 0x0F;
    335e:	aa e3       	ldi	r26, 0x3A	; 58
    3360:	b0 e0       	ldi	r27, 0x00	; 0
    3362:	ea e3       	ldi	r30, 0x3A	; 58
    3364:	f0 e0       	ldi	r31, 0x00	; 0
    3366:	80 81       	ld	r24, Z
    3368:	8f 60       	ori	r24, 0x0F	; 15
    336a:	8c 93       	st	X, r24
    336c:	17 c0       	rjmp	.+46     	; 0x339c <SET_Direction_4LSB+0x98>
			break;
		case PORTB:
			DDRB_REG |= 0x0F;
    336e:	a7 e3       	ldi	r26, 0x37	; 55
    3370:	b0 e0       	ldi	r27, 0x00	; 0
    3372:	e7 e3       	ldi	r30, 0x37	; 55
    3374:	f0 e0       	ldi	r31, 0x00	; 0
    3376:	80 81       	ld	r24, Z
    3378:	8f 60       	ori	r24, 0x0F	; 15
    337a:	8c 93       	st	X, r24
    337c:	0f c0       	rjmp	.+30     	; 0x339c <SET_Direction_4LSB+0x98>
			break;
		case PORTC:
			DDRC_REG |= 0x0F;
    337e:	a4 e3       	ldi	r26, 0x34	; 52
    3380:	b0 e0       	ldi	r27, 0x00	; 0
    3382:	e4 e3       	ldi	r30, 0x34	; 52
    3384:	f0 e0       	ldi	r31, 0x00	; 0
    3386:	80 81       	ld	r24, Z
    3388:	8f 60       	ori	r24, 0x0F	; 15
    338a:	8c 93       	st	X, r24
    338c:	07 c0       	rjmp	.+14     	; 0x339c <SET_Direction_4LSB+0x98>
			break;
		case PORTD:
			DDRD_REG |= 0x0F;
    338e:	a1 e3       	ldi	r26, 0x31	; 49
    3390:	b0 e0       	ldi	r27, 0x00	; 0
    3392:	e1 e3       	ldi	r30, 0x31	; 49
    3394:	f0 e0       	ldi	r31, 0x00	; 0
    3396:	80 81       	ld	r24, Z
    3398:	8f 60       	ori	r24, 0x0F	; 15
    339a:	8c 93       	st	X, r24
			break;
		}
	}
	if(Direction == INPUT)
    339c:	8a 81       	ldd	r24, Y+2	; 0x02
    339e:	88 23       	and	r24, r24
    33a0:	09 f0       	breq	.+2      	; 0x33a4 <SET_Direction_4LSB+0xa0>
    33a2:	3f c0       	rjmp	.+126    	; 0x3422 <SET_Direction_4LSB+0x11e>
	{
		switch(Copy_PORT)
    33a4:	89 81       	ldd	r24, Y+1	; 0x01
    33a6:	28 2f       	mov	r18, r24
    33a8:	30 e0       	ldi	r19, 0x00	; 0
    33aa:	3c 83       	std	Y+4, r19	; 0x04
    33ac:	2b 83       	std	Y+3, r18	; 0x03
    33ae:	8b 81       	ldd	r24, Y+3	; 0x03
    33b0:	9c 81       	ldd	r25, Y+4	; 0x04
    33b2:	82 30       	cpi	r24, 0x02	; 2
    33b4:	91 05       	cpc	r25, r1
    33b6:	f1 f0       	breq	.+60     	; 0x33f4 <SET_Direction_4LSB+0xf0>
    33b8:	2b 81       	ldd	r18, Y+3	; 0x03
    33ba:	3c 81       	ldd	r19, Y+4	; 0x04
    33bc:	23 30       	cpi	r18, 0x03	; 3
    33be:	31 05       	cpc	r19, r1
    33c0:	34 f4       	brge	.+12     	; 0x33ce <SET_Direction_4LSB+0xca>
    33c2:	8b 81       	ldd	r24, Y+3	; 0x03
    33c4:	9c 81       	ldd	r25, Y+4	; 0x04
    33c6:	81 30       	cpi	r24, 0x01	; 1
    33c8:	91 05       	cpc	r25, r1
    33ca:	61 f0       	breq	.+24     	; 0x33e4 <SET_Direction_4LSB+0xe0>
    33cc:	2a c0       	rjmp	.+84     	; 0x3422 <SET_Direction_4LSB+0x11e>
    33ce:	2b 81       	ldd	r18, Y+3	; 0x03
    33d0:	3c 81       	ldd	r19, Y+4	; 0x04
    33d2:	23 30       	cpi	r18, 0x03	; 3
    33d4:	31 05       	cpc	r19, r1
    33d6:	b1 f0       	breq	.+44     	; 0x3404 <SET_Direction_4LSB+0x100>
    33d8:	8b 81       	ldd	r24, Y+3	; 0x03
    33da:	9c 81       	ldd	r25, Y+4	; 0x04
    33dc:	84 30       	cpi	r24, 0x04	; 4
    33de:	91 05       	cpc	r25, r1
    33e0:	c9 f0       	breq	.+50     	; 0x3414 <SET_Direction_4LSB+0x110>
    33e2:	1f c0       	rjmp	.+62     	; 0x3422 <SET_Direction_4LSB+0x11e>
		{
		case PORTA:
			DDRA_REG &= 0xF0;
    33e4:	aa e3       	ldi	r26, 0x3A	; 58
    33e6:	b0 e0       	ldi	r27, 0x00	; 0
    33e8:	ea e3       	ldi	r30, 0x3A	; 58
    33ea:	f0 e0       	ldi	r31, 0x00	; 0
    33ec:	80 81       	ld	r24, Z
    33ee:	80 7f       	andi	r24, 0xF0	; 240
    33f0:	8c 93       	st	X, r24
    33f2:	17 c0       	rjmp	.+46     	; 0x3422 <SET_Direction_4LSB+0x11e>
			break;
		case PORTB:
			DDRB_REG &= 0xF0;
    33f4:	a7 e3       	ldi	r26, 0x37	; 55
    33f6:	b0 e0       	ldi	r27, 0x00	; 0
    33f8:	e7 e3       	ldi	r30, 0x37	; 55
    33fa:	f0 e0       	ldi	r31, 0x00	; 0
    33fc:	80 81       	ld	r24, Z
    33fe:	80 7f       	andi	r24, 0xF0	; 240
    3400:	8c 93       	st	X, r24
    3402:	0f c0       	rjmp	.+30     	; 0x3422 <SET_Direction_4LSB+0x11e>
			break;
		case PORTC:
			DDRC_REG &= 0xF0;
    3404:	a4 e3       	ldi	r26, 0x34	; 52
    3406:	b0 e0       	ldi	r27, 0x00	; 0
    3408:	e4 e3       	ldi	r30, 0x34	; 52
    340a:	f0 e0       	ldi	r31, 0x00	; 0
    340c:	80 81       	ld	r24, Z
    340e:	80 7f       	andi	r24, 0xF0	; 240
    3410:	8c 93       	st	X, r24
    3412:	07 c0       	rjmp	.+14     	; 0x3422 <SET_Direction_4LSB+0x11e>
			break;
		case PORTD:
			DDRD_REG &= 0xF0;
    3414:	a1 e3       	ldi	r26, 0x31	; 49
    3416:	b0 e0       	ldi	r27, 0x00	; 0
    3418:	e1 e3       	ldi	r30, 0x31	; 49
    341a:	f0 e0       	ldi	r31, 0x00	; 0
    341c:	80 81       	ld	r24, Z
    341e:	80 7f       	andi	r24, 0xF0	; 240
    3420:	8c 93       	st	X, r24
			break;
		}
	}
}
    3422:	26 96       	adiw	r28, 0x06	; 6
    3424:	0f b6       	in	r0, 0x3f	; 63
    3426:	f8 94       	cli
    3428:	de bf       	out	0x3e, r29	; 62
    342a:	0f be       	out	0x3f, r0	; 63
    342c:	cd bf       	out	0x3d, r28	; 61
    342e:	cf 91       	pop	r28
    3430:	df 91       	pop	r29
    3432:	08 95       	ret

00003434 <SET_Direction_4MSB>:

void SET_Direction_4MSB(u8 Copy_PORT, u8 Direction)//set 4 MSB as input or output
{
    3434:	df 93       	push	r29
    3436:	cf 93       	push	r28
    3438:	00 d0       	rcall	.+0      	; 0x343a <SET_Direction_4MSB+0x6>
    343a:	00 d0       	rcall	.+0      	; 0x343c <SET_Direction_4MSB+0x8>
    343c:	00 d0       	rcall	.+0      	; 0x343e <SET_Direction_4MSB+0xa>
    343e:	cd b7       	in	r28, 0x3d	; 61
    3440:	de b7       	in	r29, 0x3e	; 62
    3442:	89 83       	std	Y+1, r24	; 0x01
    3444:	6a 83       	std	Y+2, r22	; 0x02
	if(Direction == OUTPUT)
    3446:	8a 81       	ldd	r24, Y+2	; 0x02
    3448:	81 30       	cpi	r24, 0x01	; 1
    344a:	09 f0       	breq	.+2      	; 0x344e <SET_Direction_4MSB+0x1a>
    344c:	3f c0       	rjmp	.+126    	; 0x34cc <SET_Direction_4MSB+0x98>
	{
		switch(Copy_PORT)
    344e:	89 81       	ldd	r24, Y+1	; 0x01
    3450:	28 2f       	mov	r18, r24
    3452:	30 e0       	ldi	r19, 0x00	; 0
    3454:	3e 83       	std	Y+6, r19	; 0x06
    3456:	2d 83       	std	Y+5, r18	; 0x05
    3458:	8d 81       	ldd	r24, Y+5	; 0x05
    345a:	9e 81       	ldd	r25, Y+6	; 0x06
    345c:	82 30       	cpi	r24, 0x02	; 2
    345e:	91 05       	cpc	r25, r1
    3460:	f1 f0       	breq	.+60     	; 0x349e <SET_Direction_4MSB+0x6a>
    3462:	2d 81       	ldd	r18, Y+5	; 0x05
    3464:	3e 81       	ldd	r19, Y+6	; 0x06
    3466:	23 30       	cpi	r18, 0x03	; 3
    3468:	31 05       	cpc	r19, r1
    346a:	34 f4       	brge	.+12     	; 0x3478 <SET_Direction_4MSB+0x44>
    346c:	8d 81       	ldd	r24, Y+5	; 0x05
    346e:	9e 81       	ldd	r25, Y+6	; 0x06
    3470:	81 30       	cpi	r24, 0x01	; 1
    3472:	91 05       	cpc	r25, r1
    3474:	61 f0       	breq	.+24     	; 0x348e <SET_Direction_4MSB+0x5a>
    3476:	2a c0       	rjmp	.+84     	; 0x34cc <SET_Direction_4MSB+0x98>
    3478:	2d 81       	ldd	r18, Y+5	; 0x05
    347a:	3e 81       	ldd	r19, Y+6	; 0x06
    347c:	23 30       	cpi	r18, 0x03	; 3
    347e:	31 05       	cpc	r19, r1
    3480:	b1 f0       	breq	.+44     	; 0x34ae <SET_Direction_4MSB+0x7a>
    3482:	8d 81       	ldd	r24, Y+5	; 0x05
    3484:	9e 81       	ldd	r25, Y+6	; 0x06
    3486:	84 30       	cpi	r24, 0x04	; 4
    3488:	91 05       	cpc	r25, r1
    348a:	c9 f0       	breq	.+50     	; 0x34be <SET_Direction_4MSB+0x8a>
    348c:	1f c0       	rjmp	.+62     	; 0x34cc <SET_Direction_4MSB+0x98>
		{
		case PORTA:
			DDRA_REG |= 0xF0;
    348e:	aa e3       	ldi	r26, 0x3A	; 58
    3490:	b0 e0       	ldi	r27, 0x00	; 0
    3492:	ea e3       	ldi	r30, 0x3A	; 58
    3494:	f0 e0       	ldi	r31, 0x00	; 0
    3496:	80 81       	ld	r24, Z
    3498:	80 6f       	ori	r24, 0xF0	; 240
    349a:	8c 93       	st	X, r24
    349c:	17 c0       	rjmp	.+46     	; 0x34cc <SET_Direction_4MSB+0x98>
			break;
		case PORTB:
			DDRB_REG |= 0xF0;
    349e:	a7 e3       	ldi	r26, 0x37	; 55
    34a0:	b0 e0       	ldi	r27, 0x00	; 0
    34a2:	e7 e3       	ldi	r30, 0x37	; 55
    34a4:	f0 e0       	ldi	r31, 0x00	; 0
    34a6:	80 81       	ld	r24, Z
    34a8:	80 6f       	ori	r24, 0xF0	; 240
    34aa:	8c 93       	st	X, r24
    34ac:	0f c0       	rjmp	.+30     	; 0x34cc <SET_Direction_4MSB+0x98>
			break;
		case PORTC:
			DDRC_REG |= 0xF0;
    34ae:	a4 e3       	ldi	r26, 0x34	; 52
    34b0:	b0 e0       	ldi	r27, 0x00	; 0
    34b2:	e4 e3       	ldi	r30, 0x34	; 52
    34b4:	f0 e0       	ldi	r31, 0x00	; 0
    34b6:	80 81       	ld	r24, Z
    34b8:	80 6f       	ori	r24, 0xF0	; 240
    34ba:	8c 93       	st	X, r24
    34bc:	07 c0       	rjmp	.+14     	; 0x34cc <SET_Direction_4MSB+0x98>
			break;
		case PORTD:
			DDRD_REG |= 0xF0;
    34be:	a1 e3       	ldi	r26, 0x31	; 49
    34c0:	b0 e0       	ldi	r27, 0x00	; 0
    34c2:	e1 e3       	ldi	r30, 0x31	; 49
    34c4:	f0 e0       	ldi	r31, 0x00	; 0
    34c6:	80 81       	ld	r24, Z
    34c8:	80 6f       	ori	r24, 0xF0	; 240
    34ca:	8c 93       	st	X, r24
			break;
		}
	}
	if(Direction == INPUT)
    34cc:	8a 81       	ldd	r24, Y+2	; 0x02
    34ce:	88 23       	and	r24, r24
    34d0:	09 f0       	breq	.+2      	; 0x34d4 <SET_Direction_4MSB+0xa0>
    34d2:	3f c0       	rjmp	.+126    	; 0x3552 <SET_Direction_4MSB+0x11e>
	{
		switch(Copy_PORT)
    34d4:	89 81       	ldd	r24, Y+1	; 0x01
    34d6:	28 2f       	mov	r18, r24
    34d8:	30 e0       	ldi	r19, 0x00	; 0
    34da:	3c 83       	std	Y+4, r19	; 0x04
    34dc:	2b 83       	std	Y+3, r18	; 0x03
    34de:	8b 81       	ldd	r24, Y+3	; 0x03
    34e0:	9c 81       	ldd	r25, Y+4	; 0x04
    34e2:	82 30       	cpi	r24, 0x02	; 2
    34e4:	91 05       	cpc	r25, r1
    34e6:	f1 f0       	breq	.+60     	; 0x3524 <SET_Direction_4MSB+0xf0>
    34e8:	2b 81       	ldd	r18, Y+3	; 0x03
    34ea:	3c 81       	ldd	r19, Y+4	; 0x04
    34ec:	23 30       	cpi	r18, 0x03	; 3
    34ee:	31 05       	cpc	r19, r1
    34f0:	34 f4       	brge	.+12     	; 0x34fe <SET_Direction_4MSB+0xca>
    34f2:	8b 81       	ldd	r24, Y+3	; 0x03
    34f4:	9c 81       	ldd	r25, Y+4	; 0x04
    34f6:	81 30       	cpi	r24, 0x01	; 1
    34f8:	91 05       	cpc	r25, r1
    34fa:	61 f0       	breq	.+24     	; 0x3514 <SET_Direction_4MSB+0xe0>
    34fc:	2a c0       	rjmp	.+84     	; 0x3552 <SET_Direction_4MSB+0x11e>
    34fe:	2b 81       	ldd	r18, Y+3	; 0x03
    3500:	3c 81       	ldd	r19, Y+4	; 0x04
    3502:	23 30       	cpi	r18, 0x03	; 3
    3504:	31 05       	cpc	r19, r1
    3506:	b1 f0       	breq	.+44     	; 0x3534 <SET_Direction_4MSB+0x100>
    3508:	8b 81       	ldd	r24, Y+3	; 0x03
    350a:	9c 81       	ldd	r25, Y+4	; 0x04
    350c:	84 30       	cpi	r24, 0x04	; 4
    350e:	91 05       	cpc	r25, r1
    3510:	c9 f0       	breq	.+50     	; 0x3544 <SET_Direction_4MSB+0x110>
    3512:	1f c0       	rjmp	.+62     	; 0x3552 <SET_Direction_4MSB+0x11e>
		{
		case PORTA:
			DDRA_REG &= 0x0F;
    3514:	aa e3       	ldi	r26, 0x3A	; 58
    3516:	b0 e0       	ldi	r27, 0x00	; 0
    3518:	ea e3       	ldi	r30, 0x3A	; 58
    351a:	f0 e0       	ldi	r31, 0x00	; 0
    351c:	80 81       	ld	r24, Z
    351e:	8f 70       	andi	r24, 0x0F	; 15
    3520:	8c 93       	st	X, r24
    3522:	17 c0       	rjmp	.+46     	; 0x3552 <SET_Direction_4MSB+0x11e>
			break;
		case PORTB:
			DDRB_REG &= 0x0F;
    3524:	a7 e3       	ldi	r26, 0x37	; 55
    3526:	b0 e0       	ldi	r27, 0x00	; 0
    3528:	e7 e3       	ldi	r30, 0x37	; 55
    352a:	f0 e0       	ldi	r31, 0x00	; 0
    352c:	80 81       	ld	r24, Z
    352e:	8f 70       	andi	r24, 0x0F	; 15
    3530:	8c 93       	st	X, r24
    3532:	0f c0       	rjmp	.+30     	; 0x3552 <SET_Direction_4MSB+0x11e>
			break;
		case PORTC:
			DDRC_REG &= 0x0F;
    3534:	a4 e3       	ldi	r26, 0x34	; 52
    3536:	b0 e0       	ldi	r27, 0x00	; 0
    3538:	e4 e3       	ldi	r30, 0x34	; 52
    353a:	f0 e0       	ldi	r31, 0x00	; 0
    353c:	80 81       	ld	r24, Z
    353e:	8f 70       	andi	r24, 0x0F	; 15
    3540:	8c 93       	st	X, r24
    3542:	07 c0       	rjmp	.+14     	; 0x3552 <SET_Direction_4MSB+0x11e>
			break;
		case PORTD:
			DDRD_REG &= 0x0F;
    3544:	a1 e3       	ldi	r26, 0x31	; 49
    3546:	b0 e0       	ldi	r27, 0x00	; 0
    3548:	e1 e3       	ldi	r30, 0x31	; 49
    354a:	f0 e0       	ldi	r31, 0x00	; 0
    354c:	80 81       	ld	r24, Z
    354e:	8f 70       	andi	r24, 0x0F	; 15
    3550:	8c 93       	st	X, r24
			break;
		}
	}
}
    3552:	26 96       	adiw	r28, 0x06	; 6
    3554:	0f b6       	in	r0, 0x3f	; 63
    3556:	f8 94       	cli
    3558:	de bf       	out	0x3e, r29	; 62
    355a:	0f be       	out	0x3f, r0	; 63
    355c:	cd bf       	out	0x3d, r28	; 61
    355e:	cf 91       	pop	r28
    3560:	df 91       	pop	r29
    3562:	08 95       	ret

00003564 <SET_State_4LSB>:

void SET_State_4LSB(u8 Copy_PORT, u8 State)//set 4LSB output pins as high or low
{
    3564:	df 93       	push	r29
    3566:	cf 93       	push	r28
    3568:	00 d0       	rcall	.+0      	; 0x356a <SET_State_4LSB+0x6>
    356a:	00 d0       	rcall	.+0      	; 0x356c <SET_State_4LSB+0x8>
    356c:	00 d0       	rcall	.+0      	; 0x356e <SET_State_4LSB+0xa>
    356e:	cd b7       	in	r28, 0x3d	; 61
    3570:	de b7       	in	r29, 0x3e	; 62
    3572:	89 83       	std	Y+1, r24	; 0x01
    3574:	6a 83       	std	Y+2, r22	; 0x02
	if(State == HIGH)
    3576:	8a 81       	ldd	r24, Y+2	; 0x02
    3578:	81 30       	cpi	r24, 0x01	; 1
    357a:	09 f0       	breq	.+2      	; 0x357e <SET_State_4LSB+0x1a>
    357c:	40 c0       	rjmp	.+128    	; 0x35fe <SET_State_4LSB+0x9a>
	{
		switch(Copy_PORT)
    357e:	89 81       	ldd	r24, Y+1	; 0x01
    3580:	28 2f       	mov	r18, r24
    3582:	30 e0       	ldi	r19, 0x00	; 0
    3584:	3e 83       	std	Y+6, r19	; 0x06
    3586:	2d 83       	std	Y+5, r18	; 0x05
    3588:	8d 81       	ldd	r24, Y+5	; 0x05
    358a:	9e 81       	ldd	r25, Y+6	; 0x06
    358c:	82 30       	cpi	r24, 0x02	; 2
    358e:	91 05       	cpc	r25, r1
    3590:	f1 f0       	breq	.+60     	; 0x35ce <SET_State_4LSB+0x6a>
    3592:	2d 81       	ldd	r18, Y+5	; 0x05
    3594:	3e 81       	ldd	r19, Y+6	; 0x06
    3596:	23 30       	cpi	r18, 0x03	; 3
    3598:	31 05       	cpc	r19, r1
    359a:	34 f4       	brge	.+12     	; 0x35a8 <SET_State_4LSB+0x44>
    359c:	8d 81       	ldd	r24, Y+5	; 0x05
    359e:	9e 81       	ldd	r25, Y+6	; 0x06
    35a0:	81 30       	cpi	r24, 0x01	; 1
    35a2:	91 05       	cpc	r25, r1
    35a4:	61 f0       	breq	.+24     	; 0x35be <SET_State_4LSB+0x5a>
    35a6:	6e c0       	rjmp	.+220    	; 0x3684 <SET_State_4LSB+0x120>
    35a8:	2d 81       	ldd	r18, Y+5	; 0x05
    35aa:	3e 81       	ldd	r19, Y+6	; 0x06
    35ac:	23 30       	cpi	r18, 0x03	; 3
    35ae:	31 05       	cpc	r19, r1
    35b0:	b1 f0       	breq	.+44     	; 0x35de <SET_State_4LSB+0x7a>
    35b2:	8d 81       	ldd	r24, Y+5	; 0x05
    35b4:	9e 81       	ldd	r25, Y+6	; 0x06
    35b6:	84 30       	cpi	r24, 0x04	; 4
    35b8:	91 05       	cpc	r25, r1
    35ba:	c9 f0       	breq	.+50     	; 0x35ee <SET_State_4LSB+0x8a>
    35bc:	63 c0       	rjmp	.+198    	; 0x3684 <SET_State_4LSB+0x120>
		{
		case PORTA:
			PORTA_REG |= 0x0F;
    35be:	ab e3       	ldi	r26, 0x3B	; 59
    35c0:	b0 e0       	ldi	r27, 0x00	; 0
    35c2:	eb e3       	ldi	r30, 0x3B	; 59
    35c4:	f0 e0       	ldi	r31, 0x00	; 0
    35c6:	80 81       	ld	r24, Z
    35c8:	8f 60       	ori	r24, 0x0F	; 15
    35ca:	8c 93       	st	X, r24
    35cc:	5b c0       	rjmp	.+182    	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTB:
			PORTB_REG |= 0x0F;
    35ce:	a8 e3       	ldi	r26, 0x38	; 56
    35d0:	b0 e0       	ldi	r27, 0x00	; 0
    35d2:	e8 e3       	ldi	r30, 0x38	; 56
    35d4:	f0 e0       	ldi	r31, 0x00	; 0
    35d6:	80 81       	ld	r24, Z
    35d8:	8f 60       	ori	r24, 0x0F	; 15
    35da:	8c 93       	st	X, r24
    35dc:	53 c0       	rjmp	.+166    	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTC:
			PORTC_REG |= 0x0F;
    35de:	a5 e3       	ldi	r26, 0x35	; 53
    35e0:	b0 e0       	ldi	r27, 0x00	; 0
    35e2:	e5 e3       	ldi	r30, 0x35	; 53
    35e4:	f0 e0       	ldi	r31, 0x00	; 0
    35e6:	80 81       	ld	r24, Z
    35e8:	8f 60       	ori	r24, 0x0F	; 15
    35ea:	8c 93       	st	X, r24
    35ec:	4b c0       	rjmp	.+150    	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTD:
			PORTD_REG |= 0x0F;
    35ee:	a2 e3       	ldi	r26, 0x32	; 50
    35f0:	b0 e0       	ldi	r27, 0x00	; 0
    35f2:	e2 e3       	ldi	r30, 0x32	; 50
    35f4:	f0 e0       	ldi	r31, 0x00	; 0
    35f6:	80 81       	ld	r24, Z
    35f8:	8f 60       	ori	r24, 0x0F	; 15
    35fa:	8c 93       	st	X, r24
    35fc:	43 c0       	rjmp	.+134    	; 0x3684 <SET_State_4LSB+0x120>
			break;
		}
	}
	else if(State == LOW)
    35fe:	8a 81       	ldd	r24, Y+2	; 0x02
    3600:	88 23       	and	r24, r24
    3602:	09 f0       	breq	.+2      	; 0x3606 <SET_State_4LSB+0xa2>
    3604:	3f c0       	rjmp	.+126    	; 0x3684 <SET_State_4LSB+0x120>
	{
		switch(Copy_PORT)
    3606:	89 81       	ldd	r24, Y+1	; 0x01
    3608:	28 2f       	mov	r18, r24
    360a:	30 e0       	ldi	r19, 0x00	; 0
    360c:	3c 83       	std	Y+4, r19	; 0x04
    360e:	2b 83       	std	Y+3, r18	; 0x03
    3610:	8b 81       	ldd	r24, Y+3	; 0x03
    3612:	9c 81       	ldd	r25, Y+4	; 0x04
    3614:	82 30       	cpi	r24, 0x02	; 2
    3616:	91 05       	cpc	r25, r1
    3618:	f1 f0       	breq	.+60     	; 0x3656 <SET_State_4LSB+0xf2>
    361a:	2b 81       	ldd	r18, Y+3	; 0x03
    361c:	3c 81       	ldd	r19, Y+4	; 0x04
    361e:	23 30       	cpi	r18, 0x03	; 3
    3620:	31 05       	cpc	r19, r1
    3622:	34 f4       	brge	.+12     	; 0x3630 <SET_State_4LSB+0xcc>
    3624:	8b 81       	ldd	r24, Y+3	; 0x03
    3626:	9c 81       	ldd	r25, Y+4	; 0x04
    3628:	81 30       	cpi	r24, 0x01	; 1
    362a:	91 05       	cpc	r25, r1
    362c:	61 f0       	breq	.+24     	; 0x3646 <SET_State_4LSB+0xe2>
    362e:	2a c0       	rjmp	.+84     	; 0x3684 <SET_State_4LSB+0x120>
    3630:	2b 81       	ldd	r18, Y+3	; 0x03
    3632:	3c 81       	ldd	r19, Y+4	; 0x04
    3634:	23 30       	cpi	r18, 0x03	; 3
    3636:	31 05       	cpc	r19, r1
    3638:	b1 f0       	breq	.+44     	; 0x3666 <SET_State_4LSB+0x102>
    363a:	8b 81       	ldd	r24, Y+3	; 0x03
    363c:	9c 81       	ldd	r25, Y+4	; 0x04
    363e:	84 30       	cpi	r24, 0x04	; 4
    3640:	91 05       	cpc	r25, r1
    3642:	c9 f0       	breq	.+50     	; 0x3676 <SET_State_4LSB+0x112>
    3644:	1f c0       	rjmp	.+62     	; 0x3684 <SET_State_4LSB+0x120>
		{
		case PORTA:
			PORTA_REG &= 0xF0;
    3646:	ab e3       	ldi	r26, 0x3B	; 59
    3648:	b0 e0       	ldi	r27, 0x00	; 0
    364a:	eb e3       	ldi	r30, 0x3B	; 59
    364c:	f0 e0       	ldi	r31, 0x00	; 0
    364e:	80 81       	ld	r24, Z
    3650:	80 7f       	andi	r24, 0xF0	; 240
    3652:	8c 93       	st	X, r24
    3654:	17 c0       	rjmp	.+46     	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTB:
			PORTB_REG &= 0xF0;
    3656:	a8 e3       	ldi	r26, 0x38	; 56
    3658:	b0 e0       	ldi	r27, 0x00	; 0
    365a:	e8 e3       	ldi	r30, 0x38	; 56
    365c:	f0 e0       	ldi	r31, 0x00	; 0
    365e:	80 81       	ld	r24, Z
    3660:	80 7f       	andi	r24, 0xF0	; 240
    3662:	8c 93       	st	X, r24
    3664:	0f c0       	rjmp	.+30     	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTC:
			PORTC_REG &= 0xF0;
    3666:	a5 e3       	ldi	r26, 0x35	; 53
    3668:	b0 e0       	ldi	r27, 0x00	; 0
    366a:	e5 e3       	ldi	r30, 0x35	; 53
    366c:	f0 e0       	ldi	r31, 0x00	; 0
    366e:	80 81       	ld	r24, Z
    3670:	80 7f       	andi	r24, 0xF0	; 240
    3672:	8c 93       	st	X, r24
    3674:	07 c0       	rjmp	.+14     	; 0x3684 <SET_State_4LSB+0x120>
			break;
		case PORTD:
			PORTD_REG &= 0xF0;
    3676:	a2 e3       	ldi	r26, 0x32	; 50
    3678:	b0 e0       	ldi	r27, 0x00	; 0
    367a:	e2 e3       	ldi	r30, 0x32	; 50
    367c:	f0 e0       	ldi	r31, 0x00	; 0
    367e:	80 81       	ld	r24, Z
    3680:	80 7f       	andi	r24, 0xF0	; 240
    3682:	8c 93       	st	X, r24
			break;
		}
	}
}
    3684:	26 96       	adiw	r28, 0x06	; 6
    3686:	0f b6       	in	r0, 0x3f	; 63
    3688:	f8 94       	cli
    368a:	de bf       	out	0x3e, r29	; 62
    368c:	0f be       	out	0x3f, r0	; 63
    368e:	cd bf       	out	0x3d, r28	; 61
    3690:	cf 91       	pop	r28
    3692:	df 91       	pop	r29
    3694:	08 95       	ret

00003696 <SET_State_4MSB>:

void SET_State_4MSB(u8 Copy_PORT, u8 State)//set 4MSB output pins as high or low
{
    3696:	df 93       	push	r29
    3698:	cf 93       	push	r28
    369a:	00 d0       	rcall	.+0      	; 0x369c <SET_State_4MSB+0x6>
    369c:	00 d0       	rcall	.+0      	; 0x369e <SET_State_4MSB+0x8>
    369e:	00 d0       	rcall	.+0      	; 0x36a0 <SET_State_4MSB+0xa>
    36a0:	cd b7       	in	r28, 0x3d	; 61
    36a2:	de b7       	in	r29, 0x3e	; 62
    36a4:	89 83       	std	Y+1, r24	; 0x01
    36a6:	6a 83       	std	Y+2, r22	; 0x02
	if(State == HIGH)
    36a8:	8a 81       	ldd	r24, Y+2	; 0x02
    36aa:	81 30       	cpi	r24, 0x01	; 1
    36ac:	09 f0       	breq	.+2      	; 0x36b0 <SET_State_4MSB+0x1a>
    36ae:	40 c0       	rjmp	.+128    	; 0x3730 <SET_State_4MSB+0x9a>
	{
		switch(Copy_PORT)
    36b0:	89 81       	ldd	r24, Y+1	; 0x01
    36b2:	28 2f       	mov	r18, r24
    36b4:	30 e0       	ldi	r19, 0x00	; 0
    36b6:	3e 83       	std	Y+6, r19	; 0x06
    36b8:	2d 83       	std	Y+5, r18	; 0x05
    36ba:	8d 81       	ldd	r24, Y+5	; 0x05
    36bc:	9e 81       	ldd	r25, Y+6	; 0x06
    36be:	82 30       	cpi	r24, 0x02	; 2
    36c0:	91 05       	cpc	r25, r1
    36c2:	f1 f0       	breq	.+60     	; 0x3700 <SET_State_4MSB+0x6a>
    36c4:	2d 81       	ldd	r18, Y+5	; 0x05
    36c6:	3e 81       	ldd	r19, Y+6	; 0x06
    36c8:	23 30       	cpi	r18, 0x03	; 3
    36ca:	31 05       	cpc	r19, r1
    36cc:	34 f4       	brge	.+12     	; 0x36da <SET_State_4MSB+0x44>
    36ce:	8d 81       	ldd	r24, Y+5	; 0x05
    36d0:	9e 81       	ldd	r25, Y+6	; 0x06
    36d2:	81 30       	cpi	r24, 0x01	; 1
    36d4:	91 05       	cpc	r25, r1
    36d6:	61 f0       	breq	.+24     	; 0x36f0 <SET_State_4MSB+0x5a>
    36d8:	6e c0       	rjmp	.+220    	; 0x37b6 <SET_State_4MSB+0x120>
    36da:	2d 81       	ldd	r18, Y+5	; 0x05
    36dc:	3e 81       	ldd	r19, Y+6	; 0x06
    36de:	23 30       	cpi	r18, 0x03	; 3
    36e0:	31 05       	cpc	r19, r1
    36e2:	b1 f0       	breq	.+44     	; 0x3710 <SET_State_4MSB+0x7a>
    36e4:	8d 81       	ldd	r24, Y+5	; 0x05
    36e6:	9e 81       	ldd	r25, Y+6	; 0x06
    36e8:	84 30       	cpi	r24, 0x04	; 4
    36ea:	91 05       	cpc	r25, r1
    36ec:	c9 f0       	breq	.+50     	; 0x3720 <SET_State_4MSB+0x8a>
    36ee:	63 c0       	rjmp	.+198    	; 0x37b6 <SET_State_4MSB+0x120>
		{
		case PORTA:
			PORTA_REG |= 0xF0;
    36f0:	ab e3       	ldi	r26, 0x3B	; 59
    36f2:	b0 e0       	ldi	r27, 0x00	; 0
    36f4:	eb e3       	ldi	r30, 0x3B	; 59
    36f6:	f0 e0       	ldi	r31, 0x00	; 0
    36f8:	80 81       	ld	r24, Z
    36fa:	80 6f       	ori	r24, 0xF0	; 240
    36fc:	8c 93       	st	X, r24
    36fe:	5b c0       	rjmp	.+182    	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTB:
			PORTB_REG |= 0xF0;
    3700:	a8 e3       	ldi	r26, 0x38	; 56
    3702:	b0 e0       	ldi	r27, 0x00	; 0
    3704:	e8 e3       	ldi	r30, 0x38	; 56
    3706:	f0 e0       	ldi	r31, 0x00	; 0
    3708:	80 81       	ld	r24, Z
    370a:	80 6f       	ori	r24, 0xF0	; 240
    370c:	8c 93       	st	X, r24
    370e:	53 c0       	rjmp	.+166    	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTC:
			PORTC_REG |= 0xF0;
    3710:	a5 e3       	ldi	r26, 0x35	; 53
    3712:	b0 e0       	ldi	r27, 0x00	; 0
    3714:	e5 e3       	ldi	r30, 0x35	; 53
    3716:	f0 e0       	ldi	r31, 0x00	; 0
    3718:	80 81       	ld	r24, Z
    371a:	80 6f       	ori	r24, 0xF0	; 240
    371c:	8c 93       	st	X, r24
    371e:	4b c0       	rjmp	.+150    	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTD:
			PORTD_REG |= 0xF0;
    3720:	a2 e3       	ldi	r26, 0x32	; 50
    3722:	b0 e0       	ldi	r27, 0x00	; 0
    3724:	e2 e3       	ldi	r30, 0x32	; 50
    3726:	f0 e0       	ldi	r31, 0x00	; 0
    3728:	80 81       	ld	r24, Z
    372a:	80 6f       	ori	r24, 0xF0	; 240
    372c:	8c 93       	st	X, r24
    372e:	43 c0       	rjmp	.+134    	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		}
	}
	else if(State == LOW)
    3730:	8a 81       	ldd	r24, Y+2	; 0x02
    3732:	88 23       	and	r24, r24
    3734:	09 f0       	breq	.+2      	; 0x3738 <SET_State_4MSB+0xa2>
    3736:	3f c0       	rjmp	.+126    	; 0x37b6 <SET_State_4MSB+0x120>
	{
		switch(Copy_PORT)
    3738:	89 81       	ldd	r24, Y+1	; 0x01
    373a:	28 2f       	mov	r18, r24
    373c:	30 e0       	ldi	r19, 0x00	; 0
    373e:	3c 83       	std	Y+4, r19	; 0x04
    3740:	2b 83       	std	Y+3, r18	; 0x03
    3742:	8b 81       	ldd	r24, Y+3	; 0x03
    3744:	9c 81       	ldd	r25, Y+4	; 0x04
    3746:	82 30       	cpi	r24, 0x02	; 2
    3748:	91 05       	cpc	r25, r1
    374a:	f1 f0       	breq	.+60     	; 0x3788 <SET_State_4MSB+0xf2>
    374c:	2b 81       	ldd	r18, Y+3	; 0x03
    374e:	3c 81       	ldd	r19, Y+4	; 0x04
    3750:	23 30       	cpi	r18, 0x03	; 3
    3752:	31 05       	cpc	r19, r1
    3754:	34 f4       	brge	.+12     	; 0x3762 <SET_State_4MSB+0xcc>
    3756:	8b 81       	ldd	r24, Y+3	; 0x03
    3758:	9c 81       	ldd	r25, Y+4	; 0x04
    375a:	81 30       	cpi	r24, 0x01	; 1
    375c:	91 05       	cpc	r25, r1
    375e:	61 f0       	breq	.+24     	; 0x3778 <SET_State_4MSB+0xe2>
    3760:	2a c0       	rjmp	.+84     	; 0x37b6 <SET_State_4MSB+0x120>
    3762:	2b 81       	ldd	r18, Y+3	; 0x03
    3764:	3c 81       	ldd	r19, Y+4	; 0x04
    3766:	23 30       	cpi	r18, 0x03	; 3
    3768:	31 05       	cpc	r19, r1
    376a:	b1 f0       	breq	.+44     	; 0x3798 <SET_State_4MSB+0x102>
    376c:	8b 81       	ldd	r24, Y+3	; 0x03
    376e:	9c 81       	ldd	r25, Y+4	; 0x04
    3770:	84 30       	cpi	r24, 0x04	; 4
    3772:	91 05       	cpc	r25, r1
    3774:	c9 f0       	breq	.+50     	; 0x37a8 <SET_State_4MSB+0x112>
    3776:	1f c0       	rjmp	.+62     	; 0x37b6 <SET_State_4MSB+0x120>
		{
		case PORTA:
			PORTA_REG &= 0x0F;
    3778:	ab e3       	ldi	r26, 0x3B	; 59
    377a:	b0 e0       	ldi	r27, 0x00	; 0
    377c:	eb e3       	ldi	r30, 0x3B	; 59
    377e:	f0 e0       	ldi	r31, 0x00	; 0
    3780:	80 81       	ld	r24, Z
    3782:	8f 70       	andi	r24, 0x0F	; 15
    3784:	8c 93       	st	X, r24
    3786:	17 c0       	rjmp	.+46     	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTB:
			PORTB_REG &= 0x0F;
    3788:	a8 e3       	ldi	r26, 0x38	; 56
    378a:	b0 e0       	ldi	r27, 0x00	; 0
    378c:	e8 e3       	ldi	r30, 0x38	; 56
    378e:	f0 e0       	ldi	r31, 0x00	; 0
    3790:	80 81       	ld	r24, Z
    3792:	8f 70       	andi	r24, 0x0F	; 15
    3794:	8c 93       	st	X, r24
    3796:	0f c0       	rjmp	.+30     	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTC:
			PORTC_REG &= 0x0F;
    3798:	a5 e3       	ldi	r26, 0x35	; 53
    379a:	b0 e0       	ldi	r27, 0x00	; 0
    379c:	e5 e3       	ldi	r30, 0x35	; 53
    379e:	f0 e0       	ldi	r31, 0x00	; 0
    37a0:	80 81       	ld	r24, Z
    37a2:	8f 70       	andi	r24, 0x0F	; 15
    37a4:	8c 93       	st	X, r24
    37a6:	07 c0       	rjmp	.+14     	; 0x37b6 <SET_State_4MSB+0x120>
			break;
		case PORTD:
			PORTD_REG &= 0x0F;
    37a8:	a2 e3       	ldi	r26, 0x32	; 50
    37aa:	b0 e0       	ldi	r27, 0x00	; 0
    37ac:	e2 e3       	ldi	r30, 0x32	; 50
    37ae:	f0 e0       	ldi	r31, 0x00	; 0
    37b0:	80 81       	ld	r24, Z
    37b2:	8f 70       	andi	r24, 0x0F	; 15
    37b4:	8c 93       	st	X, r24
			break;
		}
	}
}
    37b6:	26 96       	adiw	r28, 0x06	; 6
    37b8:	0f b6       	in	r0, 0x3f	; 63
    37ba:	f8 94       	cli
    37bc:	de bf       	out	0x3e, r29	; 62
    37be:	0f be       	out	0x3f, r0	; 63
    37c0:	cd bf       	out	0x3d, r28	; 61
    37c2:	cf 91       	pop	r28
    37c4:	df 91       	pop	r29
    37c6:	08 95       	ret

000037c8 <main>:
#include "../../HAL/LCD/LCD_interface.h"
#include <util/delay.h>
#define F_CPU 8000000UL

void main(void)
{
    37c8:	df 93       	push	r29
    37ca:	cf 93       	push	r28
    37cc:	cd b7       	in	r28, 0x3d	; 61
    37ce:	de b7       	in	r29, 0x3e	; 62
    37d0:	62 97       	sbiw	r28, 0x12	; 18
    37d2:	0f b6       	in	r0, 0x3f	; 63
    37d4:	f8 94       	cli
    37d6:	de bf       	out	0x3e, r29	; 62
    37d8:	0f be       	out	0x3f, r0	; 63
    37da:	cd bf       	out	0x3d, r28	; 61
	LCD_vInit();
    37dc:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <LCD_vInit>
	DIO_vSetPinDir(PORTA, PIN7, INPUT);
    37e0:	80 e0       	ldi	r24, 0x00	; 0
    37e2:	67 e0       	ldi	r22, 0x07	; 7
    37e4:	40 e0       	ldi	r20, 0x00	; 0
    37e6:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_vSetPinDir>
//	DIO_vSetPinValue(PORTA, PIN7, HIGH);
	ADC_vInit();
    37ea:	0e 94 29 0c 	call	0x1852	; 0x1852 <ADC_vInit>
	u16 ADC_Reading, Temp_Value;
	while(1)
	{
		ADC_Reading = ADC_u16Read(ADC_SINGLE_PIN7);
    37ee:	87 e0       	ldi	r24, 0x07	; 7
    37f0:	0e 94 5b 0c 	call	0x18b6	; 0x18b6 <ADC_u16Read>
    37f4:	9a 8b       	std	Y+18, r25	; 0x12
    37f6:	89 8b       	std	Y+17, r24	; 0x11
//		ADC_Reading = 1023-ADC_Reading;
		Temp_Value = (ADC_Reading* (5000UL))/1023;
    37f8:	89 89       	ldd	r24, Y+17	; 0x11
    37fa:	9a 89       	ldd	r25, Y+18	; 0x12
    37fc:	cc 01       	movw	r24, r24
    37fe:	a0 e0       	ldi	r26, 0x00	; 0
    3800:	b0 e0       	ldi	r27, 0x00	; 0
    3802:	28 e8       	ldi	r18, 0x88	; 136
    3804:	33 e1       	ldi	r19, 0x13	; 19
    3806:	40 e0       	ldi	r20, 0x00	; 0
    3808:	50 e0       	ldi	r21, 0x00	; 0
    380a:	bc 01       	movw	r22, r24
    380c:	cd 01       	movw	r24, r26
    380e:	0e 94 9b 1c 	call	0x3936	; 0x3936 <__mulsi3>
    3812:	dc 01       	movw	r26, r24
    3814:	cb 01       	movw	r24, r22
    3816:	2f ef       	ldi	r18, 0xFF	; 255
    3818:	33 e0       	ldi	r19, 0x03	; 3
    381a:	40 e0       	ldi	r20, 0x00	; 0
    381c:	50 e0       	ldi	r21, 0x00	; 0
    381e:	bc 01       	movw	r22, r24
    3820:	cd 01       	movw	r24, r26
    3822:	0e 94 ce 1c 	call	0x399c	; 0x399c <__udivmodsi4>
    3826:	da 01       	movw	r26, r20
    3828:	c9 01       	movw	r24, r18
    382a:	98 8b       	std	Y+16, r25	; 0x10
    382c:	8f 87       	std	Y+15, r24	; 0x0f
		LCD_vDisplayString("Temp: ");
    382e:	80 e6       	ldi	r24, 0x60	; 96
    3830:	90 e0       	ldi	r25, 0x00	; 0
    3832:	0e 94 6c 13 	call	0x26d8	; 0x26d8 <LCD_vDisplayString>
		LCD_vDisplayNumber(Temp_Value/10);
    3836:	8f 85       	ldd	r24, Y+15	; 0x0f
    3838:	98 89       	ldd	r25, Y+16	; 0x10
    383a:	2a e0       	ldi	r18, 0x0A	; 10
    383c:	30 e0       	ldi	r19, 0x00	; 0
    383e:	b9 01       	movw	r22, r18
    3840:	0e 94 ba 1c 	call	0x3974	; 0x3974 <__udivmodhi4>
    3844:	cb 01       	movw	r24, r22
    3846:	0e 94 97 13 	call	0x272e	; 0x272e <LCD_vDisplayNumber>
    384a:	80 e0       	ldi	r24, 0x00	; 0
    384c:	90 e0       	ldi	r25, 0x00	; 0
    384e:	aa ef       	ldi	r26, 0xFA	; 250
    3850:	b3 e4       	ldi	r27, 0x43	; 67
    3852:	8b 87       	std	Y+11, r24	; 0x0b
    3854:	9c 87       	std	Y+12, r25	; 0x0c
    3856:	ad 87       	std	Y+13, r26	; 0x0d
    3858:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    385a:	6b 85       	ldd	r22, Y+11	; 0x0b
    385c:	7c 85       	ldd	r23, Y+12	; 0x0c
    385e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3860:	9e 85       	ldd	r25, Y+14	; 0x0e
    3862:	20 e0       	ldi	r18, 0x00	; 0
    3864:	30 e0       	ldi	r19, 0x00	; 0
    3866:	4a ef       	ldi	r20, 0xFA	; 250
    3868:	54 e4       	ldi	r21, 0x44	; 68
    386a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    386e:	dc 01       	movw	r26, r24
    3870:	cb 01       	movw	r24, r22
    3872:	8f 83       	std	Y+7, r24	; 0x07
    3874:	98 87       	std	Y+8, r25	; 0x08
    3876:	a9 87       	std	Y+9, r26	; 0x09
    3878:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    387a:	6f 81       	ldd	r22, Y+7	; 0x07
    387c:	78 85       	ldd	r23, Y+8	; 0x08
    387e:	89 85       	ldd	r24, Y+9	; 0x09
    3880:	9a 85       	ldd	r25, Y+10	; 0x0a
    3882:	20 e0       	ldi	r18, 0x00	; 0
    3884:	30 e0       	ldi	r19, 0x00	; 0
    3886:	40 e8       	ldi	r20, 0x80	; 128
    3888:	5f e3       	ldi	r21, 0x3F	; 63
    388a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    388e:	88 23       	and	r24, r24
    3890:	2c f4       	brge	.+10     	; 0x389c <main+0xd4>
		__ticks = 1;
    3892:	81 e0       	ldi	r24, 0x01	; 1
    3894:	90 e0       	ldi	r25, 0x00	; 0
    3896:	9e 83       	std	Y+6, r25	; 0x06
    3898:	8d 83       	std	Y+5, r24	; 0x05
    389a:	3f c0       	rjmp	.+126    	; 0x391a <main+0x152>
	else if (__tmp > 65535)
    389c:	6f 81       	ldd	r22, Y+7	; 0x07
    389e:	78 85       	ldd	r23, Y+8	; 0x08
    38a0:	89 85       	ldd	r24, Y+9	; 0x09
    38a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    38a4:	20 e0       	ldi	r18, 0x00	; 0
    38a6:	3f ef       	ldi	r19, 0xFF	; 255
    38a8:	4f e7       	ldi	r20, 0x7F	; 127
    38aa:	57 e4       	ldi	r21, 0x47	; 71
    38ac:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    38b0:	18 16       	cp	r1, r24
    38b2:	4c f5       	brge	.+82     	; 0x3906 <main+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    38b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    38b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    38ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    38bc:	20 e0       	ldi	r18, 0x00	; 0
    38be:	30 e0       	ldi	r19, 0x00	; 0
    38c0:	40 e2       	ldi	r20, 0x20	; 32
    38c2:	51 e4       	ldi	r21, 0x41	; 65
    38c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    38c8:	dc 01       	movw	r26, r24
    38ca:	cb 01       	movw	r24, r22
    38cc:	bc 01       	movw	r22, r24
    38ce:	cd 01       	movw	r24, r26
    38d0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    38d4:	dc 01       	movw	r26, r24
    38d6:	cb 01       	movw	r24, r22
    38d8:	9e 83       	std	Y+6, r25	; 0x06
    38da:	8d 83       	std	Y+5, r24	; 0x05
    38dc:	0f c0       	rjmp	.+30     	; 0x38fc <main+0x134>
    38de:	88 ec       	ldi	r24, 0xC8	; 200
    38e0:	90 e0       	ldi	r25, 0x00	; 0
    38e2:	9c 83       	std	Y+4, r25	; 0x04
    38e4:	8b 83       	std	Y+3, r24	; 0x03
    38e6:	8b 81       	ldd	r24, Y+3	; 0x03
    38e8:	9c 81       	ldd	r25, Y+4	; 0x04
    38ea:	01 97       	sbiw	r24, 0x01	; 1
    38ec:	f1 f7       	brne	.-4      	; 0x38ea <main+0x122>
    38ee:	9c 83       	std	Y+4, r25	; 0x04
    38f0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38f2:	8d 81       	ldd	r24, Y+5	; 0x05
    38f4:	9e 81       	ldd	r25, Y+6	; 0x06
    38f6:	01 97       	sbiw	r24, 0x01	; 1
    38f8:	9e 83       	std	Y+6, r25	; 0x06
    38fa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38fc:	8d 81       	ldd	r24, Y+5	; 0x05
    38fe:	9e 81       	ldd	r25, Y+6	; 0x06
    3900:	00 97       	sbiw	r24, 0x00	; 0
    3902:	69 f7       	brne	.-38     	; 0x38de <main+0x116>
    3904:	14 c0       	rjmp	.+40     	; 0x392e <main+0x166>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3906:	6f 81       	ldd	r22, Y+7	; 0x07
    3908:	78 85       	ldd	r23, Y+8	; 0x08
    390a:	89 85       	ldd	r24, Y+9	; 0x09
    390c:	9a 85       	ldd	r25, Y+10	; 0x0a
    390e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    3912:	dc 01       	movw	r26, r24
    3914:	cb 01       	movw	r24, r22
    3916:	9e 83       	std	Y+6, r25	; 0x06
    3918:	8d 83       	std	Y+5, r24	; 0x05
    391a:	8d 81       	ldd	r24, Y+5	; 0x05
    391c:	9e 81       	ldd	r25, Y+6	; 0x06
    391e:	9a 83       	std	Y+2, r25	; 0x02
    3920:	89 83       	std	Y+1, r24	; 0x01
    3922:	89 81       	ldd	r24, Y+1	; 0x01
    3924:	9a 81       	ldd	r25, Y+2	; 0x02
    3926:	01 97       	sbiw	r24, 0x01	; 1
    3928:	f1 f7       	brne	.-4      	; 0x3926 <main+0x15e>
    392a:	9a 83       	std	Y+2, r25	; 0x02
    392c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(500);
		LCD_vSendCmd(CLEAR_COMMAND);
    392e:	81 e0       	ldi	r24, 0x01	; 1
    3930:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <LCD_vSendCmd>
    3934:	5c cf       	rjmp	.-328    	; 0x37ee <main+0x26>

00003936 <__mulsi3>:
    3936:	62 9f       	mul	r22, r18
    3938:	d0 01       	movw	r26, r0
    393a:	73 9f       	mul	r23, r19
    393c:	f0 01       	movw	r30, r0
    393e:	82 9f       	mul	r24, r18
    3940:	e0 0d       	add	r30, r0
    3942:	f1 1d       	adc	r31, r1
    3944:	64 9f       	mul	r22, r20
    3946:	e0 0d       	add	r30, r0
    3948:	f1 1d       	adc	r31, r1
    394a:	92 9f       	mul	r25, r18
    394c:	f0 0d       	add	r31, r0
    394e:	83 9f       	mul	r24, r19
    3950:	f0 0d       	add	r31, r0
    3952:	74 9f       	mul	r23, r20
    3954:	f0 0d       	add	r31, r0
    3956:	65 9f       	mul	r22, r21
    3958:	f0 0d       	add	r31, r0
    395a:	99 27       	eor	r25, r25
    395c:	72 9f       	mul	r23, r18
    395e:	b0 0d       	add	r27, r0
    3960:	e1 1d       	adc	r30, r1
    3962:	f9 1f       	adc	r31, r25
    3964:	63 9f       	mul	r22, r19
    3966:	b0 0d       	add	r27, r0
    3968:	e1 1d       	adc	r30, r1
    396a:	f9 1f       	adc	r31, r25
    396c:	bd 01       	movw	r22, r26
    396e:	cf 01       	movw	r24, r30
    3970:	11 24       	eor	r1, r1
    3972:	08 95       	ret

00003974 <__udivmodhi4>:
    3974:	aa 1b       	sub	r26, r26
    3976:	bb 1b       	sub	r27, r27
    3978:	51 e1       	ldi	r21, 0x11	; 17
    397a:	07 c0       	rjmp	.+14     	; 0x398a <__udivmodhi4_ep>

0000397c <__udivmodhi4_loop>:
    397c:	aa 1f       	adc	r26, r26
    397e:	bb 1f       	adc	r27, r27
    3980:	a6 17       	cp	r26, r22
    3982:	b7 07       	cpc	r27, r23
    3984:	10 f0       	brcs	.+4      	; 0x398a <__udivmodhi4_ep>
    3986:	a6 1b       	sub	r26, r22
    3988:	b7 0b       	sbc	r27, r23

0000398a <__udivmodhi4_ep>:
    398a:	88 1f       	adc	r24, r24
    398c:	99 1f       	adc	r25, r25
    398e:	5a 95       	dec	r21
    3990:	a9 f7       	brne	.-22     	; 0x397c <__udivmodhi4_loop>
    3992:	80 95       	com	r24
    3994:	90 95       	com	r25
    3996:	bc 01       	movw	r22, r24
    3998:	cd 01       	movw	r24, r26
    399a:	08 95       	ret

0000399c <__udivmodsi4>:
    399c:	a1 e2       	ldi	r26, 0x21	; 33
    399e:	1a 2e       	mov	r1, r26
    39a0:	aa 1b       	sub	r26, r26
    39a2:	bb 1b       	sub	r27, r27
    39a4:	fd 01       	movw	r30, r26
    39a6:	0d c0       	rjmp	.+26     	; 0x39c2 <__udivmodsi4_ep>

000039a8 <__udivmodsi4_loop>:
    39a8:	aa 1f       	adc	r26, r26
    39aa:	bb 1f       	adc	r27, r27
    39ac:	ee 1f       	adc	r30, r30
    39ae:	ff 1f       	adc	r31, r31
    39b0:	a2 17       	cp	r26, r18
    39b2:	b3 07       	cpc	r27, r19
    39b4:	e4 07       	cpc	r30, r20
    39b6:	f5 07       	cpc	r31, r21
    39b8:	20 f0       	brcs	.+8      	; 0x39c2 <__udivmodsi4_ep>
    39ba:	a2 1b       	sub	r26, r18
    39bc:	b3 0b       	sbc	r27, r19
    39be:	e4 0b       	sbc	r30, r20
    39c0:	f5 0b       	sbc	r31, r21

000039c2 <__udivmodsi4_ep>:
    39c2:	66 1f       	adc	r22, r22
    39c4:	77 1f       	adc	r23, r23
    39c6:	88 1f       	adc	r24, r24
    39c8:	99 1f       	adc	r25, r25
    39ca:	1a 94       	dec	r1
    39cc:	69 f7       	brne	.-38     	; 0x39a8 <__udivmodsi4_loop>
    39ce:	60 95       	com	r22
    39d0:	70 95       	com	r23
    39d2:	80 95       	com	r24
    39d4:	90 95       	com	r25
    39d6:	9b 01       	movw	r18, r22
    39d8:	ac 01       	movw	r20, r24
    39da:	bd 01       	movw	r22, r26
    39dc:	cf 01       	movw	r24, r30
    39de:	08 95       	ret

000039e0 <__prologue_saves__>:
    39e0:	2f 92       	push	r2
    39e2:	3f 92       	push	r3
    39e4:	4f 92       	push	r4
    39e6:	5f 92       	push	r5
    39e8:	6f 92       	push	r6
    39ea:	7f 92       	push	r7
    39ec:	8f 92       	push	r8
    39ee:	9f 92       	push	r9
    39f0:	af 92       	push	r10
    39f2:	bf 92       	push	r11
    39f4:	cf 92       	push	r12
    39f6:	df 92       	push	r13
    39f8:	ef 92       	push	r14
    39fa:	ff 92       	push	r15
    39fc:	0f 93       	push	r16
    39fe:	1f 93       	push	r17
    3a00:	cf 93       	push	r28
    3a02:	df 93       	push	r29
    3a04:	cd b7       	in	r28, 0x3d	; 61
    3a06:	de b7       	in	r29, 0x3e	; 62
    3a08:	ca 1b       	sub	r28, r26
    3a0a:	db 0b       	sbc	r29, r27
    3a0c:	0f b6       	in	r0, 0x3f	; 63
    3a0e:	f8 94       	cli
    3a10:	de bf       	out	0x3e, r29	; 62
    3a12:	0f be       	out	0x3f, r0	; 63
    3a14:	cd bf       	out	0x3d, r28	; 61
    3a16:	09 94       	ijmp

00003a18 <__epilogue_restores__>:
    3a18:	2a 88       	ldd	r2, Y+18	; 0x12
    3a1a:	39 88       	ldd	r3, Y+17	; 0x11
    3a1c:	48 88       	ldd	r4, Y+16	; 0x10
    3a1e:	5f 84       	ldd	r5, Y+15	; 0x0f
    3a20:	6e 84       	ldd	r6, Y+14	; 0x0e
    3a22:	7d 84       	ldd	r7, Y+13	; 0x0d
    3a24:	8c 84       	ldd	r8, Y+12	; 0x0c
    3a26:	9b 84       	ldd	r9, Y+11	; 0x0b
    3a28:	aa 84       	ldd	r10, Y+10	; 0x0a
    3a2a:	b9 84       	ldd	r11, Y+9	; 0x09
    3a2c:	c8 84       	ldd	r12, Y+8	; 0x08
    3a2e:	df 80       	ldd	r13, Y+7	; 0x07
    3a30:	ee 80       	ldd	r14, Y+6	; 0x06
    3a32:	fd 80       	ldd	r15, Y+5	; 0x05
    3a34:	0c 81       	ldd	r16, Y+4	; 0x04
    3a36:	1b 81       	ldd	r17, Y+3	; 0x03
    3a38:	aa 81       	ldd	r26, Y+2	; 0x02
    3a3a:	b9 81       	ldd	r27, Y+1	; 0x01
    3a3c:	ce 0f       	add	r28, r30
    3a3e:	d1 1d       	adc	r29, r1
    3a40:	0f b6       	in	r0, 0x3f	; 63
    3a42:	f8 94       	cli
    3a44:	de bf       	out	0x3e, r29	; 62
    3a46:	0f be       	out	0x3f, r0	; 63
    3a48:	cd bf       	out	0x3d, r28	; 61
    3a4a:	ed 01       	movw	r28, r26
    3a4c:	08 95       	ret

00003a4e <_exit>:
    3a4e:	f8 94       	cli

00003a50 <__stop_program>:
    3a50:	ff cf       	rjmp	.-2      	; 0x3a50 <__stop_program>
