Fitter report for adda_vga
Tue Feb 22 17:06:49 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ALTSYNCRAM
 29. Other Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Feb 22 17:06:49 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; adda_vga                                         ;
; Top-level Entity Name              ; adda_vga                                         ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,223 / 10,320 ( 22 % )                          ;
;     Total combinational functions  ; 2,170 / 10,320 ( 21 % )                          ;
;     Dedicated logic registers      ; 452 / 10,320 ( 4 % )                             ;
; Total registers                    ; 452                                              ;
; Total pins                         ; 29 / 180 ( 16 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 20,480 / 423,936 ( 5 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  40.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; i2c_scl  ; Missing drive strength and slew rate ;
; stcp     ; Missing drive strength and slew rate ;
; shcp     ; Missing drive strength and slew rate ;
; ds       ; Missing drive strength and slew rate ;
; oe       ; Missing drive strength and slew rate ;
; hsync    ; Missing drive strength and slew rate ;
; vsync    ; Missing drive strength and slew rate ;
; rgb[0]   ; Missing drive strength and slew rate ;
; rgb[1]   ; Missing drive strength and slew rate ;
; rgb[2]   ; Missing drive strength and slew rate ;
; rgb[3]   ; Missing drive strength and slew rate ;
; rgb[4]   ; Missing drive strength and slew rate ;
; rgb[5]   ; Missing drive strength and slew rate ;
; rgb[6]   ; Missing drive strength and slew rate ;
; rgb[7]   ; Missing drive strength and slew rate ;
; rgb[8]   ; Missing drive strength and slew rate ;
; rgb[9]   ; Missing drive strength and slew rate ;
; rgb[10]  ; Missing drive strength and slew rate ;
; rgb[11]  ; Missing drive strength and slew rate ;
; rgb[12]  ; Missing drive strength and slew rate ;
; rgb[13]  ; Missing drive strength and slew rate ;
; rgb[14]  ; Missing drive strength and slew rate ;
; rgb[15]  ; Missing drive strength and slew rate ;
; i2c_sda  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                           ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                        ; Destination Port ; Destination Port Name ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; adda_ctrl:adda_ctrl_inst|wr_data[0]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[0] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[1]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[1] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[2]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[2] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[3]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[3] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[4]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[4] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[5]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[5] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[6]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[6] ; PORTADATAOUT     ;                       ;
; adda_ctrl:adda_ctrl_inst|wr_data[7]            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|q_a[7] ; PORTADATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[0] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[1] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[2] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[3] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[4] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[5] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[6] ; PORTBDATAOUT     ;                       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|q_b[7] ; PORTBDATAOUT     ;                       ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2728 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2728 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2716    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,223 / 10,320 ( 22 % )  ;
;     -- Combinational with no register       ; 1771                     ;
;     -- Register only                        ; 53                       ;
;     -- Combinational with a register        ; 399                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 981                      ;
;     -- 3 input functions                    ; 761                      ;
;     -- <=2 input functions                  ; 428                      ;
;     -- Register only                        ; 53                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1373                     ;
;     -- arithmetic mode                      ; 797                      ;
;                                             ;                          ;
; Total registers*                            ; 452 / 11,172 ( 4 % )     ;
;     -- Dedicated logic registers            ; 452 / 10,320 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 171 / 645 ( 27 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 29 / 180 ( 16 % )        ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 5                        ;
; M9Ks                                        ; 3 / 46 ( 7 % )           ;
; Total block memory bits                     ; 20,480 / 423,936 ( 5 % ) ;
; Total block memory implementation bits      ; 27,648 / 423,936 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 5 / 10 ( 50 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 7% / 6% / 8%             ;
; Peak interconnect usage (total/H/V)         ; 15% / 13% / 18%          ;
; Maximum fan-out                             ; 405                      ;
; Highest non-global fan-out                  ; 110                      ;
; Total fan-out                               ; 8755                     ;
; Average fan-out                             ; 3.19                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2223 / 10320 ( 22 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1771                  ; 0                              ;
;     -- Register only                        ; 53                    ; 0                              ;
;     -- Combinational with a register        ; 399                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 981                   ; 0                              ;
;     -- 3 input functions                    ; 761                   ; 0                              ;
;     -- <=2 input functions                  ; 428                   ; 0                              ;
;     -- Register only                        ; 53                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1373                  ; 0                              ;
;     -- arithmetic mode                      ; 797                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 452                   ; 0                              ;
;     -- Dedicated logic registers            ; 452 / 10320 ( 4 % )   ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 171 / 645 ( 27 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 29                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 20480                 ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 3 / 46 ( 6 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 53                    ; 2                              ;
;     -- Registered Input Connections         ; 51                    ; 0                              ;
;     -- Output Connections                   ; 3                     ; 52                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 8756                  ; 61                             ;
;     -- Registered Connections               ; 2168                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 2                     ; 54                             ;
;     -- hard_block:auto_generated_inst       ; 54                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 5                     ; 2                              ;
;     -- Output Ports                         ; 23                    ; 2                              ;
;     -- Bidir Ports                          ; 1                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key[0]    ; M2    ; 2        ; 0            ; 11           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[1]    ; M1    ; 2        ; 0            ; 11           ; 21           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[2]    ; E15   ; 6        ; 34           ; 12           ; 0            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 230                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; M15   ; 5        ; 34           ; 12           ; 14           ; 408                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ds      ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsync   ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2c_scl ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oe      ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[0]  ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[10] ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[11] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[12] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[13] ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[14] ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[15] ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[1]  ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[2]  ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[3]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[4]  ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[5]  ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[6]  ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[7]  ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[8]  ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[9]  ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; shcp    ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; stcp    ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync   ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                       ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+
; i2c_sda ; N14   ; 5        ; 34           ; 4            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_ctrl:i2c_ctrl_inst|sda_en~0 (inverted) ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; rgb[9]                  ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; rgb[10]                 ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; rgb[8]                  ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; rgb[13]                 ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; rgb[14]                 ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; rgb[15]                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 2 / 27 ( 7 % )   ; 2.5V          ; --           ;
; 5        ; 3 / 25 ( 12 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; rgb[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; rgb[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; rgb[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; rgb[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; rgb[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; shcp                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; rgb[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; rgb[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; rgb[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; rgb[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; rgb[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; hsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; vsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; rgb[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; rgb[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; rgb[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; rgb[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; rgb[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; rgb[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; stcp                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; oe                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; key[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; key[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; i2c_sda                                                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; i2c_scl                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; ds                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_gen_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 599.9 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; sys_clk                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |adda_vga                                    ; 2223 (1)    ; 452 (0)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 29   ; 0            ; 1771 (1)     ; 53 (0)            ; 399 (0)          ; |adda_vga                                                                                                                                                      ; work         ;
;    |adda_ctrl:adda_ctrl_inst|                ; 1245 (195)  ; 144 (144)                 ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1098 (60)    ; 19 (19)           ; 128 (98)         ; |adda_vga|adda_ctrl:adda_ctrl_inst                                                                                                                             ; work         ;
;       |lpm_divide:Div0|                      ; 1068 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1038 (0)     ; 0 (0)             ; 30 (0)           ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0                                                                                                             ; work         ;
;          |lpm_divide_ekm:auto_generated|     ; 1068 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1038 (0)     ; 0 (0)             ; 30 (0)           ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated                                                                               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1068 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1038 (0)     ; 0 (0)             ; 30 (0)           ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider                                                   ; work         ;
;                |alt_u_div_6af:divider|       ; 1068 (1068) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1038 (1038)  ; 0 (0)             ; 30 (30)          ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                             ; work         ;
;       |ram_256x8:ram_256x8_inst|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component                                                                    ; work         ;
;             |altsyncram_e8k1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated                                     ; work         ;
;       |rom_256x8:rom_256x8_inst|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component                                                                    ; work         ;
;             |altsyncram_ipa1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated                                     ; work         ;
;    |clk_gen:clk_gen_inst|                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |adda_vga|clk_gen:clk_gen_inst                                                                                                                                 ; work         ;
;       |altpll:altpll_component|              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |adda_vga|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                         ; work         ;
;          |clk_gen_altpll:auto_generated|     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |adda_vga|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                           ; work         ;
;    |i2c_ctrl:i2c_ctrl_inst|                  ; 95 (95)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 1 (1)             ; 41 (41)          ; |adda_vga|i2c_ctrl:i2c_ctrl_inst                                                                                                                               ; work         ;
;    |key_control:key_control_inst|            ; 92 (8)      ; 71 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 71 (8)           ; |adda_vga|key_control:key_control_inst                                                                                                                         ; work         ;
;       |key_filter:key_filter_inst0|          ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst0                                                                                             ; work         ;
;       |key_filter:key_filter_inst1|          ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst1                                                                                             ; work         ;
;       |key_filter:key_filter_inst2|          ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst2                                                                                             ; work         ;
;    |seg_595_dynamic:seg_595_dynamic_inst|    ; 215 (0)     ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 33 (0)            ; 116 (0)          ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst                                                                                                                 ; work         ;
;       |hc595_ctrl:hc595_ctrl_inst|           ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 11 (11)          ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                                                                                      ; work         ;
;       |seg_dynamic:seg_dynamic_inst|         ; 197 (83)    ; 140 (67)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (15)      ; 31 (10)           ; 110 (60)         ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                                                                                    ; work         ;
;          |bcd_8421:bcd_8421_inst|            ; 114 (114)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 21 (21)           ; 52 (52)          ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst                                                             ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                  ; 96 (96)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 0 (0)             ; 20 (20)          ; |adda_vga|vga_ctrl:vga_ctrl_inst                                                                                                                               ; work         ;
;    |vga_wave_pic:vga_wave_pic_inst|          ; 485 (340)   ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 456 (312)    ; 0 (0)             ; 29 (26)          ; |adda_vga|vga_wave_pic:vga_wave_pic_inst                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                      ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_hhm:auto_generated|     ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;                |alt_u_div_64f:divider|       ; 32 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (31)      ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Div1|                      ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 1 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_hhm:auto_generated|     ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 1 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 1 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;                |alt_u_div_64f:divider|       ; 44 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (42)      ; 0 (0)             ; 1 (1)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Mod0|                      ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 2 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_uam:auto_generated|     ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 2 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 2 (0)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                             ; work         ;
;                |alt_u_div_q6f:divider|       ; 71 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 2 (2)            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                       ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; i2c_scl   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; stcp      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; shcp      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oe        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2c_sda   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[1]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                           ;
+--------------------------------------------+-------------------+---------+
; Source Pin / Fanout                        ; Pad To Core Index ; Setting ;
+--------------------------------------------+-------------------+---------+
; i2c_sda                                    ;                   ;         ;
;      - i2c_ctrl:i2c_ctrl_inst|Selector19~0 ; 1                 ; 6       ;
;      - i2c_ctrl:i2c_ctrl_inst|ack          ; 1                 ; 6       ;
; sys_rst_n                                  ;                   ;         ;
; sys_clk                                    ;                   ;         ;
; key[2]                                     ;                   ;         ;
; key[1]                                     ;                   ;         ;
; key[0]                                     ;                   ;         ;
+--------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; adda_ctrl:adda_ctrl_inst|Selector0~0                                                                       ; LCCOMB_X11_Y8_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|cnt_wait[13]~52                                                                   ; LCCOMB_X7_Y8_N22  ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|fre_ab                                                                            ; FF_X18_Y18_N17    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|fre_en                                                                            ; FF_X13_Y8_N5      ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|ram_wr_en                                                                         ; FF_X12_Y10_N17    ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[0]~0                                                                  ; LCCOMB_X13_Y4_N6  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adda_ctrl:adda_ctrl_inst|state.DA_START                                                                    ; FF_X7_Y8_N27      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]                ; PLL_1             ; 50      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                ; PLL_1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Equal4~0                                                                            ; LCCOMB_X13_Y6_N4  ; 2       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector20~0                                                                        ; LCCOMB_X12_Y7_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector22~0                                                                        ; LCCOMB_X12_Y7_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector23~2                                                                        ; LCCOMB_X12_Y7_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector24~0                                                                        ; LCCOMB_X12_Y7_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector25~0                                                                        ; LCCOMB_X12_Y7_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector27~0                                                                        ; LCCOMB_X12_Y7_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector28~2                                                                        ; LCCOMB_X12_Y7_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|Selector2~0                                                                         ; LCCOMB_X12_Y7_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|always9~7                                                                           ; LCCOMB_X12_Y7_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                             ; FF_X14_Y7_N23     ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                             ; FF_X14_Y7_N23     ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|sda_en~0                                                                            ; LCCOMB_X14_Y6_N24 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                       ; FF_X13_Y7_N19     ; 10      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; key[0]                                                                                                     ; PIN_M2            ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key[1]                                                                                                     ; PIN_M1            ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key[2]                                                                                                     ; PIN_E15           ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key_control:key_control_inst|key_filter:key_filter_inst0|always0~0                                         ; LCCOMB_X5_Y8_N6   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                          ; FF_X5_Y8_N5       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_control:key_control_inst|key_filter:key_filter_inst1|always0~0                                         ; LCCOMB_X1_Y11_N10 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                          ; FF_X1_Y11_N5      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_control:key_control_inst|key_filter:key_filter_inst2|always0~0                                         ; LCCOMB_X28_Y12_N6 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                    ; LCCOMB_X17_Y1_N22 ; 44      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0          ; LCCOMB_X16_Y5_N22 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14]~79 ; LCCOMB_X16_Y5_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]~18 ; LCCOMB_X16_Y8_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]~15 ; LCCOMB_X16_Y9_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]~12 ; LCCOMB_X16_Y6_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~21 ; LCCOMB_X16_Y8_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36]~32 ; LCCOMB_X16_Y6_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~24 ; LCCOMB_X16_Y9_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                 ; FF_X13_Y10_N9     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                    ; PIN_E1            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                    ; PIN_E1            ; 229     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                  ; PIN_M15           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                  ; PIN_M15           ; 405     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]~12                                                           ; LCCOMB_X10_Y9_N2  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 50      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                              ; FF_X14_Y7_N23     ; 171     ; 9                                    ; Global Clock         ; GCLK0            ; --                        ;
; rst_n~0                                                                                     ; LCCOMB_X17_Y1_N22 ; 44      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_clk                                                                                     ; PIN_E1            ; 229     ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                   ; PIN_M15           ; 405     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_ctrl:vga_ctrl_inst|pix_data_req~4                                                                                                                    ; 110     ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[0]                                                                                                                      ; 52      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal0~1                                                        ; 51      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[31]                                                                                                                     ; 39      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~24                 ; 35      ;
; adda_ctrl:adda_ctrl_inst|fre_en                                                                                                                          ; 34      ;
; adda_ctrl:adda_ctrl_inst|fre_ab                                                                                                                          ; 32      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[3]                                                                                                                      ; 32      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[407]~0                      ; 32      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~62                        ; 32      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~60                        ; 31      ;
; vga_ctrl:vga_ctrl_inst|Add2~4                                                                                                                            ; 31      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[6]                                                                                                                      ; 30      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[1]                                                                                                                      ; 30      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[2]                                                                                                                      ; 30      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~58                        ; 30      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]~45                 ; 29      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~44                 ; 29      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[5]                                                                                                                      ; 29      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[4]                                                                                                                      ; 29      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[693]~25                 ; 29      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~56                        ; 29      ;
; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                                    ; 28      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~54                        ; 28      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[9]                                                                                                                      ; 27      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0                                                        ; 27      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_25_result_int[26]~50    ; 27      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[858]~43                 ; 26      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]~42                 ; 26      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[8]                                                                                                                      ; 26      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[7]                                                                                                                      ; 26      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]~26                 ; 26      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                                                                 ; 26      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_16~50                        ; 26      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~48                        ; 25      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[12]                                                                                                                     ; 24      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|always1~0                                                       ; 24      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_22_result_int[23]~44    ; 24      ;
; vga_ctrl:vga_ctrl_inst|Add2~6                                                                                                                            ; 24      ;
; vga_ctrl:vga_ctrl_inst|Add2~0                                                                                                                            ; 24      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[407]                        ; 23      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[726]~41                 ; 23      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[15]                                                                                                                     ; 23      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[495]~27                 ; 23      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[11]                                                                                                                     ; 23      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[10]                                                                                                                     ; 23      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~44                        ; 23      ;
; vga_ctrl:vga_ctrl_inst|Add2~2                                                                                                                            ; 23      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~42                        ; 22      ;
; key[0]~input                                                                                                                                             ; 21      ;
; key[1]~input                                                                                                                                             ; 21      ;
; key[2]~input                                                                                                                                             ; 21      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[14]                                                                                                                     ; 21      ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[0]~0                                                                                                                ; 21      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_10~40                        ; 21      ;
; vga_ctrl:vga_ctrl_inst|Add2~12                                                                                                                           ; 21      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[660]~40                 ; 20      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]~39                 ; 20      ;
; key_control:key_control_inst|key_filter:key_filter_inst0|always0~0                                                                                       ; 20      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[13]                                                                                                                     ; 20      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[18]                                                                                                                     ; 20      ;
; key_control:key_control_inst|key_filter:key_filter_inst1|always0~0                                                                                       ; 20      ;
; key_control:key_control_inst|key_filter:key_filter_inst2|always0~0                                                                                       ; 20      ;
; vga_ctrl:vga_ctrl_inst|pix_x[4]~1                                                                                                                        ; 20      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_9~38                         ; 20      ;
; vga_ctrl:vga_ctrl_inst|Add2~14                                                                                                                           ; 20      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14]~79                                               ; 19      ;
; vga_ctrl:vga_ctrl_inst|pix_x[9]~6                                                                                                                        ; 19      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                                    ; 19      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[18]~34    ; 19      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]~28                 ; 18      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[17]                                                                                                                     ; 18      ;
; adda_ctrl:adda_ctrl_inst|cnt_wait[13]~52                                                                                                                 ; 18      ;
; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                                    ; 18      ;
; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                                    ; 18      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                                                                                    ; 18      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_7~34                         ; 18      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[400]~1                      ; 17      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[400]                        ; 17      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[16]                                                                                                                     ; 17      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[21]                                                                                                                     ; 17      ;
; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                                    ; 17      ;
; vga_ctrl:vga_ctrl_inst|pix_x[3]~9                                                                                                                        ; 17      ;
; vga_ctrl:vga_ctrl_inst|pix_y[0]~4                                                                                                                        ; 17      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                        ; 17      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_15_result_int[16]~30    ; 17      ;
; vga_ctrl:vga_ctrl_inst|Add2~16                                                                                                                           ; 17      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                                                                             ; 16      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                        ; 16      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[15]~28    ; 16      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[20]                                                                                                                     ; 15      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                                                               ; 15      ;
; vga_wave_pic:vga_wave_pic_inst|char_N_y~11                                                                                                               ; 15      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_13_result_int[14]~26    ; 15      ;
; vga_ctrl:vga_ctrl_inst|Add3~2                                                                                                                            ; 15      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[462]~38                 ; 14      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]~37                 ; 14      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[297]                        ; 14      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[19]                                                                                                                     ; 14      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[24]                                                                                                                     ; 14      ;
; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                                    ; 14      ;
; vga_ctrl:vga_ctrl_inst|pix_x[1]~3                                                                                                                        ; 14      ;
; vga_ctrl:vga_ctrl_inst|Equal0~2                                                                                                                          ; 14      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[13]~24    ; 14      ;
; vga_ctrl:vga_ctrl_inst|Add2~18                                                                                                                           ; 14      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                                                                             ; 13      ;
; vga_ctrl:vga_ctrl_inst|pix_x[8]~5                                                                                                                        ; 13      ;
; vga_ctrl:vga_ctrl_inst|pix_x[2]~2                                                                                                                        ; 13      ;
; i2c_ctrl:i2c_ctrl_inst|state.IDLE                                                                                                                        ; 13      ;
; vga_ctrl:vga_ctrl_inst|Add2~8                                                                                                                            ; 13      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[23]                                                                                                                     ; 12      ;
; vga_ctrl:vga_ctrl_inst|pix_x[7]~7                                                                                                                        ; 12      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_2~24                         ; 12      ;
; vga_ctrl:vga_ctrl_inst|Add2~10                                                                                                                           ; 12      ;
; vga_ctrl:vga_ctrl_inst|Add3~0                                                                                                                            ; 12      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[363]~36                 ; 11      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]~35                 ; 11      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[198]~29                 ; 11      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[22]                                                                                                                     ; 11      ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[27]                                                                                                                     ; 11      ;
; key_control:key_control_inst|FRE_select[2]                                                                                                               ; 11      ;
; vga_ctrl:vga_ctrl_inst|pix_x[0]~4                                                                                                                        ; 11      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_1~22                         ; 11      ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]~0                                                                                                               ; 10      ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]~12                                                                                                         ; 10      ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]~1                                                                                                                ; 10      ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]~0                                                                                                                ; 10      ;
; key_control:key_control_inst|FRE_select[1]                                                                                                               ; 10      ;
; vga_wave_pic:vga_wave_pic_inst|char_N_x[2]~8                                                                                                             ; 10      ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]~0                                                                                                                        ; 10      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                                                                               ; 10      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                                                                               ; 10      ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                                     ; 10      ;
; vga_ctrl:vga_ctrl_inst|pix_y[1]~3                                                                                                                        ; 10      ;
; vga_wave_pic:vga_wave_pic_inst|LessThan33~3                                                                                                              ; 10      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                        ; 10      ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_30~20                        ; 10      ;
; vga_wave_pic:vga_wave_pic_inst|always6~127                                                                                                               ; 9       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[26]                                                                                                                     ; 9       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                           ; 9       ;
; vga_ctrl:vga_ctrl_inst|pix_x[6]~0                                                                                                                        ; 9       ;
; vga_wave_pic:vga_wave_pic_inst|char_t_y~8                                                                                                                ; 9       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_29~18                        ; 9       ;
; i2c_ctrl:i2c_ctrl_inst|always9~7                                                                                                                         ; 8       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[264]~34                 ; 8       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[231]~33                 ; 8       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[25]                                                                                                                     ; 8       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[30]                                                                                                                     ; 8       ;
; key_control:key_control_inst|wave_select[1]                                                                                                              ; 8       ;
; key_control:key_control_inst|wave_select[2]                                                                                                              ; 8       ;
; i2c_ctrl:i2c_ctrl_inst|Selector19~0                                                                                                                      ; 8       ;
; adda_ctrl:adda_ctrl_inst|Selector0~0                                                                                                                     ; 8       ;
; key_control:key_control_inst|FRE_select[0]                                                                                                               ; 8       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[3]                                                                           ; 8       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                                                                           ; 8       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[1]                                                                           ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|char_t_y~14                                                                                                               ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan34~1                                                                                                              ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|always6~60                                                                                                                ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|Equal0~5                                                                                                                  ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|Equal0~0                                                                                                                  ; 8       ;
; vga_ctrl:vga_ctrl_inst|pix_y[2]~2                                                                                                                        ; 8       ;
; vga_ctrl:vga_ctrl_inst|rgb_valid~1                                                                                                                       ; 8       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~16                        ; 8       ;
; vga_ctrl:vga_ctrl_inst|Add3~16                                                                                                                           ; 8       ;
; vga_ctrl:vga_ctrl_inst|Add3~4                                                                                                                            ; 8       ;
; vga_wave_pic:vga_wave_pic_inst|always6~128                                                                                                               ; 7       ;
; i2c_ctrl:i2c_ctrl_inst|always9~6                                                                                                                         ; 7       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[99]~30                  ; 7       ;
; key_control:key_control_inst|wave_select[0]                                                                                                              ; 7       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[7]                                                                                                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]                                                    ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~4                                                                               ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                                                                             ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                                                                           ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|always6~108                                                                                                               ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~64                                                                                                               ; 7       ;
; vga_ctrl:vga_ctrl_inst|pix_x[5]~8                                                                                                                        ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan33~6                                                                                                              ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan30~8                                                                                                              ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~42                                                                                                               ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                                                                 ; 7       ;
; i2c_ctrl:i2c_ctrl_inst|Equal5~1                                                                                                                          ; 7       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                          ; 7       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_27~14                        ; 7       ;
; vga_ctrl:vga_ctrl_inst|Add3~18                                                                                                                           ; 7       ;
; vga_wave_pic:vga_wave_pic_inst|Mux3~19                                                                                                                   ; 6       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[29]                                                                                                                     ; 6       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]                                                                                                                 ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan6~1                                                     ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]                                                  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|always4~0                                                                              ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|Add10~2                                                                                                                   ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[10]~66                                                                                                           ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|always6~66                                                                                                                ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~40                                                                                                               ; 6       ;
; i2c_ctrl:i2c_ctrl_inst|always5~0                                                                                                                         ; 6       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                          ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                          ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                          ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                          ; 6       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                          ; 6       ;
; i2c_ctrl:i2c_ctrl_inst|Equal1~0                                                                                                                          ; 6       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~12                        ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_2_result_int[3]~4 ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_2_result_int[3]~4 ; 6       ;
; vga_wave_pic:vga_wave_pic_inst|Mux3~20                                                                                                                   ; 5       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[165]~32                 ; 5       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[132]~31                 ; 5       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt[28]                                                                                                                     ; 5       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]                                                                                                                 ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41]                                                  ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]                                                        ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]                                                        ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|Add11~1                                                                                                                   ; 5       ;
; adda_ctrl:adda_ctrl_inst|state.AD_CMD                                                                                                                    ; 5       ;
; adda_ctrl:adda_ctrl_inst|state.DA_CMD                                                                                                                    ; 5       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_en                                                                                                                       ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                              ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|char_N_y~9                                                                                                                ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan17~0                                                                                                              ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                                                                               ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                                                                               ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                          ; 5       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                          ; 5       ;
; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                        ; 5       ;
; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                                     ; 5       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~10                        ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_7~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_6~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_5~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_4~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_3~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_2~8                    ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                           ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[3]~6 ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~6 ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[3]~6 ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_2_result_int[3]~6 ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[3]~4 ; 5       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[3]~4 ; 5       ;
; vga_ctrl:vga_ctrl_inst|Add3~14                                                                                                                           ; 5       ;
; vga_ctrl:vga_ctrl_inst|Add3~12                                                                                                                           ; 5       ;
; vga_ctrl:vga_ctrl_inst|Add3~10                                                                                                                           ; 5       ;
; i2c_ctrl:i2c_ctrl_inst|ack                                                                                                                               ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan30~9                                                                                                              ; 4       ;
; adda_ctrl:adda_ctrl_inst|zero_cnt[0]                                                                                                                     ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[1]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[6]                                                                                                                 ; 4       ;
; adda_ctrl:adda_ctrl_inst|rom_addr_reg[0]                                                                                                                 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36]~32                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~24                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~21                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]~18                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]~15                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]~12                                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan6~0                                                     ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|Decoder1~3                                                                                                                        ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]                                                  ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]                                                    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]                                                    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]                                                        ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]                                                        ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]                                                                                                                  ; 4       ;
; adda_ctrl:adda_ctrl_inst|state.DA_START                                                                                                                  ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|Equal0~1                                                                                                                          ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|Equal0~0                                                                                                                          ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~92                                                                                                               ; 4       ;
; key_control:key_control_inst|RAN_select[1]                                                                                                               ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|always6~67                                                                                                                ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|Equal59~0                                                                                                                 ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan12~1                                                                                                              ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|Equal60~2                                                                                                                 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|always2~1                                                                                ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                                ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                                     ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                               ; 4       ;
; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                                 ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan33~2                                                                                                              ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                          ; 4       ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                          ; 4       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~8                         ; 4       ;
; adda_ctrl:adda_ctrl_inst|cnt_wait[17]                                                                                                                    ; 4       ;
; adda_ctrl:adda_ctrl_inst|cnt_wait[16]                                                                                                                    ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_6_result_int[3]~6 ; 4       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[3]~4 ; 4       ;
; vga_ctrl:vga_ctrl_inst|Add3~6                                                                                                                            ; 4       ;
; sys_rst_n~input                                                                                                                                          ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|Add10~3                                                                                                                   ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|Equal60~4                                                                                                                 ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~5                                                                                                                      ; 3       ;
; adda_ctrl:adda_ctrl_inst|zero_cnt[1]                                                                                                                     ; 3       ;
; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]                                                                                                                  ; 3       ;
; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|Decoder1~2                                                                                                                        ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]                                                    ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]                                                    ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]                                                        ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]                                                        ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]                                                        ; 3       ;
; adda_ctrl:adda_ctrl_inst|Equal1~5                                                                                                                        ; 3       ;
; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                        ; 3       ;
; adda_ctrl:adda_ctrl_inst|state.AD_IDLE                                                                                                                   ; 3       ;
; adda_ctrl:adda_ctrl_inst|Equal1~4                                                                                                                        ; 3       ;
; adda_ctrl:adda_ctrl_inst|state.DA_IDLE                                                                                                                   ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                                                                             ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Equal1~0                                                                                 ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                                     ; 3       ;
; adda_ctrl:adda_ctrl_inst|wr_en                                                                                                                           ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|WideOr16~0                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                                       ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                                       ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                                       ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[10]~94                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|Mux18~4                                                                                                                   ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|char_N_y~10                                                                                                               ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[15]~90                                                                                                           ; 3       ;
; key_control:key_control_inst|RAN_select[0]                                                                                                               ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~109                                                                                                               ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[2]~70                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[10]~69                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~71                                                                                                                ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~70                                                                                                                ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~68                                                                                                                ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~64                                                                                                                ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|always6~58                                                                                                                ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|always4~10                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                                       ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                                       ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|always10~0                                                                                                                        ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|Equal5~0                                                                                                                          ; 3       ;
; adda_ctrl:adda_ctrl_inst|i2c_start                                                                                                                       ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                                    ; 3       ;
; vga_ctrl:vga_ctrl_inst|rgb[12]~7                                                                                                                         ; 3       ;
; vga_ctrl:vga_ctrl_inst|rgb[1]~1                                                                                                                          ; 3       ;
; vga_ctrl:vga_ctrl_inst|Equal0~0                                                                                                                          ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                          ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                          ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                          ; 3       ;
; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                          ; 3       ;
; i2c_ctrl:i2c_ctrl_inst|Decoder1~0                                                                                                                        ; 3       ;
; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                                                                     ; 3       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_11~6                         ; 3       ;
; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[0]                                                                                     ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|op_8~8                    ; 3       ;
; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[0]                                                                                     ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                            ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                           ; 3       ;
; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                           ; 3       ;
; vga_ctrl:vga_ctrl_inst|Add3~8                                                                                                                            ; 3       ;
; i2c_sda~input                                                                                                                                            ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]                                                                                                                    ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg                                                                                                                       ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux5~23                                                                                                                   ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|char_N_y[1]~12                                                                                                            ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~114                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~129                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[33]~47           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[29]~46           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[25]~45           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[21]~44           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[17]~43           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|StageOut[13]~41           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~111                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux19~15                                                                                                                  ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~109                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~108                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~125                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~122                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan33~7                                                                                                              ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[928]~454               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[929]~453               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[930]~452               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[931]~451               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[932]~450               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[933]~449               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[934]~448               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[935]~447               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[936]~446               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[937]~445               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[938]~444               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[939]~443               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[940]~442               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[941]~441               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[942]~440               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[943]~439               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[944]~438               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[945]~437               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[946]~436               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[947]~435               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[948]~434               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[949]~433               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[950]~432               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[951]~431               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[952]~430               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[953]~429               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[954]~428               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[955]~427               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[956]~426               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[957]~425               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]                                                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[896]~424               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[897]~423               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[898]~422               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[899]~421               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[900]~420               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[901]~419               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[902]~418               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[903]~417               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[904]~416               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[905]~415               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[906]~414               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[907]~413               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[908]~412               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[909]~411               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[910]~410               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[911]~409               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[912]~408               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[913]~407               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[914]~406               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[915]~405               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[916]~404               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[917]~403               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[918]~402               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[919]~401               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[920]~400               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[921]~399               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[922]~398               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[923]~397               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[924]~396               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[864]~395               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[865]~394               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[866]~393               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[867]~392               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[868]~391               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[869]~390               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[870]~389               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[871]~388               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[872]~387               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[873]~386               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[874]~385               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[875]~384               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[876]~383               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[877]~382               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[878]~381               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[879]~380               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[880]~379               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[881]~378               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[882]~377               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[883]~376               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[884]~375               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[885]~374               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[886]~373               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[887]~372               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[888]~371               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[889]~370               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[890]~369               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[891]~368               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[832]~367               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[833]~366               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[834]~365               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[835]~364               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[836]~363               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[837]~362               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[838]~361               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[839]~360               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[840]~359               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[841]~358               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[842]~357               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[843]~356               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[844]~355               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[845]~354               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[846]~353               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[847]~352               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[848]~351               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[849]~350               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[850]~349               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[851]~348               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[852]~347               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[853]~346               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[854]~345               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[855]~344               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[856]~343               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[857]~342               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[858]~341               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[800]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[801]~340               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[802]~339               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[803]~338               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[804]~337               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[805]~336               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[806]~335               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[807]~334               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[808]~333               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[809]~332               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[810]~331               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[811]~330               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[812]~329               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[813]~328               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[814]~327               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[815]~326               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[816]~325               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[817]~324               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[818]~323               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[819]~322               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[820]~321               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[821]~320               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[822]~319               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[823]~318               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[824]~317               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[825]~316               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[768]~315               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[769]~314               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[770]~313               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[771]~312               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[772]~311               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[773]~310               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[774]~309               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[775]~308               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[776]~307               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[777]~306               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[778]~305               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[779]~304               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[780]~303               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[781]~302               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[782]~301               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[783]~300               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[784]~299               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[785]~298               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[786]~297               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[787]~296               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[788]~295               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[789]~294               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[790]~293               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[791]~292               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[792]~291               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[736]~290               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[737]~289               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[738]~288               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[739]~287               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[740]~286               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[741]~285               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[742]~284               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[743]~283               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[744]~282               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[745]~281               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[746]~280               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[747]~279               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[748]~278               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[749]~277               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[750]~276               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[751]~275               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[752]~274               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[753]~273               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[754]~272               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[755]~271               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[756]~270               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[757]~269               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[758]~268               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[759]~267               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[704]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[705]~266               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[706]~265               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[707]~264               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[708]~263               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[709]~262               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[710]~261               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[711]~260               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[712]~259               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[713]~258               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[714]~257               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[715]~256               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[716]~255               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[717]~254               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[718]~253               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[719]~252               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[720]~251               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[721]~250               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[722]~249               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[723]~248               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[724]~247               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[725]~246               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[726]~245               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[672]~244               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[673]~243               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[674]~242               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[675]~241               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[676]~240               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[677]~239               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[678]~238               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[679]~237               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[680]~236               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[681]~235               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[682]~234               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[683]~233               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[684]~232               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[685]~231               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[686]~230               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[687]~229               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[688]~228               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[689]~227               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[690]~226               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[691]~225               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[692]~224               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[693]~223               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[640]~222               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[641]~221               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[642]~220               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[643]~219               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[644]~218               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[645]~217               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[646]~216               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[647]~215               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[648]~214               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[649]~213               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[650]~212               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[651]~211               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[652]~210               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[653]~209               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[654]~208               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[655]~207               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[656]~206               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[657]~205               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[658]~204               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[659]~203               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[660]~202               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[608]~201               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[609]~200               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[610]~199               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[611]~198               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[612]~197               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[613]~196               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[614]~195               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[615]~194               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[616]~193               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[617]~192               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[618]~191               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[619]~190               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[620]~189               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[621]~188               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[622]~187               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[623]~186               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[624]~185               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[625]~184               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[626]~183               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[627]~182               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[576]~181               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[577]~180               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[578]~179               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[579]~178               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[580]~177               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[581]~176               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[582]~175               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[583]~174               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[584]~173               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[585]~172               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[586]~171               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[587]~170               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[588]~169               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[589]~168               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[590]~167               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[591]~166               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[592]~165               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[593]~164               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[594]~163               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[544]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[545]~162               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[546]~161               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[547]~160               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[548]~159               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[549]~158               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[550]~157               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[551]~156               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[552]~155               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[553]~154               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[554]~153               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[555]~152               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[556]~151               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[557]~150               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[558]~149               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[559]~148               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[560]~147               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[561]~146               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[512]~145               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[513]~144               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[514]~143               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[515]~142               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[516]~141               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[517]~140               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[518]~139               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[519]~138               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[520]~137               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[521]~136               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[522]~135               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[523]~134               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[524]~133               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[525]~132               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[526]~131               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[527]~130               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[528]~129               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[480]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[481]~128               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[482]~127               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[483]~126               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[484]~125               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[485]~124               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[486]~123               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[487]~122               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[488]~121               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[489]~120               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[490]~119               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[491]~118               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[492]~117               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[493]~116               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[494]~115               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[495]~114               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[448]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[449]~113               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[450]~112               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[451]~111               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[452]~110               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[453]~109               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[454]~108               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[455]~107               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[456]~106               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[457]~105               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[458]~104               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[459]~103               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[460]~102               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[461]~101               ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[462]~100               ; 2       ;
; adda_ctrl:adda_ctrl_inst|always10~5                                                                                                                      ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[416]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[417]~99                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[418]~98                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[419]~97                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[420]~96                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[421]~95                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[422]~94                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[423]~93                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[424]~92                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[425]~91                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[426]~90                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[427]~89                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[428]~88                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[429]~87                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[384]                   ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[385]~86                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[386]~85                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[387]~84                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[388]~83                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[389]~82                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[390]~81                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[391]~80                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[392]~79                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[393]~78                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[394]~77                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[395]~76                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[396]~75                ; 2       ;
; key_control:key_control_inst|key_filter:key_filter_inst0|Equal1~5                                                                                        ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[352]~74                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[353]~73                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[354]~72                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[355]~71                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[356]~70                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[357]~69                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[358]~68                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[359]~67                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[360]~66                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[361]~65                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[362]~64                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[363]~63                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[320]~62                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[321]~61                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[322]~60                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[323]~59                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[324]~58                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[325]~57                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[326]~56                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[327]~55                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[328]~54                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[329]~53                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[330]~52                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[288]~51                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[289]~50                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[290]~49                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[291]~48                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[292]~47                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[293]~46                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[294]~45                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[295]~44                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[296]~43                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[297]~42                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[256]~41                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[257]~40                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[258]~39                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[259]~38                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[260]~37                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[261]~36                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[262]~35                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[263]~34                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[264]~33                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[224]~32                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[225]~31                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[226]~30                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[227]~29                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[228]~28                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[229]~27                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[230]~26                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[231]~25                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[192]~24                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[193]~23                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[194]~22                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[195]~21                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[196]~20                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[197]~19                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[198]~18                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~17                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~16                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~15                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~14                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~13                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~12                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~11                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~10                ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~9                 ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~8                 ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~7                 ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[96]~6                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[97]~5                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[98]~4                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[99]~3                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[64]~2                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[65]~1                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[66]~0                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|Equal0~2                                                                                                                        ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[10]                                                                                                                 ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[9]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[8]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[7]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[6]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[5]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[4]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[3]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[2]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[1]                                                                                                                  ; 2       ;
; adda_ctrl:adda_ctrl_inst|rom_rd_addr[0]                                                                                                                  ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal0~0                                                        ; 2       ;
; key_control:key_control_inst|key_filter:key_filter_inst1|Equal1~5                                                                                        ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr0~1                                                                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[2]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[3]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[4]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[5]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[7]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[6]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[10]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[11]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[8]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[9]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[12]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[13]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[14]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~1                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]                                                        ; 2       ;
; adda_ctrl:adda_ctrl_inst|always15~3                                                                                                                      ; 2       ;
; key_control:key_control_inst|key_filter:key_filter_inst2|Equal1~5                                                                                        ; 2       ;
; adda_ctrl:adda_ctrl_inst|rd_en                                                                                                                           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Decoder1~0                                                                                                                ; 2       ;
; key_control:key_control_inst|key_filter:key_filter_inst2|key_flag                                                                                        ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                                                                             ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                                                                             ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|Selector11~0                                                                                                                      ; 2       ;
; adda_ctrl:adda_ctrl_inst|state.AD_START                                                                                                                  ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                                                                        ; 2       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                                                                                                                        ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan19~0                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~101                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~98                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux15~10                                                                                                                  ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux15~8                                                                                                                   ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux15~6                                                                                                                   ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux18~6                                                                                                                   ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux19~10                                                                                                                  ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux19~7                                                                                                                   ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Mux17~17                                                                                                                  ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan9~0                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|char_N_y~8                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~114                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Add9~0                                                                                                                    ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Add3~0                                                                                                                    ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~110                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|char_t_y~13                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan41~1                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan39~0                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data~77                                                                                                               ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[2]~74                                                                                                            ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan27~0                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan25~0                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[2]~73                                                                                                            ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[2]~72                                                                                                            ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[10]~67                                                                                                           ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~92                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~89                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~83                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~81                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~80                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~78                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~77                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~74                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~69                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan33~5                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~61                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Equal59~2                                                                                                                 ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|always6~59                                                                                                                ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|LessThan11~0                                                                                                              ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|Equal60~3                                                                                                                 ; 2       ;
; vga_ctrl:vga_ctrl_inst|rgb[11]~6                                                                                                                         ; 2       ;
; vga_ctrl:vga_ctrl_inst|rgb[7]~4                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|rgb[5]~2                                                                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_inst|rgb[0]~0                                                                                                                          ; 2       ;
; vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|StageOut[3]~10            ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                    ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------+----------------------+-----------------+-----------------+
; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 640          ; 8            ; 640          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 5120  ; 640                         ; 8                           ; 640                         ; 8                           ; 5120                ; 1    ; None                   ; M9K_X15_Y10_N0               ; Don't care           ; Old data        ; Old data        ;
; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 1920         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 15360 ; 1920                        ; 8                           ; --                          ; --                          ; 15360               ; 2    ; ../mif/wave_1920x8.mif ; M9K_X15_Y7_N0, M9K_X15_Y6_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ALTSYNCRAM                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01111111) (177) (127) (7F)    ;(10000000) (200) (128) (80)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;
;8;(10001001) (211) (137) (89)    ;(10001010) (212) (138) (8A)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;
;16;(10010011) (223) (147) (93)    ;(10010100) (224) (148) (94)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;(10011000) (230) (152) (98)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011100) (234) (156) (9C)   ;
;24;(10011101) (235) (157) (9D)    ;(10011110) (236) (158) (9E)   ;(10011111) (237) (159) (9F)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;
;32;(10100111) (247) (167) (A7)    ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101100) (254) (172) (AC)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;
;40;(10110000) (260) (176) (B0)    ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;
;48;(10111001) (271) (185) (B9)    ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;
;56;(11000010) (302) (194) (C2)    ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;
;64;(11001010) (312) (202) (CA)    ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;(11010001) (321) (209) (D1)   ;
;72;(11010010) (322) (210) (D2)    ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;
;80;(11011010) (332) (218) (DA)    ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;
;88;(11100000) (340) (224) (E0)    ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;
;96;(11100111) (347) (231) (E7)    ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;
;104;(11101100) (354) (236) (EC)    ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;
;112;(11110001) (361) (241) (F1)    ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;
;120;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;
;128;(11111001) (371) (249) (F9)    ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;136;(11111011) (373) (251) (FB)    ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;144;(11111101) (375) (253) (FD)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;
;152;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;160;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;168;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;176;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;
;184;(11111011) (373) (251) (FB)    ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;
;192;(11111001) (371) (249) (F9)    ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;
;200;(11110101) (365) (245) (F5)    ;(11110101) (365) (245) (F5)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;
;208;(11110001) (361) (241) (F1)    ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;
;216;(11101100) (354) (236) (EC)    ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;(11100111) (347) (231) (E7)   ;
;224;(11100111) (347) (231) (E7)    ;(11100110) (346) (230) (E6)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;(11100001) (341) (225) (E1)   ;
;232;(11100000) (340) (224) (E0)    ;(11100000) (340) (224) (E0)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;
;240;(11011010) (332) (218) (DA)    ;(11011001) (331) (217) (D9)   ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;
;248;(11010010) (322) (210) (D2)    ;(11010001) (321) (209) (D1)   ;(11010000) (320) (208) (D0)   ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;
;256;(11001010) (312) (202) (CA)    ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;(11000101) (305) (197) (C5)   ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;
;264;(11000010) (302) (194) (C2)    ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;(10111111) (277) (191) (BF)   ;(10111110) (276) (190) (BE)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;
;272;(10111001) (271) (185) (B9)    ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;
;280;(10110000) (260) (176) (B0)    ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101100) (254) (172) (AC)   ;(10101011) (253) (171) (AB)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;
;288;(10100111) (247) (167) (A7)    ;(10100101) (245) (165) (A5)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100001) (241) (161) (A1)   ;(10011111) (237) (159) (9F)   ;(10011110) (236) (158) (9E)   ;
;296;(10011101) (235) (157) (9D)    ;(10011100) (234) (156) (9C)   ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;(10010110) (226) (150) (96)   ;(10010100) (224) (148) (94)   ;
;304;(10010011) (223) (147) (93)    ;(10010010) (222) (146) (92)   ;(10010001) (221) (145) (91)   ;(10001111) (217) (143) (8F)   ;(10001110) (216) (142) (8E)   ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001010) (212) (138) (8A)   ;
;312;(10001001) (211) (137) (89)    ;(10001000) (210) (136) (88)   ;(10000111) (207) (135) (87)   ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000000) (200) (128) (80)   ;
;320;(01111111) (177) (127) (7F)    ;(01111110) (176) (126) (7E)   ;(01111100) (174) (124) (7C)   ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01110111) (167) (119) (77)   ;(01110110) (166) (118) (76)   ;
;328;(01110101) (165) (117) (75)    ;(01110100) (164) (116) (74)   ;(01110010) (162) (114) (72)   ;(01110001) (161) (113) (71)   ;(01110000) (160) (112) (70)   ;(01101111) (157) (111) (6F)   ;(01101101) (155) (109) (6D)   ;(01101100) (154) (108) (6C)   ;
;336;(01101011) (153) (107) (6B)    ;(01101010) (152) (106) (6A)   ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01100110) (146) (102) (66)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100010) (142) (98) (62)   ;
;344;(01100001) (141) (97) (61)    ;(01100000) (140) (96) (60)   ;(01011111) (137) (95) (5F)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011011) (133) (91) (5B)   ;(01011010) (132) (90) (5A)   ;(01011001) (131) (89) (59)   ;
;352;(01010111) (127) (87) (57)    ;(01010110) (126) (86) (56)   ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;(01010000) (120) (80) (50)   ;(01001111) (117) (79) (4F)   ;
;360;(01001110) (116) (78) (4E)    ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;(01001011) (113) (75) (4B)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;(01000110) (106) (70) (46)   ;
;368;(01000101) (105) (69) (45)    ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;
;376;(00111100) (74) (60) (3C)    ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;
;384;(00110100) (64) (52) (34)    ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;
;392;(00101100) (54) (44) (2C)    ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;
;400;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;(00011110) (36) (30) (1E)   ;
;408;(00011110) (36) (30) (1E)    ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;
;416;(00010111) (27) (23) (17)    ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;
;424;(00010010) (22) (18) (12)    ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;
;432;(00001101) (15) (13) (0D)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;
;440;(00001001) (11) (9) (09)    ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;448;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;456;(00000011) (3) (3) (03)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;464;(00000001) (1) (1) (01)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;472;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;480;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;488;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;496;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;504;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;512;(00000101) (5) (5) (05)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;520;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;
;528;(00001101) (15) (13) (0D)    ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;
;536;(00010010) (22) (18) (12)    ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;
;544;(00010111) (27) (23) (17)    ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;
;552;(00011110) (36) (30) (1E)    ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;
;560;(00100100) (44) (36) (24)    ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;
;568;(00101100) (54) (44) (2C)    ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;
;576;(00110100) (64) (52) (34)    ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;
;584;(00111100) (74) (60) (3C)    ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;
;592;(01000101) (105) (69) (45)    ;(01000110) (106) (70) (46)   ;(01000111) (107) (71) (47)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001011) (113) (75) (4B)   ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;
;600;(01001110) (116) (78) (4E)    ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;
;608;(01010111) (127) (87) (57)    ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011111) (137) (95) (5F)   ;(01100000) (140) (96) (60)   ;
;616;(01100001) (141) (97) (61)    ;(01100010) (142) (98) (62)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101010) (152) (106) (6A)   ;
;624;(01101011) (153) (107) (6B)    ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110100) (164) (116) (74)   ;
;632;(01110101) (165) (117) (75)    ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;(01111110) (176) (126) (7E)   ;
;640;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;
;648;(00000101) (5) (5) (05)    ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;
;656;(00001100) (14) (12) (0C)    ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;
;664;(00010010) (22) (18) (12)    ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;
;672;(00011001) (31) (25) (19)    ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;
;680;(00011111) (37) (31) (1F)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;
;688;(00100101) (45) (37) (25)    ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;
;696;(00101100) (54) (44) (2C)    ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;(00110001) (61) (49) (31)   ;
;704;(00110010) (62) (50) (32)    ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;
;712;(00111001) (71) (57) (39)    ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;
;720;(00111111) (77) (63) (3F)    ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;
;728;(01000101) (105) (69) (45)    ;(01000110) (106) (70) (46)   ;(01000111) (107) (71) (47)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;
;736;(01001100) (114) (76) (4C)    ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;
;744;(01010010) (122) (82) (52)    ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;(01011000) (130) (88) (58)   ;
;752;(01011001) (131) (89) (59)    ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;
;760;(01011111) (137) (95) (5F)    ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;
;768;(01100101) (145) (101) (65)    ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;
;776;(01101100) (154) (108) (6C)    ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;
;784;(01110010) (162) (114) (72)    ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01111000) (170) (120) (78)   ;
;792;(01111001) (171) (121) (79)    ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;
;800;(01111111) (177) (127) (7F)    ;(10000000) (200) (128) (80)   ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;
;808;(10000101) (205) (133) (85)    ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;
;816;(10001100) (214) (140) (8C)    ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;
;824;(10010010) (222) (146) (92)    ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;(10011000) (230) (152) (98)   ;
;832;(10011001) (231) (153) (99)    ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;
;840;(10011111) (237) (159) (9F)    ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;
;848;(10100101) (245) (165) (A5)    ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;
;856;(10101100) (254) (172) (AC)    ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;(10110000) (260) (176) (B0)   ;(10110001) (261) (177) (B1)   ;(10110001) (261) (177) (B1)   ;
;864;(10110010) (262) (178) (B2)    ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;
;872;(10111001) (271) (185) (B9)    ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;
;880;(10111111) (277) (191) (BF)    ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;
;888;(11000101) (305) (197) (C5)    ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;
;896;(11001100) (314) (204) (CC)    ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;
;904;(11010010) (322) (210) (D2)    ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;
;912;(11011001) (331) (217) (D9)    ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;
;920;(11011111) (337) (223) (DF)    ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;
;928;(11100101) (345) (229) (E5)    ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;
;936;(11101100) (354) (236) (EC)    ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;
;944;(11110010) (362) (242) (F2)    ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;
;952;(11111001) (371) (249) (F9)    ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;
;960;(11111111) (377) (255) (FF)    ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;
;968;(11111001) (371) (249) (F9)    ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;
;976;(11110010) (362) (242) (F2)    ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;
;984;(11101100) (354) (236) (EC)    ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;
;992;(11100101) (345) (229) (E5)    ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;
;1000;(11011111) (337) (223) (DF)    ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;
;1008;(11011001) (331) (217) (D9)    ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;
;1016;(11010010) (322) (210) (D2)    ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010000) (320) (208) (D0)   ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;
;1024;(11001100) (314) (204) (CC)    ;(11001011) (313) (203) (CB)   ;(11001010) (312) (202) (CA)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;
;1032;(11000101) (305) (197) (C5)    ;(11000101) (305) (197) (C5)   ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;
;1040;(10111111) (277) (191) (BF)    ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;(10111001) (271) (185) (B9)   ;
;1048;(10111001) (271) (185) (B9)    ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110100) (264) (180) (B4)   ;(10110011) (263) (179) (B3)   ;
;1056;(10110010) (262) (178) (B2)    ;(10110001) (261) (177) (B1)   ;(10110001) (261) (177) (B1)   ;(10110000) (260) (176) (B0)   ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;
;1064;(10101100) (254) (172) (AC)    ;(10101011) (253) (171) (AB)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;(10100111) (247) (167) (A7)   ;(10100110) (246) (166) (A6)   ;
;1072;(10100101) (245) (165) (A5)    ;(10100101) (245) (165) (A5)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100000) (240) (160) (A0)   ;
;1080;(10011111) (237) (159) (9F)    ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011100) (234) (156) (9C)   ;(10011011) (233) (155) (9B)   ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;
;1088;(10011001) (231) (153) (99)    ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;(10010110) (226) (150) (96)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010011) (223) (147) (93)   ;
;1096;(10010010) (222) (146) (92)    ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010000) (220) (144) (90)   ;(10001111) (217) (143) (8F)   ;(10001110) (216) (142) (8E)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;
;1104;(10001100) (214) (140) (8C)    ;(10001011) (213) (139) (8B)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;(10001000) (210) (136) (88)   ;(10000111) (207) (135) (87)   ;(10000110) (206) (134) (86)   ;
;1112;(10000101) (205) (133) (85)    ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000000) (200) (128) (80)   ;
;1120;(01111111) (177) (127) (7F)    ;(01111110) (176) (126) (7E)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;
;1128;(01111001) (171) (121) (79)    ;(01111000) (170) (120) (78)   ;(01110111) (167) (119) (77)   ;(01110110) (166) (118) (76)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;
;1136;(01110010) (162) (114) (72)    ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110000) (160) (112) (70)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;
;1144;(01101100) (154) (108) (6C)    ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01100110) (146) (102) (66)   ;
;1152;(01100101) (145) (101) (65)    ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100010) (142) (98) (62)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100000) (140) (96) (60)   ;
;1160;(01011111) (137) (95) (5F)    ;(01011110) (136) (94) (5E)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011011) (133) (91) (5B)   ;(01011010) (132) (90) (5A)   ;(01011001) (131) (89) (59)   ;
;1168;(01011001) (131) (89) (59)    ;(01011000) (130) (88) (58)   ;(01010111) (127) (87) (57)   ;(01010110) (126) (86) (56)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;
;1176;(01010010) (122) (82) (52)    ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(01010000) (120) (80) (50)   ;(01001111) (117) (79) (4F)   ;(01001110) (116) (78) (4E)   ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;
;1184;(01001100) (114) (76) (4C)    ;(01001011) (113) (75) (4B)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;(01000110) (106) (70) (46)   ;
;1192;(01000101) (105) (69) (45)    ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000001) (101) (65) (41)   ;(01000001) (101) (65) (41)   ;(01000000) (100) (64) (40)   ;
;1200;(00111111) (77) (63) (3F)    ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111100) (74) (60) (3C)   ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;
;1208;(00111001) (71) (57) (39)    ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;
;1216;(00110010) (62) (50) (32)    ;(00110001) (61) (49) (31)   ;(00110001) (61) (49) (31)   ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;
;1224;(00101100) (54) (44) (2C)    ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;(00100110) (46) (38) (26)   ;
;1232;(00100101) (45) (37) (25)    ;(00100101) (45) (37) (25)   ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;
;1240;(00011111) (37) (31) (1F)    ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;
;1248;(00011001) (31) (25) (19)    ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;
;1256;(00010010) (22) (18) (12)    ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;
;1264;(00001100) (14) (12) (0C)    ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;
;1272;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;
;1280;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;
;1288;(00000010) (2) (2) (02)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;1296;(00000101) (5) (5) (05)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;1304;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;1312;(00001100) (14) (12) (0C)    ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;
;1320;(00001111) (17) (15) (0F)    ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;
;1328;(00010010) (22) (18) (12)    ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;
;1336;(00010101) (25) (21) (15)    ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1344;(00011001) (31) (25) (19)    ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;
;1352;(00011100) (34) (28) (1C)    ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;
;1360;(00011111) (37) (31) (1F)    ;(00011111) (37) (31) (1F)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;
;1368;(00100010) (42) (34) (22)    ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100101) (45) (37) (25)   ;
;1376;(00100101) (45) (37) (25)    ;(00100110) (46) (38) (26)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;
;1384;(00101001) (51) (41) (29)    ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;
;1392;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;
;1400;(00101111) (57) (47) (2F)    ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;(00110001) (61) (49) (31)   ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;
;1408;(00110010) (62) (50) (32)    ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;
;1416;(00110101) (65) (53) (35)    ;(00110110) (66) (54) (36)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;
;1424;(00111001) (71) (57) (39)    ;(00111001) (71) (57) (39)   ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;
;1432;(00111100) (74) (60) (3C)    ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;
;1440;(00111111) (77) (63) (3F)    ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;(01000001) (101) (65) (41)   ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;
;1448;(01000010) (102) (66) (42)    ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;
;1456;(01000101) (105) (69) (45)    ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;(01000111) (107) (71) (47)   ;(01000111) (107) (71) (47)   ;(01000111) (107) (71) (47)   ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;
;1464;(01001001) (111) (73) (49)    ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;
;1472;(01001100) (114) (76) (4C)    ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;
;1480;(01001111) (117) (79) (4F)    ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(01010010) (122) (82) (52)   ;
;1488;(01010010) (122) (82) (52)    ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;
;1496;(01010101) (125) (85) (55)    ;(01010110) (126) (86) (56)   ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;
;1504;(01011001) (131) (89) (59)    ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;
;1512;(01011100) (134) (92) (5C)    ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;(01011110) (136) (94) (5E)   ;(01011111) (137) (95) (5F)   ;
;1520;(01011111) (137) (95) (5F)    ;(01011111) (137) (95) (5F)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;
;1528;(01100010) (142) (98) (62)    ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100101) (145) (101) (65)   ;
;1536;(01100101) (145) (101) (65)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;
;1544;(01101001) (151) (105) (69)    ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;
;1552;(01101100) (154) (108) (6C)    ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;
;1560;(01101111) (157) (111) (6F)    ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;
;1568;(01110010) (162) (114) (72)    ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;
;1576;(01110101) (165) (117) (75)    ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;1584;(01111001) (171) (121) (79)    ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;
;1592;(01111100) (174) (124) (7C)    ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111111) (177) (127) (7F)   ;
;1600;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(10000000) (200) (128) (80)   ;(10000000) (200) (128) (80)   ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;
;1608;(10000010) (202) (130) (82)    ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;
;1616;(10000101) (205) (133) (85)    ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;
;1624;(10001001) (211) (137) (89)    ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;
;1632;(10001100) (214) (140) (8C)    ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;
;1640;(10001111) (217) (143) (8F)    ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;
;1648;(10010010) (222) (146) (92)    ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;
;1656;(10010101) (225) (149) (95)    ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;(10010111) (227) (151) (97)   ;(10010111) (227) (151) (97)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;
;1664;(10011001) (231) (153) (99)    ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011011) (233) (155) (9B)   ;(10011011) (233) (155) (9B)   ;
;1672;(10011100) (234) (156) (9C)    ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10011110) (236) (158) (9E)   ;(10011111) (237) (159) (9F)   ;
;1680;(10011111) (237) (159) (9F)    ;(10011111) (237) (159) (9F)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;
;1688;(10100010) (242) (162) (A2)    ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;
;1696;(10100101) (245) (165) (A5)    ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;(10100111) (247) (167) (A7)   ;(10100111) (247) (167) (A7)   ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;
;1704;(10101001) (251) (169) (A9)    ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101011) (253) (171) (AB)   ;(10101011) (253) (171) (AB)   ;
;1712;(10101100) (254) (172) (AC)    ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;
;1720;(10101111) (257) (175) (AF)    ;(10101111) (257) (175) (AF)   ;(10110000) (260) (176) (B0)   ;(10110000) (260) (176) (B0)   ;(10110001) (261) (177) (B1)   ;(10110001) (261) (177) (B1)   ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;
;1728;(10110010) (262) (178) (B2)    ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;
;1736;(10110101) (265) (181) (B5)    ;(10110110) (266) (182) (B6)   ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10110111) (267) (183) (B7)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;
;1744;(10111001) (271) (185) (B9)    ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;
;1752;(10111100) (274) (188) (BC)    ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;
;1760;(10111111) (277) (191) (BF)    ;(10111111) (277) (191) (BF)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;
;1768;(11000010) (302) (194) (C2)    ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;(11000101) (305) (197) (C5)   ;
;1776;(11000101) (305) (197) (C5)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;
;1784;(11001001) (311) (201) (C9)    ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;
;1792;(11001100) (314) (204) (CC)    ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;
;1800;(11001111) (317) (207) (CF)    ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;(11010000) (320) (208) (D0)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010010) (322) (210) (D2)   ;
;1808;(11010010) (322) (210) (D2)    ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;
;1816;(11010101) (325) (213) (D5)    ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;(11010111) (327) (215) (D7)   ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;
;1824;(11011001) (331) (217) (D9)    ;(11011001) (331) (217) (D9)   ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;
;1832;(11011100) (334) (220) (DC)    ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;
;1840;(11011111) (337) (223) (DF)    ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;
;1848;(11100010) (342) (226) (E2)    ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;
;1856;(11100101) (345) (229) (E5)    ;(11100110) (346) (230) (E6)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;
;1864;(11101001) (351) (233) (E9)    ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;
;1872;(11101100) (354) (236) (EC)    ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;
;1880;(11101111) (357) (239) (EF)    ;(11101111) (357) (239) (EF)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;
;1888;(11110010) (362) (242) (F2)    ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;
;1896;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;
;1904;(11111001) (371) (249) (F9)    ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;1912;(11111100) (374) (252) (FC)    ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 3,304 / 32,401 ( 10 % ) ;
; C16 interconnects           ; 25 / 1,326 ( 2 % )      ;
; C4 interconnects            ; 1,963 / 21,816 ( 9 % )  ;
; Direct links                ; 484 / 32,401 ( 1 % )    ;
; Global clocks               ; 5 / 10 ( 50 % )         ;
; Local interconnects         ; 1,176 / 10,320 ( 11 % ) ;
; R24 interconnects           ; 30 / 1,289 ( 2 % )      ;
; R4 interconnects            ; 1,917 / 28,186 ( 7 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.00) ; Number of LABs  (Total = 171) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 7                             ;
; 3                                           ; 2                             ;
; 4                                           ; 3                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 8                             ;
; 11                                          ; 5                             ;
; 12                                          ; 9                             ;
; 13                                          ; 9                             ;
; 14                                          ; 13                            ;
; 15                                          ; 10                            ;
; 16                                          ; 90                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.03) ; Number of LABs  (Total = 171) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 69                            ;
; 1 Clock                            ; 61                            ;
; 1 Clock enable                     ; 26                            ;
; 1 Sync. clear                      ; 7                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.11) ; Number of LABs  (Total = 171) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 4                             ;
; 3                                            ; 4                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 4                             ;
; 10                                           ; 7                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 10                            ;
; 14                                           ; 6                             ;
; 15                                           ; 23                            ;
; 16                                           ; 40                            ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 5                             ;
; 22                                           ; 10                            ;
; 23                                           ; 1                             ;
; 24                                           ; 4                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.76) ; Number of LABs  (Total = 171) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 14                            ;
; 2                                               ; 10                            ;
; 3                                               ; 5                             ;
; 4                                               ; 14                            ;
; 5                                               ; 10                            ;
; 6                                               ; 6                             ;
; 7                                               ; 12                            ;
; 8                                               ; 7                             ;
; 9                                               ; 9                             ;
; 10                                              ; 18                            ;
; 11                                              ; 10                            ;
; 12                                              ; 9                             ;
; 13                                              ; 12                            ;
; 14                                              ; 11                            ;
; 15                                              ; 9                             ;
; 16                                              ; 11                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.10) ; Number of LABs  (Total = 171) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 9                             ;
; 4                                            ; 7                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 14                            ;
; 9                                            ; 7                             ;
; 10                                           ; 5                             ;
; 11                                           ; 6                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 5                             ;
; 17                                           ; 1                             ;
; 18                                           ; 0                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 0                             ;
; 22                                           ; 3                             ;
; 23                                           ; 1                             ;
; 24                                           ; 7                             ;
; 25                                           ; 7                             ;
; 26                                           ; 8                             ;
; 27                                           ; 9                             ;
; 28                                           ; 5                             ;
; 29                                           ; 6                             ;
; 30                                           ; 6                             ;
; 31                                           ; 15                            ;
; 32                                           ; 11                            ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 29        ; 0            ; 29        ; 0            ; 0            ; 29        ; 29        ; 0            ; 29        ; 29        ; 0            ; 24           ; 0            ; 0            ; 6            ; 0            ; 24           ; 6            ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 29        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 29           ; 0         ; 29           ; 29           ; 0         ; 0         ; 29           ; 0         ; 0         ; 29           ; 5            ; 29           ; 29           ; 23           ; 29           ; 5            ; 23           ; 29           ; 29           ; 29           ; 5            ; 29           ; 29           ; 29           ; 29           ; 29           ; 0         ; 29           ; 29           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; i2c_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; stcp               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shcp               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oe                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2c_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                            ; Destination Clock(s)                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; 40.9              ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0],i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 23.0              ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0],i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; 8.1               ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk,i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; 7.5               ;
; sys_clk                                                                    ; sys_clk                                                                    ; 2.8               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                   ; Destination Register                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                             ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                           ; 2.517             ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 2.423             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                             ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                           ; 2.402             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                       ; 1.985             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                       ; 1.985             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                       ; 1.985             ;
; i2c_ctrl:i2c_ctrl_inst|state.IDLE                                                                 ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                           ; 1.865             ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                              ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                             ; 1.846             ;
; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                          ; 1.639             ;
; i2c_ctrl:i2c_ctrl_inst|ack                                                                        ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                             ; 1.471             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                                                                 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                 ; 1.212             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                              ; 1.045             ;
; adda_ctrl:adda_ctrl_inst|rd_en                                                                    ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                             ; 1.013             ;
; adda_ctrl:adda_ctrl_inst|wr_en                                                                    ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                             ; 1.013             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                              ; 1.012             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                              ; 1.012             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                              ; 1.011             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                              ; 1.011             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                              ; 1.006             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                              ; 0.999             ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]                                                             ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                              ; 0.993             ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                             ; 0.871             ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                          ; 0.867             ;
; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                             ; 0.618             ;
; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                              ; i2c_ctrl:i2c_ctrl_inst|state.START_2                                           ; 0.566             ;
; key_control:key_control_inst|wave_select[2]                                                       ; adda_ctrl:adda_ctrl_inst|rom_rd_addr[8]                                        ; 0.126             ;
; key_control:key_control_inst|wave_select[1]                                                       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg                                             ; 0.125             ;
; i2c_sda                                                                                           ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]                                          ; 0.116             ;
; key_control:key_control_inst|wave_select[0]                                                       ; adda_ctrl:adda_ctrl_inst|rom_rd_addr[9]                                        ; 0.107             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3] ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds             ; 0.067             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20] ; 0.067             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23] ; 0.067             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21] ; 0.067             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16] ; 0.067             ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                              ; 0.014             ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 42 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "adda_vga"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adda_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|state.IDLE
        Info (176357): Destination node i2c_ctrl:i2c_ctrl_inst|i2c_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
        Info (176357): Destination node adda_ctrl:adda_ctrl_inst|ram_wr_en
        Info (176357): Destination node oe~output
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type EC
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5327 megabytes
    Info: Processing ended: Tue Feb 22 17:06:50 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.fit.smsg.


