ARM GAS  /tmp/cch0OoSP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cch0OoSP.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cch0OoSP.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****         //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  96:Core/Src/main.c ****         //HAL_Delay(1000);
  97:Core/Src/main.c ****         //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  98:Core/Src/main.c ****         //HAL_Delay(1000);
  99:Core/Src/main.c ****         if (GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) {
 100:Core/Src/main.c ****                 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 101:Core/Src/main.c ****         } else {
 102:Core/Src/main.c ****                 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 103:Core/Src/main.c ****         }
 104:Core/Src/main.c ****     /* USER CODE END WHILE */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief System Clock Configuration
 113:Core/Src/main.c ****   * @retval None
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** void SystemClock_Config(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 123:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 126:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/cch0OoSP.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief GPIO Initialization Function
 159:Core/Src/main.c ****   * @param None
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** static void MX_GPIO_Init(void)
 163:Core/Src/main.c **** {
  28              		.loc 1 163 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 164:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 164 3 view .LVU1
  43              		.loc 1 164 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 167:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 167 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 167 3 view .LVU4
  53 0010 0194     		str	r4, [sp, #4]
  54              		.loc 1 167 3 view .LVU5
  55 0012 274B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F00402 		orr	r2, r2, #4
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 167 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F00402 		and	r2, r2, #4
  62 0022 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/cch0OoSP.s 			page 5


  63              		.loc 1 167 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 167 3 view .LVU8
 168:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 168 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 168 3 view .LVU10
  70 0026 0294     		str	r4, [sp, #8]
  71              		.loc 1 168 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F08002 		orr	r2, r2, #128
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 168 3 view .LVU12
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F08002 		and	r2, r2, #128
  78 0036 0292     		str	r2, [sp, #8]
  79              		.loc 1 168 3 view .LVU13
  80 0038 029A     		ldr	r2, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 168 3 view .LVU14
 169:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 169 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 169 3 view .LVU16
  86 003a 0394     		str	r4, [sp, #12]
  87              		.loc 1 169 3 view .LVU17
  88 003c 1A6B     		ldr	r2, [r3, #48]
  89 003e 42F00102 		orr	r2, r2, #1
  90 0042 1A63     		str	r2, [r3, #48]
  91              		.loc 1 169 3 view .LVU18
  92 0044 1A6B     		ldr	r2, [r3, #48]
  93 0046 02F00102 		and	r2, r2, #1
  94 004a 0392     		str	r2, [sp, #12]
  95              		.loc 1 169 3 view .LVU19
  96 004c 039A     		ldr	r2, [sp, #12]
  97              	.LBE6:
  98              		.loc 1 169 3 view .LVU20
 170:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 170 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 170 3 view .LVU22
 102 004e 0494     		str	r4, [sp, #16]
 103              		.loc 1 170 3 view .LVU23
 104 0050 1A6B     		ldr	r2, [r3, #48]
 105 0052 42F00202 		orr	r2, r2, #2
 106 0056 1A63     		str	r2, [r3, #48]
 107              		.loc 1 170 3 view .LVU24
 108 0058 1B6B     		ldr	r3, [r3, #48]
 109 005a 03F00203 		and	r3, r3, #2
 110 005e 0493     		str	r3, [sp, #16]
 111              		.loc 1 170 3 view .LVU25
 112 0060 049B     		ldr	r3, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 170 3 view .LVU26
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/cch0OoSP.s 			page 6


 173:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 115              		.loc 1 173 3 view .LVU27
 116 0062 144E     		ldr	r6, .L3+4
 117 0064 2246     		mov	r2, r4
 118 0066 4FF40051 		mov	r1, #8192
 119 006a 3046     		mov	r0, r6
 120 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL0:
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 176:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 122              		.loc 1 176 3 view .LVU28
 123              		.loc 1 176 23 is_stmt 0 view .LVU29
 124 0070 4FF40053 		mov	r3, #8192
 125 0074 0593     		str	r3, [sp, #20]
 177:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 126              		.loc 1 177 3 is_stmt 1 view .LVU30
 127              		.loc 1 177 24 is_stmt 0 view .LVU31
 128 0076 0125     		movs	r5, #1
 129 0078 0695     		str	r5, [sp, #24]
 178:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 178 3 is_stmt 1 view .LVU32
 131              		.loc 1 178 24 is_stmt 0 view .LVU33
 132 007a 0794     		str	r4, [sp, #28]
 179:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 133              		.loc 1 179 3 is_stmt 1 view .LVU34
 134              		.loc 1 179 25 is_stmt 0 view .LVU35
 135 007c 0894     		str	r4, [sp, #32]
 180:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 136              		.loc 1 180 3 is_stmt 1 view .LVU36
 137 007e 05A9     		add	r1, sp, #20
 138 0080 3046     		mov	r0, r6
 139 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL1:
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
 183:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 141              		.loc 1 183 3 view .LVU37
 142              		.loc 1 183 23 is_stmt 0 view .LVU38
 143 0086 0595     		str	r5, [sp, #20]
 184:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 144              		.loc 1 184 3 is_stmt 1 view .LVU39
 145              		.loc 1 184 24 is_stmt 0 view .LVU40
 146 0088 4FF48813 		mov	r3, #1114112
 147 008c 0693     		str	r3, [sp, #24]
 185:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 148              		.loc 1 185 3 is_stmt 1 view .LVU41
 149              		.loc 1 185 24 is_stmt 0 view .LVU42
 150 008e 0795     		str	r5, [sp, #28]
 186:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151              		.loc 1 186 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 0948     		ldr	r0, .L3+8
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /*Configure GPIO pin : PB2 */
ARM GAS  /tmp/cch0OoSP.s 			page 7


 189:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 156              		.loc 1 189 3 view .LVU44
 157              		.loc 1 189 23 is_stmt 0 view .LVU45
 158 0098 0423     		movs	r3, #4
 159 009a 0593     		str	r3, [sp, #20]
 190:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 160              		.loc 1 190 3 is_stmt 1 view .LVU46
 161              		.loc 1 190 24 is_stmt 0 view .LVU47
 162 009c 0694     		str	r4, [sp, #24]
 191:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 163              		.loc 1 191 3 is_stmt 1 view .LVU48
 164              		.loc 1 191 24 is_stmt 0 view .LVU49
 165 009e 0223     		movs	r3, #2
 166 00a0 0793     		str	r3, [sp, #28]
 192:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 192 3 is_stmt 1 view .LVU50
 168 00a2 05A9     		add	r1, sp, #20
 169 00a4 0548     		ldr	r0, .L3+12
 170 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL3:
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** }
 172              		.loc 1 194 1 is_stmt 0 view .LVU51
 173 00aa 0AB0     		add	sp, sp, #40
 174              	.LCFI2:
 175              		.cfi_def_cfa_offset 16
 176              		@ sp needed
 177 00ac 70BD     		pop	{r4, r5, r6, pc}
 178              	.L4:
 179 00ae 00BF     		.align	2
 180              	.L3:
 181 00b0 00380240 		.word	1073887232
 182 00b4 00080240 		.word	1073874944
 183 00b8 00000240 		.word	1073872896
 184 00bc 00040240 		.word	1073873920
 185              		.cfi_endproc
 186              	.LFE132:
 188              		.section	.text.Error_Handler,"ax",%progbits
 189              		.align	1
 190              		.global	Error_Handler
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv4-sp-d16
 196              	Error_Handler:
 197              	.LFB133:
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /* USER CODE END 4 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** void Error_Handler(void)
 205:Core/Src/main.c **** {
ARM GAS  /tmp/cch0OoSP.s 			page 8


 198              		.loc 1 205 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ Volatile: function does not return.
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 206:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 207:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 208:Core/Src/main.c ****   __disable_irq();
 204              		.loc 1 208 3 view .LVU53
 205              	.LBB8:
 206              	.LBI8:
 207              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  /tmp/cch0OoSP.s 			page 9


  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cch0OoSP.s 			page 10


 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208              		.loc 2 140 27 view .LVU54
 209              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210              		.loc 2 142 3 view .LVU55
 211              		.syntax unified
 212              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 213 0000 72B6     		cpsid i
 214              	@ 0 "" 2
 215              		.thumb
 216              		.syntax unified
 217              	.L6:
 218              	.LBE9:
 219              	.LBE8:
 209:Core/Src/main.c ****   while (1)
 220              		.loc 1 209 3 discriminator 1 view .LVU56
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****   }
ARM GAS  /tmp/cch0OoSP.s 			page 11


 221              		.loc 1 211 3 discriminator 1 view .LVU57
 209:Core/Src/main.c ****   while (1)
 222              		.loc 1 209 9 discriminator 1 view .LVU58
 223 0002 FEE7     		b	.L6
 224              		.cfi_endproc
 225              	.LFE133:
 227              		.section	.text.SystemClock_Config,"ax",%progbits
 228              		.align	1
 229              		.global	SystemClock_Config
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 233              		.fpu fpv4-sp-d16
 235              	SystemClock_Config:
 236              	.LFB131:
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 237              		.loc 1 116 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 80
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241 0000 00B5     		push	{lr}
 242              	.LCFI3:
 243              		.cfi_def_cfa_offset 4
 244              		.cfi_offset 14, -4
 245 0002 95B0     		sub	sp, sp, #84
 246              	.LCFI4:
 247              		.cfi_def_cfa_offset 88
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 248              		.loc 1 117 3 view .LVU60
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 249              		.loc 1 117 22 is_stmt 0 view .LVU61
 250 0004 3022     		movs	r2, #48
 251 0006 0021     		movs	r1, #0
 252 0008 08A8     		add	r0, sp, #32
 253 000a FFF7FEFF 		bl	memset
 254              	.LVL4:
 118:Core/Src/main.c **** 
 255              		.loc 1 118 3 is_stmt 1 view .LVU62
 118:Core/Src/main.c **** 
 256              		.loc 1 118 22 is_stmt 0 view .LVU63
 257 000e 0023     		movs	r3, #0
 258 0010 0393     		str	r3, [sp, #12]
 259 0012 0493     		str	r3, [sp, #16]
 260 0014 0593     		str	r3, [sp, #20]
 261 0016 0693     		str	r3, [sp, #24]
 262 0018 0793     		str	r3, [sp, #28]
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 263              		.loc 1 122 3 is_stmt 1 view .LVU64
 264              	.LBB10:
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 265              		.loc 1 122 3 view .LVU65
 266 001a 0193     		str	r3, [sp, #4]
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 267              		.loc 1 122 3 view .LVU66
 268 001c 1F4A     		ldr	r2, .L13
 269 001e 116C     		ldr	r1, [r2, #64]
 270 0020 41F08051 		orr	r1, r1, #268435456
ARM GAS  /tmp/cch0OoSP.s 			page 12


 271 0024 1164     		str	r1, [r2, #64]
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 272              		.loc 1 122 3 view .LVU67
 273 0026 126C     		ldr	r2, [r2, #64]
 274 0028 02F08052 		and	r2, r2, #268435456
 275 002c 0192     		str	r2, [sp, #4]
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 276              		.loc 1 122 3 view .LVU68
 277 002e 019A     		ldr	r2, [sp, #4]
 278              	.LBE10:
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 279              		.loc 1 122 3 view .LVU69
 123:Core/Src/main.c **** 
 280              		.loc 1 123 3 view .LVU70
 281              	.LBB11:
 123:Core/Src/main.c **** 
 282              		.loc 1 123 3 view .LVU71
 283 0030 0293     		str	r3, [sp, #8]
 123:Core/Src/main.c **** 
 284              		.loc 1 123 3 view .LVU72
 285 0032 1B49     		ldr	r1, .L13+4
 286 0034 0A68     		ldr	r2, [r1]
 287 0036 22F44042 		bic	r2, r2, #49152
 288 003a 42F40042 		orr	r2, r2, #32768
 289 003e 0A60     		str	r2, [r1]
 123:Core/Src/main.c **** 
 290              		.loc 1 123 3 view .LVU73
 291 0040 0A68     		ldr	r2, [r1]
 292 0042 02F44042 		and	r2, r2, #49152
 293 0046 0292     		str	r2, [sp, #8]
 123:Core/Src/main.c **** 
 294              		.loc 1 123 3 view .LVU74
 295 0048 029A     		ldr	r2, [sp, #8]
 296              	.LBE11:
 123:Core/Src/main.c **** 
 297              		.loc 1 123 3 view .LVU75
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 298              		.loc 1 128 3 view .LVU76
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 299              		.loc 1 128 36 is_stmt 0 view .LVU77
 300 004a 0222     		movs	r2, #2
 301 004c 0892     		str	r2, [sp, #32]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 302              		.loc 1 129 3 is_stmt 1 view .LVU78
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 303              		.loc 1 129 30 is_stmt 0 view .LVU79
 304 004e 0121     		movs	r1, #1
 305 0050 0B91     		str	r1, [sp, #44]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 306              		.loc 1 130 3 is_stmt 1 view .LVU80
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 307              		.loc 1 130 41 is_stmt 0 view .LVU81
 308 0052 1021     		movs	r1, #16
 309 0054 0C91     		str	r1, [sp, #48]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 310              		.loc 1 131 3 is_stmt 1 view .LVU82
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
ARM GAS  /tmp/cch0OoSP.s 			page 13


 311              		.loc 1 131 34 is_stmt 0 view .LVU83
 312 0056 0E92     		str	r2, [sp, #56]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 313              		.loc 1 132 3 is_stmt 1 view .LVU84
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 314              		.loc 1 132 35 is_stmt 0 view .LVU85
 315 0058 0F93     		str	r3, [sp, #60]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 316              		.loc 1 133 3 is_stmt 1 view .LVU86
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 317              		.loc 1 133 30 is_stmt 0 view .LVU87
 318 005a 0823     		movs	r3, #8
 319 005c 1093     		str	r3, [sp, #64]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 320              		.loc 1 134 3 is_stmt 1 view .LVU88
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 321              		.loc 1 134 30 is_stmt 0 view .LVU89
 322 005e 4823     		movs	r3, #72
 323 0060 1193     		str	r3, [sp, #68]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 324              		.loc 1 135 3 is_stmt 1 view .LVU90
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 325              		.loc 1 135 30 is_stmt 0 view .LVU91
 326 0062 1292     		str	r2, [sp, #72]
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 327              		.loc 1 136 3 is_stmt 1 view .LVU92
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 328              		.loc 1 136 30 is_stmt 0 view .LVU93
 329 0064 0423     		movs	r3, #4
 330 0066 1393     		str	r3, [sp, #76]
 137:Core/Src/main.c ****   {
 331              		.loc 1 137 3 is_stmt 1 view .LVU94
 137:Core/Src/main.c ****   {
 332              		.loc 1 137 7 is_stmt 0 view .LVU95
 333 0068 08A8     		add	r0, sp, #32
 334 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 335              	.LVL5:
 137:Core/Src/main.c ****   {
 336              		.loc 1 137 6 view .LVU96
 337 006e 80B9     		cbnz	r0, .L11
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 338              		.loc 1 144 3 is_stmt 1 view .LVU97
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 339              		.loc 1 144 31 is_stmt 0 view .LVU98
 340 0070 0F23     		movs	r3, #15
 341 0072 0393     		str	r3, [sp, #12]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 342              		.loc 1 146 3 is_stmt 1 view .LVU99
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 343              		.loc 1 146 34 is_stmt 0 view .LVU100
 344 0074 0221     		movs	r1, #2
 345 0076 0491     		str	r1, [sp, #16]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 346              		.loc 1 147 3 is_stmt 1 view .LVU101
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 347              		.loc 1 147 35 is_stmt 0 view .LVU102
 348 0078 0023     		movs	r3, #0
ARM GAS  /tmp/cch0OoSP.s 			page 14


 349 007a 0593     		str	r3, [sp, #20]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 350              		.loc 1 148 3 is_stmt 1 view .LVU103
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 351              		.loc 1 148 36 is_stmt 0 view .LVU104
 352 007c 4FF48052 		mov	r2, #4096
 353 0080 0692     		str	r2, [sp, #24]
 149:Core/Src/main.c **** 
 354              		.loc 1 149 3 is_stmt 1 view .LVU105
 149:Core/Src/main.c **** 
 355              		.loc 1 149 36 is_stmt 0 view .LVU106
 356 0082 0793     		str	r3, [sp, #28]
 151:Core/Src/main.c ****   {
 357              		.loc 1 151 3 is_stmt 1 view .LVU107
 151:Core/Src/main.c ****   {
 358              		.loc 1 151 7 is_stmt 0 view .LVU108
 359 0084 03A8     		add	r0, sp, #12
 360 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 361              	.LVL6:
 151:Core/Src/main.c ****   {
 362              		.loc 1 151 6 view .LVU109
 363 008a 20B9     		cbnz	r0, .L12
 155:Core/Src/main.c **** 
 364              		.loc 1 155 1 view .LVU110
 365 008c 15B0     		add	sp, sp, #84
 366              	.LCFI5:
 367              		.cfi_remember_state
 368              		.cfi_def_cfa_offset 4
 369              		@ sp needed
 370 008e 5DF804FB 		ldr	pc, [sp], #4
 371              	.L11:
 372              	.LCFI6:
 373              		.cfi_restore_state
 139:Core/Src/main.c ****   }
 374              		.loc 1 139 5 is_stmt 1 view .LVU111
 375 0092 FFF7FEFF 		bl	Error_Handler
 376              	.LVL7:
 377              	.L12:
 153:Core/Src/main.c ****   }
 378              		.loc 1 153 5 view .LVU112
 379 0096 FFF7FEFF 		bl	Error_Handler
 380              	.LVL8:
 381              	.L14:
 382 009a 00BF     		.align	2
 383              	.L13:
 384 009c 00380240 		.word	1073887232
 385 00a0 00700040 		.word	1073770496
 386              		.cfi_endproc
 387              	.LFE131:
 389              		.section	.text.main,"ax",%progbits
 390              		.align	1
 391              		.global	main
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 395              		.fpu fpv4-sp-d16
 397              	main:
ARM GAS  /tmp/cch0OoSP.s 			page 15


 398              	.LFB130:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 399              		.loc 1 64 1 view -0
 400              		.cfi_startproc
 401              		@ Volatile: function does not return.
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404 0000 08B5     		push	{r3, lr}
 405              	.LCFI7:
 406              		.cfi_def_cfa_offset 8
 407              		.cfi_offset 3, -8
 408              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 409              		.loc 1 72 3 view .LVU114
 410 0002 FFF7FEFF 		bl	HAL_Init
 411              	.LVL9:
  79:Core/Src/main.c **** 
 412              		.loc 1 79 3 view .LVU115
 413 0006 FFF7FEFF 		bl	SystemClock_Config
 414              	.LVL10:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 415              		.loc 1 86 3 view .LVU116
 416 000a FFF7FEFF 		bl	MX_GPIO_Init
 417              	.LVL11:
 418 000e 05E0     		b	.L16
 419              	.L17:
 102:Core/Src/main.c ****         }
 420              		.loc 1 102 17 view .LVU117
 421 0010 0122     		movs	r2, #1
 422 0012 4FF40051 		mov	r1, #8192
 423 0016 0848     		ldr	r0, .L20
 424 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 425              	.LVL12:
 426              	.L16:
  93:Core/Src/main.c ****   {
 427              		.loc 1 93 3 view .LVU118
  99:Core/Src/main.c ****                 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 428              		.loc 1 99 9 view .LVU119
  99:Core/Src/main.c ****                 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 429              		.loc 1 99 29 is_stmt 0 view .LVU120
 430 001c 0121     		movs	r1, #1
 431 001e 0748     		ldr	r0, .L20+4
 432 0020 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 433              	.LVL13:
  99:Core/Src/main.c ****                 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 434              		.loc 1 99 12 view .LVU121
 435 0024 0128     		cmp	r0, #1
 436 0026 F3D1     		bne	.L17
 100:Core/Src/main.c ****         } else {
 437              		.loc 1 100 17 is_stmt 1 view .LVU122
 438 0028 0022     		movs	r2, #0
 439 002a 4FF40051 		mov	r1, #8192
 440 002e 0248     		ldr	r0, .L20
 441 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 442              	.LVL14:
 443 0034 F2E7     		b	.L16
 444              	.L21:
ARM GAS  /tmp/cch0OoSP.s 			page 16


 445 0036 00BF     		.align	2
 446              	.L20:
 447 0038 00080240 		.word	1073874944
 448 003c 00000240 		.word	1073872896
 449              		.cfi_endproc
 450              	.LFE130:
 452              		.text
 453              	.Letext0:
 454              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 455              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 456              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 457              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 458              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 459              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 460              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 461              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 462              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 463              		.file 12 "<built-in>"
ARM GAS  /tmp/cch0OoSP.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cch0OoSP.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cch0OoSP.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cch0OoSP.s:181    .text.MX_GPIO_Init:00000000000000b0 $d
     /tmp/cch0OoSP.s:189    .text.Error_Handler:0000000000000000 $t
     /tmp/cch0OoSP.s:196    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cch0OoSP.s:228    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cch0OoSP.s:235    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cch0OoSP.s:384    .text.SystemClock_Config:000000000000009c $d
     /tmp/cch0OoSP.s:390    .text.main:0000000000000000 $t
     /tmp/cch0OoSP.s:397    .text.main:0000000000000000 main
     /tmp/cch0OoSP.s:447    .text.main:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
