
CPIOng.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039d4  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08003bc4  08003bc4  00013bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003da0  08003da0  00013da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003da4  08003da4  00013da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  08003da8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001414  20000020  08003dc8  00020020  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  20001434  08003dc8  00021434  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015d49  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000037ab  00000000  00000000  00035d92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f20  00000000  00000000  00039540  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d78  00000000  00000000  0003a460  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000797f  00000000  00000000  0003b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004a1e  00000000  00000000  00042b57  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00047575  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003c88  00000000  00000000  000475f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000020 	.word	0x20000020
 800020c:	00000000 	.word	0x00000000
 8000210:	08003bac 	.word	0x08003bac

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000024 	.word	0x20000024
 800022c:	08003bac 	.word	0x08003bac

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f103 0208 	add.w	r2, r3, #8
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f04f 32ff 	mov.w	r2, #4294967295
 8000258:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f103 0208 	add.w	r2, r3, #8
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f103 0208 	add.w	r2, r3, #8
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000274:	bf00      	nop
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr

0800027e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800027e:	b480      	push	{r7}
 8000280:	b083      	sub	sp, #12
 8000282:	af00      	add	r7, sp, #0
 8000284:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800028c:	bf00      	nop
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr

08000296 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000296:	b480      	push	{r7}
 8000298:	b085      	sub	sp, #20
 800029a:	af00      	add	r7, sp, #0
 800029c:	6078      	str	r0, [r7, #4]
 800029e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	68fa      	ldr	r2, [r7, #12]
 80002aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	689a      	ldr	r2, [r3, #8]
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	689b      	ldr	r3, [r3, #8]
 80002b8:	683a      	ldr	r2, [r7, #0]
 80002ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	683a      	ldr	r2, [r7, #0]
 80002c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	687a      	ldr	r2, [r7, #4]
 80002c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	1c5a      	adds	r2, r3, #1
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	601a      	str	r2, [r3, #0]
}
 80002d2:	bf00      	nop
 80002d4:	3714      	adds	r7, #20
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr

080002dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
 80002e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80002ec:	68bb      	ldr	r3, [r7, #8]
 80002ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002f2:	d103      	bne.n	80002fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	60fb      	str	r3, [r7, #12]
 80002fa:	e00c      	b.n	8000316 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	3308      	adds	r3, #8
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	e002      	b.n	800030a <vListInsert+0x2e>
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	685b      	ldr	r3, [r3, #4]
 8000308:	60fb      	str	r3, [r7, #12]
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	685b      	ldr	r3, [r3, #4]
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	68bb      	ldr	r3, [r7, #8]
 8000312:	429a      	cmp	r2, r3
 8000314:	d9f6      	bls.n	8000304 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	685a      	ldr	r2, [r3, #4]
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	685b      	ldr	r3, [r3, #4]
 8000322:	683a      	ldr	r2, [r7, #0]
 8000324:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	68fa      	ldr	r2, [r7, #12]
 800032a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	683a      	ldr	r2, [r7, #0]
 8000330:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	687a      	ldr	r2, [r7, #4]
 8000336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	1c5a      	adds	r2, r3, #1
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	601a      	str	r2, [r3, #0]
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr

0800034c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800034c:	b480      	push	{r7}
 800034e:	b085      	sub	sp, #20
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	691b      	ldr	r3, [r3, #16]
 8000358:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	685b      	ldr	r3, [r3, #4]
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	6892      	ldr	r2, [r2, #8]
 8000362:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	6852      	ldr	r2, [r2, #4]
 800036c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	685a      	ldr	r2, [r3, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	429a      	cmp	r2, r3
 8000376:	d103      	bne.n	8000380 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	689a      	ldr	r2, [r3, #8]
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2200      	movs	r2, #0
 8000384:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	1e5a      	subs	r2, r3, #1
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	681b      	ldr	r3, [r3, #0]
}
 8000394:	4618      	mov	r0, r3
 8000396:	3714      	adds	r7, #20
 8000398:	46bd      	mov	sp, r7
 800039a:	bc80      	pop	{r7}
 800039c:	4770      	bx	lr
	...

080003a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	60f8      	str	r0, [r7, #12]
 80003a8:	60b9      	str	r1, [r7, #8]
 80003aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	3b04      	subs	r3, #4
 80003b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80003b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	3b04      	subs	r3, #4
 80003be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	f023 0201 	bic.w	r2, r3, #1
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	3b04      	subs	r3, #4
 80003ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80003d0:	4a08      	ldr	r2, [pc, #32]	; (80003f4 <pxPortInitialiseStack+0x54>)
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	3b14      	subs	r3, #20
 80003da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	68fb      	ldr	r3, [r7, #12]
 80003e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	3b20      	subs	r3, #32
 80003e6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80003e8:	68fb      	ldr	r3, [r7, #12]
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3714      	adds	r7, #20
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	080003f9 	.word	0x080003f9

080003f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80003fe:	2300      	movs	r3, #0
 8000400:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <prvTaskExitError+0x4c>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800040a:	d009      	beq.n	8000420 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800040c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000410:	f383 8811 	msr	BASEPRI, r3
 8000414:	f3bf 8f6f 	isb	sy
 8000418:	f3bf 8f4f 	dsb	sy
 800041c:	60fb      	str	r3, [r7, #12]
 800041e:	e7fe      	b.n	800041e <prvTaskExitError+0x26>
 8000420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000424:	f383 8811 	msr	BASEPRI, r3
 8000428:	f3bf 8f6f 	isb	sy
 800042c:	f3bf 8f4f 	dsb	sy
 8000430:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000432:	bf00      	nop
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d0fc      	beq.n	8000434 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800043a:	bf00      	nop
 800043c:	3714      	adds	r7, #20
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr
 8000444:	20000000 	.word	0x20000000
	...

08000450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000450:	4b07      	ldr	r3, [pc, #28]	; (8000470 <pxCurrentTCBConst2>)
 8000452:	6819      	ldr	r1, [r3, #0]
 8000454:	6808      	ldr	r0, [r1, #0]
 8000456:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800045a:	f380 8809 	msr	PSP, r0
 800045e:	f3bf 8f6f 	isb	sy
 8000462:	f04f 0000 	mov.w	r0, #0
 8000466:	f380 8811 	msr	BASEPRI, r0
 800046a:	f04e 0e0d 	orr.w	lr, lr, #13
 800046e:	4770      	bx	lr

08000470 <pxCurrentTCBConst2>:
 8000470:	2000104c 	.word	0x2000104c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000474:	bf00      	nop
 8000476:	bf00      	nop

08000478 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000478:	4806      	ldr	r0, [pc, #24]	; (8000494 <prvPortStartFirstTask+0x1c>)
 800047a:	6800      	ldr	r0, [r0, #0]
 800047c:	6800      	ldr	r0, [r0, #0]
 800047e:	f380 8808 	msr	MSP, r0
 8000482:	b662      	cpsie	i
 8000484:	b661      	cpsie	f
 8000486:	f3bf 8f4f 	dsb	sy
 800048a:	f3bf 8f6f 	isb	sy
 800048e:	df00      	svc	0
 8000490:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000492:	bf00      	nop
 8000494:	e000ed08 	.word	0xe000ed08

08000498 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800049e:	4b31      	ldr	r3, [pc, #196]	; (8000564 <xPortStartScheduler+0xcc>)
 80004a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	22ff      	movs	r2, #255	; 0xff
 80004ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80004b8:	78fb      	ldrb	r3, [r7, #3]
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80004c0:	b2da      	uxtb	r2, r3
 80004c2:	4b29      	ldr	r3, [pc, #164]	; (8000568 <xPortStartScheduler+0xd0>)
 80004c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80004c6:	4b29      	ldr	r3, [pc, #164]	; (800056c <xPortStartScheduler+0xd4>)
 80004c8:	2207      	movs	r2, #7
 80004ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80004cc:	e009      	b.n	80004e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80004ce:	4b27      	ldr	r3, [pc, #156]	; (800056c <xPortStartScheduler+0xd4>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3b01      	subs	r3, #1
 80004d4:	4a25      	ldr	r2, [pc, #148]	; (800056c <xPortStartScheduler+0xd4>)
 80004d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80004d8:	78fb      	ldrb	r3, [r7, #3]
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80004e2:	78fb      	ldrb	r3, [r7, #3]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004ea:	2b80      	cmp	r3, #128	; 0x80
 80004ec:	d0ef      	beq.n	80004ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80004ee:	4b1f      	ldr	r3, [pc, #124]	; (800056c <xPortStartScheduler+0xd4>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	f1c3 0307 	rsb	r3, r3, #7
 80004f6:	2b04      	cmp	r3, #4
 80004f8:	d009      	beq.n	800050e <xPortStartScheduler+0x76>
 80004fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004fe:	f383 8811 	msr	BASEPRI, r3
 8000502:	f3bf 8f6f 	isb	sy
 8000506:	f3bf 8f4f 	dsb	sy
 800050a:	60bb      	str	r3, [r7, #8]
 800050c:	e7fe      	b.n	800050c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800050e:	4b17      	ldr	r3, [pc, #92]	; (800056c <xPortStartScheduler+0xd4>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	021b      	lsls	r3, r3, #8
 8000514:	4a15      	ldr	r2, [pc, #84]	; (800056c <xPortStartScheduler+0xd4>)
 8000516:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <xPortStartScheduler+0xd4>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000520:	4a12      	ldr	r2, [pc, #72]	; (800056c <xPortStartScheduler+0xd4>)
 8000522:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	b2da      	uxtb	r2, r3
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800052c:	4a10      	ldr	r2, [pc, #64]	; (8000570 <xPortStartScheduler+0xd8>)
 800052e:	4b10      	ldr	r3, [pc, #64]	; (8000570 <xPortStartScheduler+0xd8>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000536:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000538:	4a0d      	ldr	r2, [pc, #52]	; (8000570 <xPortStartScheduler+0xd8>)
 800053a:	4b0d      	ldr	r3, [pc, #52]	; (8000570 <xPortStartScheduler+0xd8>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000542:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000544:	f000 f890 	bl	8000668 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000548:	4b0a      	ldr	r3, [pc, #40]	; (8000574 <xPortStartScheduler+0xdc>)
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800054e:	f7ff ff93 	bl	8000478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8000552:	f001 f8db 	bl	800170c <vTaskSwitchContext>
	prvTaskExitError();
 8000556:	f7ff ff4f 	bl	80003f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800055a:	2300      	movs	r3, #0
}
 800055c:	4618      	mov	r0, r3
 800055e:	3710      	adds	r7, #16
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	e000e400 	.word	0xe000e400
 8000568:	2000003c 	.word	0x2000003c
 800056c:	20000040 	.word	0x20000040
 8000570:	e000ed20 	.word	0xe000ed20
 8000574:	20000000 	.word	0x20000000

08000578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000582:	f383 8811 	msr	BASEPRI, r3
 8000586:	f3bf 8f6f 	isb	sy
 800058a:	f3bf 8f4f 	dsb	sy
 800058e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000590:	4b0e      	ldr	r3, [pc, #56]	; (80005cc <vPortEnterCritical+0x54>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3301      	adds	r3, #1
 8000596:	4a0d      	ldr	r2, [pc, #52]	; (80005cc <vPortEnterCritical+0x54>)
 8000598:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800059a:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <vPortEnterCritical+0x54>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d10e      	bne.n	80005c0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <vPortEnterCritical+0x58>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d009      	beq.n	80005c0 <vPortEnterCritical+0x48>
 80005ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005b0:	f383 8811 	msr	BASEPRI, r3
 80005b4:	f3bf 8f6f 	isb	sy
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	603b      	str	r3, [r7, #0]
 80005be:	e7fe      	b.n	80005be <vPortEnterCritical+0x46>
	}
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20000000 	.word	0x20000000
 80005d0:	e000ed04 	.word	0xe000ed04

080005d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <vPortExitCritical+0x48>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d109      	bne.n	80005f6 <vPortExitCritical+0x22>
 80005e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005e6:	f383 8811 	msr	BASEPRI, r3
 80005ea:	f3bf 8f6f 	isb	sy
 80005ee:	f3bf 8f4f 	dsb	sy
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	e7fe      	b.n	80005f4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80005f6:	4b09      	ldr	r3, [pc, #36]	; (800061c <vPortExitCritical+0x48>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3b01      	subs	r3, #1
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <vPortExitCritical+0x48>)
 80005fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <vPortExitCritical+0x48>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d104      	bne.n	8000612 <vPortExitCritical+0x3e>
 8000608:	2300      	movs	r3, #0
 800060a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	20000000 	.word	0x20000000

08000620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000620:	f3ef 8009 	mrs	r0, PSP
 8000624:	f3bf 8f6f 	isb	sy
 8000628:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <pxCurrentTCBConst>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000630:	6010      	str	r0, [r2, #0]
 8000632:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000636:	f04f 0050 	mov.w	r0, #80	; 0x50
 800063a:	f380 8811 	msr	BASEPRI, r0
 800063e:	f001 f865 	bl	800170c <vTaskSwitchContext>
 8000642:	f04f 0000 	mov.w	r0, #0
 8000646:	f380 8811 	msr	BASEPRI, r0
 800064a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800064e:	6819      	ldr	r1, [r3, #0]
 8000650:	6808      	ldr	r0, [r1, #0]
 8000652:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000656:	f380 8809 	msr	PSP, r0
 800065a:	f3bf 8f6f 	isb	sy
 800065e:	4770      	bx	lr

08000660 <pxCurrentTCBConst>:
 8000660:	2000104c 	.word	0x2000104c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000664:	bf00      	nop
 8000666:	bf00      	nop

08000668 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800066c:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <vPortSetupTimerInterrupt+0x30>)
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <vPortSetupTimerInterrupt+0x34>)
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000678:	4a09      	ldr	r2, [pc, #36]	; (80006a0 <vPortSetupTimerInterrupt+0x38>)
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <vPortSetupTimerInterrupt+0x3c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	490a      	ldr	r1, [pc, #40]	; (80006a8 <vPortSetupTimerInterrupt+0x40>)
 8000680:	fba1 1303 	umull	r1, r3, r1, r3
 8000684:	099b      	lsrs	r3, r3, #6
 8000686:	3b01      	subs	r3, #1
 8000688:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800068a:	4b03      	ldr	r3, [pc, #12]	; (8000698 <vPortSetupTimerInterrupt+0x30>)
 800068c:	2207      	movs	r2, #7
 800068e:	601a      	str	r2, [r3, #0]
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	e000e010 	.word	0xe000e010
 800069c:	e000e018 	.word	0xe000e018
 80006a0:	e000e014 	.word	0xe000e014
 80006a4:	20000018 	.word	0x20000018
 80006a8:	10624dd3 	.word	0x10624dd3

080006ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80006b2:	f3ef 8305 	mrs	r3, IPSR
 80006b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	2b0f      	cmp	r3, #15
 80006bc:	d913      	bls.n	80006e6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80006be:	4a15      	ldr	r2, [pc, #84]	; (8000714 <vPortValidateInterruptPriority+0x68>)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	4413      	add	r3, r2
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80006c8:	4b13      	ldr	r3, [pc, #76]	; (8000718 <vPortValidateInterruptPriority+0x6c>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	7afa      	ldrb	r2, [r7, #11]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d209      	bcs.n	80006e6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80006d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006d6:	f383 8811 	msr	BASEPRI, r3
 80006da:	f3bf 8f6f 	isb	sy
 80006de:	f3bf 8f4f 	dsb	sy
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	e7fe      	b.n	80006e4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <vPortValidateInterruptPriority+0x70>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80006ee:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <vPortValidateInterruptPriority+0x74>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	429a      	cmp	r2, r3
 80006f4:	d909      	bls.n	800070a <vPortValidateInterruptPriority+0x5e>
 80006f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006fa:	f383 8811 	msr	BASEPRI, r3
 80006fe:	f3bf 8f6f 	isb	sy
 8000702:	f3bf 8f4f 	dsb	sy
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	e7fe      	b.n	8000708 <vPortValidateInterruptPriority+0x5c>
	}
 800070a:	bf00      	nop
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr
 8000714:	e000e3f0 	.word	0xe000e3f0
 8000718:	2000003c 	.word	0x2000003c
 800071c:	e000ed0c 	.word	0xe000ed0c
 8000720:	20000040 	.word	0x20000040

08000724 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	2b00      	cmp	r3, #0
 8000738:	d004      	beq.n	8000744 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f023 0307 	bic.w	r3, r3, #7
 8000740:	3308      	adds	r3, #8
 8000742:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000744:	f000 fe72 	bl	800142c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000748:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <pvPortMalloc+0x80>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d105      	bne.n	800075c <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000750:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <pvPortMalloc+0x84>)
 8000752:	f023 0307 	bic.w	r3, r3, #7
 8000756:	461a      	mov	r2, r3
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <pvPortMalloc+0x80>)
 800075a:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800075c:	4b13      	ldr	r3, [pc, #76]	; (80007ac <pvPortMalloc+0x88>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4413      	add	r3, r2
 8000764:	f640 72f7 	movw	r2, #4087	; 0xff7
 8000768:	4293      	cmp	r3, r2
 800076a:	d813      	bhi.n	8000794 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <pvPortMalloc+0x88>)
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	441a      	add	r2, r3
 8000774:	4b0d      	ldr	r3, [pc, #52]	; (80007ac <pvPortMalloc+0x88>)
 8000776:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000778:	429a      	cmp	r2, r3
 800077a:	d90b      	bls.n	8000794 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <pvPortMalloc+0x80>)
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <pvPortMalloc+0x88>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4413      	add	r3, r2
 8000786:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8000788:	4b08      	ldr	r3, [pc, #32]	; (80007ac <pvPortMalloc+0x88>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4413      	add	r3, r2
 8000790:	4a06      	ldr	r2, [pc, #24]	; (80007ac <pvPortMalloc+0x88>)
 8000792:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000794:	f000 fe58 	bl	8001448 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8000798:	68fb      	ldr	r3, [r7, #12]
}
 800079a:	4618      	mov	r0, r3
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20001048 	.word	0x20001048
 80007a8:	2000004c 	.word	0x2000004c
 80007ac:	20001044 	.word	0x20001044

080007b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d009      	beq.n	80007d2 <vPortFree+0x22>
 80007be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007c2:	f383 8811 	msr	BASEPRI, r3
 80007c6:	f3bf 8f6f 	isb	sy
 80007ca:	f3bf 8f4f 	dsb	sy
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	e7fe      	b.n	80007d0 <vPortFree+0x20>
}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <xPortGetFreeHeapSize+0x18>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80007e8:	3308      	adds	r3, #8
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	20001044 	.word	0x20001044

080007f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d109      	bne.n	8000820 <xQueueGenericReset+0x28>
 800080c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000810:	f383 8811 	msr	BASEPRI, r3
 8000814:	f3bf 8f6f 	isb	sy
 8000818:	f3bf 8f4f 	dsb	sy
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	e7fe      	b.n	800081e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000820:	f7ff feaa 	bl	8000578 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800082c:	68f9      	ldr	r1, [r7, #12]
 800082e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000830:	fb01 f303 	mul.w	r3, r1, r3
 8000834:	441a      	add	r2, r3
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2200      	movs	r2, #0
 800083e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000850:	3b01      	subs	r3, #1
 8000852:	68f9      	ldr	r1, [r7, #12]
 8000854:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000856:	fb01 f303 	mul.w	r3, r1, r3
 800085a:	441a      	add	r2, r3
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	22ff      	movs	r2, #255	; 0xff
 8000864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	22ff      	movs	r2, #255	; 0xff
 800086c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d114      	bne.n	80008a0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	691b      	ldr	r3, [r3, #16]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d01a      	beq.n	80008b4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	3310      	adds	r3, #16
 8000882:	4618      	mov	r0, r3
 8000884:	f000 ffea 	bl	800185c <xTaskRemoveFromEventList>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d012      	beq.n	80008b4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800088e:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <xQueueGenericReset+0xcc>)
 8000890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	f3bf 8f4f 	dsb	sy
 800089a:	f3bf 8f6f 	isb	sy
 800089e:	e009      	b.n	80008b4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	3310      	adds	r3, #16
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fccb 	bl	8000240 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	3324      	adds	r3, #36	; 0x24
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fcc6 	bl	8000240 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80008b4:	f7ff fe8e 	bl	80005d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80008b8:	2301      	movs	r3, #1
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000ed04 	.word	0xe000ed04

080008c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08a      	sub	sp, #40	; 0x28
 80008cc:	af02      	add	r7, sp, #8
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	4613      	mov	r3, r2
 80008d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d109      	bne.n	80008f0 <xQueueGenericCreate+0x28>
 80008dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008e0:	f383 8811 	msr	BASEPRI, r3
 80008e4:	f3bf 8f6f 	isb	sy
 80008e8:	f3bf 8f4f 	dsb	sy
 80008ec:	613b      	str	r3, [r7, #16]
 80008ee:	e7fe      	b.n	80008ee <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d102      	bne.n	80008fc <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
 80008fa:	e004      	b.n	8000906 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	fb02 f303 	mul.w	r3, r2, r3
 8000904:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3348      	adds	r3, #72	; 0x48
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ff0a 	bl	8000724 <pvPortMalloc>
 8000910:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d00d      	beq.n	8000934 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	3348      	adds	r3, #72	; 0x48
 8000920:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000922:	79fa      	ldrb	r2, [r7, #7]
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	4613      	mov	r3, r2
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	68b9      	ldr	r1, [r7, #8]
 800092e:	68f8      	ldr	r0, [r7, #12]
 8000930:	f000 f805 	bl	800093e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000934:	69bb      	ldr	r3, [r7, #24]
	}
 8000936:	4618      	mov	r0, r3
 8000938:	3720      	adds	r7, #32
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b084      	sub	sp, #16
 8000942:	af00      	add	r7, sp, #0
 8000944:	60f8      	str	r0, [r7, #12]
 8000946:	60b9      	str	r1, [r7, #8]
 8000948:	607a      	str	r2, [r7, #4]
 800094a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d103      	bne.n	800095a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000952:	69bb      	ldr	r3, [r7, #24]
 8000954:	69ba      	ldr	r2, [r7, #24]
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	e002      	b.n	8000960 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	687a      	ldr	r2, [r7, #4]
 800095e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800096c:	2101      	movs	r1, #1
 800096e:	69b8      	ldr	r0, [r7, #24]
 8000970:	f7ff ff42 	bl	80007f8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	; 0x38
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800098a:	2300      	movs	r3, #0
 800098c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000994:	2b00      	cmp	r3, #0
 8000996:	d109      	bne.n	80009ac <xQueueGenericSend+0x30>
 8000998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800099c:	f383 8811 	msr	BASEPRI, r3
 80009a0:	f3bf 8f6f 	isb	sy
 80009a4:	f3bf 8f4f 	dsb	sy
 80009a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80009aa:	e7fe      	b.n	80009aa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d103      	bne.n	80009ba <xQueueGenericSend+0x3e>
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d101      	bne.n	80009be <xQueueGenericSend+0x42>
 80009ba:	2301      	movs	r3, #1
 80009bc:	e000      	b.n	80009c0 <xQueueGenericSend+0x44>
 80009be:	2300      	movs	r3, #0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <xQueueGenericSend+0x5c>
 80009c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009c8:	f383 8811 	msr	BASEPRI, r3
 80009cc:	f3bf 8f6f 	isb	sy
 80009d0:	f3bf 8f4f 	dsb	sy
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
 80009d6:	e7fe      	b.n	80009d6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d103      	bne.n	80009e6 <xQueueGenericSend+0x6a>
 80009de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d101      	bne.n	80009ea <xQueueGenericSend+0x6e>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e000      	b.n	80009ec <xQueueGenericSend+0x70>
 80009ea:	2300      	movs	r3, #0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d109      	bne.n	8000a04 <xQueueGenericSend+0x88>
 80009f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009f4:	f383 8811 	msr	BASEPRI, r3
 80009f8:	f3bf 8f6f 	isb	sy
 80009fc:	f3bf 8f4f 	dsb	sy
 8000a00:	623b      	str	r3, [r7, #32]
 8000a02:	e7fe      	b.n	8000a02 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000a04:	f001 f8c4 	bl	8001b90 <xTaskGetSchedulerState>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d102      	bne.n	8000a14 <xQueueGenericSend+0x98>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <xQueueGenericSend+0x9c>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <xQueueGenericSend+0x9e>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d109      	bne.n	8000a32 <xQueueGenericSend+0xb6>
 8000a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a22:	f383 8811 	msr	BASEPRI, r3
 8000a26:	f3bf 8f6f 	isb	sy
 8000a2a:	f3bf 8f4f 	dsb	sy
 8000a2e:	61fb      	str	r3, [r7, #28]
 8000a30:	e7fe      	b.n	8000a30 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000a32:	f7ff fda1 	bl	8000578 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d302      	bcc.n	8000a48 <xQueueGenericSend+0xcc>
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d129      	bne.n	8000a9c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	68b9      	ldr	r1, [r7, #8]
 8000a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a4e:	f000 f9ff 	bl	8000e50 <prvCopyDataToQueue>
 8000a52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d010      	beq.n	8000a7e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a5e:	3324      	adds	r3, #36	; 0x24
 8000a60:	4618      	mov	r0, r3
 8000a62:	f000 fefb 	bl	800185c <xTaskRemoveFromEventList>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d013      	beq.n	8000a94 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000a6c:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	f3bf 8f4f 	dsb	sy
 8000a78:	f3bf 8f6f 	isb	sy
 8000a7c:	e00a      	b.n	8000a94 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d007      	beq.n	8000a94 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000a84:	4b39      	ldr	r3, [pc, #228]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	f3bf 8f4f 	dsb	sy
 8000a90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000a94:	f7ff fd9e 	bl	80005d4 <vPortExitCritical>
				return pdPASS;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	e063      	b.n	8000b64 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d103      	bne.n	8000aaa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000aa2:	f7ff fd97 	bl	80005d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	e05c      	b.n	8000b64 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d106      	bne.n	8000abe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 ff33 	bl	8001920 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000aba:	2301      	movs	r3, #1
 8000abc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000abe:	f7ff fd89 	bl	80005d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000ac2:	f000 fcb3 	bl	800142c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000ac6:	f7ff fd57 	bl	8000578 <vPortEnterCritical>
 8000aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ad0:	b25b      	sxtb	r3, r3
 8000ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ad6:	d103      	bne.n	8000ae0 <xQueueGenericSend+0x164>
 8000ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ae6:	b25b      	sxtb	r3, r3
 8000ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aec:	d103      	bne.n	8000af6 <xQueueGenericSend+0x17a>
 8000aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000af6:	f7ff fd6d 	bl	80005d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000afa:	1d3a      	adds	r2, r7, #4
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4611      	mov	r1, r2
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ff22 	bl	800194c <xTaskCheckForTimeOut>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d124      	bne.n	8000b58 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000b0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b10:	f000 fa96 	bl	8001040 <prvIsQueueFull>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d018      	beq.n	8000b4c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b1c:	3310      	adds	r3, #16
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	4611      	mov	r1, r2
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 fe4c 	bl	80017c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b2a:	f000 fa21 	bl	8000f70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000b2e:	f000 fc8b 	bl	8001448 <xTaskResumeAll>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f47f af7c 	bne.w	8000a32 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	f3bf 8f4f 	dsb	sy
 8000b46:	f3bf 8f6f 	isb	sy
 8000b4a:	e772      	b.n	8000a32 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b4e:	f000 fa0f 	bl	8000f70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000b52:	f000 fc79 	bl	8001448 <xTaskResumeAll>
 8000b56:	e76c      	b.n	8000a32 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b5a:	f000 fa09 	bl	8000f70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000b5e:	f000 fc73 	bl	8001448 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000b62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3738      	adds	r7, #56	; 0x38
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	e000ed04 	.word	0xe000ed04

08000b70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d109      	bne.n	8000b9c <xQueueGenericSendFromISR+0x2c>
 8000b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b8c:	f383 8811 	msr	BASEPRI, r3
 8000b90:	f3bf 8f6f 	isb	sy
 8000b94:	f3bf 8f4f 	dsb	sy
 8000b98:	627b      	str	r3, [r7, #36]	; 0x24
 8000b9a:	e7fe      	b.n	8000b9a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d103      	bne.n	8000baa <xQueueGenericSendFromISR+0x3a>
 8000ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d101      	bne.n	8000bae <xQueueGenericSendFromISR+0x3e>
 8000baa:	2301      	movs	r3, #1
 8000bac:	e000      	b.n	8000bb0 <xQueueGenericSendFromISR+0x40>
 8000bae:	2300      	movs	r3, #0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d109      	bne.n	8000bc8 <xQueueGenericSendFromISR+0x58>
 8000bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bb8:	f383 8811 	msr	BASEPRI, r3
 8000bbc:	f3bf 8f6f 	isb	sy
 8000bc0:	f3bf 8f4f 	dsb	sy
 8000bc4:	623b      	str	r3, [r7, #32]
 8000bc6:	e7fe      	b.n	8000bc6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d103      	bne.n	8000bd6 <xQueueGenericSendFromISR+0x66>
 8000bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d101      	bne.n	8000bda <xQueueGenericSendFromISR+0x6a>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e000      	b.n	8000bdc <xQueueGenericSendFromISR+0x6c>
 8000bda:	2300      	movs	r3, #0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d109      	bne.n	8000bf4 <xQueueGenericSendFromISR+0x84>
 8000be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000be4:	f383 8811 	msr	BASEPRI, r3
 8000be8:	f3bf 8f6f 	isb	sy
 8000bec:	f3bf 8f4f 	dsb	sy
 8000bf0:	61fb      	str	r3, [r7, #28]
 8000bf2:	e7fe      	b.n	8000bf2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000bf4:	f7ff fd5a 	bl	80006ac <vPortValidateInterruptPriority>
	__asm volatile
 8000bf8:	f3ef 8211 	mrs	r2, BASEPRI
 8000bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c00:	f383 8811 	msr	BASEPRI, r3
 8000c04:	f3bf 8f6f 	isb	sy
 8000c08:	f3bf 8f4f 	dsb	sy
 8000c0c:	61ba      	str	r2, [r7, #24]
 8000c0e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8000c10:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d302      	bcc.n	8000c26 <xQueueGenericSendFromISR+0xb6>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d12c      	bne.n	8000c80 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	68b9      	ldr	r1, [r7, #8]
 8000c34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000c36:	f000 f90b 	bl	8000e50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000c3a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8000c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c42:	d112      	bne.n	8000c6a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d016      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c4e:	3324      	adds	r3, #36	; 0x24
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fe03 	bl	800185c <xTaskRemoveFromEventList>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00e      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d00b      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2201      	movs	r2, #1
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	e007      	b.n	8000c7a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000c6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000c6e:	3301      	adds	r3, #1
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	b25a      	sxtb	r2, r3
 8000c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8000c7e:	e001      	b.n	8000c84 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
 8000c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c86:	613b      	str	r3, [r7, #16]
	__asm volatile
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3738      	adds	r7, #56	; 0x38
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08c      	sub	sp, #48	; 0x30
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d109      	bne.n	8000cc6 <xQueueReceive+0x2e>
	__asm volatile
 8000cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cb6:	f383 8811 	msr	BASEPRI, r3
 8000cba:	f3bf 8f6f 	isb	sy
 8000cbe:	f3bf 8f4f 	dsb	sy
 8000cc2:	623b      	str	r3, [r7, #32]
 8000cc4:	e7fe      	b.n	8000cc4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d103      	bne.n	8000cd4 <xQueueReceive+0x3c>
 8000ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d101      	bne.n	8000cd8 <xQueueReceive+0x40>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e000      	b.n	8000cda <xQueueReceive+0x42>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d109      	bne.n	8000cf2 <xQueueReceive+0x5a>
 8000cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ce2:	f383 8811 	msr	BASEPRI, r3
 8000ce6:	f3bf 8f6f 	isb	sy
 8000cea:	f3bf 8f4f 	dsb	sy
 8000cee:	61fb      	str	r3, [r7, #28]
 8000cf0:	e7fe      	b.n	8000cf0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000cf2:	f000 ff4d 	bl	8001b90 <xTaskGetSchedulerState>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d102      	bne.n	8000d02 <xQueueReceive+0x6a>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d101      	bne.n	8000d06 <xQueueReceive+0x6e>
 8000d02:	2301      	movs	r3, #1
 8000d04:	e000      	b.n	8000d08 <xQueueReceive+0x70>
 8000d06:	2300      	movs	r3, #0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d109      	bne.n	8000d20 <xQueueReceive+0x88>
 8000d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d10:	f383 8811 	msr	BASEPRI, r3
 8000d14:	f3bf 8f6f 	isb	sy
 8000d18:	f3bf 8f4f 	dsb	sy
 8000d1c:	61bb      	str	r3, [r7, #24]
 8000d1e:	e7fe      	b.n	8000d1e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000d20:	f7ff fc2a 	bl	8000578 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d28:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d01f      	beq.n	8000d70 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000d30:	68b9      	ldr	r1, [r7, #8]
 8000d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d34:	f000 f8f6 	bl	8000f24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3a:	1e5a      	subs	r2, r3, #1
 8000d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d3e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d00f      	beq.n	8000d68 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d4a:	3310      	adds	r3, #16
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f000 fd85 	bl	800185c <xTaskRemoveFromEventList>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d007      	beq.n	8000d68 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000d58:	4b3c      	ldr	r3, [pc, #240]	; (8000e4c <xQueueReceive+0x1b4>)
 8000d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	f3bf 8f4f 	dsb	sy
 8000d64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000d68:	f7ff fc34 	bl	80005d4 <vPortExitCritical>
				return pdPASS;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e069      	b.n	8000e44 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d103      	bne.n	8000d7e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000d76:	f7ff fc2d 	bl	80005d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e062      	b.n	8000e44 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d106      	bne.n	8000d92 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 fdc9 	bl	8001920 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000d92:	f7ff fc1f 	bl	80005d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000d96:	f000 fb49 	bl	800142c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000d9a:	f7ff fbed 	bl	8000578 <vPortEnterCritical>
 8000d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000da0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000daa:	d103      	bne.n	8000db4 <xQueueReceive+0x11c>
 8000dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000dba:	b25b      	sxtb	r3, r3
 8000dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc0:	d103      	bne.n	8000dca <xQueueReceive+0x132>
 8000dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000dca:	f7ff fc03 	bl	80005d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000dce:	1d3a      	adds	r2, r7, #4
 8000dd0:	f107 0310 	add.w	r3, r7, #16
 8000dd4:	4611      	mov	r1, r2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 fdb8 	bl	800194c <xTaskCheckForTimeOut>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d123      	bne.n	8000e2a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000de2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000de4:	f000 f916 	bl	8001014 <prvIsQueueEmpty>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d017      	beq.n	8000e1e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000df0:	3324      	adds	r3, #36	; 0x24
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	4611      	mov	r1, r2
 8000df6:	4618      	mov	r0, r3
 8000df8:	f000 fce2 	bl	80017c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000dfe:	f000 f8b7 	bl	8000f70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000e02:	f000 fb21 	bl	8001448 <xTaskResumeAll>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d189      	bne.n	8000d20 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <xQueueReceive+0x1b4>)
 8000e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	f3bf 8f4f 	dsb	sy
 8000e18:	f3bf 8f6f 	isb	sy
 8000e1c:	e780      	b.n	8000d20 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8000e1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e20:	f000 f8a6 	bl	8000f70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000e24:	f000 fb10 	bl	8001448 <xTaskResumeAll>
 8000e28:	e77a      	b.n	8000d20 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000e2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e2c:	f000 f8a0 	bl	8000f70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000e30:	f000 fb0a 	bl	8001448 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e36:	f000 f8ed 	bl	8001014 <prvIsQueueEmpty>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	f43f af6f 	beq.w	8000d20 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000e42:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3730      	adds	r7, #48	; 0x30
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	e000ed04 	.word	0xe000ed04

08000e50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d10d      	bne.n	8000e8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d14d      	bne.n	8000f12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 fea6 	bl	8001bcc <xTaskPriorityDisinherit>
 8000e80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	e043      	b.n	8000f12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d119      	bne.n	8000ec4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	6858      	ldr	r0, [r3, #4]
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	461a      	mov	r2, r3
 8000e9a:	68b9      	ldr	r1, [r7, #8]
 8000e9c:	f002 fe7a 	bl	8003b94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea8:	441a      	add	r2, r3
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d32b      	bcc.n	8000f12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	e026      	b.n	8000f12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	68d8      	ldr	r0, [r3, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ecc:	461a      	mov	r2, r3
 8000ece:	68b9      	ldr	r1, [r7, #8]
 8000ed0:	f002 fe60 	bl	8003b94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	68da      	ldr	r2, [r3, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000edc:	425b      	negs	r3, r3
 8000ede:	441a      	add	r2, r3
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	68da      	ldr	r2, [r3, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d207      	bcs.n	8000f00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	425b      	negs	r3, r3
 8000efa:	441a      	add	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d105      	bne.n	8000f12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d002      	beq.n	8000f12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	1c5a      	adds	r2, r3, #1
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8000f1a:	697b      	ldr	r3, [r7, #20]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d018      	beq.n	8000f68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68da      	ldr	r2, [r3, #12]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	441a      	add	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d303      	bcc.n	8000f58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68d9      	ldr	r1, [r3, #12]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f60:	461a      	mov	r2, r3
 8000f62:	6838      	ldr	r0, [r7, #0]
 8000f64:	f002 fe16 	bl	8003b94 <memcpy>
	}
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8000f78:	f7ff fafe 	bl	8000578 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000f82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000f84:	e011      	b.n	8000faa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d012      	beq.n	8000fb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3324      	adds	r3, #36	; 0x24
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fc62 	bl	800185c <xTaskRemoveFromEventList>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8000f9e:	f000 fd35 	bl	8001a0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	dce9      	bgt.n	8000f86 <prvUnlockQueue+0x16>
 8000fb2:	e000      	b.n	8000fb6 <prvUnlockQueue+0x46>
					break;
 8000fb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	22ff      	movs	r2, #255	; 0xff
 8000fba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8000fbe:	f7ff fb09 	bl	80005d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8000fc2:	f7ff fad9 	bl	8000578 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000fcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000fce:	e011      	b.n	8000ff4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d012      	beq.n	8000ffe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3310      	adds	r3, #16
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 fc3d 	bl	800185c <xTaskRemoveFromEventList>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8000fe8:	f000 fd10 	bl	8001a0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8000fec:	7bbb      	ldrb	r3, [r7, #14]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000ff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	dce9      	bgt.n	8000fd0 <prvUnlockQueue+0x60>
 8000ffc:	e000      	b.n	8001000 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8000ffe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	22ff      	movs	r2, #255	; 0xff
 8001004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001008:	f7ff fae4 	bl	80005d4 <vPortExitCritical>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800101c:	f7ff faac 	bl	8000578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001028:	2301      	movs	r3, #1
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	e001      	b.n	8001032 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001032:	f7ff facf 	bl	80005d4 <vPortExitCritical>

	return xReturn;
 8001036:	68fb      	ldr	r3, [r7, #12]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001048:	f7ff fa96 	bl	8000578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001054:	429a      	cmp	r2, r3
 8001056:	d102      	bne.n	800105e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001058:	2301      	movs	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	e001      	b.n	8001062 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001062:	f7ff fab7 	bl	80005d4 <vPortExitCritical>

	return xReturn;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	e014      	b.n	80010aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001080:	4a0e      	ldr	r2, [pc, #56]	; (80010bc <vQueueAddToRegistry+0x4c>)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d10b      	bne.n	80010a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800108c:	490b      	ldr	r1, [pc, #44]	; (80010bc <vQueueAddToRegistry+0x4c>)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001096:	4a09      	ldr	r2, [pc, #36]	; (80010bc <vQueueAddToRegistry+0x4c>)
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	00db      	lsls	r3, r3, #3
 800109c:	4413      	add	r3, r2
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80010a2:	e005      	b.n	80010b0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3301      	adds	r3, #1
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2b07      	cmp	r3, #7
 80010ae:	d9e7      	bls.n	8001080 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	200013f4 	.word	0x200013f4

080010c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80010d0:	f7ff fa52 	bl	8000578 <vPortEnterCritical>
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e0:	d103      	bne.n	80010ea <vQueueWaitForMessageRestricted+0x2a>
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f6:	d103      	bne.n	8001100 <vQueueWaitForMessageRestricted+0x40>
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001100:	f7ff fa68 	bl	80005d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001108:	2b00      	cmp	r3, #0
 800110a:	d106      	bne.n	800111a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3324      	adds	r3, #36	; 0x24
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	68b9      	ldr	r1, [r7, #8]
 8001114:	4618      	mov	r0, r3
 8001116:	f000 fb77 	bl	8001808 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800111a:	6978      	ldr	r0, [r7, #20]
 800111c:	f7ff ff28 	bl	8000f70 <prvUnlockQueue>
	}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08c      	sub	sp, #48	; 0x30
 800112c:	af04      	add	r7, sp, #16
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	4613      	mov	r3, r2
 8001136:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff faf1 	bl	8000724 <pvPortMalloc>
 8001142:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d00e      	beq.n	8001168 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800114a:	2054      	movs	r0, #84	; 0x54
 800114c:	f7ff faea 	bl	8000724 <pvPortMalloc>
 8001150:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	631a      	str	r2, [r3, #48]	; 0x30
 800115e:	e005      	b.n	800116c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001160:	6978      	ldr	r0, [r7, #20]
 8001162:	f7ff fb25 	bl	80007b0 <vPortFree>
 8001166:	e001      	b.n	800116c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d013      	beq.n	800119a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001172:	88fa      	ldrh	r2, [r7, #6]
 8001174:	2300      	movs	r3, #0
 8001176:	9303      	str	r3, [sp, #12]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	68b9      	ldr	r1, [r7, #8]
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f000 f80e 	bl	80011aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800118e:	69f8      	ldr	r0, [r7, #28]
 8001190:	f000 f896 	bl	80012c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001194:	2301      	movs	r3, #1
 8001196:	61bb      	str	r3, [r7, #24]
 8001198:	e002      	b.n	80011a0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80011a0:	69bb      	ldr	r3, [r7, #24]
	}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3720      	adds	r7, #32
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b088      	sub	sp, #32
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	60f8      	str	r0, [r7, #12]
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607a      	str	r2, [r7, #4]
 80011b6:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d109      	bne.n	80011d2 <prvInitialiseNewTask+0x28>
 80011be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c2:	f383 8811 	msr	BASEPRI, r3
 80011c6:	f3bf 8f6f 	isb	sy
 80011ca:	f3bf 8f4f 	dsb	sy
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	e7fe      	b.n	80011d0 <prvInitialiseNewTask+0x26>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80011d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011dc:	3b01      	subs	r3, #1
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	f023 0307 	bic.w	r3, r3, #7
 80011ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d009      	beq.n	800120a <prvInitialiseNewTask+0x60>
 80011f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011fa:	f383 8811 	msr	BASEPRI, r3
 80011fe:	f3bf 8f6f 	isb	sy
 8001202:	f3bf 8f4f 	dsb	sy
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	e7fe      	b.n	8001208 <prvInitialiseNewTask+0x5e>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
 800120e:	e012      	b.n	8001236 <prvInitialiseNewTask+0x8c>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001210:	68ba      	ldr	r2, [r7, #8]
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	4413      	add	r3, r2
 8001216:	7819      	ldrb	r1, [r3, #0]
 8001218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	4413      	add	r3, r2
 800121e:	3334      	adds	r3, #52	; 0x34
 8001220:	460a      	mov	r2, r1
 8001222:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
 8001224:	68ba      	ldr	r2, [r7, #8]
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	4413      	add	r3, r2
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d006      	beq.n	800123e <prvInitialiseNewTask+0x94>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	3301      	adds	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	2b0f      	cmp	r3, #15
 800123a:	d9e9      	bls.n	8001210 <prvInitialiseNewTask+0x66>
 800123c:	e000      	b.n	8001240 <prvInitialiseNewTask+0x96>
		{
			break;
 800123e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001242:	2200      	movs	r2, #0
 8001244:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800124a:	2b06      	cmp	r3, #6
 800124c:	d901      	bls.n	8001252 <prvInitialiseNewTask+0xa8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800124e:	2306      	movs	r3, #6
 8001250:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001254:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800125a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800125c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800125e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001260:	2200      	movs	r2, #0
 8001262:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001266:	3304      	adds	r3, #4
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f808 	bl	800027e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800126e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001270:	3318      	adds	r3, #24
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f803 	bl	800027e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800127a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800127c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800127e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001280:	f1c3 0207 	rsb	r2, r3, #7
 8001284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001286:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800128a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800128c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800128e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001290:	2200      	movs	r2, #0
 8001292:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001296:	2200      	movs	r2, #0
 8001298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	68f9      	ldr	r1, [r7, #12]
 80012a0:	69b8      	ldr	r0, [r7, #24]
 80012a2:	f7ff f87d 	bl	80003a0 <pxPortInitialiseStack>
 80012a6:	4602      	mov	r2, r0
 80012a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012aa:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80012ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <prvInitialiseNewTask+0x10e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80012b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80012b8:	bf00      	nop
 80012ba:	3720      	adds	r7, #32
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80012c8:	f7ff f956 	bl	8000578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80012cc:	4b2a      	ldr	r3, [pc, #168]	; (8001378 <prvAddNewTaskToReadyList+0xb8>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3301      	adds	r3, #1
 80012d2:	4a29      	ldr	r2, [pc, #164]	; (8001378 <prvAddNewTaskToReadyList+0xb8>)
 80012d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <prvAddNewTaskToReadyList+0xbc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d109      	bne.n	80012f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80012de:	4a27      	ldr	r2, [pc, #156]	; (800137c <prvAddNewTaskToReadyList+0xbc>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80012e4:	4b24      	ldr	r3, [pc, #144]	; (8001378 <prvAddNewTaskToReadyList+0xb8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d110      	bne.n	800130e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80012ec:	f000 fbb4 	bl	8001a58 <prvInitialiseTaskLists>
 80012f0:	e00d      	b.n	800130e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80012f2:	4b23      	ldr	r3, [pc, #140]	; (8001380 <prvAddNewTaskToReadyList+0xc0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d109      	bne.n	800130e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80012fa:	4b20      	ldr	r3, [pc, #128]	; (800137c <prvAddNewTaskToReadyList+0xbc>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	429a      	cmp	r2, r3
 8001306:	d802      	bhi.n	800130e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001308:	4a1c      	ldr	r2, [pc, #112]	; (800137c <prvAddNewTaskToReadyList+0xbc>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800130e:	4b1d      	ldr	r3, [pc, #116]	; (8001384 <prvAddNewTaskToReadyList+0xc4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	3301      	adds	r3, #1
 8001314:	4a1b      	ldr	r2, [pc, #108]	; (8001384 <prvAddNewTaskToReadyList+0xc4>)
 8001316:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131c:	2201      	movs	r2, #1
 800131e:	409a      	lsls	r2, r3
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <prvAddNewTaskToReadyList+0xc8>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4313      	orrs	r3, r2
 8001326:	4a18      	ldr	r2, [pc, #96]	; (8001388 <prvAddNewTaskToReadyList+0xc8>)
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4a15      	ldr	r2, [pc, #84]	; (800138c <prvAddNewTaskToReadyList+0xcc>)
 8001338:	441a      	add	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3304      	adds	r3, #4
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f7fe ffa8 	bl	8000296 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001346:	f7ff f945 	bl	80005d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800134a:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <prvAddNewTaskToReadyList+0xc0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00e      	beq.n	8001370 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <prvAddNewTaskToReadyList+0xbc>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135c:	429a      	cmp	r2, r3
 800135e:	d207      	bcs.n	8001370 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <prvAddNewTaskToReadyList+0xd0>)
 8001362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	f3bf 8f4f 	dsb	sy
 800136c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000114c 	.word	0x2000114c
 800137c:	2000104c 	.word	0x2000104c
 8001380:	20001158 	.word	0x20001158
 8001384:	20001168 	.word	0x20001168
 8001388:	20001154 	.word	0x20001154
 800138c:	20001050 	.word	0x20001050
 8001390:	e000ed04 	.word	0xe000ed04

08001394 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800139a:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <vTaskStartScheduler+0x80>)
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	2300      	movs	r3, #0
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2300      	movs	r3, #0
 80013a4:	2280      	movs	r2, #128	; 0x80
 80013a6:	491c      	ldr	r1, [pc, #112]	; (8001418 <vTaskStartScheduler+0x84>)
 80013a8:	481c      	ldr	r0, [pc, #112]	; (800141c <vTaskStartScheduler+0x88>)
 80013aa:	f7ff febd 	bl	8001128 <xTaskCreate>
 80013ae:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d102      	bne.n	80013bc <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80013b6:	f000 fcf3 	bl	8001da0 <xTimerCreateTimerTask>
 80013ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d115      	bne.n	80013ee <vTaskStartScheduler+0x5a>
 80013c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013c6:	f383 8811 	msr	BASEPRI, r3
 80013ca:	f3bf 8f6f 	isb	sy
 80013ce:	f3bf 8f4f 	dsb	sy
 80013d2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <vTaskStartScheduler+0x8c>)
 80013d6:	f04f 32ff 	mov.w	r2, #4294967295
 80013da:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <vTaskStartScheduler+0x90>)
 80013de:	2201      	movs	r2, #1
 80013e0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <vTaskStartScheduler+0x94>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80013e8:	f7ff f856 	bl	8000498 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80013ec:	e00d      	b.n	800140a <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f4:	d109      	bne.n	800140a <vTaskStartScheduler+0x76>
 80013f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013fa:	f383 8811 	msr	BASEPRI, r3
 80013fe:	f3bf 8f6f 	isb	sy
 8001402:	f3bf 8f4f 	dsb	sy
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	e7fe      	b.n	8001408 <vTaskStartScheduler+0x74>
}
 800140a:	bf00      	nop
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20001170 	.word	0x20001170
 8001418:	08003bc4 	.word	0x08003bc4
 800141c:	08001a25 	.word	0x08001a25
 8001420:	2000116c 	.word	0x2000116c
 8001424:	20001158 	.word	0x20001158
 8001428:	20001150 	.word	0x20001150

0800142c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <vTaskSuspendAll+0x18>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	4a03      	ldr	r2, [pc, #12]	; (8001444 <vTaskSuspendAll+0x18>)
 8001438:	6013      	str	r3, [r2, #0]
}
 800143a:	bf00      	nop
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20001174 	.word	0x20001174

08001448 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001456:	4b41      	ldr	r3, [pc, #260]	; (800155c <xTaskResumeAll+0x114>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d109      	bne.n	8001472 <xTaskResumeAll+0x2a>
 800145e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001462:	f383 8811 	msr	BASEPRI, r3
 8001466:	f3bf 8f6f 	isb	sy
 800146a:	f3bf 8f4f 	dsb	sy
 800146e:	603b      	str	r3, [r7, #0]
 8001470:	e7fe      	b.n	8001470 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001472:	f7ff f881 	bl	8000578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001476:	4b39      	ldr	r3, [pc, #228]	; (800155c <xTaskResumeAll+0x114>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	3b01      	subs	r3, #1
 800147c:	4a37      	ldr	r2, [pc, #220]	; (800155c <xTaskResumeAll+0x114>)
 800147e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001480:	4b36      	ldr	r3, [pc, #216]	; (800155c <xTaskResumeAll+0x114>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d161      	bne.n	800154c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001488:	4b35      	ldr	r3, [pc, #212]	; (8001560 <xTaskResumeAll+0x118>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d05d      	beq.n	800154c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001490:	e02e      	b.n	80014f0 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001492:	4b34      	ldr	r3, [pc, #208]	; (8001564 <xTaskResumeAll+0x11c>)
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	3318      	adds	r3, #24
 800149e:	4618      	mov	r0, r3
 80014a0:	f7fe ff54 	bl	800034c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	3304      	adds	r3, #4
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe ff4f 	bl	800034c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b2:	2201      	movs	r2, #1
 80014b4:	409a      	lsls	r2, r3
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <xTaskResumeAll+0x120>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	4a2a      	ldr	r2, [pc, #168]	; (8001568 <xTaskResumeAll+0x120>)
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4a27      	ldr	r2, [pc, #156]	; (800156c <xTaskResumeAll+0x124>)
 80014ce:	441a      	add	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	3304      	adds	r3, #4
 80014d4:	4619      	mov	r1, r3
 80014d6:	4610      	mov	r0, r2
 80014d8:	f7fe fedd 	bl	8000296 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014e0:	4b23      	ldr	r3, [pc, #140]	; (8001570 <xTaskResumeAll+0x128>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d302      	bcc.n	80014f0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80014ea:	4b22      	ldr	r3, [pc, #136]	; (8001574 <xTaskResumeAll+0x12c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80014f0:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <xTaskResumeAll+0x11c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1cc      	bne.n	8001492 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80014fe:	f000 fb27 	bl	8001b50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001502:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <xTaskResumeAll+0x130>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d010      	beq.n	8001530 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800150e:	f000 f845 	bl	800159c <xTaskIncrementTick>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d002      	beq.n	800151e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001518:	4b16      	ldr	r3, [pc, #88]	; (8001574 <xTaskResumeAll+0x12c>)
 800151a:	2201      	movs	r2, #1
 800151c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3b01      	subs	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f1      	bne.n	800150e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800152a:	4b13      	ldr	r3, [pc, #76]	; (8001578 <xTaskResumeAll+0x130>)
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <xTaskResumeAll+0x12c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d009      	beq.n	800154c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001538:	2301      	movs	r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800153c:	4b0f      	ldr	r3, [pc, #60]	; (800157c <xTaskResumeAll+0x134>)
 800153e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	f3bf 8f4f 	dsb	sy
 8001548:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800154c:	f7ff f842 	bl	80005d4 <vPortExitCritical>

	return xAlreadyYielded;
 8001550:	68bb      	ldr	r3, [r7, #8]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20001174 	.word	0x20001174
 8001560:	2000114c 	.word	0x2000114c
 8001564:	2000110c 	.word	0x2000110c
 8001568:	20001154 	.word	0x20001154
 800156c:	20001050 	.word	0x20001050
 8001570:	2000104c 	.word	0x2000104c
 8001574:	20001160 	.word	0x20001160
 8001578:	2000115c 	.word	0x2000115c
 800157c:	e000ed04 	.word	0xe000ed04

08001580 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001586:	4b04      	ldr	r3, [pc, #16]	; (8001598 <xTaskGetTickCount+0x18>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800158c:	687b      	ldr	r3, [r7, #4]
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20001150 	.word	0x20001150

0800159c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80015a6:	4b4e      	ldr	r3, [pc, #312]	; (80016e0 <xTaskIncrementTick+0x144>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f040 8087 	bne.w	80016be <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80015b0:	4b4c      	ldr	r3, [pc, #304]	; (80016e4 <xTaskIncrementTick+0x148>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3301      	adds	r3, #1
 80015b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80015b8:	4a4a      	ldr	r2, [pc, #296]	; (80016e4 <xTaskIncrementTick+0x148>)
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d11f      	bne.n	8001604 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80015c4:	4b48      	ldr	r3, [pc, #288]	; (80016e8 <xTaskIncrementTick+0x14c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d009      	beq.n	80015e2 <xTaskIncrementTick+0x46>
 80015ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015d2:	f383 8811 	msr	BASEPRI, r3
 80015d6:	f3bf 8f6f 	isb	sy
 80015da:	f3bf 8f4f 	dsb	sy
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	e7fe      	b.n	80015e0 <xTaskIncrementTick+0x44>
 80015e2:	4b41      	ldr	r3, [pc, #260]	; (80016e8 <xTaskIncrementTick+0x14c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b40      	ldr	r3, [pc, #256]	; (80016ec <xTaskIncrementTick+0x150>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a3e      	ldr	r2, [pc, #248]	; (80016e8 <xTaskIncrementTick+0x14c>)
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4a3e      	ldr	r2, [pc, #248]	; (80016ec <xTaskIncrementTick+0x150>)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	4b3e      	ldr	r3, [pc, #248]	; (80016f0 <xTaskIncrementTick+0x154>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a3c      	ldr	r2, [pc, #240]	; (80016f0 <xTaskIncrementTick+0x154>)
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	f000 faa6 	bl	8001b50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001604:	4b3b      	ldr	r3, [pc, #236]	; (80016f4 <xTaskIncrementTick+0x158>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	429a      	cmp	r2, r3
 800160c:	d348      	bcc.n	80016a0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800160e:	4b36      	ldr	r3, [pc, #216]	; (80016e8 <xTaskIncrementTick+0x14c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d104      	bne.n	8001622 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001618:	4b36      	ldr	r3, [pc, #216]	; (80016f4 <xTaskIncrementTick+0x158>)
 800161a:	f04f 32ff 	mov.w	r2, #4294967295
 800161e:	601a      	str	r2, [r3, #0]
					break;
 8001620:	e03e      	b.n	80016a0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001622:	4b31      	ldr	r3, [pc, #196]	; (80016e8 <xTaskIncrementTick+0x14c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	429a      	cmp	r2, r3
 8001638:	d203      	bcs.n	8001642 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800163a:	4a2e      	ldr	r2, [pc, #184]	; (80016f4 <xTaskIncrementTick+0x158>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001640:	e02e      	b.n	80016a0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	3304      	adds	r3, #4
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe fe80 	bl	800034c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001650:	2b00      	cmp	r3, #0
 8001652:	d004      	beq.n	800165e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	3318      	adds	r3, #24
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe fe77 	bl	800034c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001662:	2201      	movs	r2, #1
 8001664:	409a      	lsls	r2, r3
 8001666:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <xTaskIncrementTick+0x15c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4313      	orrs	r3, r2
 800166c:	4a22      	ldr	r2, [pc, #136]	; (80016f8 <xTaskIncrementTick+0x15c>)
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4a1f      	ldr	r2, [pc, #124]	; (80016fc <xTaskIncrementTick+0x160>)
 800167e:	441a      	add	r2, r3
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	3304      	adds	r3, #4
 8001684:	4619      	mov	r1, r3
 8001686:	4610      	mov	r0, r2
 8001688:	f7fe fe05 	bl	8000296 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001690:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <xTaskIncrementTick+0x164>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001696:	429a      	cmp	r2, r3
 8001698:	d3b9      	bcc.n	800160e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800169a:	2301      	movs	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800169e:	e7b6      	b.n	800160e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80016a0:	4b17      	ldr	r3, [pc, #92]	; (8001700 <xTaskIncrementTick+0x164>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016a6:	4915      	ldr	r1, [pc, #84]	; (80016fc <xTaskIncrementTick+0x160>)
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d907      	bls.n	80016c8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80016b8:	2301      	movs	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	e004      	b.n	80016c8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <xTaskIncrementTick+0x168>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3301      	adds	r3, #1
 80016c4:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <xTaskIncrementTick+0x168>)
 80016c6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <xTaskIncrementTick+0x16c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80016d0:	2301      	movs	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80016d4:	697b      	ldr	r3, [r7, #20]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20001174 	.word	0x20001174
 80016e4:	20001150 	.word	0x20001150
 80016e8:	20001104 	.word	0x20001104
 80016ec:	20001108 	.word	0x20001108
 80016f0:	20001164 	.word	0x20001164
 80016f4:	2000116c 	.word	0x2000116c
 80016f8:	20001154 	.word	0x20001154
 80016fc:	20001050 	.word	0x20001050
 8001700:	2000104c 	.word	0x2000104c
 8001704:	2000115c 	.word	0x2000115c
 8001708:	20001160 	.word	0x20001160

0800170c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001712:	4b26      	ldr	r3, [pc, #152]	; (80017ac <vTaskSwitchContext+0xa0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800171a:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <vTaskSwitchContext+0xa4>)
 800171c:	2201      	movs	r2, #1
 800171e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001720:	e03e      	b.n	80017a0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8001722:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <vTaskSwitchContext+0xa4>)
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001728:	4b22      	ldr	r3, [pc, #136]	; (80017b4 <vTaskSwitchContext+0xa8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	fab3 f383 	clz	r3, r3
 8001734:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001736:	7afb      	ldrb	r3, [r7, #11]
 8001738:	f1c3 031f 	rsb	r3, r3, #31
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	491e      	ldr	r1, [pc, #120]	; (80017b8 <vTaskSwitchContext+0xac>)
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d109      	bne.n	8001766 <vTaskSwitchContext+0x5a>
	__asm volatile
 8001752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001756:	f383 8811 	msr	BASEPRI, r3
 800175a:	f3bf 8f6f 	isb	sy
 800175e:	f3bf 8f4f 	dsb	sy
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	e7fe      	b.n	8001764 <vTaskSwitchContext+0x58>
 8001766:	697a      	ldr	r2, [r7, #20]
 8001768:	4613      	mov	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4a11      	ldr	r2, [pc, #68]	; (80017b8 <vTaskSwitchContext+0xac>)
 8001772:	4413      	add	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	3308      	adds	r3, #8
 8001788:	429a      	cmp	r2, r3
 800178a:	d104      	bne.n	8001796 <vTaskSwitchContext+0x8a>
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4a07      	ldr	r2, [pc, #28]	; (80017bc <vTaskSwitchContext+0xb0>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	371c      	adds	r7, #28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20001174 	.word	0x20001174
 80017b0:	20001160 	.word	0x20001160
 80017b4:	20001154 	.word	0x20001154
 80017b8:	20001050 	.word	0x20001050
 80017bc:	2000104c 	.word	0x2000104c

080017c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d109      	bne.n	80017e4 <vTaskPlaceOnEventList+0x24>
 80017d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017d4:	f383 8811 	msr	BASEPRI, r3
 80017d8:	f3bf 8f6f 	isb	sy
 80017dc:	f3bf 8f4f 	dsb	sy
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	e7fe      	b.n	80017e2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <vTaskPlaceOnEventList+0x44>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3318      	adds	r3, #24
 80017ea:	4619      	mov	r1, r3
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7fe fd75 	bl	80002dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80017f2:	2101      	movs	r1, #1
 80017f4:	6838      	ldr	r0, [r7, #0]
 80017f6:	f000 fa6d 	bl	8001cd4 <prvAddCurrentTaskToDelayedList>
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000104c 	.word	0x2000104c

08001808 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d109      	bne.n	800182e <vTaskPlaceOnEventListRestricted+0x26>
 800181a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800181e:	f383 8811 	msr	BASEPRI, r3
 8001822:	f3bf 8f6f 	isb	sy
 8001826:	f3bf 8f4f 	dsb	sy
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e7fe      	b.n	800182c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <vTaskPlaceOnEventListRestricted+0x50>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	3318      	adds	r3, #24
 8001834:	4619      	mov	r1, r3
 8001836:	68f8      	ldr	r0, [r7, #12]
 8001838:	f7fe fd2d 	bl	8000296 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	68b8      	ldr	r0, [r7, #8]
 800184c:	f000 fa42 	bl	8001cd4 <prvAddCurrentTaskToDelayedList>
	}
 8001850:	bf00      	nop
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	2000104c 	.word	0x2000104c

0800185c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d109      	bne.n	8001886 <xTaskRemoveFromEventList+0x2a>
 8001872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001876:	f383 8811 	msr	BASEPRI, r3
 800187a:	f3bf 8f6f 	isb	sy
 800187e:	f3bf 8f4f 	dsb	sy
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	e7fe      	b.n	8001884 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	3318      	adds	r3, #24
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fd5e 	bl	800034c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001890:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <xTaskRemoveFromEventList+0xac>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d11c      	bne.n	80018d2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	3304      	adds	r3, #4
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fd55 	bl	800034c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	2201      	movs	r2, #1
 80018a8:	409a      	lsls	r2, r3
 80018aa:	4b18      	ldr	r3, [pc, #96]	; (800190c <xTaskRemoveFromEventList+0xb0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	4a16      	ldr	r2, [pc, #88]	; (800190c <xTaskRemoveFromEventList+0xb0>)
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4a13      	ldr	r2, [pc, #76]	; (8001910 <xTaskRemoveFromEventList+0xb4>)
 80018c2:	441a      	add	r2, r3
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	3304      	adds	r3, #4
 80018c8:	4619      	mov	r1, r3
 80018ca:	4610      	mov	r0, r2
 80018cc:	f7fe fce3 	bl	8000296 <vListInsertEnd>
 80018d0:	e005      	b.n	80018de <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	3318      	adds	r3, #24
 80018d6:	4619      	mov	r1, r3
 80018d8:	480e      	ldr	r0, [pc, #56]	; (8001914 <xTaskRemoveFromEventList+0xb8>)
 80018da:	f7fe fcdc 	bl	8000296 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <xTaskRemoveFromEventList+0xbc>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d905      	bls.n	80018f8 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <xTaskRemoveFromEventList+0xc0>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	e001      	b.n	80018fc <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80018fc:	697b      	ldr	r3, [r7, #20]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20001174 	.word	0x20001174
 800190c:	20001154 	.word	0x20001154
 8001910:	20001050 	.word	0x20001050
 8001914:	2000110c 	.word	0x2000110c
 8001918:	2000104c 	.word	0x2000104c
 800191c:	20001160 	.word	0x20001160

08001920 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <vTaskInternalSetTimeOutState+0x24>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <vTaskInternalSetTimeOutState+0x28>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	605a      	str	r2, [r3, #4]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20001164 	.word	0x20001164
 8001948:	20001150 	.word	0x20001150

0800194c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b088      	sub	sp, #32
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d109      	bne.n	8001970 <xTaskCheckForTimeOut+0x24>
 800195c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001960:	f383 8811 	msr	BASEPRI, r3
 8001964:	f3bf 8f6f 	isb	sy
 8001968:	f3bf 8f4f 	dsb	sy
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	e7fe      	b.n	800196e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d109      	bne.n	800198a <xTaskCheckForTimeOut+0x3e>
 8001976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800197a:	f383 8811 	msr	BASEPRI, r3
 800197e:	f3bf 8f6f 	isb	sy
 8001982:	f3bf 8f4f 	dsb	sy
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	e7fe      	b.n	8001988 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800198a:	f7fe fdf5 	bl	8000578 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <xTaskCheckForTimeOut+0xb8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a6:	d102      	bne.n	80019ae <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
 80019ac:	e023      	b.n	80019f6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <xTaskCheckForTimeOut+0xbc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d007      	beq.n	80019ca <xTaskCheckForTimeOut+0x7e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d802      	bhi.n	80019ca <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80019c4:	2301      	movs	r3, #1
 80019c6:	61fb      	str	r3, [r7, #28]
 80019c8:	e015      	b.n	80019f6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d90b      	bls.n	80019ec <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	1ad2      	subs	r2, r2, r3
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff ff9d 	bl	8001920 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
 80019ea:	e004      	b.n	80019f6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80019f2:	2301      	movs	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80019f6:	f7fe fded 	bl	80005d4 <vPortExitCritical>

	return xReturn;
 80019fa:	69fb      	ldr	r3, [r7, #28]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20001150 	.word	0x20001150
 8001a08:	20001164 	.word	0x20001164

08001a0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001a10:	4b03      	ldr	r3, [pc, #12]	; (8001a20 <vTaskMissedYield+0x14>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	601a      	str	r2, [r3, #0]
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	20001160 	.word	0x20001160

08001a24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001a2c:	f000 f854 	bl	8001ad8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001a30:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <prvIdleTask+0x2c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d907      	bls.n	8001a48 <prvIdleTask+0x24>
			{
				taskYIELD();
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <prvIdleTask+0x30>)
 8001a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	f3bf 8f4f 	dsb	sy
 8001a44:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8001a48:	f001 fc4e 	bl	80032e8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8001a4c:	e7ee      	b.n	8001a2c <prvIdleTask+0x8>
 8001a4e:	bf00      	nop
 8001a50:	20001050 	.word	0x20001050
 8001a54:	e000ed04 	.word	0xe000ed04

08001a58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	e00c      	b.n	8001a7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4a12      	ldr	r2, [pc, #72]	; (8001ab8 <prvInitialiseTaskLists+0x60>)
 8001a70:	4413      	add	r3, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fbe4 	bl	8000240 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b06      	cmp	r3, #6
 8001a82:	d9ef      	bls.n	8001a64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001a84:	480d      	ldr	r0, [pc, #52]	; (8001abc <prvInitialiseTaskLists+0x64>)
 8001a86:	f7fe fbdb 	bl	8000240 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001a8a:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <prvInitialiseTaskLists+0x68>)
 8001a8c:	f7fe fbd8 	bl	8000240 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001a90:	480c      	ldr	r0, [pc, #48]	; (8001ac4 <prvInitialiseTaskLists+0x6c>)
 8001a92:	f7fe fbd5 	bl	8000240 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001a96:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <prvInitialiseTaskLists+0x70>)
 8001a98:	f7fe fbd2 	bl	8000240 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001a9c:	480b      	ldr	r0, [pc, #44]	; (8001acc <prvInitialiseTaskLists+0x74>)
 8001a9e:	f7fe fbcf 	bl	8000240 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <prvInitialiseTaskLists+0x78>)
 8001aa4:	4a05      	ldr	r2, [pc, #20]	; (8001abc <prvInitialiseTaskLists+0x64>)
 8001aa6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <prvInitialiseTaskLists+0x7c>)
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <prvInitialiseTaskLists+0x68>)
 8001aac:	601a      	str	r2, [r3, #0]
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20001050 	.word	0x20001050
 8001abc:	200010dc 	.word	0x200010dc
 8001ac0:	200010f0 	.word	0x200010f0
 8001ac4:	2000110c 	.word	0x2000110c
 8001ac8:	20001120 	.word	0x20001120
 8001acc:	20001138 	.word	0x20001138
 8001ad0:	20001104 	.word	0x20001104
 8001ad4:	20001108 	.word	0x20001108

08001ad8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001ade:	e019      	b.n	8001b14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001ae0:	f7fe fd4a 	bl	8000578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ae4:	4b0f      	ldr	r3, [pc, #60]	; (8001b24 <prvCheckTasksWaitingTermination+0x4c>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3304      	adds	r3, #4
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fc2b 	bl	800034c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <prvCheckTasksWaitingTermination+0x50>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <prvCheckTasksWaitingTermination+0x50>)
 8001afe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001b00:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <prvCheckTasksWaitingTermination+0x54>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	3b01      	subs	r3, #1
 8001b06:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <prvCheckTasksWaitingTermination+0x54>)
 8001b08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001b0a:	f7fe fd63 	bl	80005d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f80e 	bl	8001b30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <prvCheckTasksWaitingTermination+0x54>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1e1      	bne.n	8001ae0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20001120 	.word	0x20001120
 8001b28:	2000114c 	.word	0x2000114c
 8001b2c:	20001134 	.word	0x20001134

08001b30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fe37 	bl	80007b0 <vPortFree>
			vPortFree( pxTCB );
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7fe fe34 	bl	80007b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <prvResetNextTaskUnblockTime+0x38>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d104      	bne.n	8001b6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <prvResetNextTaskUnblockTime+0x3c>)
 8001b62:	f04f 32ff 	mov.w	r2, #4294967295
 8001b66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001b68:	e008      	b.n	8001b7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <prvResetNextTaskUnblockTime+0x38>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <prvResetNextTaskUnblockTime+0x3c>)
 8001b7a:	6013      	str	r3, [r2, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20001104 	.word	0x20001104
 8001b8c:	2000116c 	.word	0x2000116c

08001b90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001b96:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <xTaskGetSchedulerState+0x34>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d102      	bne.n	8001ba4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	e008      	b.n	8001bb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <xTaskGetSchedulerState+0x38>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001bac:	2302      	movs	r3, #2
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	e001      	b.n	8001bb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001bb6:	687b      	ldr	r3, [r7, #4]
	}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20001158 	.word	0x20001158
 8001bc8:	20001174 	.word	0x20001174

08001bcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d06c      	beq.n	8001cbc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001be2:	4b39      	ldr	r3, [pc, #228]	; (8001cc8 <xTaskPriorityDisinherit+0xfc>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d009      	beq.n	8001c00 <xTaskPriorityDisinherit+0x34>
 8001bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf0:	f383 8811 	msr	BASEPRI, r3
 8001bf4:	f3bf 8f6f 	isb	sy
 8001bf8:	f3bf 8f4f 	dsb	sy
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	e7fe      	b.n	8001bfe <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d109      	bne.n	8001c1c <xTaskPriorityDisinherit+0x50>
 8001c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c0c:	f383 8811 	msr	BASEPRI, r3
 8001c10:	f3bf 8f6f 	isb	sy
 8001c14:	f3bf 8f4f 	dsb	sy
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	e7fe      	b.n	8001c1a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c20:	1e5a      	subs	r2, r3, #1
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d044      	beq.n	8001cbc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d140      	bne.n	8001cbc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fb84 	bl	800034c <uxListRemove>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d115      	bne.n	8001c76 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c4e:	491f      	ldr	r1, [pc, #124]	; (8001ccc <xTaskPriorityDisinherit+0x100>)
 8001c50:	4613      	mov	r3, r2
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	4413      	add	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d10a      	bne.n	8001c76 <xTaskPriorityDisinherit+0xaa>
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c64:	2201      	movs	r2, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <xTaskPriorityDisinherit+0x104>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4013      	ands	r3, r2
 8001c72:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <xTaskPriorityDisinherit+0x104>)
 8001c74:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c82:	f1c3 0207 	rsb	r2, r3, #7
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8e:	2201      	movs	r2, #1
 8001c90:	409a      	lsls	r2, r3
 8001c92:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <xTaskPriorityDisinherit+0x104>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	4a0d      	ldr	r2, [pc, #52]	; (8001cd0 <xTaskPriorityDisinherit+0x104>)
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4a08      	ldr	r2, [pc, #32]	; (8001ccc <xTaskPriorityDisinherit+0x100>)
 8001caa:	441a      	add	r2, r3
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	3304      	adds	r3, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	f7fe faef 	bl	8000296 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001cbc:	697b      	ldr	r3, [r7, #20]
	}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	2000104c 	.word	0x2000104c
 8001ccc:	20001050 	.word	0x20001050
 8001cd0:	20001154 	.word	0x20001154

08001cd4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001cde:	4b29      	ldr	r3, [pc, #164]	; (8001d84 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ce4:	4b28      	ldr	r3, [pc, #160]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fb2e 	bl	800034c <uxListRemove>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10b      	bne.n	8001d0e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001cf6:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	4b21      	ldr	r3, [pc, #132]	; (8001d8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	4a20      	ldr	r2, [pc, #128]	; (8001d8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001d0c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d14:	d10a      	bne.n	8001d2c <prvAddCurrentTaskToDelayedList+0x58>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d007      	beq.n	8001d2c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d1c:	4b1a      	ldr	r3, [pc, #104]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	3304      	adds	r3, #4
 8001d22:	4619      	mov	r1, r3
 8001d24:	481a      	ldr	r0, [pc, #104]	; (8001d90 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001d26:	f7fe fab6 	bl	8000296 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001d2a:	e026      	b.n	8001d7a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001d34:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d209      	bcs.n	8001d58 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d44:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4610      	mov	r0, r2
 8001d52:	f7fe fac3 	bl	80002dc <vListInsert>
}
 8001d56:	e010      	b.n	8001d7a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d58:	4b0f      	ldr	r3, [pc, #60]	; (8001d98 <prvAddCurrentTaskToDelayedList+0xc4>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	3304      	adds	r3, #4
 8001d62:	4619      	mov	r1, r3
 8001d64:	4610      	mov	r0, r2
 8001d66:	f7fe fab9 	bl	80002dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d202      	bcs.n	8001d7a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8001d74:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	6013      	str	r3, [r2, #0]
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20001150 	.word	0x20001150
 8001d88:	2000104c 	.word	0x2000104c
 8001d8c:	20001154 	.word	0x20001154
 8001d90:	20001138 	.word	0x20001138
 8001d94:	20001108 	.word	0x20001108
 8001d98:	20001104 	.word	0x20001104
 8001d9c:	2000116c 	.word	0x2000116c

08001da0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8001daa:	f000 fa8d 	bl	80022c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8001dae:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <xTimerCreateTimerTask+0x54>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00b      	beq.n	8001dce <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <xTimerCreateTimerTask+0x58>)
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	2302      	movs	r3, #2
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dc4:	490d      	ldr	r1, [pc, #52]	; (8001dfc <xTimerCreateTimerTask+0x5c>)
 8001dc6:	480e      	ldr	r0, [pc, #56]	; (8001e00 <xTimerCreateTimerTask+0x60>)
 8001dc8:	f7ff f9ae 	bl	8001128 <xTaskCreate>
 8001dcc:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d109      	bne.n	8001de8 <xTimerCreateTimerTask+0x48>
 8001dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dd8:	f383 8811 	msr	BASEPRI, r3
 8001ddc:	f3bf 8f6f 	isb	sy
 8001de0:	f3bf 8f4f 	dsb	sy
 8001de4:	603b      	str	r3, [r7, #0]
 8001de6:	e7fe      	b.n	8001de6 <xTimerCreateTimerTask+0x46>
	return xReturn;
 8001de8:	687b      	ldr	r3, [r7, #4]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200011a8 	.word	0x200011a8
 8001df8:	200011ac 	.word	0x200011ac
 8001dfc:	08003bcc 	.word	0x08003bcc
 8001e00:	08001f1d 	.word	0x08001f1d

08001e04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	; 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
 8001e10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d109      	bne.n	8001e30 <xTimerGenericCommand+0x2c>
 8001e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e20:	f383 8811 	msr	BASEPRI, r3
 8001e24:	f3bf 8f6f 	isb	sy
 8001e28:	f3bf 8f4f 	dsb	sy
 8001e2c:	623b      	str	r3, [r7, #32]
 8001e2e:	e7fe      	b.n	8001e2e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8001e30:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <xTimerGenericCommand+0x94>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d02a      	beq.n	8001e8e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	2b05      	cmp	r3, #5
 8001e48:	dc18      	bgt.n	8001e7c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8001e4a:	f7ff fea1 	bl	8001b90 <xTaskGetSchedulerState>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d109      	bne.n	8001e68 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8001e54:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <xTimerGenericCommand+0x94>)
 8001e56:	6818      	ldr	r0, [r3, #0]
 8001e58:	f107 0114 	add.w	r1, r7, #20
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e60:	f7fe fd8c 	bl	800097c <xQueueGenericSend>
 8001e64:	6278      	str	r0, [r7, #36]	; 0x24
 8001e66:	e012      	b.n	8001e8e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <xTimerGenericCommand+0x94>)
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	f107 0114 	add.w	r1, r7, #20
 8001e70:	2300      	movs	r3, #0
 8001e72:	2200      	movs	r2, #0
 8001e74:	f7fe fd82 	bl	800097c <xQueueGenericSend>
 8001e78:	6278      	str	r0, [r7, #36]	; 0x24
 8001e7a:	e008      	b.n	8001e8e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <xTimerGenericCommand+0x94>)
 8001e7e:	6818      	ldr	r0, [r3, #0]
 8001e80:	f107 0114 	add.w	r1, r7, #20
 8001e84:	2300      	movs	r3, #0
 8001e86:	683a      	ldr	r2, [r7, #0]
 8001e88:	f7fe fe72 	bl	8000b70 <xQueueGenericSendFromISR>
 8001e8c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3728      	adds	r7, #40	; 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200011a8 	.word	0x200011a8

08001e9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af02      	add	r7, sp, #8
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <prvProcessExpiredTimer+0x7c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	3304      	adds	r3, #4
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fa49 	bl	800034c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d121      	bne.n	8001f06 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	699a      	ldr	r2, [r3, #24]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	18d1      	adds	r1, r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	6978      	ldr	r0, [r7, #20]
 8001ed0:	f000 f8c6 	bl	8002060 <prvInsertTimerInActiveList>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d015      	beq.n	8001f06 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8001eda:	2300      	movs	r3, #0
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	6978      	ldr	r0, [r7, #20]
 8001ee6:	f7ff ff8d 	bl	8001e04 <xTimerGenericCommand>
 8001eea:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <prvProcessExpiredTimer+0x6a>
 8001ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ef6:	f383 8811 	msr	BASEPRI, r3
 8001efa:	f3bf 8f6f 	isb	sy
 8001efe:	f3bf 8f4f 	dsb	sy
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	e7fe      	b.n	8001f04 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0a:	6978      	ldr	r0, [r7, #20]
 8001f0c:	4798      	blx	r3
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200011a0 	.word	0x200011a0

08001f1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001f24:	f107 0308 	add.w	r3, r7, #8
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 f857 	bl	8001fdc <prvGetNextExpireTime>
 8001f2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	4619      	mov	r1, r3
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f803 	bl	8001f40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8001f3a:	f000 f8d3 	bl	80020e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001f3e:	e7f1      	b.n	8001f24 <prvTimerTask+0x8>

08001f40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8001f4a:	f7ff fa6f 	bl	800142c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001f4e:	f107 0308 	add.w	r3, r7, #8
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f864 	bl	8002020 <prvSampleTimeNow>
 8001f58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d130      	bne.n	8001fc2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10a      	bne.n	8001f7c <prvProcessTimerOrBlockTask+0x3c>
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d806      	bhi.n	8001f7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8001f6e:	f7ff fa6b 	bl	8001448 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8001f72:	68f9      	ldr	r1, [r7, #12]
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ff91 	bl	8001e9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8001f7a:	e024      	b.n	8001fc6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d008      	beq.n	8001f94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8001f82:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <prvProcessTimerOrBlockTask+0x90>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <prvProcessTimerOrBlockTask+0x50>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <prvProcessTimerOrBlockTask+0x52>
 8001f90:	2300      	movs	r3, #0
 8001f92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <prvProcessTimerOrBlockTask+0x94>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f7ff f88d 	bl	80010c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8001fa6:	f7ff fa4f 	bl	8001448 <xTaskResumeAll>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10a      	bne.n	8001fc6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8001fb0:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <prvProcessTimerOrBlockTask+0x98>)
 8001fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	f3bf 8f4f 	dsb	sy
 8001fbc:	f3bf 8f6f 	isb	sy
}
 8001fc0:	e001      	b.n	8001fc6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8001fc2:	f7ff fa41 	bl	8001448 <xTaskResumeAll>
}
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200011a4 	.word	0x200011a4
 8001fd4:	200011a8 	.word	0x200011a8
 8001fd8:	e000ed04 	.word	0xe000ed04

08001fdc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <prvGetNextExpireTime+0x40>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <prvGetNextExpireTime+0x16>
 8001fee:	2201      	movs	r2, #1
 8001ff0:	e000      	b.n	8001ff4 <prvGetNextExpireTime+0x18>
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <prvGetNextExpireTime+0x40>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	e001      	b.n	8002010 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002010:	68fb      	ldr	r3, [r7, #12]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	200011a0 	.word	0x200011a0

08002020 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002028:	f7ff faaa 	bl	8001580 <xTaskGetTickCount>
 800202c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <prvSampleTimeNow+0x3c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	429a      	cmp	r2, r3
 8002036:	d205      	bcs.n	8002044 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002038:	f000 f8e6 	bl	8002208 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	e002      	b.n	800204a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800204a:	4a04      	ldr	r2, [pc, #16]	; (800205c <prvSampleTimeNow+0x3c>)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002050:	68fb      	ldr	r3, [r7, #12]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200011b0 	.word	0x200011b0

08002060 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	d812      	bhi.n	80020ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	1ad2      	subs	r2, r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	429a      	cmp	r2, r3
 8002092:	d302      	bcc.n	800209a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002094:	2301      	movs	r3, #1
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	e01b      	b.n	80020d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <prvInsertTimerInActiveList+0x7c>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	3304      	adds	r3, #4
 80020a2:	4619      	mov	r1, r3
 80020a4:	4610      	mov	r0, r2
 80020a6:	f7fe f919 	bl	80002dc <vListInsert>
 80020aa:	e012      	b.n	80020d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d206      	bcs.n	80020c2 <prvInsertTimerInActiveList+0x62>
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d302      	bcc.n	80020c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80020bc:	2301      	movs	r3, #1
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	e007      	b.n	80020d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80020c2:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <prvInsertTimerInActiveList+0x80>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	3304      	adds	r3, #4
 80020ca:	4619      	mov	r1, r3
 80020cc:	4610      	mov	r0, r2
 80020ce:	f7fe f905 	bl	80002dc <vListInsert>
		}
	}

	return xProcessTimerNow;
 80020d2:	697b      	ldr	r3, [r7, #20]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200011a4 	.word	0x200011a4
 80020e0:	200011a0 	.word	0x200011a0

080020e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08c      	sub	sp, #48	; 0x30
 80020e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80020ea:	e07a      	b.n	80021e2 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	db77      	blt.n	80021e2 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80020f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d004      	beq.n	8002108 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	3304      	adds	r3, #4
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe f922 	bl	800034c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002108:	1d3b      	adds	r3, r7, #4
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ff88 	bl	8002020 <prvSampleTimeNow>
 8002110:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	2b09      	cmp	r3, #9
 8002116:	d863      	bhi.n	80021e0 <prvProcessReceivedCommands+0xfc>
 8002118:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <prvProcessReceivedCommands+0x3c>)
 800211a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211e:	bf00      	nop
 8002120:	08002149 	.word	0x08002149
 8002124:	08002149 	.word	0x08002149
 8002128:	08002149 	.word	0x08002149
 800212c:	080021e3 	.word	0x080021e3
 8002130:	080021a3 	.word	0x080021a3
 8002134:	080021d9 	.word	0x080021d9
 8002138:	08002149 	.word	0x08002149
 800213c:	08002149 	.word	0x08002149
 8002140:	080021e3 	.word	0x080021e3
 8002144:	080021a3 	.word	0x080021a3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	18d1      	adds	r1, r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6a3a      	ldr	r2, [r7, #32]
 8002154:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002156:	f7ff ff83 	bl	8002060 <prvInsertTimerInActiveList>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d040      	beq.n	80021e2 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002166:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d138      	bne.n	80021e2 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	441a      	add	r2, r3
 8002178:	2300      	movs	r3, #0
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2300      	movs	r3, #0
 800217e:	2100      	movs	r1, #0
 8002180:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002182:	f7ff fe3f 	bl	8001e04 <xTimerGenericCommand>
 8002186:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d129      	bne.n	80021e2 <prvProcessReceivedCommands+0xfe>
 800218e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002192:	f383 8811 	msr	BASEPRI, r3
 8002196:	f3bf 8f6f 	isb	sy
 800219a:	f3bf 8f4f 	dsb	sy
 800219e:	61bb      	str	r3, [r7, #24]
 80021a0:	e7fe      	b.n	80021a0 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d109      	bne.n	80021c4 <prvProcessReceivedCommands+0xe0>
 80021b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b4:	f383 8811 	msr	BASEPRI, r3
 80021b8:	f3bf 8f6f 	isb	sy
 80021bc:	f3bf 8f4f 	dsb	sy
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	e7fe      	b.n	80021c2 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	699a      	ldr	r2, [r3, #24]
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	18d1      	adds	r1, r2, r3
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	6a3a      	ldr	r2, [r7, #32]
 80021d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021d2:	f7ff ff45 	bl	8002060 <prvInsertTimerInActiveList>
					break;
 80021d6:	e004      	b.n	80021e2 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 80021d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021da:	f7fe fae9 	bl	80007b0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80021de:	e000      	b.n	80021e2 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 80021e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <prvProcessReceivedCommands+0x120>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f107 0108 	add.w	r1, r7, #8
 80021ea:	2200      	movs	r2, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7fe fd53 	bl	8000c98 <xQueueReceive>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f47f af79 	bne.w	80020ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	; 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200011a8 	.word	0x200011a8

08002208 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800220e:	e044      	b.n	800229a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002210:	4b2b      	ldr	r3, [pc, #172]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800221a:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	3304      	adds	r3, #4
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe f88f 	bl	800034c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002232:	6938      	ldr	r0, [r7, #16]
 8002234:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d12d      	bne.n	800229a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	699a      	ldr	r2, [r3, #24]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	4413      	add	r3, r2
 8002246:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	429a      	cmp	r2, r3
 800224e:	d90e      	bls.n	800226e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800225c:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	3304      	adds	r3, #4
 8002264:	4619      	mov	r1, r3
 8002266:	4610      	mov	r0, r2
 8002268:	f7fe f838 	bl	80002dc <vListInsert>
 800226c:	e015      	b.n	800229a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800226e:	2300      	movs	r3, #0
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2300      	movs	r3, #0
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	2100      	movs	r1, #0
 8002278:	6938      	ldr	r0, [r7, #16]
 800227a:	f7ff fdc3 	bl	8001e04 <xTimerGenericCommand>
 800227e:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d109      	bne.n	800229a <prvSwitchTimerLists+0x92>
 8002286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228a:	f383 8811 	msr	BASEPRI, r3
 800228e:	f3bf 8f6f 	isb	sy
 8002292:	f3bf 8f4f 	dsb	sy
 8002296:	603b      	str	r3, [r7, #0]
 8002298:	e7fe      	b.n	8002298 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800229a:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1b5      	bne.n	8002210 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 80022aa:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <prvSwitchTimerLists+0xbc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a04      	ldr	r2, [pc, #16]	; (80022c0 <prvSwitchTimerLists+0xb8>)
 80022b0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80022b2:	4a04      	ldr	r2, [pc, #16]	; (80022c4 <prvSwitchTimerLists+0xbc>)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6013      	str	r3, [r2, #0]
}
 80022b8:	bf00      	nop
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200011a0 	.word	0x200011a0
 80022c4:	200011a4 	.word	0x200011a4

080022c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80022cc:	f7fe f954 	bl	8000578 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <prvCheckForValidListAndQueue+0x54>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d11d      	bne.n	8002314 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80022d8:	4811      	ldr	r0, [pc, #68]	; (8002320 <prvCheckForValidListAndQueue+0x58>)
 80022da:	f7fd ffb1 	bl	8000240 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80022de:	4811      	ldr	r0, [pc, #68]	; (8002324 <prvCheckForValidListAndQueue+0x5c>)
 80022e0:	f7fd ffae 	bl	8000240 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80022e4:	4b10      	ldr	r3, [pc, #64]	; (8002328 <prvCheckForValidListAndQueue+0x60>)
 80022e6:	4a0e      	ldr	r2, [pc, #56]	; (8002320 <prvCheckForValidListAndQueue+0x58>)
 80022e8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80022ea:	4b10      	ldr	r3, [pc, #64]	; (800232c <prvCheckForValidListAndQueue+0x64>)
 80022ec:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <prvCheckForValidListAndQueue+0x5c>)
 80022ee:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80022f0:	2200      	movs	r2, #0
 80022f2:	210c      	movs	r1, #12
 80022f4:	200a      	movs	r0, #10
 80022f6:	f7fe fae7 	bl	80008c8 <xQueueGenericCreate>
 80022fa:	4602      	mov	r2, r0
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <prvCheckForValidListAndQueue+0x54>)
 80022fe:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <prvCheckForValidListAndQueue+0x54>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002308:	4b04      	ldr	r3, [pc, #16]	; (800231c <prvCheckForValidListAndQueue+0x54>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4908      	ldr	r1, [pc, #32]	; (8002330 <prvCheckForValidListAndQueue+0x68>)
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe feae 	bl	8001070 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002314:	f7fe f95e 	bl	80005d4 <vPortExitCritical>
}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}
 800231c:	200011a8 	.word	0x200011a8
 8002320:	20001178 	.word	0x20001178
 8002324:	2000118c 	.word	0x2000118c
 8002328:	200011a0 	.word	0x200011a0
 800232c:	200011a4 	.word	0x200011a4
 8002330:	08003bd4 	.word	0x08003bd4

08002334 <CAN_Transmit>:
  *                    DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission
  *                    or CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint8_t transmit_mailbox = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800234a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800234e:	d102      	bne.n	8002356 <CAN_Transmit+0x22>
  {
    transmit_mailbox = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e015      	b.n	8002382 <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800235e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002362:	d102      	bne.n	800236a <CAN_Transmit+0x36>
  {
    transmit_mailbox = 1;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e00b      	b.n	8002382 <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002372:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002376:	d102      	bne.n	800237e <CAN_Transmit+0x4a>
  {
    transmit_mailbox = 2;
 8002378:	2302      	movs	r3, #2
 800237a:	73fb      	strb	r3, [r7, #15]
 800237c:	e001      	b.n	8002382 <CAN_Transmit+0x4e>
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 800237e:	2304      	movs	r3, #4
 8002380:	73fb      	strb	r3, [r7, #15]
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	2b04      	cmp	r3, #4
 8002386:	f000 809c 	beq.w	80024c2 <CAN_Transmit+0x18e>
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	7bfa      	ldrb	r2, [r7, #15]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	3218      	adds	r2, #24
 8002392:	0112      	lsls	r2, r2, #4
 8002394:	440a      	add	r2, r1
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	f002 0201 	and.w	r2, r2, #1
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	3318      	adds	r3, #24
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	440b      	add	r3, r1
 80023a4:	601a      	str	r2, [r3, #0]
    if (TxMessage->IDE == CAN_Id_Standard)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	7a1b      	ldrb	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d113      	bne.n	80023d6 <CAN_Transmit+0xa2>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	7bfa      	ldrb	r2, [r7, #15]
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	3218      	adds	r2, #24
 80023b6:	0112      	lsls	r2, r2, #4
 80023b8:	440a      	add	r2, r1
 80023ba:	6811      	ldr	r1, [r2, #0]
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	6812      	ldr	r2, [r2, #0]
 80023c0:	0552      	lsls	r2, r2, #21
                                                  TxMessage->RTR);
 80023c2:	6838      	ldr	r0, [r7, #0]
 80023c4:	7a40      	ldrb	r0, [r0, #9]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80023c6:	4302      	orrs	r2, r0
 80023c8:	430a      	orrs	r2, r1
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	3318      	adds	r3, #24
 80023ce:	011b      	lsls	r3, r3, #4
 80023d0:	440b      	add	r3, r1
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e015      	b.n	8002402 <CAN_Transmit+0xce>
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	7bfa      	ldrb	r2, [r7, #15]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	3218      	adds	r2, #24
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	440a      	add	r2, r1
 80023e2:	6811      	ldr	r1, [r2, #0]
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	6852      	ldr	r2, [r2, #4]
 80023e8:	00d2      	lsls	r2, r2, #3
                                                  TxMessage->IDE | \
 80023ea:	6838      	ldr	r0, [r7, #0]
 80023ec:	7a00      	ldrb	r0, [r0, #8]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80023ee:	4302      	orrs	r2, r0
                                                  TxMessage->RTR);
 80023f0:	6838      	ldr	r0, [r7, #0]
 80023f2:	7a40      	ldrb	r0, [r0, #9]
                                                  TxMessage->IDE | \
 80023f4:	4302      	orrs	r2, r0
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80023f6:	430a      	orrs	r2, r1
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	3318      	adds	r3, #24
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	440b      	add	r3, r1
 8002400:	601a      	str	r2, [r3, #0]
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	7a9b      	ldrb	r3, [r3, #10]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	b2da      	uxtb	r2, r3
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	729a      	strb	r2, [r3, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	7bfa      	ldrb	r2, [r7, #15]
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	3218      	adds	r2, #24
 8002418:	0112      	lsls	r2, r2, #4
 800241a:	440a      	add	r2, r1
 800241c:	3204      	adds	r2, #4
 800241e:	6812      	ldr	r2, [r2, #0]
 8002420:	f022 020f 	bic.w	r2, r2, #15
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	3318      	adds	r3, #24
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	440b      	add	r3, r1
 800242c:	3304      	adds	r3, #4
 800242e:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	3218      	adds	r2, #24
 8002438:	0112      	lsls	r2, r2, #4
 800243a:	440a      	add	r2, r1
 800243c:	3204      	adds	r2, #4
 800243e:	6812      	ldr	r2, [r2, #0]
 8002440:	6839      	ldr	r1, [r7, #0]
 8002442:	7a89      	ldrb	r1, [r1, #10]
 8002444:	430a      	orrs	r2, r1
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	3318      	adds	r3, #24
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	440b      	add	r3, r1
 800244e:	3304      	adds	r3, #4
 8002450:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	7b92      	ldrb	r2, [r2, #14]
 8002458:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	7b52      	ldrb	r2, [r2, #13]
 800245e:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8002460:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	7b12      	ldrb	r2, [r2, #12]
 8002466:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8002468:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[0]));
 800246a:	6839      	ldr	r1, [r7, #0]
 800246c:	7ac9      	ldrb	r1, [r1, #11]
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 800246e:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	440b      	add	r3, r1
 8002476:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800247a:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	7c92      	ldrb	r2, [r2, #18]
 8002482:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	7c52      	ldrb	r2, [r2, #17]
 8002488:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800248a:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	7c12      	ldrb	r2, [r2, #16]
 8002490:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8002492:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[4]));
 8002494:	6839      	ldr	r1, [r7, #0]
 8002496:	7bc9      	ldrb	r1, [r1, #15]
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8002498:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	440b      	add	r3, r1
 80024a0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80024a4:	601a      	str	r2, [r3, #0]
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	7bfa      	ldrb	r2, [r7, #15]
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	3218      	adds	r2, #24
 80024ae:	0112      	lsls	r2, r2, #4
 80024b0:	440a      	add	r2, r1
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	f042 0201 	orr.w	r2, r2, #1
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	3318      	adds	r3, #24
 80024bc:	011b      	lsls	r3, r3, #4
 80024be:	440b      	add	r3, r1
 80024c0:	601a      	str	r2, [r3, #0]
  }
  return transmit_mailbox;
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b085      	sub	sp, #20
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	60f8      	str	r0, [r7, #12]
 80024d6:	460b      	mov	r3, r1
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80024dc:	7afb      	ldrb	r3, [r7, #11]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	331b      	adds	r3, #27
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	4413      	add	r3, r2
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	7a1b      	ldrb	r3, [r3, #8]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10b      	bne.n	8002514 <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80024fc:	7afb      	ldrb	r3, [r7, #11]
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	331b      	adds	r3, #27
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	4413      	add	r3, r2
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	0d5b      	lsrs	r3, r3, #21
 800250a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	e00a      	b.n	800252a <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8002514:	7afb      	ldrb	r3, [r7, #11]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	331b      	adds	r3, #27
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	4413      	add	r3, r2
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	08db      	lsrs	r3, r3, #3
 8002522:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800252a:	7afb      	ldrb	r3, [r7, #11]
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	331b      	adds	r3, #27
 8002530:	011b      	lsls	r3, r3, #4
 8002532:	4413      	add	r3, r2
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	b2da      	uxtb	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8002542:	7afb      	ldrb	r3, [r7, #11]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	331b      	adds	r3, #27
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	4413      	add	r3, r2
 800254c:	3304      	adds	r3, #4
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	b2da      	uxtb	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800255c:	7afb      	ldrb	r3, [r7, #11]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	331b      	adds	r3, #27
 8002562:	011b      	lsls	r3, r3, #4
 8002564:	4413      	add	r3, r2
 8002566:	3304      	adds	r3, #4
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	b2da      	uxtb	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8002572:	7afb      	ldrb	r3, [r7, #11]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	4413      	add	r3, r2
 800257a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	b2da      	uxtb	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8002586:	7afb      	ldrb	r3, [r7, #11]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	4413      	add	r3, r2
 800258e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	b2da      	uxtb	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800259c:	7afb      	ldrb	r3, [r7, #11]
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	4413      	add	r3, r2
 80025a4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	0c1b      	lsrs	r3, r3, #16
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80025b2:	7afb      	ldrb	r3, [r7, #11]
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	4413      	add	r3, r2
 80025ba:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	0e1b      	lsrs	r3, r3, #24
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80025c8:	7afb      	ldrb	r3, [r7, #11]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80025dc:	7afb      	ldrb	r3, [r7, #11]
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	4413      	add	r3, r2
 80025e4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	0a1b      	lsrs	r3, r3, #8
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80025f2:	7afb      	ldrb	r3, [r7, #11]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	4413      	add	r3, r2
 80025fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	0c1b      	lsrs	r3, r3, #16
 8002602:	b2da      	uxtb	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8002608:	7afb      	ldrb	r3, [r7, #11]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	4413      	add	r3, r2
 8002610:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	0e1b      	lsrs	r3, r3, #24
 8002618:	b2da      	uxtb	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800261e:	7afb      	ldrb	r3, [r7, #11]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d106      	bne.n	8002632 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f043 0220 	orr.w	r2, r3, #32
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 8002630:	e005      	b.n	800263e <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	f043 0220 	orr.w	r2, r3, #32
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	611a      	str	r2, [r3, #16]
}
 800263e:	bf00      	nop
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <FLASH_Unlock+0x18>)
 800264e:	4a05      	ldr	r2, [pc, #20]	; (8002664 <FLASH_Unlock+0x1c>)
 8002650:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8002652:	4b03      	ldr	r3, [pc, #12]	; (8002660 <FLASH_Unlock+0x18>)
 8002654:	4a04      	ldr	r2, [pc, #16]	; (8002668 <FLASH_Unlock+0x20>)
 8002656:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr
 8002660:	40022000 	.word	0x40022000
 8002664:	45670123 	.word	0x45670123
 8002668:	cdef89ab 	.word	0xcdef89ab

0800266c <FLASH_Lock>:
  *           to FLASH_LockBank1 function.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <FLASH_Lock+0x18>)
 8002672:	4b04      	ldr	r3, [pc, #16]	; (8002684 <FLASH_Lock+0x18>)
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800267a:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	40022000 	.word	0x40022000

08002688 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8002690:	2304      	movs	r3, #4
 8002692:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8002694:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8002698:	f000 f880 	bl	800279c <FLASH_WaitForLastOperation>
 800269c:	4603      	mov	r3, r0
 800269e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d11b      	bne.n	80026de <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80026a6:	4a10      	ldr	r2, [pc, #64]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026a8:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 80026b2:	4a0d      	ldr	r2, [pc, #52]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 80026b8:	4a0b      	ldr	r2, [pc, #44]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026ba:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026c2:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80026c4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80026c8:	f000 f868 	bl	800279c <FLASH_WaitForLastOperation>
 80026cc:	4603      	mov	r3, r0
 80026ce:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 80026d0:	4905      	ldr	r1, [pc, #20]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026d2:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <FLASH_ErasePage+0x60>)
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 80026da:	4013      	ands	r3, r2
 80026dc:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 80026de:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40022000 	.word	0x40022000

080026ec <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 80026f8:	2304      	movs	r3, #4
 80026fa:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80026fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002700:	f000 f84c 	bl	800279c <FLASH_WaitForLastOperation>
 8002704:	4603      	mov	r3, r0
 8002706:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	2b04      	cmp	r3, #4
 800270c:	d115      	bne.n	800273a <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800270e:	4a0d      	ldr	r2, [pc, #52]	; (8002744 <FLASH_ProgramHalfWord+0x58>)
 8002710:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <FLASH_ProgramHalfWord+0x58>)
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	887a      	ldrh	r2, [r7, #2]
 800271e:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002720:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002724:	f000 f83a 	bl	800279c <FLASH_WaitForLastOperation>
 8002728:	4603      	mov	r3, r0
 800272a:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 800272c:	4905      	ldr	r1, [pc, #20]	; (8002744 <FLASH_ProgramHalfWord+0x58>)
 800272e:	4b05      	ldr	r3, [pc, #20]	; (8002744 <FLASH_ProgramHalfWord+0x58>)
 8002730:	691a      	ldr	r2, [r3, #16]
 8002732:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8002736:	4013      	ands	r3, r2
 8002738:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 800273a:	7bfb      	ldrb	r3, [r7, #15]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40022000 	.word	0x40022000

08002748 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 800274e:	2304      	movs	r3, #4
 8002750:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8002752:	4b11      	ldr	r3, [pc, #68]	; (8002798 <FLASH_GetBank1Status+0x50>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b01      	cmp	r3, #1
 800275c:	d102      	bne.n	8002764 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 800275e:	2301      	movs	r3, #1
 8002760:	71fb      	strb	r3, [r7, #7]
 8002762:	e013      	b.n	800278c <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8002764:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <FLASH_GetBank1Status+0x50>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8002770:	2302      	movs	r3, #2
 8002772:	71fb      	strb	r3, [r7, #7]
 8002774:	e00a      	b.n	800278c <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8002776:	4b08      	ldr	r3, [pc, #32]	; (8002798 <FLASH_GetBank1Status+0x50>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8002782:	2303      	movs	r3, #3
 8002784:	71fb      	strb	r3, [r7, #7]
 8002786:	e001      	b.n	800278c <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8002788:	2304      	movs	r3, #4
 800278a:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 800278c:	79fb      	ldrb	r3, [r7, #7]
}
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	40022000 	.word	0x40022000

0800279c <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 80027a4:	2304      	movs	r3, #4
 80027a6:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 80027a8:	f7ff ffce 	bl	8002748 <FLASH_GetBank1Status>
 80027ac:	4603      	mov	r3, r0
 80027ae:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80027b0:	e006      	b.n	80027c0 <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 80027b2:	f7ff ffc9 	bl	8002748 <FLASH_GetBank1Status>
 80027b6:	4603      	mov	r3, r0
 80027b8:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	3b01      	subs	r3, #1
 80027be:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d102      	bne.n	80027cc <FLASH_WaitForLastOperation+0x30>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f2      	bne.n	80027b2 <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 80027d2:	2305      	movs	r3, #5
 80027d4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3710      	adds	r7, #16
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	b29b      	uxth	r3, r3
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002804:	2300      	movs	r3, #0
 8002806:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68da      	ldr	r2, [r3, #12]
 800280c:	887b      	ldrh	r3, [r7, #2]
 800280e:	4013      	ands	r3, r2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002814:	2301      	movs	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
 8002818:	e001      	b.n	800281e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800281a:	2300      	movs	r3, #0
 800281c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	460b      	mov	r3, r1
 8002834:	807b      	strh	r3, [r7, #2]
 8002836:	4613      	mov	r3, r2
 8002838:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800283a:	787b      	ldrb	r3, [r7, #1]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002840:	887a      	ldrh	r2, [r7, #2]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8002846:	e002      	b.n	800284e <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 8002848:	887a      	ldrh	r2, [r7, #2]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	615a      	str	r2, [r3, #20]
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002864:	887b      	ldrh	r3, [r7, #2]
 8002866:	43db      	mvns	r3, r3
 8002868:	b29a      	uxth	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	821a      	strh	r2, [r3, #16]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002878:	b480      	push	{r7}
 800287a:	b087      	sub	sp, #28
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	807b      	strh	r3, [r7, #2]
 8002884:	4613      	mov	r3, r2
 8002886:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002888:	2300      	movs	r3, #0
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	2300      	movs	r3, #0
 8002892:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800289c:	887b      	ldrh	r3, [r7, #2]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	095b      	lsrs	r3, r3, #5
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80028a6:	887b      	ldrh	r3, [r7, #2]
 80028a8:	f003 031f 	and.w	r3, r3, #31
 80028ac:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80028ae:	2201      	movs	r2, #1
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d103      	bne.n	80028c6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	330c      	adds	r3, #12
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	e009      	b.n	80028da <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d103      	bne.n	80028d4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	3310      	adds	r3, #16
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	e002      	b.n	80028da <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	3314      	adds	r3, #20
 80028d8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80028da:	787b      	ldrb	r3, [r7, #1]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d006      	beq.n	80028ee <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	6811      	ldr	r1, [r2, #0]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80028ec:	e006      	b.n	80028fc <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	6811      	ldr	r1, [r2, #0]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	43d2      	mvns	r2, r2
 80028f8:	400a      	ands	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]
}
 80028fc:	bf00      	nop
 80028fe:	371c      	adds	r7, #28
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	460b      	mov	r3, r1
 8002910:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002912:	887b      	ldrh	r3, [r7, #2]
 8002914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002918:	b29a      	uxth	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	809a      	strh	r2, [r3, #4]
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	889b      	ldrh	r3, [r3, #4]
 8002934:	b29b      	uxth	r3, r3
 8002936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800293a:	b29b      	uxth	r3, r3
}
 800293c:	4618      	mov	r0, r3
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr

08002946 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8002946:	b480      	push	{r7}
 8002948:	b085      	sub	sp, #20
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	460b      	mov	r3, r1
 8002950:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	b29a      	uxth	r2, r3
 800295c:	887b      	ldrh	r3, [r7, #2]
 800295e:	4013      	ands	r3, r2
 8002960:	b29b      	uxth	r3, r3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8002966:	2301      	movs	r3, #1
 8002968:	73fb      	strb	r3, [r7, #15]
 800296a:	e001      	b.n	8002970 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800296c:	2300      	movs	r3, #0
 800296e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002970:	7bfb      	ldrb	r3, [r7, #15]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <ReadInputsFromRegisterA>:
	}
}



uint8_t ReadInputsFromRegisterA(void){
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
	return 0;
 8002980:	2300      	movs	r3, #0
	//return (uint8_t)(GPIO_ReadInputData(GPIOA) & 0xFF); // Inetressant sind nur die untesten 8 bits, siehe Schaltplan
}
 8002982:	4618      	mov	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr
	...

0800298c <ReadInputsFromRegisterB>:

uint8_t ReadInputsFromRegisterB(void){
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
//	printf("value analog b2 %d \r\n", b2);
//	uint8_t b0 = CalculateAnalogToHighOrLow(ADCBuffer[8]);
//	uint8_t b1 = CalculateAnalogToHighOrLow(ADCBuffer[9]);
//	return ( (b1 << 1) & b0 );
	//return 0;
	return (uint8_t)GPIO_ReadInputData(GPIOB) & 0x03; // Pb0 = 10, pb1 = 11
 8002990:	4804      	ldr	r0, [pc, #16]	; (80029a4 <ReadInputsFromRegisterB+0x18>)
 8002992:	f7ff ff25 	bl	80027e0 <GPIO_ReadInputData>
 8002996:	4603      	mov	r3, r0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	b2db      	uxtb	r3, r3
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40010c00 	.word	0x40010c00

080029a8 <ReadInputsFromRegisterC>:

uint8_t ReadInputsFromRegisterC(void){
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
//		anaDigits = CalculateAnalogToHighOrLow(ADCBuffer[i + 10]);
//		res = res | (anaDigits << i  );
//	}

	//return res;
	return (uint8_t)GPIO_ReadInputData(GPIOC) & 0x3F;
 80029ac:	4804      	ldr	r0, [pc, #16]	; (80029c0 <ReadInputsFromRegisterC+0x18>)
 80029ae:	f7ff ff17 	bl	80027e0 <GPIO_ReadInputData>
 80029b2:	4603      	mov	r3, r0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029ba:	b2db      	uxtb	r3, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40011000 	.word	0x40011000

080029c4 <SwitchMainLed>:
 *      Author: MB
 */

#include "alive.h"

void SwitchMainLed(void) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update); // setz timer zurck, achtung dann kann man ihn auch anders nicht mehr benutzen
 80029c8:	2101      	movs	r1, #1
 80029ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029ce:	f7ff ff43 	bl	8002858 <TIM_ClearITPendingBit>
	if (GPIO_ReadOutputDataBit(GPIOD, GPIO_Pin_2)) {
 80029d2:	2104      	movs	r1, #4
 80029d4:	4809      	ldr	r0, [pc, #36]	; (80029fc <SwitchMainLed+0x38>)
 80029d6:	f7ff ff0f 	bl	80027f8 <GPIO_ReadOutputDataBit>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <SwitchMainLed+0x28>
		GPIO_WriteBit(GPIOD, GPIO_Pin_2, RESET);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2104      	movs	r1, #4
 80029e4:	4805      	ldr	r0, [pc, #20]	; (80029fc <SwitchMainLed+0x38>)
 80029e6:	f7ff ff20 	bl	800282a <GPIO_WriteBit>
	} else {
		GPIO_WriteBit(GPIOD, GPIO_Pin_2, SET);
	}
}
 80029ea:	e004      	b.n	80029f6 <SwitchMainLed+0x32>
		GPIO_WriteBit(GPIOD, GPIO_Pin_2, SET);
 80029ec:	2201      	movs	r2, #1
 80029ee:	2104      	movs	r1, #4
 80029f0:	4802      	ldr	r0, [pc, #8]	; (80029fc <SwitchMainLed+0x38>)
 80029f2:	f7ff ff1a 	bl	800282a <GPIO_WriteBit>
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40011400 	.word	0x40011400

08002a00 <SanCanAlive>:

void SanCanAlive(void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
	uint8_t p[] = { 0x01, 0, 0, 0, 0, 0, 0, 0 };
 8002a06:	463b      	mov	r3, r7
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	2301      	movs	r3, #1
 8002a10:	703b      	strb	r3, [r7, #0]

	// add error frames
	GetApplicationStatus(&p[3]);
 8002a12:	463b      	mov	r3, r7
 8002a14:	3303      	adds	r3, #3
 8002a16:	4618      	mov	r0, r3
 8002a18:	f000 fa68 	bl	8002eec <GetApplicationStatus>

	SendCan(AliveCanId, p, 8);
 8002a1c:	463b      	mov	r3, r7
 8002a1e:	2208      	movs	r2, #8
 8002a20:	4619      	mov	r1, r3
 8002a22:	f240 1023 	movw	r0, #291	; 0x123
 8002a26:	f000 f81f 	bl	8002a68 <SendCan>
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <TIM2_IRQHandler>:
void InitAlive(void) {
	PrepareStatusLed();
	Init_Timer();
}

void TIM2_IRQHandler(void) {
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3c:	f383 8811 	msr	BASEPRI, r3
 8002a40:	f3bf 8f6f 	isb	sy
 8002a44:	f3bf 8f4f 	dsb	sy
 8002a48:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 8002a4a:	b672      	cpsid	i

	portDISABLE_INTERRUPTS();
	__disable_irq();

	SwitchMainLed();
 8002a4c:	f7ff ffba 	bl	80029c4 <SwitchMainLed>
	SanCanAlive();
 8002a50:	f7ff ffd6 	bl	8002a00 <SanCanAlive>
  __ASM volatile ("cpsie i");
 8002a54:	b662      	cpsie	i
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]
	__asm volatile
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f383 8811 	msr	BASEPRI, r3

	__enable_irq();
	portENABLE_INTERRUPTS();

}
 8002a60:	bf00      	nop
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <SendCan>:
 * Created on: 30.11.18
 * Author: MB
 * Grundfunktion zum senden einer standard can-message im normalen
 * ID-Bereich
 * */
void SendCan(uint32_t id, uint8_t data[], uint8_t len) {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b08c      	sub	sp, #48	; 0x30
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	4613      	mov	r3, r2
 8002a74:	71fb      	strb	r3, [r7, #7]
	__asm volatile
 8002a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7a:	f383 8811 	msr	BASEPRI, r3
 8002a7e:	f3bf 8f6f 	isb	sy
 8002a82:	f3bf 8f4f 	dsb	sy
 8002a86:	62bb      	str	r3, [r7, #40]	; 0x28
	portDISABLE_INTERRUPTS();
	//printf("Send can \r\n");
	CanTxMsg canMessage;
	canMessage.StdId = id;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	613b      	str	r3, [r7, #16]
	canMessage.ExtId = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
	canMessage.RTR = CAN_RTR_DATA;
 8002a90:	2300      	movs	r3, #0
 8002a92:	767b      	strb	r3, [r7, #25]
	canMessage.IDE = CAN_ID_STD;
 8002a94:	2300      	movs	r3, #0
 8002a96:	763b      	strb	r3, [r7, #24]
	canMessage.DLC = len;
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	76bb      	strb	r3, [r7, #26]

	memcpy(canMessage.Data, data, len * sizeof(uint8_t));
 8002a9c:	79fa      	ldrb	r2, [r7, #7]
 8002a9e:	f107 0310 	add.w	r3, r7, #16
 8002aa2:	330b      	adds	r3, #11
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f001 f874 	bl	8003b94 <memcpy>

	int i=0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (!(CAN2->TSR & CAN_TSR_TME0 || CAN2->TSR & CAN_TSR_TME1
 8002ab0:	e00b      	b.n	8002aca <SendCan+0x62>
			|| CAN2->TSR & CAN_TSR_TME2)) {
		printf("Send can %d \r\n", i);
 8002ab2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ab4:	4815      	ldr	r0, [pc, #84]	; (8002b0c <SendCan+0xa4>)
 8002ab6:	f000 fedd 	bl	8003874 <iprintf>
		++i;
 8002aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002abc:	3301      	adds	r3, #1
 8002abe:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(i > 20){
 8002ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac2:	2b14      	cmp	r3, #20
 8002ac4:	dd01      	ble.n	8002aca <SendCan+0x62>
			SetCanSendError(); // time out after....
 8002ac6:	f000 fa5b 	bl	8002f80 <SetCanSendError>
	while (!(CAN2->TSR & CAN_TSR_TME0 || CAN2->TSR & CAN_TSR_TME1
 8002aca:	4b11      	ldr	r3, [pc, #68]	; (8002b10 <SendCan+0xa8>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10b      	bne.n	8002aee <SendCan+0x86>
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	; (8002b10 <SendCan+0xa8>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d105      	bne.n	8002aee <SendCan+0x86>
			|| CAN2->TSR & CAN_TSR_TME2)) {
 8002ae2:	4b0b      	ldr	r3, [pc, #44]	; (8002b10 <SendCan+0xa8>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
	while (!(CAN2->TSR & CAN_TSR_TME0 || CAN2->TSR & CAN_TSR_TME1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0e1      	beq.n	8002ab2 <SendCan+0x4a>
		//delay_us(500);
	}


	//printf("Send can end\r\n");
	CAN_Transmit(CAN2, &canMessage);
 8002aee:	f107 0310 	add.w	r3, r7, #16
 8002af2:	4619      	mov	r1, r3
 8002af4:	4806      	ldr	r0, [pc, #24]	; (8002b10 <SendCan+0xa8>)
 8002af6:	f7ff fc1d 	bl	8002334 <CAN_Transmit>
 8002afa:	2300      	movs	r3, #0
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8002afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b00:	f383 8811 	msr	BASEPRI, r3
	portENABLE_INTERRUPTS();
}
 8002b04:	bf00      	nop
 8002b06:	3730      	adds	r7, #48	; 0x30
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	08003bdc 	.word	0x08003bdc
 8002b10:	40006800 	.word	0x40006800

08002b14 <CAN2_RX0_IRQHandler>:



void CAN2_RX0_IRQHandler(void) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
	__asm volatile
 8002b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1e:	f383 8811 	msr	BASEPRI, r3
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	f3bf 8f4f 	dsb	sy
 8002b2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i");
 8002b2c:	b672      	cpsid	i

	portDISABLE_INTERRUPTS();
	__disable_irq();

	CanRxMsg RxMessage;
	CAN_Receive(CAN2, CAN_FIFO0, &RxMessage);
 8002b2e:	1d3b      	adds	r3, r7, #4
 8002b30:	461a      	mov	r2, r3
 8002b32:	2100      	movs	r1, #0
 8002b34:	4815      	ldr	r0, [pc, #84]	; (8002b8c <CAN2_RX0_IRQHandler+0x78>)
 8002b36:	f7ff fcca 	bl	80024ce <CAN_Receive>
	printf("receive can 2 interrupt %d \n", (int)RxMessage.StdId);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4814      	ldr	r0, [pc, #80]	; (8002b90 <CAN2_RX0_IRQHandler+0x7c>)
 8002b40:	f000 fe98 	bl	8003874 <iprintf>
	// default id 0
	if (0x00 == RxMessage.StdId) {
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d116      	bne.n	8002b78 <CAN2_RX0_IRQHandler+0x64>
			switch (RxMessage.Data[0]) {
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d002      	beq.n	8002b56 <CAN2_RX0_IRQHandler+0x42>
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d00c      	beq.n	8002b6e <CAN2_RX0_IRQHandler+0x5a>
					printf("Incoming id 0x00 %d", GetGlobalCanNodeId());
					break;
				case 0x02:
					ActivateDebug(RxMessage.Data[1]);
				default:
					break;
 8002b54:	e00f      	b.n	8002b76 <CAN2_RX0_IRQHandler+0x62>
					SetGlobalCanNodeId(RxMessage.Data[1]);
 8002b56:	7c3b      	ldrb	r3, [r7, #16]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fa99 	bl	8003090 <SetGlobalCanNodeId>
					printf("Incoming id 0x00 %d", GetGlobalCanNodeId());
 8002b5e:	f000 fa8d 	bl	800307c <GetGlobalCanNodeId>
 8002b62:	4603      	mov	r3, r0
 8002b64:	4619      	mov	r1, r3
 8002b66:	480b      	ldr	r0, [pc, #44]	; (8002b94 <CAN2_RX0_IRQHandler+0x80>)
 8002b68:	f000 fe84 	bl	8003874 <iprintf>
					break;
 8002b6c:	e004      	b.n	8002b78 <CAN2_RX0_IRQHandler+0x64>
					ActivateDebug(RxMessage.Data[1]);
 8002b6e:	7c3b      	ldrb	r3, [r7, #16]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 fa3d 	bl	8002ff0 <ActivateDebug>
					break;
 8002b76:	bf00      	nop
  __ASM volatile ("cpsie i");
 8002b78:	b662      	cpsie	i
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61bb      	str	r3, [r7, #24]
	__asm volatile
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	f383 8811 	msr	BASEPRI, r3
//	}


	__enable_irq();
	portENABLE_INTERRUPTS();
}
 8002b84:	bf00      	nop
 8002b86:	3720      	adds	r7, #32
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40006800 	.word	0x40006800
 8002b90:	08003bec 	.word	0x08003bec
 8002b94:	08003c0c 	.word	0x08003c0c

08002b98 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	6039      	str	r1, [r7, #0]
 8002ba2:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8002ba8:	f245 5355 	movw	r3, #21845	; 0x5555
 8002bac:	81bb      	strh	r3, [r7, #12]
 8002bae:	2301      	movs	r3, #1
 8002bb0:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = 0x08010000, PageStartAddress = 0x08010000;
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	; (8002c28 <EE_ReadVariable+0x90>)
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	4b1c      	ldr	r3, [pc, #112]	; (8002c28 <EE_ReadVariable+0x90>)
 8002bb8:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8002bba:	2000      	movs	r0, #0
 8002bbc:	f000 f85a 	bl	8002c74 <EE_FindValidPage>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8002bc4:	89fb      	ldrh	r3, [r7, #14]
 8002bc6:	2bab      	cmp	r3, #171	; 0xab
 8002bc8:	d101      	bne.n	8002bce <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8002bca:	23ab      	movs	r3, #171	; 0xab
 8002bcc:	e027      	b.n	8002c1e <EE_ReadVariable+0x86>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8002bce:	89fb      	ldrh	r3, [r7, #14]
 8002bd0:	02db      	lsls	r3, r3, #11
 8002bd2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002bd6:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
 8002bda:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8002bdc:	89fb      	ldrh	r3, [r7, #14]
 8002bde:	3301      	adds	r3, #1
 8002be0:	02db      	lsls	r3, r3, #11
 8002be2:	461a      	mov	r2, r3
 8002be4:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <EE_ReadVariable+0x94>)
 8002be6:	4413      	add	r3, r2
 8002be8:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8002bea:	e012      	b.n	8002c12 <EE_ReadVariable+0x7a>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8002bf2:	89ba      	ldrh	r2, [r7, #12]
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d108      	bne.n	8002c0c <EE_ReadVariable+0x74>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	3b02      	subs	r3, #2
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	82fb      	strh	r3, [r7, #22]

      break;
 8002c0a:	e007      	b.n	8002c1c <EE_ReadVariable+0x84>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	3b04      	subs	r3, #4
 8002c10:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	1c9a      	adds	r2, r3, #2
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d3e7      	bcc.n	8002bec <EE_ReadVariable+0x54>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8002c1c:	8afb      	ldrh	r3, [r7, #22]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	08010000 	.word	0x08010000
 8002c2c:	0801dffe 	.word	0x0801dffe

08002c30 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	460a      	mov	r2, r1
 8002c3a:	80fb      	strh	r3, [r7, #6]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8002c44:	88ba      	ldrh	r2, [r7, #4]
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	4611      	mov	r1, r2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f856 	bl	8002cfc <EE_VerifyPageFullWriteVariable>
 8002c50:	4603      	mov	r3, r0
 8002c52:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8002c54:	89fb      	ldrh	r3, [r7, #14]
 8002c56:	2b80      	cmp	r3, #128	; 0x80
 8002c58:	d107      	bne.n	8002c6a <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8002c5a:	88ba      	ldrh	r2, [r7, #4]
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 f8a5 	bl	8002db0 <EE_PageTransfer>
 8002c66:	4603      	mov	r3, r0
 8002c68:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8002c6a:	89fb      	ldrh	r3, [r7, #14]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE0 or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8002c7e:	2306      	movs	r3, #6
 8002c80:	81fb      	strh	r3, [r7, #14]
 8002c82:	2306      	movs	r3, #6
 8002c84:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002c86:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <EE_FindValidPage+0x80>)
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <EE_FindValidPage+0x84>)
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01b      	beq.n	8002cd0 <EE_FindValidPage+0x5c>
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d125      	bne.n	8002ce8 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8002c9c:	89bb      	ldrh	r3, [r7, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d108      	bne.n	8002cb4 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8002ca2:	89fb      	ldrh	r3, [r7, #14]
 8002ca4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d101      	bne.n	8002cb0 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8002cac:	2300      	movs	r3, #0
 8002cae:	e01c      	b.n	8002cea <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e01a      	b.n	8002cea <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8002cb4:	89fb      	ldrh	r3, [r7, #14]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d108      	bne.n	8002ccc <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8002cba:	89bb      	ldrh	r3, [r7, #12]
 8002cbc:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d101      	bne.n	8002cc8 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e010      	b.n	8002cea <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8002cc8:	2300      	movs	r3, #0
 8002cca:	e00e      	b.n	8002cea <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8002ccc:	23ab      	movs	r3, #171	; 0xab
 8002cce:	e00c      	b.n	8002cea <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8002cd0:	89fb      	ldrh	r3, [r7, #14]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e007      	b.n	8002cea <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8002cda:	89bb      	ldrh	r3, [r7, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d101      	bne.n	8002ce4 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e002      	b.n	8002cea <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8002ce4:	23ab      	movs	r3, #171	; 0xab
 8002ce6:	e000      	b.n	8002cea <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8002ce8:	2300      	movs	r3, #0
  }
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3714      	adds	r7, #20
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr
 8002cf4:	0801e000 	.word	0x0801e000
 8002cf8:	0801e800 	.word	0x0801e800

08002cfc <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	460a      	mov	r2, r1
 8002d06:	80fb      	strh	r3, [r7, #6]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	80bb      	strh	r3, [r7, #4]
  FLASH_Status FlashStatus = FLASH_COMPLETE;
 8002d0c:	2304      	movs	r3, #4
 8002d0e:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8002d10:	2300      	movs	r3, #0
 8002d12:	823b      	strh	r3, [r7, #16]
  uint32_t Address = 0x08010000, PageEndAddress = 0x080107FF;
 8002d14:	4b23      	ldr	r3, [pc, #140]	; (8002da4 <EE_VerifyPageFullWriteVariable+0xa8>)
 8002d16:	617b      	str	r3, [r7, #20]
 8002d18:	4b23      	ldr	r3, [pc, #140]	; (8002da8 <EE_VerifyPageFullWriteVariable+0xac>)
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	f7ff ffa9 	bl	8002c74 <EE_FindValidPage>
 8002d22:	4603      	mov	r3, r0
 8002d24:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8002d26:	8a3b      	ldrh	r3, [r7, #16]
 8002d28:	2bab      	cmp	r3, #171	; 0xab
 8002d2a:	d101      	bne.n	8002d30 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 8002d2c:	23ab      	movs	r3, #171	; 0xab
 8002d2e:	e034      	b.n	8002d9a <EE_VerifyPageFullWriteVariable+0x9e>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8002d30:	8a3b      	ldrh	r3, [r7, #16]
 8002d32:	02db      	lsls	r3, r3, #11
 8002d34:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002d38:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
 8002d3c:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8002d3e:	8a3b      	ldrh	r3, [r7, #16]
 8002d40:	3301      	adds	r3, #1
 8002d42:	02db      	lsls	r3, r3, #11
 8002d44:	461a      	mov	r2, r3
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <EE_VerifyPageFullWriteVariable+0xb0>)
 8002d48:	4413      	add	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 8002d4c:	e020      	b.n	8002d90 <EE_VerifyPageFullWriteVariable+0x94>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d56:	d118      	bne.n	8002d8a <EE_VerifyPageFullWriteVariable+0x8e>
    {
      /* Set variable data */
      FlashStatus = FLASH_ProgramHalfWord(Address, Data);
 8002d58:	88bb      	ldrh	r3, [r7, #4]
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	6978      	ldr	r0, [r7, #20]
 8002d5e:	f7ff fcc5 	bl	80026ec <FLASH_ProgramHalfWord>
 8002d62:	4603      	mov	r3, r0
 8002d64:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != FLASH_COMPLETE)
 8002d66:	7cfb      	ldrb	r3, [r7, #19]
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d002      	beq.n	8002d72 <EE_VerifyPageFullWriteVariable+0x76>
      {
        return FlashStatus;
 8002d6c:	7cfb      	ldrb	r3, [r7, #19]
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	e013      	b.n	8002d9a <EE_VerifyPageFullWriteVariable+0x9e>
      }
      /* Set variable virtual address */
      FlashStatus = FLASH_ProgramHalfWord(Address + 2, VirtAddress);
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	3302      	adds	r3, #2
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fcb6 	bl	80026ec <FLASH_ProgramHalfWord>
 8002d80:	4603      	mov	r3, r0
 8002d82:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8002d84:	7cfb      	ldrb	r3, [r7, #19]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	e007      	b.n	8002d9a <EE_VerifyPageFullWriteVariable+0x9e>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d3da      	bcc.n	8002d4e <EE_VerifyPageFullWriteVariable+0x52>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8002d98:	2380      	movs	r3, #128	; 0x80
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	08010000 	.word	0x08010000
 8002da8:	080107ff 	.word	0x080107ff
 8002dac:	0801dffe 	.word	0x0801dffe

08002db0 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	460a      	mov	r2, r1
 8002dba:	80fb      	strh	r3, [r7, #6]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	80bb      	strh	r3, [r7, #4]
  FLASH_Status FlashStatus = FLASH_COMPLETE;
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	757b      	strb	r3, [r7, #21]
  uint32_t NewPageAddress = 0x080103FF, OldPageAddress = 0x08010000;
 8002dc4:	4b43      	ldr	r3, [pc, #268]	; (8002ed4 <EE_PageTransfer+0x124>)
 8002dc6:	61fb      	str	r3, [r7, #28]
 8002dc8:	4b43      	ldr	r3, [pc, #268]	; (8002ed8 <EE_PageTransfer+0x128>)
 8002dca:	61bb      	str	r3, [r7, #24]
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	827b      	strh	r3, [r7, #18]
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	82fb      	strh	r3, [r7, #22]
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	823b      	strh	r3, [r7, #16]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	81fb      	strh	r3, [r7, #14]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f7ff ff49 	bl	8002c74 <EE_FindValidPage>
 8002de2:	4603      	mov	r3, r0
 8002de4:	827b      	strh	r3, [r7, #18]

  if (ValidPage == PAGE1)       /* Page1 valid */
 8002de6:	8a7b      	ldrh	r3, [r7, #18]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d104      	bne.n	8002df6 <EE_PageTransfer+0x46>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8002dec:	4b3b      	ldr	r3, [pc, #236]	; (8002edc <EE_PageTransfer+0x12c>)
 8002dee:	61fb      	str	r3, [r7, #28]

    /* Old page address where variable will be taken from */
    OldPageAddress = PAGE1_BASE_ADDRESS;
 8002df0:	4b3b      	ldr	r3, [pc, #236]	; (8002ee0 <EE_PageTransfer+0x130>)
 8002df2:	61bb      	str	r3, [r7, #24]
 8002df4:	e009      	b.n	8002e0a <EE_PageTransfer+0x5a>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8002df6:	8a7b      	ldrh	r3, [r7, #18]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d104      	bne.n	8002e06 <EE_PageTransfer+0x56>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8002dfc:	4b38      	ldr	r3, [pc, #224]	; (8002ee0 <EE_PageTransfer+0x130>)
 8002dfe:	61fb      	str	r3, [r7, #28]

    /* Old page address where variable will be taken from */
    OldPageAddress = PAGE0_BASE_ADDRESS;
 8002e00:	4b36      	ldr	r3, [pc, #216]	; (8002edc <EE_PageTransfer+0x12c>)
 8002e02:	61bb      	str	r3, [r7, #24]
 8002e04:	e001      	b.n	8002e0a <EE_PageTransfer+0x5a>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8002e06:	23ab      	movs	r3, #171	; 0xab
 8002e08:	e060      	b.n	8002ecc <EE_PageTransfer+0x11c>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, RECEIVE_DATA);
 8002e0a:	f64e 61ee 	movw	r1, #61166	; 0xeeee
 8002e0e:	69f8      	ldr	r0, [r7, #28]
 8002e10:	f7ff fc6c 	bl	80026ec <FLASH_ProgramHalfWord>
 8002e14:	4603      	mov	r3, r0
 8002e16:	757b      	strb	r3, [r7, #21]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 8002e18:	7d7b      	ldrb	r3, [r7, #21]
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d002      	beq.n	8002e24 <EE_PageTransfer+0x74>
  {
    return FlashStatus;
 8002e1e:	7d7b      	ldrb	r3, [r7, #21]
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	e053      	b.n	8002ecc <EE_PageTransfer+0x11c>
  }

  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8002e24:	88ba      	ldrh	r2, [r7, #4]
 8002e26:	88fb      	ldrh	r3, [r7, #6]
 8002e28:	4611      	mov	r1, r2
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff ff66 	bl	8002cfc <EE_VerifyPageFullWriteVariable>
 8002e30:	4603      	mov	r3, r0
 8002e32:	823b      	strh	r3, [r7, #16]
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != FLASH_COMPLETE)
 8002e34:	8a3b      	ldrh	r3, [r7, #16]
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d001      	beq.n	8002e3e <EE_PageTransfer+0x8e>
  {
    return EepromStatus;
 8002e3a:	8a3b      	ldrh	r3, [r7, #16]
 8002e3c:	e046      	b.n	8002ecc <EE_PageTransfer+0x11c>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NumbOfVar; VarIdx++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	82fb      	strh	r3, [r7, #22]
 8002e42:	e027      	b.n	8002e94 <EE_PageTransfer+0xe4>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8002e44:	8afb      	ldrh	r3, [r7, #22]
 8002e46:	4a27      	ldr	r2, [pc, #156]	; (8002ee4 <EE_PageTransfer+0x134>)
 8002e48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e4c:	88fa      	ldrh	r2, [r7, #6]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d01d      	beq.n	8002e8e <EE_PageTransfer+0xde>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8002e52:	8afb      	ldrh	r3, [r7, #22]
 8002e54:	4a23      	ldr	r2, [pc, #140]	; (8002ee4 <EE_PageTransfer+0x134>)
 8002e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e5a:	4923      	ldr	r1, [pc, #140]	; (8002ee8 <EE_PageTransfer+0x138>)
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff fe9b 	bl	8002b98 <EE_ReadVariable>
 8002e62:	4603      	mov	r3, r0
 8002e64:	81fb      	strh	r3, [r7, #14]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8002e66:	89fb      	ldrh	r3, [r7, #14]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d010      	beq.n	8002e8e <EE_PageTransfer+0xde>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8002e6c:	8afb      	ldrh	r3, [r7, #22]
 8002e6e:	4a1d      	ldr	r2, [pc, #116]	; (8002ee4 <EE_PageTransfer+0x134>)
 8002e70:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002e74:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <EE_PageTransfer+0x138>)
 8002e76:	881b      	ldrh	r3, [r3, #0]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	f7ff ff3e 	bl	8002cfc <EE_VerifyPageFullWriteVariable>
 8002e80:	4603      	mov	r3, r0
 8002e82:	823b      	strh	r3, [r7, #16]
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != FLASH_COMPLETE)
 8002e84:	8a3b      	ldrh	r3, [r7, #16]
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d001      	beq.n	8002e8e <EE_PageTransfer+0xde>
        {
          return EepromStatus;
 8002e8a:	8a3b      	ldrh	r3, [r7, #16]
 8002e8c:	e01e      	b.n	8002ecc <EE_PageTransfer+0x11c>
  for (VarIdx = 0; VarIdx < NumbOfVar; VarIdx++)
 8002e8e:	8afb      	ldrh	r3, [r7, #22]
 8002e90:	3301      	adds	r3, #1
 8002e92:	82fb      	strh	r3, [r7, #22]
 8002e94:	8afb      	ldrh	r3, [r7, #22]
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d9d4      	bls.n	8002e44 <EE_PageTransfer+0x94>
      }
    }
  }

  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = FLASH_ErasePage(OldPageAddress);
 8002e9a:	69b8      	ldr	r0, [r7, #24]
 8002e9c:	f7ff fbf4 	bl	8002688 <FLASH_ErasePage>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	757b      	strb	r3, [r7, #21]
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 8002ea4:	7d7b      	ldrb	r3, [r7, #21]
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d002      	beq.n	8002eb0 <EE_PageTransfer+0x100>
  {
    return FlashStatus;
 8002eaa:	7d7b      	ldrb	r3, [r7, #21]
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	e00d      	b.n	8002ecc <EE_PageTransfer+0x11c>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, VALID_PAGE);
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	69f8      	ldr	r0, [r7, #28]
 8002eb4:	f7ff fc1a 	bl	80026ec <FLASH_ProgramHalfWord>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	757b      	strb	r3, [r7, #21]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 8002ebc:	7d7b      	ldrb	r3, [r7, #21]
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d002      	beq.n	8002ec8 <EE_PageTransfer+0x118>
  {
    return FlashStatus;
 8002ec2:	7d7b      	ldrb	r3, [r7, #21]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	e001      	b.n	8002ecc <EE_PageTransfer+0x11c>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8002ec8:	7d7b      	ldrb	r3, [r7, #21]
 8002eca:	b29b      	uxth	r3, r3
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3720      	adds	r7, #32
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	080103ff 	.word	0x080103ff
 8002ed8:	08010000 	.word	0x08010000
 8002edc:	0801e000 	.word	0x0801e000
 8002ee0:	0801e800 	.word	0x0801e800
 8002ee4:	20000008 	.word	0x20000008
 8002ee8:	200011b4 	.word	0x200011b4

08002eec <GetApplicationStatus>:
/*
 * Created on: 30.11.2018
 * Author: MB
 * Set the application status to paramter.
 * */
void GetApplicationStatus(uint8_t* data){
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
	memcpy(data,errorFlgas,2);
 8002ef4:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <GetApplicationStatus+0x1c>)
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	801a      	strh	r2, [r3, #0]
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	200011b8 	.word	0x200011b8

08002f0c <SetErrorFlag>:
#define Could_Not_Read_Global_Can_Id_Error (2)
#define Possible_Pulse_Send_Queue_Full_Error (4)
#define Pulse_Sender_Create_Task_Error (5)
#define Can_Send_Error (6)

void SetErrorFlag(int pos){
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
	errorFlgas[pos / 8] = errorFlgas[pos / 8] ^ ( 1 << pos);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	da00      	bge.n	8002f1c <SetErrorFlag+0x10>
 8002f1a:	3307      	adds	r3, #7
 8002f1c:	10db      	asrs	r3, r3, #3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	da00      	bge.n	8002f28 <SetErrorFlag+0x1c>
 8002f26:	3307      	adds	r3, #7
 8002f28:	10db      	asrs	r3, r3, #3
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <SetErrorFlag+0x44>)
 8002f2e:	5c9b      	ldrb	r3, [r3, r2]
 8002f30:	b25a      	sxtb	r2, r3
 8002f32:	2101      	movs	r1, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3a:	b25b      	sxtb	r3, r3
 8002f3c:	4053      	eors	r3, r2
 8002f3e:	b25b      	sxtb	r3, r3
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	4b03      	ldr	r3, [pc, #12]	; (8002f50 <SetErrorFlag+0x44>)
 8002f44:	541a      	strb	r2, [r3, r0]
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr
 8002f50:	200011b8 	.word	0x200011b8

08002f54 <SetCouldNotSafeGlobalCanIdError>:
void SetApplicationEndError(void){
	printf("This should never reached! \r\n");
	SetErrorFlag(APPLICATION_END_ERROR);
}

void SetCouldNotSafeGlobalCanIdError(){
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
	printf("Could not write eeprom \r\n");
 8002f58:	4803      	ldr	r0, [pc, #12]	; (8002f68 <SetCouldNotSafeGlobalCanIdError+0x14>)
 8002f5a:	f000 fcd5 	bl	8003908 <puts>
	SetErrorFlag(Could_NOT_SAFE_GLOBAL_CAN_ID_ERROR);
 8002f5e:	2003      	movs	r0, #3
 8002f60:	f7ff ffd4 	bl	8002f0c <SetErrorFlag>
}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	08003c78 	.word	0x08003c78

08002f6c <SetPossiblePulseSendQueueFullError>:

void SetCouldNotReadGlobalCanIdError(void){
	printf("Variable can id in eeprom not found \n");
}

void SetPossiblePulseSendQueueFullError(void){
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
	printf("Error in pulse queue send. Possible overflow. \r\n");
 8002f70:	4802      	ldr	r0, [pc, #8]	; (8002f7c <SetPossiblePulseSendQueueFullError+0x10>)
 8002f72:	f000 fcc9 	bl	8003908 <puts>
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	08003cbc 	.word	0x08003cbc

08002f80 <SetCanSendError>:

void SetPulseSenderCreateTaskError(void){
	printf("Error in create task for send can pulse information. \r\n");
}

void SetCanSendError(void){
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
	printf("Error in can send");
 8002f84:	4802      	ldr	r0, [pc, #8]	; (8002f90 <SetCanSendError+0x10>)
 8002f86:	f000 fc75 	bl	8003874 <iprintf>
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	08003d24 	.word	0x08003d24

08002f94 <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8002f9c:	4b13      	ldr	r3, [pc, #76]	; (8002fec <ITM_SendChar+0x58>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d01a      	beq.n	8002fde <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8002fa8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002fac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002fb0:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d012      	beq.n	8002fde <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8002fb8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002fbc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002fc0:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 8002fc8:	bf00      	nop
 8002fca:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0fa      	beq.n	8002fca <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8002fd4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002fde:	687b      	ldr	r3, [r7, #4]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	e000edf0 	.word	0xe000edf0

08002ff0 <ActivateDebug>:
 * MB
 * 0 = deactivate debug
 * 1 = debug on uart
 *
 */
void ActivateDebug(uint activate){
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
	printMode = activate;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a03      	ldr	r2, [pc, #12]	; (8003008 <ActivateDebug+0x18>)
 8002ffc:	6013      	str	r3, [r2, #0]
}
 8002ffe:	bf00      	nop
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	20000004 	.word	0x20000004

0800300c <GetDebugStatusInfo>:

int GetDebugStatusInfo(){
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
	return printMode;
 8003010:	4b02      	ldr	r3, [pc, #8]	; (800301c <GetDebugStatusInfo+0x10>)
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	20000004 	.word	0x20000004

08003020 <_write>:

int _write(int file, char *ptr, int len) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
	if(GetDebugStatusInfo()){
 800302c:	f7ff ffee 	bl	800300c <GetDebugStatusInfo>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d014      	beq.n	8003060 <_write+0x40>
		int i = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
			for (i = 0; i < len; i++)
 800303a:	2300      	movs	r3, #0
 800303c:	617b      	str	r3, [r7, #20]
 800303e:	e009      	b.n	8003054 <_write+0x34>
				ITM_SendChar((*ptr++));
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	60ba      	str	r2, [r7, #8]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ffa3 	bl	8002f94 <ITM_SendChar>
			for (i = 0; i < len; i++)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	3301      	adds	r3, #1
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	429a      	cmp	r2, r3
 800305a:	dbf1      	blt.n	8003040 <_write+0x20>
				//UART_PutChar(*ptr++);
			return len;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	e000      	b.n	8003062 <_write+0x42>
	}
	return 0;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */

int main(void) {
 800306a:	b580      	push	{r7, lr}
 800306c:	af00      	add	r7, sp, #0

	// http://www.diller-technologies.de/stm32_wide.html#takt
	// https://iotexpert.com/2017/05/25/psoc-freertos-queue-example/

	SystemInit();
 800306e:	f000 f9af 	bl	80033d0 <SystemInit>
	//PrepareCan();

//	InitPulse();

	//InitAlive();
	vTaskStartScheduler(); /* run RTOS */
 8003072:	f7fe f98f 	bl	8001394 <vTaskStartScheduler>
 8003076:	2300      	movs	r3, #0

	//SetApplicationEndError();
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}

0800307c <GetGlobalCanNodeId>:
void PrepareCan(void) {
	CAN2_init_GPIO();
	init_CAN2();
}

uint8_t GetGlobalCanNodeId() {
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
	return globalCanId;
 8003080:	4b02      	ldr	r3, [pc, #8]	; (800308c <GetGlobalCanNodeId+0x10>)
 8003082:	781b      	ldrb	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	200011bc 	.word	0x200011bc

08003090 <SetGlobalCanNodeId>:

void SetGlobalCanNodeId(uint8_t canId) {
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
	// todo mb: einschrnken
	SafeGlobalCanId(canId);
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	4618      	mov	r0, r3
 800309e:	f000 f971 	bl	8003384 <SafeGlobalCanId>
	globalCanId = canId;
 80030a2:	4a03      	ldr	r2, [pc, #12]	; (80030b0 <SetGlobalCanNodeId+0x20>)
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	7013      	strb	r3, [r2, #0]
}
 80030a8:	bf00      	nop
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200011bc 	.word	0x200011bc

080030b4 <SendTimeInfo>:
 * Author: MB
 * Diese Funktion kalkuliert den time stamp und schiebt in eine FIFO queue.
 * Das wegsenden z.B. per CAN-BUS gehrt nicht zur Aufgabe.
 * Diese Funktion luft im interrupt handling.
 * */
void SendTimeInfo(uint8_t channel) {
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	71fb      	strb	r3, [r7, #7]
	uint32_t actualTimeValue = tickMs;
 80030be:	4b1c      	ldr	r3, [pc, #112]	; (8003130 <SendTimeInfo+0x7c>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	613b      	str	r3, [r7, #16]
	uint32_t res;
	if (actualTimeValue > lastTimeValue[channel]) {
 80030c4:	79fb      	ldrb	r3, [r7, #7]
 80030c6:	4a1b      	ldr	r2, [pc, #108]	; (8003134 <SendTimeInfo+0x80>)
 80030c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d207      	bcs.n	80030e2 <SendTimeInfo+0x2e>
		res = actualTimeValue - lastTimeValue[channel];
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	4a17      	ldr	r2, [pc, #92]	; (8003134 <SendTimeInfo+0x80>)
 80030d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	e006      	b.n	80030f0 <SendTimeInfo+0x3c>
	} else {
		res = lastTimeValue[channel] - actualTimeValue;
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	4a13      	ldr	r2, [pc, #76]	; (8003134 <SendTimeInfo+0x80>)
 80030e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	617b      	str	r3, [r7, #20]
	}

	printf("SendTimeInfo %d \r\n", channel);
 80030f0:	79fb      	ldrb	r3, [r7, #7]
 80030f2:	4619      	mov	r1, r3
 80030f4:	4810      	ldr	r0, [pc, #64]	; (8003138 <SendTimeInfo+0x84>)
 80030f6:	f000 fbbd 	bl	8003874 <iprintf>
	MessageForSend messageForSend;
	messageForSend.channel = channel;
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	723b      	strb	r3, [r7, #8]
	messageForSend.res = res;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	60fb      	str	r3, [r7, #12]

	if (xQueueSendFromISR(PulsQueue, &messageForSend, 0) != pdTRUE) {
 8003102:	4b0e      	ldr	r3, [pc, #56]	; (800313c <SendTimeInfo+0x88>)
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	f107 0108 	add.w	r1, r7, #8
 800310a:	2300      	movs	r3, #0
 800310c:	2200      	movs	r2, #0
 800310e:	f7fd fd2f 	bl	8000b70 <xQueueGenericSendFromISR>
 8003112:	4603      	mov	r3, r0
 8003114:	2b01      	cmp	r3, #1
 8003116:	d001      	beq.n	800311c <SendTimeInfo+0x68>
		SetPossiblePulseSendQueueFullError();
 8003118:	f7ff ff28 	bl	8002f6c <SetPossiblePulseSendQueueFullError>
//	    portYIELD_FROM_ISR();
//	  }



	lastTimeValue[channel] = actualTimeValue;
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	4905      	ldr	r1, [pc, #20]	; (8003134 <SendTimeInfo+0x80>)
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003126:	bf00      	nop
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	200011c0 	.word	0x200011c0
 8003134:	200011c4 	.word	0x200011c4
 8003138:	08003d4c 	.word	0x08003d4c
 800313c:	200011e4 	.word	0x200011e4

08003140 <CheckInputsRegisterA>:

void CheckInputsRegisterA(void) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
	static uint8_t oldGpioA = 0;
	uint8_t gpioA = ReadInputsFromRegisterA();
 8003146:	f7ff fc19 	bl	800297c <ReadInputsFromRegisterA>
 800314a:	4603      	mov	r3, r0
 800314c:	70fb      	strb	r3, [r7, #3]

	if (gpioA != oldGpioA) {
 800314e:	4b17      	ldr	r3, [pc, #92]	; (80031ac <CheckInputsRegisterA+0x6c>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	429a      	cmp	r2, r3
 8003156:	d022      	beq.n	800319e <CheckInputsRegisterA+0x5e>
		uint8_t dif = gpioA ^ oldGpioA; // PinA0 -> I0 	// PinA1 -> I1	// PinA2 -> I2	// PinA3 -> I3	// PinA4 -> I4	// PinA5 -> I5	// PinA6 -> I6	// PinA7 -> I7
 8003158:	4b14      	ldr	r3, [pc, #80]	; (80031ac <CheckInputsRegisterA+0x6c>)
 800315a:	781a      	ldrb	r2, [r3, #0]
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	4053      	eors	r3, r2
 8003160:	70bb      	strb	r3, [r7, #2]
		for (int i = 0; i < 8; ++i) {	// nderung bit und steigende Flanke
 8003162:	2300      	movs	r3, #0
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	e017      	b.n	8003198 <CheckInputsRegisterA+0x58>
			if ((dif >> i) & 0x01 && (gpioA >> i & 0x01)) {
 8003168:	78ba      	ldrb	r2, [r7, #2]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	fa42 f303 	asr.w	r3, r2, r3
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00c      	beq.n	8003192 <CheckInputsRegisterA+0x52>
 8003178:	78fa      	ldrb	r2, [r7, #3]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	fa42 f303 	asr.w	r3, r2, r3
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d004      	beq.n	8003192 <CheckInputsRegisterA+0x52>
				SendTimeInfo(i); // Achtung, nur bei a
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff ff91 	bl	80030b4 <SendTimeInfo>
		for (int i = 0; i < 8; ++i) {	// nderung bit und steigende Flanke
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3301      	adds	r3, #1
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b07      	cmp	r3, #7
 800319c:	dde4      	ble.n	8003168 <CheckInputsRegisterA+0x28>
			}
		}
	}

	oldGpioA = gpioA; // Wert merken
 800319e:	4a03      	ldr	r2, [pc, #12]	; (80031ac <CheckInputsRegisterA+0x6c>)
 80031a0:	78fb      	ldrb	r3, [r7, #3]
 80031a2:	7013      	strb	r3, [r2, #0]
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	200011e8 	.word	0x200011e8

080031b0 <CheckInputsRegisterB>:

void CheckInputsRegisterB(void) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
	static uint8_t oldGpioB = 0;
	uint8_t gpioB = ReadInputsFromRegisterB();
 80031b6:	f7ff fbe9 	bl	800298c <ReadInputsFromRegisterB>
 80031ba:	4603      	mov	r3, r0
 80031bc:	70fb      	strb	r3, [r7, #3]

	if (gpioB != oldGpioB) {
 80031be:	4b18      	ldr	r3, [pc, #96]	; (8003220 <CheckInputsRegisterB+0x70>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d024      	beq.n	8003212 <CheckInputsRegisterB+0x62>
		uint8_t dif = gpioB ^ oldGpioB;
 80031c8:	4b15      	ldr	r3, [pc, #84]	; (8003220 <CheckInputsRegisterB+0x70>)
 80031ca:	781a      	ldrb	r2, [r3, #0]
 80031cc:	78fb      	ldrb	r3, [r7, #3]
 80031ce:	4053      	eors	r3, r2
 80031d0:	70bb      	strb	r3, [r7, #2]
		for (int i = 0; i < 2; ++i) {
 80031d2:	2300      	movs	r3, #0
 80031d4:	607b      	str	r3, [r7, #4]
 80031d6:	e019      	b.n	800320c <CheckInputsRegisterB+0x5c>
			if ((dif >> i) & 0x01 && (gpioB >> i & 0x01)) {
 80031d8:	78ba      	ldrb	r2, [r7, #2]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	fa42 f303 	asr.w	r3, r2, r3
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00e      	beq.n	8003206 <CheckInputsRegisterB+0x56>
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	fa42 f303 	asr.w	r3, r2, r3
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d006      	beq.n	8003206 <CheckInputsRegisterB+0x56>
				SendTimeInfo(8 + i);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	3308      	adds	r3, #8
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff57 	bl	80030b4 <SendTimeInfo>
		for (int i = 0; i < 2; ++i) {
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3301      	adds	r3, #1
 800320a:	607b      	str	r3, [r7, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b01      	cmp	r3, #1
 8003210:	dde2      	ble.n	80031d8 <CheckInputsRegisterB+0x28>
			}
		}
	}

	oldGpioB = gpioB;
 8003212:	4a03      	ldr	r2, [pc, #12]	; (8003220 <CheckInputsRegisterB+0x70>)
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	7013      	strb	r3, [r2, #0]
}
 8003218:	bf00      	nop
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	200011e9 	.word	0x200011e9

08003224 <CheckInputsRegisterC>:

void CheckInputsRegisterC(void) {
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
	static uint8_t oldGpioC = 0;
	uint8_t gpioC = ReadInputsFromRegisterC();
 800322a:	f7ff fbbd 	bl	80029a8 <ReadInputsFromRegisterC>
 800322e:	4603      	mov	r3, r0
 8003230:	70fb      	strb	r3, [r7, #3]

	if (gpioC != oldGpioC) {
 8003232:	4b18      	ldr	r3, [pc, #96]	; (8003294 <CheckInputsRegisterC+0x70>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	429a      	cmp	r2, r3
 800323a:	d024      	beq.n	8003286 <CheckInputsRegisterC+0x62>
		uint8_t dif = gpioC ^ oldGpioC;
 800323c:	4b15      	ldr	r3, [pc, #84]	; (8003294 <CheckInputsRegisterC+0x70>)
 800323e:	781a      	ldrb	r2, [r3, #0]
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	4053      	eors	r3, r2
 8003244:	70bb      	strb	r3, [r7, #2]
		for (int i = 0; i < 6; ++i) {
 8003246:	2300      	movs	r3, #0
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	e019      	b.n	8003280 <CheckInputsRegisterC+0x5c>
			if ((dif >> i) & 0x01 && (gpioC >> i & 0x01)) {
 800324c:	78ba      	ldrb	r2, [r7, #2]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	fa42 f303 	asr.w	r3, r2, r3
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00e      	beq.n	800327a <CheckInputsRegisterC+0x56>
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	fa42 f303 	asr.w	r3, r2, r3
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d006      	beq.n	800327a <CheckInputsRegisterC+0x56>
				SendTimeInfo(10 + i);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	b2db      	uxtb	r3, r3
 8003270:	330a      	adds	r3, #10
 8003272:	b2db      	uxtb	r3, r3
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff1d 	bl	80030b4 <SendTimeInfo>
		for (int i = 0; i < 6; ++i) {
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3301      	adds	r3, #1
 800327e:	607b      	str	r3, [r7, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b05      	cmp	r3, #5
 8003284:	dde2      	ble.n	800324c <CheckInputsRegisterC+0x28>
			}
		}
	}

	oldGpioC = gpioC;
 8003286:	4a03      	ldr	r2, [pc, #12]	; (8003294 <CheckInputsRegisterC+0x70>)
 8003288:	78fb      	ldrb	r3, [r7, #3]
 800328a:	7013      	strb	r3, [r2, #0]
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	200011ea 	.word	0x200011ea

08003298 <TIM3_IRQHandler>:
 * Author: MB
 * Interrupt handler von timer 3
 * Es wird der counter inkrementiert, welcher den timestamp wiederspiegelt.
 * Danach lesen der Eingnge und ggf Information an queue bergeben zum wegsenden.
 * */
void TIM3_IRQHandler(void) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
	__asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	603b      	str	r3, [r7, #0]
//
//	    /* Call taskENTER_CRITICAL_FROM_ISR() to create a critical section, saving the
//	    returned value into a local stack variable. */
//	    uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();

	++tickMs;
 80032b0:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <TIM3_IRQHandler+0x48>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	4a0a      	ldr	r2, [pc, #40]	; (80032e0 <TIM3_IRQHandler+0x48>)
 80032b8:	6013      	str	r3, [r2, #0]
	CheckInputsRegisterA();
 80032ba:	f7ff ff41 	bl	8003140 <CheckInputsRegisterA>
	CheckInputsRegisterB();
 80032be:	f7ff ff77 	bl	80031b0 <CheckInputsRegisterB>
	CheckInputsRegisterC();
 80032c2:	f7ff ffaf 	bl	8003224 <CheckInputsRegisterC>

	TIM_ClearITPendingBit(TIM3, TIM_IT_Update); // setz timer zurck, achtung dann kann man ihn auch anders nicht mehr benutzen
 80032c6:	2101      	movs	r1, #1
 80032c8:	4806      	ldr	r0, [pc, #24]	; (80032e4 <TIM3_IRQHandler+0x4c>)
 80032ca:	f7ff fac5 	bl	8002858 <TIM_ClearITPendingBit>
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
	__asm volatile
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f383 8811 	msr	BASEPRI, r3

	portENABLE_INTERRUPTS();
	//__enable_irq();
	//taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

}
 80032d8:	bf00      	nop
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	200011c0 	.word	0x200011c0
 80032e4:	40000400 	.word	0x40000400

080032e8 <vApplicationIdleHook>:
/* The semaphore (in this case binary) that is used by the FreeRTOS tick hook
 * function and the event semaphore task.
 */
static xSemaphoreHandle xEventSemaphore = NULL;

void vApplicationIdleHook(void) {
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
	 FreeRTOSConfig.h.

	 This function is called on each cycle of the idle task.  In this case it
	 does nothing useful, other than report the amount of FreeRTOS heap that
	 remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 80032ee:	f7fd fa75 	bl	80007dc <xPortGetFreeHeapSize>
 80032f2:	4603      	mov	r3, r0
 80032f4:	607b      	str	r3, [r7, #4]

	if (xFreeStackSpace > 100) {
 80032f6:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		 if there is a lot of heap remaining unallocated then
		 the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		 reduced accordingly. */
	}
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003300:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003338 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003304:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003306:	e003      	b.n	8003310 <LoopCopyDataInit>

08003308 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800330a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800330c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800330e:	3104      	adds	r1, #4

08003310 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003310:	480b      	ldr	r0, [pc, #44]	; (8003340 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8003312:	4b0c      	ldr	r3, [pc, #48]	; (8003344 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8003314:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003316:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003318:	d3f6      	bcc.n	8003308 <CopyDataInit>
	ldr	r2, =_sbss
 800331a:	4a0b      	ldr	r2, [pc, #44]	; (8003348 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800331c:	e002      	b.n	8003324 <LoopFillZerobss>

0800331e <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800331e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003320:	f842 3b04 	str.w	r3, [r2], #4

08003324 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003324:	4b09      	ldr	r3, [pc, #36]	; (800334c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8003326:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003328:	d3f9      	bcc.n	800331e <FillZerobss>

/* Call the clock system intitialization function.*/
  	bl  SystemInit
 800332a:	f000 f851 	bl	80033d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800332e:	f000 fc0d 	bl	8003b4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003332:	f7ff fe9a 	bl	800306a <main>
	bx	lr
 8003336:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003338:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800333c:	08003da8 	.word	0x08003da8
	ldr	r0, =_sdata
 8003340:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003344:	20000020 	.word	0x20000020
	ldr	r2, =_sbss
 8003348:	20000020 	.word	0x20000020
	ldr	r3, = _ebss
 800334c:	20001434 	.word	0x20001434

08003350 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003350:	e7fe      	b.n	8003350 <ADC1_2_IRQHandler>

08003352 <NMI_Handler>:
/**
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void) {
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0
}
 8003356:	bf00      	nop
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr

0800335e <HardFault_Handler>:
/**
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void) {
 800335e:	b480      	push	{r7}
 8003360:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1) {
 8003362:	e7fe      	b.n	8003362 <HardFault_Handler+0x4>

08003364 <MemManage_Handler>:
/**
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void) {
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1) {
 8003368:	e7fe      	b.n	8003368 <MemManage_Handler+0x4>

0800336a <BusFault_Handler>:
/**
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void) {
 800336a:	b480      	push	{r7}
 800336c:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1) {
 800336e:	e7fe      	b.n	800336e <BusFault_Handler+0x4>

08003370 <UsageFault_Handler>:
/**
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void) {
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1) {
 8003374:	e7fe      	b.n	8003374 <UsageFault_Handler+0x4>

08003376 <DebugMon_Handler>:
/**
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void) {
 8003376:	b480      	push	{r7}
 8003378:	af00      	add	r7, sp, #0
}
 800337a:	bf00      	nop
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr
	...

08003384 <SafeGlobalCanId>:
	FLASH_Lock();
	delay_ms(2);
	__enable_irq();
}

void SafeGlobalCanId(uint8_t id) {
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	4603      	mov	r3, r0
 800338c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i");
 800338e:	b672      	cpsid	i
	//portDISABLE_INTERRUPTS();
	__disable_irq();
	FLASH_Unlock();
 8003390:	f7ff f95a 	bl	8002648 <FLASH_Unlock>
	if (!EE_WriteVariable(VirtAddVarTab[0], id)) {
 8003394:	4b0c      	ldr	r3, [pc, #48]	; (80033c8 <SafeGlobalCanId+0x44>)
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	79fa      	ldrb	r2, [r7, #7]
 800339a:	b292      	uxth	r2, r2
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff fc46 	bl	8002c30 <EE_WriteVariable>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d102      	bne.n	80033b0 <SafeGlobalCanId+0x2c>
		SetCouldNotSafeGlobalCanIdError();
 80033aa:	f7ff fdd3 	bl	8002f54 <SetCouldNotSafeGlobalCanIdError>
 80033ae:	e004      	b.n	80033ba <SafeGlobalCanId+0x36>
	} else {
		printf("Safe global can id to %d \n", id);
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	4619      	mov	r1, r3
 80033b4:	4805      	ldr	r0, [pc, #20]	; (80033cc <SafeGlobalCanId+0x48>)
 80033b6:	f000 fa5d 	bl	8003874 <iprintf>
	}

	FLASH_Lock();
 80033ba:	f7ff f957 	bl	800266c <FLASH_Lock>
  __ASM volatile ("cpsie i");
 80033be:	b662      	cpsie	i
	__enable_irq();
	//portENABLE_INTERRUPTS();
}
 80033c0:	bf00      	nop
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20000008 	.word	0x20000008
 80033cc:	08003d60 	.word	0x08003d60

080033d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80033d4:	4a1a      	ldr	r2, [pc, #104]	; (8003440 <SystemInit+0x70>)
 80033d6:	4b1a      	ldr	r3, [pc, #104]	; (8003440 <SystemInit+0x70>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 80033e0:	4917      	ldr	r1, [pc, #92]	; (8003440 <SystemInit+0x70>)
 80033e2:	4b17      	ldr	r3, [pc, #92]	; (8003440 <SystemInit+0x70>)
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4b17      	ldr	r3, [pc, #92]	; (8003444 <SystemInit+0x74>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80033ec:	4a14      	ldr	r2, [pc, #80]	; (8003440 <SystemInit+0x70>)
 80033ee:	4b14      	ldr	r3, [pc, #80]	; (8003440 <SystemInit+0x70>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80033f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033fa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80033fc:	4a10      	ldr	r2, [pc, #64]	; (8003440 <SystemInit+0x70>)
 80033fe:	4b10      	ldr	r3, [pc, #64]	; (8003440 <SystemInit+0x70>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003406:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003408:	4a0d      	ldr	r2, [pc, #52]	; (8003440 <SystemInit+0x70>)
 800340a:	4b0d      	ldr	r3, [pc, #52]	; (8003440 <SystemInit+0x70>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003412:	6053      	str	r3, [r2, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 8003414:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <SystemInit+0x70>)
 8003416:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <SystemInit+0x70>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800341e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 8003420:	4b07      	ldr	r3, [pc, #28]	; (8003440 <SystemInit+0x70>)
 8003422:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8003426:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <SystemInit+0x70>)
 800342a:	2200      	movs	r2, #0
 800342c:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800342e:	f000 f80d 	bl	800344c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003432:	4b05      	ldr	r3, [pc, #20]	; (8003448 <SystemInit+0x78>)
 8003434:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003438:	609a      	str	r2, [r3, #8]
#endif 
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000
 8003444:	f0ff0000 	.word	0xf0ff0000
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8003450:	f000 f802 	bl	8003458 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003454:	bf00      	nop
 8003456:	bd80      	pop	{r7, pc}

08003458 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	607b      	str	r3, [r7, #4]
 8003462:	2300      	movs	r3, #0
 8003464:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003466:	4a46      	ldr	r2, [pc, #280]	; (8003580 <SetSysClockTo72+0x128>)
 8003468:	4b45      	ldr	r3, [pc, #276]	; (8003580 <SetSysClockTo72+0x128>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003470:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003472:	4b43      	ldr	r3, [pc, #268]	; (8003580 <SetSysClockTo72+0x128>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3301      	adds	r3, #1
 8003480:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d103      	bne.n	8003490 <SetSysClockTo72+0x38>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800348e:	d1f0      	bne.n	8003472 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003490:	4b3b      	ldr	r3, [pc, #236]	; (8003580 <SetSysClockTo72+0x128>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800349c:	2301      	movs	r3, #1
 800349e:	603b      	str	r3, [r7, #0]
 80034a0:	e001      	b.n	80034a6 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80034a2:	2300      	movs	r3, #0
 80034a4:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d164      	bne.n	8003576 <SetSysClockTo72+0x11e>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80034ac:	4a35      	ldr	r2, [pc, #212]	; (8003584 <SetSysClockTo72+0x12c>)
 80034ae:	4b35      	ldr	r3, [pc, #212]	; (8003584 <SetSysClockTo72+0x12c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f043 0310 	orr.w	r3, r3, #16
 80034b6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80034b8:	4a32      	ldr	r2, [pc, #200]	; (8003584 <SetSysClockTo72+0x12c>)
 80034ba:	4b32      	ldr	r3, [pc, #200]	; (8003584 <SetSysClockTo72+0x12c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f023 0303 	bic.w	r3, r3, #3
 80034c2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80034c4:	4a2f      	ldr	r2, [pc, #188]	; (8003584 <SetSysClockTo72+0x12c>)
 80034c6:	4b2f      	ldr	r3, [pc, #188]	; (8003584 <SetSysClockTo72+0x12c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f043 0302 	orr.w	r3, r3, #2
 80034ce:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80034d0:	4a2b      	ldr	r2, [pc, #172]	; (8003580 <SetSysClockTo72+0x128>)
 80034d2:	4b2b      	ldr	r3, [pc, #172]	; (8003580 <SetSysClockTo72+0x128>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80034d8:	4a29      	ldr	r2, [pc, #164]	; (8003580 <SetSysClockTo72+0x128>)
 80034da:	4b29      	ldr	r3, [pc, #164]	; (8003580 <SetSysClockTo72+0x128>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80034e0:	4a27      	ldr	r2, [pc, #156]	; (8003580 <SetSysClockTo72+0x128>)
 80034e2:	4b27      	ldr	r3, [pc, #156]	; (8003580 <SetSysClockTo72+0x128>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034ea:	6053      	str	r3, [r2, #4]
        
    /*RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);*/
    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 80034ec:	4a24      	ldr	r2, [pc, #144]	; (8003580 <SetSysClockTo72+0x128>)
 80034ee:	4b24      	ldr	r3, [pc, #144]	; (8003580 <SetSysClockTo72+0x128>)
 80034f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f6:	f023 030f 	bic.w	r3, r3, #15
 80034fa:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CFGR2 |= (uint32_t) ( RCC_CFGR2_PREDIV1SRC_HSE | RCC_CFGR2_PREDIV1_DIV1);
 80034fc:	4a20      	ldr	r2, [pc, #128]	; (8003580 <SetSysClockTo72+0x128>)
 80034fe:	4b20      	ldr	r3, [pc, #128]	; (8003580 <SetSysClockTo72+0x128>)
 8003500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003502:	62d3      	str	r3, [r2, #44]	; 0x2c

  
    /* Enable PLL2 */
    RCC->CR |= RCC_CR_PLL2ON;
 8003504:	4a1e      	ldr	r2, [pc, #120]	; (8003580 <SetSysClockTo72+0x128>)
 8003506:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <SetSysClockTo72+0x128>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800350e:	6013      	str	r3, [r2, #0]
    /* Wait till PLL2 is ready */
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 8003510:	bf00      	nop
 8003512:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <SetSysClockTo72+0x128>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f9      	beq.n	8003512 <SetSysClockTo72+0xba>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 800351e:	4a18      	ldr	r2, [pc, #96]	; (8003580 <SetSysClockTo72+0x128>)
 8003520:	4b17      	ldr	r3, [pc, #92]	; (8003580 <SetSysClockTo72+0x128>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003528:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 800352a:	4a15      	ldr	r2, [pc, #84]	; (8003580 <SetSysClockTo72+0x128>)
 800352c:	4b14      	ldr	r3, [pc, #80]	; (8003580 <SetSysClockTo72+0x128>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8003534:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003536:	4a12      	ldr	r2, [pc, #72]	; (8003580 <SetSysClockTo72+0x128>)
 8003538:	4b11      	ldr	r3, [pc, #68]	; (8003580 <SetSysClockTo72+0x128>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003540:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003542:	bf00      	nop
 8003544:	4b0e      	ldr	r3, [pc, #56]	; (8003580 <SetSysClockTo72+0x128>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f9      	beq.n	8003544 <SetSysClockTo72+0xec>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003550:	4a0b      	ldr	r2, [pc, #44]	; (8003580 <SetSysClockTo72+0x128>)
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <SetSysClockTo72+0x128>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f023 0303 	bic.w	r3, r3, #3
 800355a:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800355c:	4a08      	ldr	r2, [pc, #32]	; (8003580 <SetSysClockTo72+0x128>)
 800355e:	4b08      	ldr	r3, [pc, #32]	; (8003580 <SetSysClockTo72+0x128>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f043 0302 	orr.w	r3, r3, #2
 8003566:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003568:	bf00      	nop
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <SetSysClockTo72+0x128>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b08      	cmp	r3, #8
 8003574:	d1f9      	bne.n	800356a <SetSysClockTo72+0x112>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr
 8003580:	40021000 	.word	0x40021000
 8003584:	40022000 	.word	0x40022000

08003588 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8003588:	b480      	push	{r7}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
	int div = 1;
 8003594:	2301      	movs	r3, #1
 8003596:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003598:	e004      	b.n	80035a4 <ts_itoa+0x1c>
		div *= base;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	fb02 f303 	mul.w	r3, r2, r3
 80035a2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d2f3      	bcs.n	800359a <ts_itoa+0x12>

	while (div != 0)
 80035b2:	e029      	b.n	8003608 <ts_itoa+0x80>
	{
		int num = d/div;
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035bc:	613b      	str	r3, [r7, #16]
		d = d%div;
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80035c6:	fb02 f201 	mul.w	r2, r2, r1
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	60bb      	str	r3, [r7, #8]
		div /= base;
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80035d6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	2b09      	cmp	r3, #9
 80035dc:	dd0a      	ble.n	80035f4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	1c59      	adds	r1, r3, #1
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	6011      	str	r1, [r2, #0]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	3237      	adds	r2, #55	; 0x37
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]
 80035f2:	e009      	b.n	8003608 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	1c59      	adds	r1, r3, #1
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	6011      	str	r1, [r2, #0]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	3230      	adds	r2, #48	; 0x30
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1d2      	bne.n	80035b4 <ts_itoa+0x2c>
	}
}
 800360e:	bf00      	nop
 8003610:	371c      	adds	r7, #28
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b088      	sub	sp, #32
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8003628:	e07d      	b.n	8003726 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	2b25      	cmp	r3, #37	; 0x25
 8003630:	d171      	bne.n	8003716 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b64      	cmp	r3, #100	; 0x64
 800363e:	d01e      	beq.n	800367e <ts_formatstring+0x66>
 8003640:	2b64      	cmp	r3, #100	; 0x64
 8003642:	dc06      	bgt.n	8003652 <ts_formatstring+0x3a>
 8003644:	2b58      	cmp	r3, #88	; 0x58
 8003646:	d050      	beq.n	80036ea <ts_formatstring+0xd2>
 8003648:	2b63      	cmp	r3, #99	; 0x63
 800364a:	d00e      	beq.n	800366a <ts_formatstring+0x52>
 800364c:	2b25      	cmp	r3, #37	; 0x25
 800364e:	d058      	beq.n	8003702 <ts_formatstring+0xea>
 8003650:	e05d      	b.n	800370e <ts_formatstring+0xf6>
 8003652:	2b73      	cmp	r3, #115	; 0x73
 8003654:	d02b      	beq.n	80036ae <ts_formatstring+0x96>
 8003656:	2b73      	cmp	r3, #115	; 0x73
 8003658:	dc02      	bgt.n	8003660 <ts_formatstring+0x48>
 800365a:	2b69      	cmp	r3, #105	; 0x69
 800365c:	d00f      	beq.n	800367e <ts_formatstring+0x66>
 800365e:	e056      	b.n	800370e <ts_formatstring+0xf6>
 8003660:	2b75      	cmp	r3, #117	; 0x75
 8003662:	d037      	beq.n	80036d4 <ts_formatstring+0xbc>
 8003664:	2b78      	cmp	r3, #120	; 0x78
 8003666:	d040      	beq.n	80036ea <ts_formatstring+0xd2>
 8003668:	e051      	b.n	800370e <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	60fa      	str	r2, [r7, #12]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	1d11      	adds	r1, r2, #4
 8003674:	6079      	str	r1, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	701a      	strb	r2, [r3, #0]
				break;
 800367c:	e047      	b.n	800370e <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	1d1a      	adds	r2, r3, #4
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	2b00      	cmp	r3, #0
 800368c:	da07      	bge.n	800369e <ts_formatstring+0x86>
					{
						val *= -1;
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	425b      	negs	r3, r3
 8003692:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1c5a      	adds	r2, r3, #1
 8003698:	60fa      	str	r2, [r7, #12]
 800369a:	222d      	movs	r2, #45	; 0x2d
 800369c:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800369e:	69f9      	ldr	r1, [r7, #28]
 80036a0:	f107 030c 	add.w	r3, r7, #12
 80036a4:	220a      	movs	r2, #10
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff ff6e 	bl	8003588 <ts_itoa>
				}
				break;
 80036ac:	e02f      	b.n	800370e <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	1d1a      	adds	r2, r3, #4
 80036b2:	607a      	str	r2, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80036b8:	e007      	b.n	80036ca <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1c5a      	adds	r2, r3, #1
 80036be:	60fa      	str	r2, [r7, #12]
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	1c51      	adds	r1, r2, #1
 80036c4:	61b9      	str	r1, [r7, #24]
 80036c6:	7812      	ldrb	r2, [r2, #0]
 80036c8:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f3      	bne.n	80036ba <ts_formatstring+0xa2>
					}
				}
				break;
 80036d2:	e01c      	b.n	800370e <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	1d1a      	adds	r2, r3, #4
 80036d8:	607a      	str	r2, [r7, #4]
 80036da:	6819      	ldr	r1, [r3, #0]
 80036dc:	f107 030c 	add.w	r3, r7, #12
 80036e0:	220a      	movs	r2, #10
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff ff50 	bl	8003588 <ts_itoa>
				break;
 80036e8:	e011      	b.n	800370e <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	1d1a      	adds	r2, r3, #4
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4619      	mov	r1, r3
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	2210      	movs	r2, #16
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ff44 	bl	8003588 <ts_itoa>
				break;
 8003700:	e005      	b.n	800370e <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	60fa      	str	r2, [r7, #12]
 8003708:	2225      	movs	r2, #37	; 0x25
 800370a:	701a      	strb	r2, [r3, #0]
				  break;
 800370c:	bf00      	nop
			}
			fmt++;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	3301      	adds	r3, #1
 8003712:	60bb      	str	r3, [r7, #8]
 8003714:	e007      	b.n	8003726 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	60fa      	str	r2, [r7, #12]
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	1c51      	adds	r1, r2, #1
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	7812      	ldrb	r2, [r2, #0]
 8003724:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	f47f af7d 	bne.w	800362a <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	461a      	mov	r2, r3
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	1ad3      	subs	r3, r2, r3
}
 800373e:	4618      	mov	r0, r3
 8003740:	3720      	adds	r7, #32
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
	int length = 0;
 8003752:	2300      	movs	r3, #0
 8003754:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8003756:	e081      	b.n	800385c <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	2b25      	cmp	r3, #37	; 0x25
 800375e:	d177      	bne.n	8003850 <ts_formatlength+0x108>
		{
			++fmt;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	3301      	adds	r3, #1
 8003764:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	3b58      	subs	r3, #88	; 0x58
 800376c:	2b20      	cmp	r3, #32
 800376e:	d86a      	bhi.n	8003846 <ts_formatlength+0xfe>
 8003770:	a201      	add	r2, pc, #4	; (adr r2, 8003778 <ts_formatlength+0x30>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	08003839 	.word	0x08003839
 800377c:	08003847 	.word	0x08003847
 8003780:	08003847 	.word	0x08003847
 8003784:	08003847 	.word	0x08003847
 8003788:	08003847 	.word	0x08003847
 800378c:	08003847 	.word	0x08003847
 8003790:	08003847 	.word	0x08003847
 8003794:	08003847 	.word	0x08003847
 8003798:	08003847 	.word	0x08003847
 800379c:	08003847 	.word	0x08003847
 80037a0:	08003847 	.word	0x08003847
 80037a4:	080037fd 	.word	0x080037fd
 80037a8:	0800380b 	.word	0x0800380b
 80037ac:	08003847 	.word	0x08003847
 80037b0:	08003847 	.word	0x08003847
 80037b4:	08003847 	.word	0x08003847
 80037b8:	08003847 	.word	0x08003847
 80037bc:	0800380b 	.word	0x0800380b
 80037c0:	08003847 	.word	0x08003847
 80037c4:	08003847 	.word	0x08003847
 80037c8:	08003847 	.word	0x08003847
 80037cc:	08003847 	.word	0x08003847
 80037d0:	08003847 	.word	0x08003847
 80037d4:	08003847 	.word	0x08003847
 80037d8:	08003847 	.word	0x08003847
 80037dc:	08003847 	.word	0x08003847
 80037e0:	08003847 	.word	0x08003847
 80037e4:	08003819 	.word	0x08003819
 80037e8:	08003847 	.word	0x08003847
 80037ec:	0800380b 	.word	0x0800380b
 80037f0:	08003847 	.word	0x08003847
 80037f4:	08003847 	.word	0x08003847
 80037f8:	08003839 	.word	0x08003839
			{
			  case 'c':
		  		  va_arg(va, int);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	3304      	adds	r3, #4
 8003800:	603b      	str	r3, [r7, #0]
				  ++length;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	3301      	adds	r3, #1
 8003806:	60fb      	str	r3, [r7, #12]
				  break;
 8003808:	e025      	b.n	8003856 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	330b      	adds	r3, #11
 800380e:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	3304      	adds	r3, #4
 8003814:	603b      	str	r3, [r7, #0]
				  break;
 8003816:	e01e      	b.n	8003856 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	1d1a      	adds	r2, r3, #4
 800381c:	603a      	str	r2, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8003822:	e002      	b.n	800382a <ts_formatlength+0xe2>
			  			  ++length;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3301      	adds	r3, #1
 8003828:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	60ba      	str	r2, [r7, #8]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f6      	bne.n	8003824 <ts_formatlength+0xdc>
			  	  }
				  break;
 8003836:	e00e      	b.n	8003856 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	3308      	adds	r3, #8
 800383c:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	3304      	adds	r3, #4
 8003842:	603b      	str	r3, [r7, #0]
				  break;
 8003844:	e007      	b.n	8003856 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	3301      	adds	r3, #1
 800384a:	60fb      	str	r3, [r7, #12]
				  break;
 800384c:	bf00      	nop
 800384e:	e002      	b.n	8003856 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3301      	adds	r3, #1
 8003854:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	3301      	adds	r3, #1
 800385a:	607b      	str	r3, [r7, #4]
	while (*fmt)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	f47f af79 	bne.w	8003758 <ts_formatlength+0x10>
	}
	return length;
 8003866:	68fb      	ldr	r3, [r7, #12]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop

08003874 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8003874:	b40f      	push	{r0, r1, r2, r3}
 8003876:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
	int length = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8003882:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003886:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8003888:	6839      	ldr	r1, [r7, #0]
 800388a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800388c:	f7ff ff5c 	bl	8003748 <ts_formatlength>
 8003890:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8003892:	466b      	mov	r3, sp
 8003894:	461e      	mov	r6, r3
		char buf[length];
 8003896:	68f9      	ldr	r1, [r7, #12]
 8003898:	1e4b      	subs	r3, r1, #1
 800389a:	60bb      	str	r3, [r7, #8]
 800389c:	460b      	mov	r3, r1
 800389e:	461a      	mov	r2, r3
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80038a8:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80038ac:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80038b0:	460b      	mov	r3, r1
 80038b2:	461a      	mov	r2, r3
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	00dd      	lsls	r5, r3, #3
 80038ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80038be:	00d4      	lsls	r4, r2, #3
 80038c0:	460b      	mov	r3, r1
 80038c2:	3307      	adds	r3, #7
 80038c4:	08db      	lsrs	r3, r3, #3
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	ebad 0d03 	sub.w	sp, sp, r3
 80038cc:	466b      	mov	r3, sp
 80038ce:	3300      	adds	r3, #0
 80038d0:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 80038d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80038d6:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fe9a 	bl	8003618 <ts_formatstring>
 80038e4:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4619      	mov	r1, r3
 80038ec:	2001      	movs	r0, #1
 80038ee:	f7ff fb97 	bl	8003020 <_write>
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 80038f6:	68fb      	ldr	r3, [r7, #12]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003902:	b004      	add	sp, #16
 8003904:	4770      	bx	lr
	...

08003908 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b086      	sub	sp, #24
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7fc fc8d 	bl	8000230 <strlen>
 8003916:	4603      	mov	r3, r0
 8003918:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	6879      	ldr	r1, [r7, #4]
 8003922:	2001      	movs	r0, #1
 8003924:	f7ff fb7c 	bl	8003020 <_write>
 8003928:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 800392a:	2201      	movs	r2, #1
 800392c:	490b      	ldr	r1, [pc, #44]	; (800395c <puts+0x54>)
 800392e:	2001      	movs	r0, #1
 8003930:	f7ff fb76 	bl	8003020 <_write>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4413      	add	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	429a      	cmp	r2, r3
 8003944:	d102      	bne.n	800394c <puts+0x44>
	{
		res = 0;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	e002      	b.n	8003952 <puts+0x4a>
	}
	else
	{
		res = EOF;
 800394c:	f04f 33ff 	mov.w	r3, #4294967295
 8003950:	617b      	str	r3, [r7, #20]
	}

	return res;
 8003952:	697b      	ldr	r3, [r7, #20]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	08003d9c 	.word	0x08003d9c

08003960 <UART_PushChar>:
// - Push a char to the transmit buffer, no-wait and no check if buffer full
// - Inserts automatically a '\r' prior to any '\n'
// - Enable the UART TX Interrupt if necessary
//-------------------------------------------------------------------------------
static void UART_PushChar(char ch)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	71fb      	strb	r3, [r7, #7]
  if (ch == '\n')
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	2b0a      	cmp	r3, #10
 800396e:	d119      	bne.n	80039a4 <UART_PushChar+0x44>
  {
    tbuf[t_in++ & TMASK] = '\r';    // add [CR]
 8003970:	4b1c      	ldr	r3, [pc, #112]	; (80039e4 <UART_PushChar+0x84>)
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	b2db      	uxtb	r3, r3
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	b2d1      	uxtb	r1, r2
 800397a:	4a1a      	ldr	r2, [pc, #104]	; (80039e4 <UART_PushChar+0x84>)
 800397c:	7011      	strb	r1, [r2, #0]
 800397e:	461a      	mov	r2, r3
 8003980:	4b19      	ldr	r3, [pc, #100]	; (80039e8 <UART_PushChar+0x88>)
 8003982:	210d      	movs	r1, #13
 8003984:	5499      	strb	r1, [r3, r2]
    tbuf[t_in++ & TMASK] = '\n';    // add [NL]
 8003986:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <UART_PushChar+0x84>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	b2db      	uxtb	r3, r3
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	b2d1      	uxtb	r1, r2
 8003990:	4a14      	ldr	r2, [pc, #80]	; (80039e4 <UART_PushChar+0x84>)
 8003992:	7011      	strb	r1, [r2, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	4b14      	ldr	r3, [pc, #80]	; (80039e8 <UART_PushChar+0x88>)
 8003998:	210a      	movs	r1, #10
 800399a:	5499      	strb	r1, [r3, r2]
    newline = 1;
 800399c:	4b13      	ldr	r3, [pc, #76]	; (80039ec <UART_PushChar+0x8c>)
 800399e:	2201      	movs	r2, #1
 80039a0:	701a      	strb	r2, [r3, #0]
 80039a2:	e00d      	b.n	80039c0 <UART_PushChar+0x60>
  }
  else
  {
    tbuf[t_in++ & TMASK] = ch;   // next char
 80039a4:	4b0f      	ldr	r3, [pc, #60]	; (80039e4 <UART_PushChar+0x84>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	b2d1      	uxtb	r1, r2
 80039ae:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <UART_PushChar+0x84>)
 80039b0:	7011      	strb	r1, [r2, #0]
 80039b2:	4619      	mov	r1, r3
 80039b4:	4a0c      	ldr	r2, [pc, #48]	; (80039e8 <UART_PushChar+0x88>)
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	5453      	strb	r3, [r2, r1]
    newline = 0;
 80039ba:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <UART_PushChar+0x8c>)
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
  }
  if (txien == DISABLE)
 80039c0:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <UART_PushChar+0x90>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <UART_PushChar+0x7c>
  {
    txien  = ENABLE;
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <UART_PushChar+0x90>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
    USART_ITConfig(Open_USART, USART_IT_TXE, ENABLE);  // enable TX interrupt
 80039d0:	2201      	movs	r2, #1
 80039d2:	f240 7127 	movw	r1, #1831	; 0x727
 80039d6:	4807      	ldr	r0, [pc, #28]	; (80039f4 <UART_PushChar+0x94>)
 80039d8:	f7fe ff4e 	bl	8002878 <USART_ITConfig>
  }
}
 80039dc:	bf00      	nop
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200013ed 	.word	0x200013ed
 80039e8:	200011ec 	.word	0x200011ec
 80039ec:	200013f1 	.word	0x200013f1
 80039f0:	200013f0 	.word	0x200013f0
 80039f4:	40013800 	.word	0x40013800

080039f8 <USART1_IRQHandler>:



//=================================================================================
void USARTx_IRQHANDLER(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
  char ch;
  //===============================================================================
  // USART RX Interrupt Service Routine
  //-------------------------------------------------------------------------------
  if (USART_GetFlagStatus(Open_USART, USART_FLAG_RXNE) == SET)
 80039fe:	2120      	movs	r1, #32
 8003a00:	4849      	ldr	r0, [pc, #292]	; (8003b28 <USART1_IRQHandler+0x130>)
 8003a02:	f7fe ffa0 	bl	8002946 <USART_GetFlagStatus>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d15d      	bne.n	8003ac8 <USART1_IRQHandler+0xd0>
  {
    ch = USART_ReceiveData(Open_USART); // get received character
 8003a0c:	4846      	ldr	r0, [pc, #280]	; (8003b28 <USART1_IRQHandler+0x130>)
 8003a0e:	f7fe ff8b 	bl	8002928 <USART_ReceiveData>
 8003a12:	4603      	mov	r3, r0
 8003a14:	71fb      	strb	r3, [r7, #7]
    if (ch > 0x1F)                      // if printable char
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	2b1f      	cmp	r3, #31
 8003a1a:	d913      	bls.n	8003a44 <USART1_IRQHandler+0x4c>
    {
      rbuf[r_in++ & RMASK] = ch;        // add char to buffer
 8003a1c:	4b43      	ldr	r3, [pc, #268]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	b2d1      	uxtb	r1, r2
 8003a26:	4a41      	ldr	r2, [pc, #260]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a28:	7011      	strb	r1, [r2, #0]
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4a40      	ldr	r2, [pc, #256]	; (8003b30 <USART1_IRQHandler+0x138>)
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	5453      	strb	r3, [r2, r1]
      if (echo)
 8003a32:	4b40      	ldr	r3, [pc, #256]	; (8003b34 <USART1_IRQHandler+0x13c>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d046      	beq.n	8003ac8 <USART1_IRQHandler+0xd0>
      {
        UART_PushChar(ch);              // echo
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff ff8f 	bl	8003960 <UART_PushChar>
 8003a42:	e041      	b.n	8003ac8 <USART1_IRQHandler+0xd0>
      }
    }
    else if (ch=='\r')                  // if char = [CR]
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	2b0d      	cmp	r3, #13
 8003a48:	d119      	bne.n	8003a7e <USART1_IRQHandler+0x86>
    {
      rbuf[r_in++ & RMASK] = '\0';      // add stringend to buffer
 8003a4a:	4b38      	ldr	r3, [pc, #224]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	1c5a      	adds	r2, r3, #1
 8003a52:	b2d1      	uxtb	r1, r2
 8003a54:	4a35      	ldr	r2, [pc, #212]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a56:	7011      	strb	r1, [r2, #0]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4b35      	ldr	r3, [pc, #212]	; (8003b30 <USART1_IRQHandler+0x138>)
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	5499      	strb	r1, [r3, r2]
      rmsg++;                           // increment message counter
 8003a60:	4b35      	ldr	r3, [pc, #212]	; (8003b38 <USART1_IRQHandler+0x140>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	3301      	adds	r3, #1
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	4b33      	ldr	r3, [pc, #204]	; (8003b38 <USART1_IRQHandler+0x140>)
 8003a6c:	701a      	strb	r2, [r3, #0]
      if (echo)
 8003a6e:	4b31      	ldr	r3, [pc, #196]	; (8003b34 <USART1_IRQHandler+0x13c>)
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d028      	beq.n	8003ac8 <USART1_IRQHandler+0xd0>
      {
        UART_PushChar('\n');            // echo '\n' for [CR]+[LF]
 8003a76:	200a      	movs	r0, #10
 8003a78:	f7ff ff72 	bl	8003960 <UART_PushChar>
 8003a7c:	e024      	b.n	8003ac8 <USART1_IRQHandler+0xd0>
      }
    }
    else if (ch=='\b')                  // if backspace
 8003a7e:	79fb      	ldrb	r3, [r7, #7]
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d121      	bne.n	8003ac8 <USART1_IRQHandler+0xd0>
    {
      if (rbuf[(r_in-1) & RMASK])       // if there is a char, left from cursor
 8003a84:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	4a28      	ldr	r2, [pc, #160]	; (8003b30 <USART1_IRQHandler+0x138>)
 8003a90:	5cd3      	ldrb	r3, [r2, r3]
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d017      	beq.n	8003ac8 <USART1_IRQHandler+0xd0>
      {
        rbuf[(--r_in) & RMASK]=0;       // then delete it and go one char back.
 8003a98:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	4b22      	ldr	r3, [pc, #136]	; (8003b2c <USART1_IRQHandler+0x134>)
 8003aa4:	4611      	mov	r1, r2
 8003aa6:	7019      	strb	r1, [r3, #0]
 8003aa8:	4b21      	ldr	r3, [pc, #132]	; (8003b30 <USART1_IRQHandler+0x138>)
 8003aaa:	2100      	movs	r1, #0
 8003aac:	5499      	strb	r1, [r3, r2]
        if (echo)
 8003aae:	4b21      	ldr	r3, [pc, #132]	; (8003b34 <USART1_IRQHandler+0x13c>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d008      	beq.n	8003ac8 <USART1_IRQHandler+0xd0>
        {
          UART_PushChar('\b');          // Back-SPACE
 8003ab6:	2008      	movs	r0, #8
 8003ab8:	f7ff ff52 	bl	8003960 <UART_PushChar>
          UART_PushChar(' ');           // echo a SPACE to delete char on Terminal
 8003abc:	2020      	movs	r0, #32
 8003abe:	f7ff ff4f 	bl	8003960 <UART_PushChar>
          UART_PushChar('\b');          // Back-SPACE again
 8003ac2:	2008      	movs	r0, #8
 8003ac4:	f7ff ff4c 	bl	8003960 <UART_PushChar>
    }
  }
  //===============================================================================
  // USART TX Interrupt Service Routine
  //-------------------------------------------------------------------------------
  if (USART_GetFlagStatus(Open_USART, USART_FLAG_TXE) == SET)
 8003ac8:	2180      	movs	r1, #128	; 0x80
 8003aca:	4817      	ldr	r0, [pc, #92]	; (8003b28 <USART1_IRQHandler+0x130>)
 8003acc:	f7fe ff3b 	bl	8002946 <USART_GetFlagStatus>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d124      	bne.n	8003b20 <USART1_IRQHandler+0x128>
  {
    // If TX-Buffer contains Data
    if (t_in != t_out)
 8003ad6:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <USART1_IRQHandler+0x144>)
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <USART1_IRQHandler+0x148>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d013      	beq.n	8003b0e <USART1_IRQHandler+0x116>
    {
      // then send next char
      USART_SendData(Open_USART, tbuf[t_out & TMASK]);
 8003ae6:	4b16      	ldr	r3, [pc, #88]	; (8003b40 <USART1_IRQHandler+0x148>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	4b15      	ldr	r3, [pc, #84]	; (8003b44 <USART1_IRQHandler+0x14c>)
 8003af0:	5c9b      	ldrb	r3, [r3, r2]
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	4619      	mov	r1, r3
 8003af8:	480b      	ldr	r0, [pc, #44]	; (8003b28 <USART1_IRQHandler+0x130>)
 8003afa:	f7fe ff04 	bl	8002906 <USART_SendData>
      t_out++;   // pointer to next char
 8003afe:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <USART1_IRQHandler+0x148>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	3301      	adds	r3, #1
 8003b06:	b2da      	uxtb	r2, r3
 8003b08:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <USART1_IRQHandler+0x148>)
 8003b0a:	701a      	strb	r2, [r3, #0]
      // else disable the DataRegisterEmpty Interrupt
      USART_ITConfig(Open_USART, USART_IT_TXE, DISABLE);
      txien  = DISABLE;
    }
  }
}
 8003b0c:	e008      	b.n	8003b20 <USART1_IRQHandler+0x128>
      USART_ITConfig(Open_USART, USART_IT_TXE, DISABLE);
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f240 7127 	movw	r1, #1831	; 0x727
 8003b14:	4804      	ldr	r0, [pc, #16]	; (8003b28 <USART1_IRQHandler+0x130>)
 8003b16:	f7fe feaf 	bl	8002878 <USART_ITConfig>
      txien  = DISABLE;
 8003b1a:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <USART1_IRQHandler+0x150>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	701a      	strb	r2, [r3, #0]
}
 8003b20:	bf00      	nop
 8003b22:	3708      	adds	r7, #8
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40013800 	.word	0x40013800
 8003b2c:	200013ef 	.word	0x200013ef
 8003b30:	200012ec 	.word	0x200012ec
 8003b34:	2000001c 	.word	0x2000001c
 8003b38:	200013ec 	.word	0x200013ec
 8003b3c:	200013ed 	.word	0x200013ed
 8003b40:	200013ee 	.word	0x200013ee
 8003b44:	200011ec 	.word	0x200011ec
 8003b48:	200013f0 	.word	0x200013f0

08003b4c <__libc_init_array>:
 8003b4c:	b570      	push	{r4, r5, r6, lr}
 8003b4e:	2500      	movs	r5, #0
 8003b50:	4e0c      	ldr	r6, [pc, #48]	; (8003b84 <__libc_init_array+0x38>)
 8003b52:	4c0d      	ldr	r4, [pc, #52]	; (8003b88 <__libc_init_array+0x3c>)
 8003b54:	1ba4      	subs	r4, r4, r6
 8003b56:	10a4      	asrs	r4, r4, #2
 8003b58:	42a5      	cmp	r5, r4
 8003b5a:	d109      	bne.n	8003b70 <__libc_init_array+0x24>
 8003b5c:	f000 f826 	bl	8003bac <_init>
 8003b60:	2500      	movs	r5, #0
 8003b62:	4e0a      	ldr	r6, [pc, #40]	; (8003b8c <__libc_init_array+0x40>)
 8003b64:	4c0a      	ldr	r4, [pc, #40]	; (8003b90 <__libc_init_array+0x44>)
 8003b66:	1ba4      	subs	r4, r4, r6
 8003b68:	10a4      	asrs	r4, r4, #2
 8003b6a:	42a5      	cmp	r5, r4
 8003b6c:	d105      	bne.n	8003b7a <__libc_init_array+0x2e>
 8003b6e:	bd70      	pop	{r4, r5, r6, pc}
 8003b70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b74:	4798      	blx	r3
 8003b76:	3501      	adds	r5, #1
 8003b78:	e7ee      	b.n	8003b58 <__libc_init_array+0xc>
 8003b7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b7e:	4798      	blx	r3
 8003b80:	3501      	adds	r5, #1
 8003b82:	e7f2      	b.n	8003b6a <__libc_init_array+0x1e>
 8003b84:	08003da0 	.word	0x08003da0
 8003b88:	08003da0 	.word	0x08003da0
 8003b8c:	08003da0 	.word	0x08003da0
 8003b90:	08003da4 	.word	0x08003da4

08003b94 <memcpy>:
 8003b94:	b510      	push	{r4, lr}
 8003b96:	1e43      	subs	r3, r0, #1
 8003b98:	440a      	add	r2, r1
 8003b9a:	4291      	cmp	r1, r2
 8003b9c:	d100      	bne.n	8003ba0 <memcpy+0xc>
 8003b9e:	bd10      	pop	{r4, pc}
 8003ba0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ba4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ba8:	e7f7      	b.n	8003b9a <memcpy+0x6>
	...

08003bac <_init>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	bf00      	nop
 8003bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb2:	bc08      	pop	{r3}
 8003bb4:	469e      	mov	lr, r3
 8003bb6:	4770      	bx	lr

08003bb8 <_fini>:
 8003bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bba:	bf00      	nop
 8003bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bbe:	bc08      	pop	{r3}
 8003bc0:	469e      	mov	lr, r3
 8003bc2:	4770      	bx	lr
