
@manual{lab5,
  author = {Computing Memory Architecture Lab.},
  title = {Practice 5: PE implementation and BRAM modeling},
  organization = {Hardware System Design},
  year = {2021},
  month = {April}
}
@manual{lab6,
  author = {Computing Memory Architecture Lab.},
  title = {Practice 6:  BRAM to PE controller},
  organization = {Hardware System Design},
  year = {2021},
  month = {April}
}
@manual{memh,
  author = {WillFlux},
  title = {Initialize Memory in Verilog},
  organization = {Project F - FPGA Development},
  year = {2020},
  month = {April},
  url = {https://projectf.io/posts/initialize-memory-in-verilog/}
}
@book{thomas2008verilog,
  title={The Verilog{\textregistered} hardware description language},
  author={Thomas, Donald and Moorby, Philip},
  year={2008},
  publisher={Springer Science \& Business Media}
}


