Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  8 14:58:38 2020
| Host         : DESKTOP-9H19BOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file integercomputeBlockPynq_control_sets_placed.rpt
| Design       : integercomputeBlockPynq
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                                      |                                    |                1 |              1 |
|  Clk_IBUF_BUFG | pBuffer/buff0/set                    | mCompute/SR[0]                     |                3 |              9 |
|  Clk_IBUF_BUFG | pBuffer/buff1/holdData[7]_i_1__0_n_0 | mCompute/SR[0]                     |                3 |              9 |
|  Clk_IBUF_BUFG | mStart_IBUF                          | pBuffer/buff1/holdData_reg[4]_3[0] |                6 |             16 |
+----------------+--------------------------------------+------------------------------------+------------------+----------------+


