// Seed: 2195546521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout supply0 id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1 == id_1;
  wire id_6, id_7;
  logic id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd1,
    parameter id_6 = 32'd80
) (
    output supply1 id_0,
    input supply1 id_1,
    input tri _id_2,
    output wor id_3,
    input tri id_4,
    input uwire id_5
    , id_16,
    input supply0 _id_6,
    input wor id_7,
    output wire id_8,
    output supply0 id_9
    , id_17,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14
);
  wire id_18;
  wire id_19;
  ;
  wire id_20;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_19,
      id_19
  );
  logic [id_6  !=  id_6 : id_2] id_21;
  ;
endmodule
