
MyNewProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000eb4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800103c  0800103c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800103c  0800103c  0001103c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001040  08001040  00011040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00000098  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000a8  200000a8  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000066e6  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000fa2  00000000  00000000  00026726  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000968  00000000  00000000  000276c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000008c0  00000000  00000000  00028030  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002ed2  00000000  00000000  000288f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002d99  00000000  00000000  0002b7c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002e55b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028b4  00000000  00000000  0002e5d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00030e8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001024 	.word	0x08001024

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001024 	.word	0x08001024

080001c8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001d8:	4b08      	ldr	r3, [pc, #32]	; (80001fc <DAC_SetChannel1Data+0x34>)
 80001da:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001dc:	68fa      	ldr	r2, [r7, #12]
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	4413      	add	r3, r2
 80001e2:	3308      	adds	r3, #8
 80001e4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	461a      	mov	r2, r3
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	6013      	str	r3, [r2, #0]
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40007400 	.word	0x40007400

08000200 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000200:	b480      	push	{r7}
 8000202:	b085      	sub	sp, #20
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	4b25      	ldr	r3, [pc, #148]	; (80002ac <DMA_Init+0xac>)
 8000218:	4013      	ands	r3, r2
 800021a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800022a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	699b      	ldr	r3, [r3, #24]
 8000230:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000236:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000242:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000248:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000254:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	f023 0307 	bic.w	r3, r3, #7
 800026e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000278:	4313      	orrs	r3, r2
 800027a:	68fa      	ldr	r2, [r7, #12]
 800027c:	4313      	orrs	r3, r2
 800027e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	691a      	ldr	r2, [r3, #16]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	685a      	ldr	r2, [r3, #4]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	689a      	ldr	r2, [r3, #8]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	60da      	str	r2, [r3, #12]
}
 800029e:	bf00      	nop
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	f01c803f 	.word	0xf01c803f

080002b0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002bc:	78fb      	ldrb	r3, [r7, #3]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d006      	beq.n	80002d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f043 0201 	orr.w	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002ce:	e005      	b.n	80002dc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f023 0201 	bic.w	r2, r3, #1
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f0:	2300      	movs	r3, #0
 80002f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 0301 	and.w	r3, r3, #1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d002      	beq.n	8000306 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000300:	2301      	movs	r3, #1
 8000302:	73fb      	strb	r3, [r7, #15]
 8000304:	e001      	b.n	800030a <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000306:	2300      	movs	r3, #0
 8000308:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800030a:	7bfb      	ldrb	r3, [r7, #15]
}
 800030c:	4618      	mov	r0, r3
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr

08000318 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000318:	b480      	push	{r7}
 800031a:	b087      	sub	sp, #28
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
 8000320:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000322:	2300      	movs	r3, #0
 8000324:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000326:	2300      	movs	r3, #0
 8000328:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a15      	ldr	r2, [pc, #84]	; (8000384 <DMA_GetFlagStatus+0x6c>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d802      	bhi.n	8000338 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <DMA_GetFlagStatus+0x70>)
 8000334:	613b      	str	r3, [r7, #16]
 8000336:	e001      	b.n	800033c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000338:	4b14      	ldr	r3, [pc, #80]	; (800038c <DMA_GetFlagStatus+0x74>)
 800033a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000342:	2b00      	cmp	r3, #0
 8000344:	d003      	beq.n	800034e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000346:	693b      	ldr	r3, [r7, #16]
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	60fb      	str	r3, [r7, #12]
 800034c:	e002      	b.n	8000354 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800035a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800035e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	4013      	ands	r3, r2
 8000366:	2b00      	cmp	r3, #0
 8000368:	d002      	beq.n	8000370 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800036a:	2301      	movs	r3, #1
 800036c:	75fb      	strb	r3, [r7, #23]
 800036e:	e001      	b.n	8000374 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000370:	2300      	movs	r3, #0
 8000372:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000374:	7dfb      	ldrb	r3, [r7, #23]
}
 8000376:	4618      	mov	r0, r3
 8000378:	371c      	adds	r7, #28
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	4002640f 	.word	0x4002640f
 8000388:	40026000 	.word	0x40026000
 800038c:	40026400 	.word	0x40026400

08000390 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a10      	ldr	r2, [pc, #64]	; (80003e0 <DMA_ClearFlag+0x50>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d802      	bhi.n	80003a8 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <DMA_ClearFlag+0x54>)
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	e001      	b.n	80003ac <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <DMA_ClearFlag+0x58>)
 80003aa:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d007      	beq.n	80003c6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003bc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003c4:	e006      	b.n	80003d4 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003cc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d0:	68fa      	ldr	r2, [r7, #12]
 80003d2:	6093      	str	r3, [r2, #8]
}
 80003d4:	bf00      	nop
 80003d6:	3714      	adds	r7, #20
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	4002640f 	.word	0x4002640f
 80003e4:	40026000 	.word	0x40026000
 80003e8:	40026400 	.word	0x40026400

080003ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b087      	sub	sp, #28
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003f6:	2300      	movs	r3, #0
 80003f8:	617b      	str	r3, [r7, #20]
 80003fa:	2300      	movs	r3, #0
 80003fc:	613b      	str	r3, [r7, #16]
 80003fe:	2300      	movs	r3, #0
 8000400:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000402:	2300      	movs	r3, #0
 8000404:	617b      	str	r3, [r7, #20]
 8000406:	e076      	b.n	80004f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000408:	2201      	movs	r2, #1
 800040a:	697b      	ldr	r3, [r7, #20]
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	693b      	ldr	r3, [r7, #16]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800041c:	68fa      	ldr	r2, [r7, #12]
 800041e:	693b      	ldr	r3, [r7, #16]
 8000420:	429a      	cmp	r2, r3
 8000422:	d165      	bne.n	80004f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681a      	ldr	r2, [r3, #0]
 8000428:	697b      	ldr	r3, [r7, #20]
 800042a:	005b      	lsls	r3, r3, #1
 800042c:	2103      	movs	r1, #3
 800042e:	fa01 f303 	lsl.w	r3, r1, r3
 8000432:	43db      	mvns	r3, r3
 8000434:	401a      	ands	r2, r3
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681a      	ldr	r2, [r3, #0]
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	791b      	ldrb	r3, [r3, #4]
 8000442:	4619      	mov	r1, r3
 8000444:	697b      	ldr	r3, [r7, #20]
 8000446:	005b      	lsls	r3, r3, #1
 8000448:	fa01 f303 	lsl.w	r3, r1, r3
 800044c:	431a      	orrs	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	791b      	ldrb	r3, [r3, #4]
 8000456:	2b01      	cmp	r3, #1
 8000458:	d003      	beq.n	8000462 <GPIO_Init+0x76>
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	2b02      	cmp	r3, #2
 8000460:	d12e      	bne.n	80004c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	689a      	ldr	r2, [r3, #8]
 8000466:	697b      	ldr	r3, [r7, #20]
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	2103      	movs	r1, #3
 800046c:	fa01 f303 	lsl.w	r3, r1, r3
 8000470:	43db      	mvns	r3, r3
 8000472:	401a      	ands	r2, r3
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	689a      	ldr	r2, [r3, #8]
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	795b      	ldrb	r3, [r3, #5]
 8000480:	4619      	mov	r1, r3
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	fa01 f303 	lsl.w	r3, r1, r3
 800048a:	431a      	orrs	r2, r3
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	b29b      	uxth	r3, r3
 8000498:	4619      	mov	r1, r3
 800049a:	2301      	movs	r3, #1
 800049c:	408b      	lsls	r3, r1
 800049e:	43db      	mvns	r3, r3
 80004a0:	401a      	ands	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	7992      	ldrb	r2, [r2, #6]
 80004ae:	4611      	mov	r1, r2
 80004b0:	697a      	ldr	r2, [r7, #20]
 80004b2:	b292      	uxth	r2, r2
 80004b4:	fa01 f202 	lsl.w	r2, r1, r2
 80004b8:	b292      	uxth	r2, r2
 80004ba:	431a      	orrs	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	68da      	ldr	r2, [r3, #12]
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	2103      	movs	r1, #3
 80004cc:	fa01 f303 	lsl.w	r3, r1, r3
 80004d0:	43db      	mvns	r3, r3
 80004d2:	401a      	ands	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	68da      	ldr	r2, [r3, #12]
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	79db      	ldrb	r3, [r3, #7]
 80004e0:	4619      	mov	r1, r3
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	431a      	orrs	r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	3301      	adds	r3, #1
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	2b0f      	cmp	r3, #15
 80004fa:	d985      	bls.n	8000408 <GPIO_Init+0x1c>
    }
  }
}
 80004fc:	bf00      	nop
 80004fe:	371c      	adds	r7, #28
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr

08000508 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	460b      	mov	r3, r1
 8000512:	807b      	strh	r3, [r7, #2]
 8000514:	4613      	mov	r3, r2
 8000516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000518:	787b      	ldrb	r3, [r7, #1]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d003      	beq.n	8000526 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	887a      	ldrh	r2, [r7, #2]
 8000522:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000524:	e002      	b.n	800052c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	887a      	ldrh	r2, [r7, #2]
 800052a:	835a      	strh	r2, [r3, #26]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	460b      	mov	r3, r1
 8000542:	807b      	strh	r3, [r7, #2]
 8000544:	4613      	mov	r3, r2
 8000546:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000548:	2300      	movs	r3, #0
 800054a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800054c:	2300      	movs	r3, #0
 800054e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000550:	787a      	ldrb	r2, [r7, #1]
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	f003 0307 	and.w	r3, r3, #7
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	fa02 f303 	lsl.w	r3, r2, r3
 800055e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000560:	887b      	ldrh	r3, [r7, #2]
 8000562:	08db      	lsrs	r3, r3, #3
 8000564:	b29b      	uxth	r3, r3
 8000566:	4618      	mov	r0, r3
 8000568:	887b      	ldrh	r3, [r7, #2]
 800056a:	08db      	lsrs	r3, r3, #3
 800056c:	b29b      	uxth	r3, r3
 800056e:	461a      	mov	r2, r3
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	3208      	adds	r2, #8
 8000574:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	210f      	movs	r1, #15
 8000582:	fa01 f303 	lsl.w	r3, r1, r3
 8000586:	43db      	mvns	r3, r3
 8000588:	ea02 0103 	and.w	r1, r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f100 0208 	add.w	r2, r0, #8
 8000592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000596:	887b      	ldrh	r3, [r7, #2]
 8000598:	08db      	lsrs	r3, r3, #3
 800059a:	b29b      	uxth	r3, r3
 800059c:	461a      	mov	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	3208      	adds	r2, #8
 80005a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80005ac:	887b      	ldrh	r3, [r7, #2]
 80005ae:	08db      	lsrs	r3, r3, #3
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	461a      	mov	r2, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3208      	adds	r2, #8
 80005b8:	68b9      	ldr	r1, [r7, #8]
 80005ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005be:	bf00      	nop
 80005c0:	3714      	adds	r7, #20
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
	...

080005cc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005d8:	78fb      	ldrb	r3, [r7, #3]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d006      	beq.n	80005ec <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80005de:	490a      	ldr	r1, [pc, #40]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005e0:	4b09      	ldr	r3, [pc, #36]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4313      	orrs	r3, r2
 80005e8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80005ea:	e006      	b.n	80005fa <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80005ec:	4906      	ldr	r1, [pc, #24]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005ee:	4b06      	ldr	r3, [pc, #24]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	43db      	mvns	r3, r3
 80005f6:	4013      	ands	r3, r2
 80005f8:	630b      	str	r3, [r1, #48]	; 0x30
}
 80005fa:	bf00      	nop
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800

0800060c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800061e:	490a      	ldr	r1, [pc, #40]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4313      	orrs	r3, r2
 8000628:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800062a:	e006      	b.n	800063a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800062c:	4906      	ldr	r1, [pc, #24]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	43db      	mvns	r3, r3
 8000636:	4013      	ands	r3, r2
 8000638:	640b      	str	r3, [r1, #64]	; 0x40
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	40023800 	.word	0x40023800

0800064c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	887a      	ldrh	r2, [r7, #2]
 800065c:	819a      	strh	r2, [r3, #12]
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800066a:	b480      	push	{r7}
 800066c:	b085      	sub	sp, #20
 800066e:	af00      	add	r7, sp, #0
 8000670:	6078      	str	r0, [r7, #4]
 8000672:	460b      	mov	r3, r1
 8000674:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000676:	2300      	movs	r3, #0
 8000678:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	891b      	ldrh	r3, [r3, #8]
 800067e:	b29a      	uxth	r2, r3
 8000680:	887b      	ldrh	r3, [r7, #2]
 8000682:	4013      	ands	r3, r2
 8000684:	b29b      	uxth	r3, r3
 8000686:	2b00      	cmp	r3, #0
 8000688:	d002      	beq.n	8000690 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800068a:	2301      	movs	r3, #1
 800068c:	73fb      	strb	r3, [r7, #15]
 800068e:	e001      	b.n	8000694 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000690:	2300      	movs	r3, #0
 8000692:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000694:	7bfb      	ldrb	r3, [r7, #15]
}
 8000696:	4618      	mov	r0, r3
 8000698:	3714      	adds	r7, #20
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
	...

080006a4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a29      	ldr	r2, [pc, #164]	; (8000760 <TIM_TimeBaseInit+0xbc>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d013      	beq.n	80006e8 <TIM_TimeBaseInit+0x44>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a28      	ldr	r2, [pc, #160]	; (8000764 <TIM_TimeBaseInit+0xc0>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d00f      	beq.n	80006e8 <TIM_TimeBaseInit+0x44>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006ce:	d00b      	beq.n	80006e8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a25      	ldr	r2, [pc, #148]	; (8000768 <TIM_TimeBaseInit+0xc4>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d007      	beq.n	80006e8 <TIM_TimeBaseInit+0x44>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	4a24      	ldr	r2, [pc, #144]	; (800076c <TIM_TimeBaseInit+0xc8>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d003      	beq.n	80006e8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a23      	ldr	r2, [pc, #140]	; (8000770 <TIM_TimeBaseInit+0xcc>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d108      	bne.n	80006fa <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80006e8:	89fb      	ldrh	r3, [r7, #14]
 80006ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006ee:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	885a      	ldrh	r2, [r3, #2]
 80006f4:	89fb      	ldrh	r3, [r7, #14]
 80006f6:	4313      	orrs	r3, r2
 80006f8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a1d      	ldr	r2, [pc, #116]	; (8000774 <TIM_TimeBaseInit+0xd0>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d00c      	beq.n	800071c <TIM_TimeBaseInit+0x78>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a1c      	ldr	r2, [pc, #112]	; (8000778 <TIM_TimeBaseInit+0xd4>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d008      	beq.n	800071c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800070a:	89fb      	ldrh	r3, [r7, #14]
 800070c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000710:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	891a      	ldrh	r2, [r3, #8]
 8000716:	89fb      	ldrh	r3, [r7, #14]
 8000718:	4313      	orrs	r3, r2
 800071a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	89fa      	ldrh	r2, [r7, #14]
 8000720:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685a      	ldr	r2, [r3, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	881a      	ldrh	r2, [r3, #0]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <TIM_TimeBaseInit+0xbc>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d003      	beq.n	8000742 <TIM_TimeBaseInit+0x9e>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a09      	ldr	r2, [pc, #36]	; (8000764 <TIM_TimeBaseInit+0xc0>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d104      	bne.n	800074c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	7a9b      	ldrb	r3, [r3, #10]
 8000746:	b29a      	uxth	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2201      	movs	r2, #1
 8000750:	829a      	strh	r2, [r3, #20]
}
 8000752:	bf00      	nop
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40010000 	.word	0x40010000
 8000764:	40010400 	.word	0x40010400
 8000768:	40000400 	.word	0x40000400
 800076c:	40000800 	.word	0x40000800
 8000770:	40000c00 	.word	0x40000c00
 8000774:	40001000 	.word	0x40001000
 8000778:	40001400 	.word	0x40001400

0800077c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	460b      	mov	r3, r1
 8000786:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000788:	78fb      	ldrb	r3, [r7, #3]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d008      	beq.n	80007a0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	881b      	ldrh	r3, [r3, #0]
 8000792:	b29b      	uxth	r3, r3
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	b29a      	uxth	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800079e:	e007      	b.n	80007b0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	f023 0301 	bic.w	r3, r3, #1
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	801a      	strh	r2, [r3, #0]
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	817b      	strh	r3, [r7, #10]
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]
 80007ce:	2300      	movs	r3, #0
 80007d0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	8c1b      	ldrh	r3, [r3, #32]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	f023 0310 	bic.w	r3, r3, #16
 80007dc:	b29a      	uxth	r2, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	8c1b      	ldrh	r3, [r3, #32]
 80007e6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	889b      	ldrh	r3, [r3, #4]
 80007ec:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	8b1b      	ldrh	r3, [r3, #24]
 80007f2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80007f4:	897b      	ldrh	r3, [r7, #10]
 80007f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80007fa:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80007fc:	897b      	ldrh	r3, [r7, #10]
 80007fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000802:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	881b      	ldrh	r3, [r3, #0]
 8000808:	021b      	lsls	r3, r3, #8
 800080a:	b29a      	uxth	r2, r3
 800080c:	897b      	ldrh	r3, [r7, #10]
 800080e:	4313      	orrs	r3, r2
 8000810:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000812:	89fb      	ldrh	r3, [r7, #14]
 8000814:	f023 0320 	bic.w	r3, r3, #32
 8000818:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	899b      	ldrh	r3, [r3, #12]
 800081e:	011b      	lsls	r3, r3, #4
 8000820:	b29a      	uxth	r2, r3
 8000822:	89fb      	ldrh	r3, [r7, #14]
 8000824:	4313      	orrs	r3, r2
 8000826:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	885b      	ldrh	r3, [r3, #2]
 800082c:	011b      	lsls	r3, r3, #4
 800082e:	b29a      	uxth	r2, r3
 8000830:	89fb      	ldrh	r3, [r7, #14]
 8000832:	4313      	orrs	r3, r2
 8000834:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a22      	ldr	r2, [pc, #136]	; (80008c4 <TIM_OC2Init+0x108>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d003      	beq.n	8000846 <TIM_OC2Init+0x8a>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a21      	ldr	r2, [pc, #132]	; (80008c8 <TIM_OC2Init+0x10c>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d12b      	bne.n	800089e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000846:	89fb      	ldrh	r3, [r7, #14]
 8000848:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800084c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	89db      	ldrh	r3, [r3, #14]
 8000852:	011b      	lsls	r3, r3, #4
 8000854:	b29a      	uxth	r2, r3
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	4313      	orrs	r3, r2
 800085a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800085c:	89fb      	ldrh	r3, [r7, #14]
 800085e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000862:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	889b      	ldrh	r3, [r3, #4]
 8000868:	011b      	lsls	r3, r3, #4
 800086a:	b29a      	uxth	r2, r3
 800086c:	89fb      	ldrh	r3, [r7, #14]
 800086e:	4313      	orrs	r3, r2
 8000870:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8000872:	89bb      	ldrh	r3, [r7, #12]
 8000874:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000878:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800087a:	89bb      	ldrh	r3, [r7, #12]
 800087c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000880:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	8a1b      	ldrh	r3, [r3, #16]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	b29a      	uxth	r2, r3
 800088a:	89bb      	ldrh	r3, [r7, #12]
 800088c:	4313      	orrs	r3, r2
 800088e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	8a5b      	ldrh	r3, [r3, #18]
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	b29a      	uxth	r2, r3
 8000898:	89bb      	ldrh	r3, [r7, #12]
 800089a:	4313      	orrs	r3, r2
 800089c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	89ba      	ldrh	r2, [r7, #12]
 80008a2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	897a      	ldrh	r2, [r7, #10]
 80008a8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	689a      	ldr	r2, [r3, #8]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	89fa      	ldrh	r2, [r7, #14]
 80008b6:	841a      	strh	r2, [r3, #32]
}
 80008b8:	bf00      	nop
 80008ba:	3714      	adds	r7, #20
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr
 80008c4:	40010000 	.word	0x40010000
 80008c8:	40010400 	.word	0x40010400

080008cc <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	817b      	strh	r3, [r7, #10]
 80008da:	2300      	movs	r3, #0
 80008dc:	81fb      	strh	r3, [r7, #14]
 80008de:	2300      	movs	r3, #0
 80008e0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	8c1b      	ldrh	r3, [r3, #32]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	8c1b      	ldrh	r3, [r3, #32]
 80008f6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	889b      	ldrh	r3, [r3, #4]
 80008fc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	8b9b      	ldrh	r3, [r3, #28]
 8000902:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000904:	897b      	ldrh	r3, [r7, #10]
 8000906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800090a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800090c:	897b      	ldrh	r3, [r7, #10]
 800090e:	f023 0303 	bic.w	r3, r3, #3
 8000912:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	881a      	ldrh	r2, [r3, #0]
 8000918:	897b      	ldrh	r3, [r7, #10]
 800091a:	4313      	orrs	r3, r2
 800091c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800091e:	89fb      	ldrh	r3, [r7, #14]
 8000920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000924:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	899b      	ldrh	r3, [r3, #12]
 800092a:	021b      	lsls	r3, r3, #8
 800092c:	b29a      	uxth	r2, r3
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	4313      	orrs	r3, r2
 8000932:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	885b      	ldrh	r3, [r3, #2]
 8000938:	021b      	lsls	r3, r3, #8
 800093a:	b29a      	uxth	r2, r3
 800093c:	89fb      	ldrh	r3, [r7, #14]
 800093e:	4313      	orrs	r3, r2
 8000940:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a22      	ldr	r2, [pc, #136]	; (80009d0 <TIM_OC3Init+0x104>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d003      	beq.n	8000952 <TIM_OC3Init+0x86>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a21      	ldr	r2, [pc, #132]	; (80009d4 <TIM_OC3Init+0x108>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d12b      	bne.n	80009aa <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000958:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	89db      	ldrh	r3, [r3, #14]
 800095e:	021b      	lsls	r3, r3, #8
 8000960:	b29a      	uxth	r2, r3
 8000962:	89fb      	ldrh	r3, [r7, #14]
 8000964:	4313      	orrs	r3, r2
 8000966:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000968:	89fb      	ldrh	r3, [r7, #14]
 800096a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800096e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	889b      	ldrh	r3, [r3, #4]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	b29a      	uxth	r2, r3
 8000978:	89fb      	ldrh	r3, [r7, #14]
 800097a:	4313      	orrs	r3, r2
 800097c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800097e:	89bb      	ldrh	r3, [r7, #12]
 8000980:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000984:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000986:	89bb      	ldrh	r3, [r7, #12]
 8000988:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800098c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	8a1b      	ldrh	r3, [r3, #16]
 8000992:	011b      	lsls	r3, r3, #4
 8000994:	b29a      	uxth	r2, r3
 8000996:	89bb      	ldrh	r3, [r7, #12]
 8000998:	4313      	orrs	r3, r2
 800099a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	8a5b      	ldrh	r3, [r3, #18]
 80009a0:	011b      	lsls	r3, r3, #4
 80009a2:	b29a      	uxth	r2, r3
 80009a4:	89bb      	ldrh	r3, [r7, #12]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	89ba      	ldrh	r2, [r7, #12]
 80009ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	897a      	ldrh	r2, [r7, #10]
 80009b4:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	689a      	ldr	r2, [r3, #8]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	89fa      	ldrh	r2, [r7, #14]
 80009c2:	841a      	strh	r2, [r3, #32]
}
 80009c4:	bf00      	nop
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	40010000 	.word	0x40010000
 80009d4:	40010400 	.word	0x40010400

080009d8 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	460b      	mov	r3, r1
 80009e2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	8b1b      	ldrh	r3, [r3, #24]
 80009ec:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 80009ee:	89fb      	ldrh	r3, [r7, #14]
 80009f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009f4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80009f6:	887b      	ldrh	r3, [r7, #2]
 80009f8:	021b      	lsls	r3, r3, #8
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	89fb      	ldrh	r3, [r7, #14]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	89fa      	ldrh	r2, [r7, #14]
 8000a06:	831a      	strh	r2, [r3, #24]
}
 8000a08:	bf00      	nop
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	8b9b      	ldrh	r3, [r3, #28]
 8000a28:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000a2a:	89fb      	ldrh	r3, [r7, #14]
 8000a2c:	f023 0308 	bic.w	r3, r3, #8
 8000a30:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000a32:	89fa      	ldrh	r2, [r7, #14]
 8000a34:	887b      	ldrh	r3, [r7, #2]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	89fa      	ldrh	r2, [r7, #14]
 8000a3e:	839a      	strh	r2, [r3, #28]
}
 8000a40:	bf00      	nop
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000a50:	4b38      	ldr	r3, [pc, #224]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b38      	ldr	r3, [pc, #224]	; (8000b38 <Audio_MAL_IRQHandler+0xec>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	f7ff fc5c 	bl	8000318 <DMA_GetFlagStatus>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d064      	beq.n	8000b30 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000a66:	4b35      	ldr	r3, [pc, #212]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d04c      	beq.n	8000b08 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000a6e:	bf00      	nop
 8000a70:	4b30      	ldr	r3, [pc, #192]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fc37 	bl	80002e8 <DMA_GetCmdStatus>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d1f7      	bne.n	8000a70 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000a80:	4b2c      	ldr	r3, [pc, #176]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b2c      	ldr	r3, [pc, #176]	; (8000b38 <Audio_MAL_IRQHandler+0xec>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4610      	mov	r0, r2
 8000a8c:	f7ff fc80 	bl	8000390 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000a90:	4b2b      	ldr	r3, [pc, #172]	; (8000b40 <Audio_MAL_IRQHandler+0xf4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b2b      	ldr	r3, [pc, #172]	; (8000b44 <Audio_MAL_IRQHandler+0xf8>)
 8000a98:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000a9a:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	bf28      	it	cs
 8000aa6:	4613      	movcs	r3, r2
 8000aa8:	4a26      	ldr	r2, [pc, #152]	; (8000b44 <Audio_MAL_IRQHandler+0xf8>)
 8000aaa:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000aac:	4b21      	ldr	r3, [pc, #132]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4924      	ldr	r1, [pc, #144]	; (8000b44 <Audio_MAL_IRQHandler+0xf8>)
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fba4 	bl	8000200 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000ab8:	4b1e      	ldr	r3, [pc, #120]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2101      	movs	r1, #1
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff fbf6 	bl	80002b0 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	; (8000b40 <Audio_MAL_IRQHandler+0xf4>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b1c      	ldr	r3, [pc, #112]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ad0:	d203      	bcs.n	8000ada <Audio_MAL_IRQHandler+0x8e>
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	e000      	b.n	8000adc <Audio_MAL_IRQHandler+0x90>
 8000ada:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <Audio_MAL_IRQHandler+0xfc>)
 8000adc:	4413      	add	r3, r2
 8000ade:	4a18      	ldr	r2, [pc, #96]	; (8000b40 <Audio_MAL_IRQHandler+0xf4>)
 8000ae0:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000aee:	428b      	cmp	r3, r1
 8000af0:	bf28      	it	cs
 8000af2:	460b      	movcs	r3, r1
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	4a11      	ldr	r2, [pc, #68]	; (8000b3c <Audio_MAL_IRQHandler+0xf0>)
 8000af8:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2101      	movs	r1, #1
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fbd5 	bl	80002b0 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000b06:	e013      	b.n	8000b30 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fbce 	bl	80002b0 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000b14:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <Audio_MAL_IRQHandler+0xe8>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b07      	ldr	r3, [pc, #28]	; (8000b38 <Audio_MAL_IRQHandler+0xec>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4610      	mov	r0, r2
 8000b20:	f7ff fc36 	bl	8000390 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <Audio_MAL_IRQHandler+0xf4>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 f938 	bl	8000da0 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000008 	.word	0x20000008
 8000b38:	2000000c 	.word	0x2000000c
 8000b3c:	20000000 	.word	0x20000000
 8000b40:	2000002c 	.word	0x2000002c
 8000b44:	2000006c 	.word	0x2000006c
 8000b48:	0001fffe 	.word	0x0001fffe

08000b4c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000b50:	f7ff ff7c 	bl	8000a4c <Audio_MAL_IRQHandler>
}
 8000b54:	bf00      	nop
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000b5c:	f7ff ff76 	bl	8000a4c <Audio_MAL_IRQHandler>
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000b68:	2102      	movs	r1, #2
 8000b6a:	480d      	ldr	r0, [pc, #52]	; (8000ba0 <SPI3_IRQHandler+0x3c>)
 8000b6c:	f7ff fd7d 	bl	800066a <SPI_I2S_GetFlagStatus>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d011      	beq.n	8000b9a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000b76:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <SPI3_IRQHandler+0x40>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d106      	bne.n	8000b8c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000b7e:	f000 f91a 	bl	8000db6 <EVAL_AUDIO_GetSampleCallBack>
 8000b82:	4603      	mov	r3, r0
 8000b84:	4619      	mov	r1, r3
 8000b86:	2004      	movs	r0, #4
 8000b88:	f7ff fb1e 	bl	80001c8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000b8c:	f000 f913 	bl	8000db6 <EVAL_AUDIO_GetSampleCallBack>
 8000b90:	4603      	mov	r3, r0
 8000b92:	4619      	mov	r1, r3
 8000b94:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <SPI3_IRQHandler+0x3c>)
 8000b96:	f7ff fd59 	bl	800064c <SPI_I2S_SendData>
  }
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40003c00 	.word	0x40003c00
 8000ba4:	20000004 	.word	0x20000004

08000ba8 <TM_LEDS_Init>:
**
**  Abstract: main program
**
**===========================================================================
*/
void TM_LEDS_Init(void) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
    /* Clock for GPIOD */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000bae:	2101      	movs	r1, #1
 8000bb0:	2008      	movs	r0, #8
 8000bb2:	f7ff fd0b 	bl	80005cc <RCC_AHB1PeriphClockCmd>

	/* Alternating functions for pins */
	//GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	210d      	movs	r1, #13
 8000bba:	480e      	ldr	r0, [pc, #56]	; (8000bf4 <TM_LEDS_Init+0x4c>)
 8000bbc:	f7ff fcbc 	bl	8000538 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	210e      	movs	r1, #14
 8000bc4:	480b      	ldr	r0, [pc, #44]	; (8000bf4 <TM_LEDS_Init+0x4c>)
 8000bc6:	f7ff fcb7 	bl	8000538 <GPIO_PinAFConfig>
	//GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);

	/*Set pins */
	GPIO_InitStruct.GPIO_Pin =  GPIO_Pin_13 | GPIO_Pin_14;
 8000bca:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000bce:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000be0:	463b      	mov	r3, r7
 8000be2:	4619      	mov	r1, r3
 8000be4:	4803      	ldr	r0, [pc, #12]	; (8000bf4 <TM_LEDS_Init+0x4c>)
 8000be6:	f7ff fc01 	bl	80003ec <GPIO_Init>

}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40020c00 	.word	0x40020c00

08000bf8 <TM_TIMER_Init>:

void TM_TIMER_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_BaseStruct;
	/* Enable clock for TIM4 */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000bfe:	2101      	movs	r1, #1
 8000c00:	2004      	movs	r0, #4
 8000c02:	f7ff fd03 	bl	800060c <RCC_APB1PeriphClockCmd>
In our case, we want a max frequency for timer, so we set prescaller to 0 
And our timer will have tick frequency

timer_tick_frequency = 84000000 / (0 + 1) = 84000000
*/
	TIM_BaseStruct.TIM_Prescaler = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	80bb      	strh	r3, [r7, #4]
	/* Count up */
	TIM_BaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	80fb      	strh	r3, [r7, #6]
TIM_Period = 84000000 / 10000 - 1 = 8399

If you get TIM_Period larger than max timer value (in our case 65535),
you have to choose larger prescaler and slow down timer tick frequency
*/
	TIM_BaseStruct.TIM_Period = 8399; /* 10kHz PWM */
 8000c0e:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8000c12:	60bb      	str	r3, [r7, #8]
	TIM_BaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000c14:	2300      	movs	r3, #0
 8000c16:	81bb      	strh	r3, [r7, #12]
	TIM_BaseStruct.TIM_RepetitionCounter = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	73bb      	strb	r3, [r7, #14]
	/* Initialize TIM4 */
	TIM_TimeBaseInit(TIM4, &TIM_BaseStruct);
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <TM_TIMER_Init+0x40>)
 8000c22:	f7ff fd3f 	bl	80006a4 <TIM_TimeBaseInit>
	/* Start count on TIM4 */
	TIM_Cmd(TIM4, ENABLE);
 8000c26:	2101      	movs	r1, #1
 8000c28:	4803      	ldr	r0, [pc, #12]	; (8000c38 <TM_TIMER_Init+0x40>)
 8000c2a:	f7ff fda7 	bl	800077c <TIM_Cmd>
}
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40000800 	.word	0x40000800

08000c3c <TM_PWM_Init>:

void TM_PWM_Init(__IO uint32_t duty_cycle_right, __IO uint32_t duty_cycle_left) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b088      	sub	sp, #32
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]

	/* Common settings */

	/* PWM mode 2 = Clear on compare match */
	/* PWM mode 1 = Set on compare match */
	TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM2;
 8000c46:	2370      	movs	r3, #112	; 0x70
 8000c48:	81bb      	strh	r3, [r7, #12]
	TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	81fb      	strh	r3, [r7, #14]
	TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	833b      	strh	r3, [r7, #24]
	TIM_OC1Init(TIM4, &TIM_OCStruct);
	TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
	*/

	// Right motor
	TIM_OCStruct.TIM_Pulse = duty_cycle_right;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	617b      	str	r3, [r7, #20]
	TIM_OC2Init(TIM4, &TIM_OCStruct);
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	480b      	ldr	r0, [pc, #44]	; (8000c8c <TM_PWM_Init+0x50>)
 8000c5e:	f7ff fdad 	bl	80007bc <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000c62:	2108      	movs	r1, #8
 8000c64:	4809      	ldr	r0, [pc, #36]	; (8000c8c <TM_PWM_Init+0x50>)
 8000c66:	f7ff feb7 	bl	80009d8 <TIM_OC2PreloadConfig>

	// Left motor
	TIM_OCStruct.TIM_Pulse = duty_cycle_left;
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	617b      	str	r3, [r7, #20]
	TIM_OC3Init(TIM4, &TIM_OCStruct);
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	4619      	mov	r1, r3
 8000c74:	4805      	ldr	r0, [pc, #20]	; (8000c8c <TM_PWM_Init+0x50>)
 8000c76:	f7ff fe29 	bl	80008cc <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000c7a:	2108      	movs	r1, #8
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <TM_PWM_Init+0x50>)
 8000c7e:	f7ff fec9 	bl	8000a14 <TIM_OC3PreloadConfig>
	/*
	TIM_OCStruct.TIM_Pulse = 8399; // 100% duty cycle
	TIM_OC4Init(TIM4, &TIM_OCStruct);
	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
	*/
}
 8000c82:	bf00      	nop
 8000c84:	3720      	adds	r7, #32
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40000800 	.word	0x40000800

08000c90 <Delay>:

void Delay(__IO uint32_t nCount){
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	  while(nCount--){
 8000c98:	bf00      	nop
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	1e5a      	subs	r2, r3, #1
 8000c9e:	607a      	str	r2, [r7, #4]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1fa      	bne.n	8000c9a <Delay+0xa>

	  }
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <main>:

int main(void) {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
	/* Initialize system */
	SystemInit();
 8000cb6:	f000 f8df 	bl	8000e78 <SystemInit>
	/* Init leds */
	TM_LEDS_Init();
 8000cba:	f7ff ff75 	bl	8000ba8 <TM_LEDS_Init>
	/* Init timer */
	TM_TIMER_Init();
 8000cbe:	f7ff ff9b 	bl	8000bf8 <TM_TIMER_Init>
	/* Init PWM */
	TM_PWM_Init(4199, 4199);
 8000cc2:	f241 0167 	movw	r1, #4199	; 0x1067
 8000cc6:	f241 0067 	movw	r0, #4199	; 0x1067
 8000cca:	f7ff ffb7 	bl	8000c3c <TM_PWM_Init>


	//Pin 0
	GPIO_InitTypeDef GPIO_InitDef;
	GPIO_InitDef.GPIO_Pin = GPIO_Pin_0;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	603b      	str	r3, [r7, #0]
	//Mode output
	GPIO_InitDef.GPIO_Mode = GPIO_Mode_IN;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	713b      	strb	r3, [r7, #4]
	//Output type push-pull
	GPIO_InitDef.GPIO_OType = GPIO_OType_PP;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	71bb      	strb	r3, [r7, #6]
	//With pull down resistor
	GPIO_InitDef.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	71fb      	strb	r3, [r7, #7]
	//50MHz pin speed
	GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	717b      	strb	r3, [r7, #5]
	//Initialize pin on GPIOA port
	GPIO_Init(GPIOA, &GPIO_InitDef);
 8000ce2:	463b      	mov	r3, r7
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	482b      	ldr	r0, [pc, #172]	; (8000d94 <main+0xe4>)
 8000ce8:	f7ff fb80 	bl	80003ec <GPIO_Init>

	GPIO_InitDef.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_10 | GPIO_Pin_12 | GPIO_Pin_15;
 8000cec:	f44f 4315 	mov.w	r3, #38144	; 0x9500
 8000cf0:	603b      	str	r3, [r7, #0]
	GPIO_InitDef.GPIO_Mode = GPIO_Mode_OUT;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	713b      	strb	r3, [r7, #4]
	GPIO_InitDef.GPIO_OType = GPIO_OType_PP;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitDef.GPIO_PuPd = GPIO_PuPd_UP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD, &GPIO_InitDef);
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4824      	ldr	r0, [pc, #144]	; (8000d98 <main+0xe8>)
 8000d08:	f7ff fb70 	bl	80003ec <GPIO_Init>



	GPIO_WriteBit(GPIOD, GPIO_Pin_13, Bit_SET);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d12:	4821      	ldr	r0, [pc, #132]	; (8000d98 <main+0xe8>)
 8000d14:	f7ff fbf8 	bl	8000508 <GPIO_WriteBit>
	GPIO_WriteBit(GPIOD, GPIO_Pin_14, Bit_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d1e:	481e      	ldr	r0, [pc, #120]	; (8000d98 <main+0xe8>)
 8000d20:	f7ff fbf2 	bl	8000508 <GPIO_WriteBit>

		//button_state = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0);
		// Move forward STM_EVAL_PBGetState(BUTTON_USER)
		//if (button_state) {
			//Motor 1 forward
			GPIO_WriteBit(GPIOD, GPIO_Pin_15, Bit_SET);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d2a:	481b      	ldr	r0, [pc, #108]	; (8000d98 <main+0xe8>)
 8000d2c:	f7ff fbec 	bl	8000508 <GPIO_WriteBit>
			GPIO_WriteBit(GPIOD, GPIO_Pin_12, Bit_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d36:	4818      	ldr	r0, [pc, #96]	; (8000d98 <main+0xe8>)
 8000d38:	f7ff fbe6 	bl	8000508 <GPIO_WriteBit>
			//Motor 2 forward
			GPIO_WriteBit(GPIOD, GPIO_Pin_10, Bit_SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d42:	4815      	ldr	r0, [pc, #84]	; (8000d98 <main+0xe8>)
 8000d44:	f7ff fbe0 	bl	8000508 <GPIO_WriteBit>
			GPIO_WriteBit(GPIOD, GPIO_Pin_8, Bit_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d4e:	4812      	ldr	r0, [pc, #72]	; (8000d98 <main+0xe8>)
 8000d50:	f7ff fbda 	bl	8000508 <GPIO_WriteBit>
			Delay(16800000);
 8000d54:	4811      	ldr	r0, [pc, #68]	; (8000d9c <main+0xec>)
 8000d56:	f7ff ff9b 	bl	8000c90 <Delay>

		//} else {
			GPIO_WriteBit(GPIOD, GPIO_Pin_12, Bit_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d60:	480d      	ldr	r0, [pc, #52]	; (8000d98 <main+0xe8>)
 8000d62:	f7ff fbd1 	bl	8000508 <GPIO_WriteBit>
			GPIO_WriteBit(GPIOD, GPIO_Pin_15, Bit_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d6c:	480a      	ldr	r0, [pc, #40]	; (8000d98 <main+0xe8>)
 8000d6e:	f7ff fbcb 	bl	8000508 <GPIO_WriteBit>
			GPIO_WriteBit(GPIOD, GPIO_Pin_8, Bit_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d78:	4807      	ldr	r0, [pc, #28]	; (8000d98 <main+0xe8>)
 8000d7a:	f7ff fbc5 	bl	8000508 <GPIO_WriteBit>
			GPIO_WriteBit(GPIOD, GPIO_Pin_10, Bit_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d84:	4804      	ldr	r0, [pc, #16]	; (8000d98 <main+0xe8>)
 8000d86:	f7ff fbbf 	bl	8000508 <GPIO_WriteBit>
		//}
			Delay(16800000);
 8000d8a:	4804      	ldr	r0, [pc, #16]	; (8000d9c <main+0xec>)
 8000d8c:	f7ff ff80 	bl	8000c90 <Delay>
			GPIO_WriteBit(GPIOD, GPIO_Pin_15, Bit_SET);
 8000d90:	e7c8      	b.n	8000d24 <main+0x74>
 8000d92:	bf00      	nop
 8000d94:	40020000 	.word	0x40020000
 8000d98:	40020c00 	.word	0x40020c00
 8000d9c:	01005900 	.word	0x01005900

08000da0 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000daa:	bf00      	nop
}
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000dba:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000dc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000dcc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000dce:	e003      	b.n	8000dd8 <LoopCopyDataInit>

08000dd0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000dd2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000dd4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000dd6:	3104      	adds	r1, #4

08000dd8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000dd8:	480b      	ldr	r0, [pc, #44]	; (8000e08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ddc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000dde:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000de0:	d3f6      	bcc.n	8000dd0 <CopyDataInit>
  ldr  r2, =_sbss
 8000de2:	4a0b      	ldr	r2, [pc, #44]	; (8000e10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000de4:	e002      	b.n	8000dec <LoopFillZerobss>

08000de6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000de6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000de8:	f842 3b04 	str.w	r3, [r2], #4

08000dec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000dec:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000dee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000df0:	d3f9      	bcc.n	8000de6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000df2:	f000 f841 	bl	8000e78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000df6:	f000 f8f1 	bl	8000fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfa:	f7ff ff59 	bl	8000cb0 <main>
  bx  lr    
 8000dfe:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e04:	08001044 	.word	0x08001044
  ldr  r0, =_sdata
 8000e08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e0c:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000e10:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000e14:	200000a8 	.word	0x200000a8

08000e18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e18:	e7fe      	b.n	8000e18 <ADC_IRQHandler>

08000e1a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000e2c:	e7fe      	b.n	8000e2c <HardFault_Handler+0x4>

08000e2e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000e32:	e7fe      	b.n	8000e32 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000e38:	e7fe      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000e3e:	e7fe      	b.n	8000e3e <UsageFault_Handler+0x4>

08000e40 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr

08000e4e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e7c:	4a16      	ldr	r2, [pc, #88]	; (8000ed8 <SystemInit+0x60>)
 8000e7e:	4b16      	ldr	r3, [pc, #88]	; (8000ed8 <SystemInit+0x60>)
 8000e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000e8c:	4a13      	ldr	r2, [pc, #76]	; (8000edc <SystemInit+0x64>)
 8000e8e:	4b13      	ldr	r3, [pc, #76]	; (8000edc <SystemInit+0x64>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e98:	4b10      	ldr	r3, [pc, #64]	; (8000edc <SystemInit+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e9e:	4a0f      	ldr	r2, [pc, #60]	; (8000edc <SystemInit+0x64>)
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <SystemInit+0x64>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ea8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <SystemInit+0x64>)
 8000eb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <SystemInit+0x68>)
 8000eb2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000eb4:	4a09      	ldr	r2, [pc, #36]	; (8000edc <SystemInit+0x64>)
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <SystemInit+0x64>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ebe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <SystemInit+0x64>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000ec6:	f000 f80d 	bl	8000ee4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000eca:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <SystemInit+0x60>)
 8000ecc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ed0:	609a      	str	r2, [r3, #8]
#endif
}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	24003010 	.word	0x24003010

08000ee4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	2300      	movs	r3, #0
 8000ef0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000ef2:	4a36      	ldr	r2, [pc, #216]	; (8000fcc <SetSysClock+0xe8>)
 8000ef4:	4b35      	ldr	r3, [pc, #212]	; (8000fcc <SetSysClock+0xe8>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000efc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000efe:	4b33      	ldr	r3, [pc, #204]	; (8000fcc <SetSysClock+0xe8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f06:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d103      	bne.n	8000f1c <SetSysClock+0x38>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000f1a:	d1f0      	bne.n	8000efe <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000f1c:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <SetSysClock+0xe8>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d002      	beq.n	8000f2e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	603b      	str	r3, [r7, #0]
 8000f2c:	e001      	b.n	8000f32 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d142      	bne.n	8000fbe <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000f38:	4a24      	ldr	r2, [pc, #144]	; (8000fcc <SetSysClock+0xe8>)
 8000f3a:	4b24      	ldr	r3, [pc, #144]	; (8000fcc <SetSysClock+0xe8>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f42:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000f44:	4a22      	ldr	r2, [pc, #136]	; (8000fd0 <SetSysClock+0xec>)
 8000f46:	4b22      	ldr	r3, [pc, #136]	; (8000fd0 <SetSysClock+0xec>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f4e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000f50:	4a1e      	ldr	r2, [pc, #120]	; (8000fcc <SetSysClock+0xe8>)
 8000f52:	4b1e      	ldr	r3, [pc, #120]	; (8000fcc <SetSysClock+0xe8>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000f58:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <SetSysClock+0xe8>)
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	; (8000fcc <SetSysClock+0xe8>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f62:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000f64:	4a19      	ldr	r2, [pc, #100]	; (8000fcc <SetSysClock+0xe8>)
 8000f66:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <SetSysClock+0xe8>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000f6e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000f70:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <SetSysClock+0xe8>)
 8000f72:	4a18      	ldr	r2, [pc, #96]	; (8000fd4 <SetSysClock+0xf0>)
 8000f74:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000f76:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <SetSysClock+0xe8>)
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <SetSysClock+0xe8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f80:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000f82:	bf00      	nop
 8000f84:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <SetSysClock+0xe8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0f9      	beq.n	8000f84 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <SetSysClock+0xf4>)
 8000f92:	f240 6205 	movw	r2, #1541	; 0x605
 8000f96:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000f98:	4a0c      	ldr	r2, [pc, #48]	; (8000fcc <SetSysClock+0xe8>)
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <SetSysClock+0xe8>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	f023 0303 	bic.w	r3, r3, #3
 8000fa2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000fa4:	4a09      	ldr	r2, [pc, #36]	; (8000fcc <SetSysClock+0xe8>)
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <SetSysClock+0xe8>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	f043 0302 	orr.w	r3, r3, #2
 8000fae:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000fb0:	bf00      	nop
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <SetSysClock+0xe8>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	f003 030c 	and.w	r3, r3, #12
 8000fba:	2b08      	cmp	r3, #8
 8000fbc:	d1f9      	bne.n	8000fb2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40007000 	.word	0x40007000
 8000fd4:	07405408 	.word	0x07405408
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <__libc_init_array>:
 8000fdc:	b570      	push	{r4, r5, r6, lr}
 8000fde:	4e0d      	ldr	r6, [pc, #52]	; (8001014 <__libc_init_array+0x38>)
 8000fe0:	4c0d      	ldr	r4, [pc, #52]	; (8001018 <__libc_init_array+0x3c>)
 8000fe2:	1ba4      	subs	r4, r4, r6
 8000fe4:	10a4      	asrs	r4, r4, #2
 8000fe6:	2500      	movs	r5, #0
 8000fe8:	42a5      	cmp	r5, r4
 8000fea:	d109      	bne.n	8001000 <__libc_init_array+0x24>
 8000fec:	4e0b      	ldr	r6, [pc, #44]	; (800101c <__libc_init_array+0x40>)
 8000fee:	4c0c      	ldr	r4, [pc, #48]	; (8001020 <__libc_init_array+0x44>)
 8000ff0:	f000 f818 	bl	8001024 <_init>
 8000ff4:	1ba4      	subs	r4, r4, r6
 8000ff6:	10a4      	asrs	r4, r4, #2
 8000ff8:	2500      	movs	r5, #0
 8000ffa:	42a5      	cmp	r5, r4
 8000ffc:	d105      	bne.n	800100a <__libc_init_array+0x2e>
 8000ffe:	bd70      	pop	{r4, r5, r6, pc}
 8001000:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001004:	4798      	blx	r3
 8001006:	3501      	adds	r5, #1
 8001008:	e7ee      	b.n	8000fe8 <__libc_init_array+0xc>
 800100a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800100e:	4798      	blx	r3
 8001010:	3501      	adds	r5, #1
 8001012:	e7f2      	b.n	8000ffa <__libc_init_array+0x1e>
 8001014:	0800103c 	.word	0x0800103c
 8001018:	0800103c 	.word	0x0800103c
 800101c:	0800103c 	.word	0x0800103c
 8001020:	08001040 	.word	0x08001040

08001024 <_init>:
 8001024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001026:	bf00      	nop
 8001028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800102a:	bc08      	pop	{r3}
 800102c:	469e      	mov	lr, r3
 800102e:	4770      	bx	lr

08001030 <_fini>:
 8001030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001032:	bf00      	nop
 8001034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001036:	bc08      	pop	{r3}
 8001038:	469e      	mov	lr, r3
 800103a:	4770      	bx	lr
