5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd always3.1.11A.vcd -o always3.1.11A.cdd -v always3.1.11A.v
3 0 $root $root NA 0 0 1
3 0 main main always3.1.11A.v 23 56 1
2 1 28 b000b 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 2 28 a000b 5 2c 12100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 29 130013 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 4 29 a000f 0 1 400 0 0 value1
2 5 29 a0013 2 37 600a 3 4
1 value1 25 3000a 1 0 3 0 4 1 1aa
1 value2 25 30011 1 0 3 0 4 1 aa
1 value3 25 30018 1 0 3 0 4 1 aa
4 5 2 2
4 2 5 0
