# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo_3.srcs/sources_1/imports/sources/program_counter.vhd" \
"../../../../Labo_3.srcs/sim_1/imports/sources/program_counter_tb.vhd" \

# Do not sort compile order
nosort
