// Seed: 356976890
`define pp_3 0
`default_nettype `pp_3 `timescale 1ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  output id_1;
  reg   id_3;
  logic id_4;
  logic id_5;
  logic id_6;
  defparam id_7.id_8 = 1;
  logic id_9;
  always @(negedge 1) begin
    id_3 <= id_5 - {id_7};
    id_3 = id_7;
  end
endmodule
