#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Eunji Kwon
    tagline: Ph.D. Candidate
    avatar: ejkwon.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: eunjikwon@postech.ac.kr
    phone: +82-54-279-2883
    website:  csdl.postech.ac.kr
    linkedin: https://www.linkedin.com/in/eunji-kwon-07257119a/
    github: 
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

      - idiom: 
        level: 

    interests:
      - item: Deep Learning Hardware Accelerator
        link:

      - item: Power Management on Mobile Device Systems
        link:


career-profile:
    title: Career Profile
    summary: <strong>Eunji Kwon</strong> received the B.S. degree in mechanical engineering in 2017 from Ulsan National Institute of Science and Technology (UNIST), Ulsan,
      South Korea. She is currently pursuing the M.S. dgree in electrical engineering in 2019 from Pohang University of Science and Technology,Pohang, South Korea. Her current research interests include MPSoC design methodology, system-level power/thermal analysis and management, and power-efficient deep learning neural network architecture. 

education:
    - degree: Ph.D. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: Feb. 2021 - Present
      details: |
      
    - degree: M.Sc. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: Feb. 2019 - Feb. 2021
      details: |
        
    - degree: B.Sc. in Mechanical Engineering
      university: Ulsan National Institute of Science and Technology (UNIST)
      time: Mar. 2013 - July. 2017
      details: |
     
experiences:
    - role: Graduate Student
      time: Feb. 2019 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokyeong Kang
      details: |
        
    - role: Undergraduate Student Researcher Intern 
      time: Jan. 2017 - Feb. 2017 
      company: LAB: ACRC Lab in WPI, Boston, Pdoc. Eunkyung 
      details: |

projects:
    title: Projects
    intro: >

    assignments:
      - title: Deep learning and Development of Voice Interactive Smart Home Control System Based on Internet of Home Things (IoHT)
        link: 
        tagline: POSCO Future IT Convergence Research Institute, POSTECH, et al., Dec.2017 - Dec.2020

      - title: Power/thermal analysis and management for MPSoC mobile device systems
        link: 
        tagline: Samsung Electronics, July. 2014 - June. 2021

      - title:  Autonomous Accuracy Scaling for Ultra-low-power Intelligent Mobile Systems
        link: 
        tagline: Samsung Science & Technology Foundation, POSTECH, et al., Aug.2017 - Jul.2020
        
      - title: 
        link: 
        tagline: 
        
      - title: 
        link: 
        tagline: 
        
conferences:
    title: International Conferences
    intro: |
  
    papers:
      - title: Outlier-aware Time-multiplexing MAC for Higher Energy-Efficiency on CNNs
        authors: <strong>Eunji Kwon</strong>, Yesung Kang, Seokhyeong Kang
        conference: "ISOCC, Oct. 2019"

      - title: Late Breaking Results: Reinforcement Learning-based Power Management Policy for Mobile Device Systems
        authors: <strong>Eunji Kwon</strong>, Sodam Han, Yoonho Park, YoungHwan Kim, Seokhyeong Kang
        conference: "DAC, July. 2020"


skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux
        level: 50%

      - name: Python
        level: 70%

      - name: Verilog
        level: 70%

      - name: Cadence-NC Verilog & Simvision
        level: 85%

      - name: Synopsys-Design Compiler
        level: 75%

      - name: Xilinx-Vivado
        level: 70%
             
      - name: Xilinx-Petalinux
        level: 70%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
