# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../bytelink_test.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

verilog fifo_generator_v13_2_2  --include "../../../../bytelink_test.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/simulation/fifo_generator_vlog_beh.v" \
"../../../../bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  --include "../../../../bytelink_test.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/sim/SerializationFifo.v" \
"../../../../bytelink_test.ip_user_files/bd/design_1/sim/design_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
