{"vcs1":{"timestamp_begin":1737547111.906939262, "rt":0.21, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1737547112.200486291, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1737547112.447149623, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737547111.652904475}
{"VCS_COMP_START_TIME": 1737547111.652904475}
{"VCS_COMP_END_TIME": 1737547112.714052365}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261820}}
{"vcselab": {"peak_mem": 133944}}
