

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_imageScalerL1_imageScalerL1_1'
================================================================
* Date:           Wed Sep  4 13:42:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76806|    76806|  0.768 ms|  0.768 ms|  76806|  76806|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- imageScalerL1_imageScalerL1_1  |    76804|    76804|         6|          1|          1|  76800|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.54>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 9 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln3417_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln3417_1"   --->   Operation 12 'read' 'sext_ln3417_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%result_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_15"   --->   Operation 13 'read' 'result_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_16"   --->   Operation 14 'read' 'result_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_ratio_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %y_ratio"   --->   Operation 15 'read' 'y_ratio_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln3417_1_cast = sext i28 %sext_ln3417_1_read"   --->   Operation 16 'sext' 'sext_ln3417_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln3408 = store i8 0, i8 %i" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 18 'store' 'store_ln3408' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln3406 = store i9 0, i9 %j_2" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 19 'store' 'store_ln3406' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.18ns)   --->   "%icmp_ln3420 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 22 'icmp' 'icmp_ln3420' <Predicate = true> <Delay = 2.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.18ns)   --->   "%add_ln3420_1 = add i17 %indvar_flatten_load, i17 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 23 'add' 'add_ln3420_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln3420 = br i1 %icmp_ln3420, void %for.inc17.i, void %_Z11imageScaleriiPA320_hiiS0_.exit.exitStub" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 24 'br' 'br_ln3420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2_load = load i9 %j_2" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 25 'load' 'j_2_load' <Predicate = (!icmp_ln3420)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.11ns)   --->   "%icmp_ln3421 = icmp_eq  i9 %j_2_load, i9 320" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 26 'icmp' 'icmp_ln3421' <Predicate = (!icmp_ln3420)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.08ns)   --->   "%select_ln3408 = select i1 %icmp_ln3421, i9 0, i9 %j_2_load" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 27 'select' 'select_ln3408' <Predicate = (!icmp_ln3420)> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.11ns)   --->   "%add_ln3421 = add i9 %select_ln3408, i9 1" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 28 'add' 'add_ln3421' <Predicate = (!icmp_ln3420)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln3420 = store i17 %add_ln3420_1, i17 %indvar_flatten" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 29 'store' 'store_ln3420' <Predicate = (!icmp_ln3420)> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln3406 = store i9 %add_ln3421, i9 %j_2" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 30 'store' 'store_ln3406' <Predicate = (!icmp_ln3420)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 31 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.11ns)   --->   "%add_ln3420 = add i8 %i_load, i8 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 32 'add' 'add_ln3420' <Predicate = (icmp_ln3421)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.04ns)   --->   "%select_ln3420 = select i1 %icmp_ln3421, i8 %add_ln3420, i8 %i_load" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 33 'select' 'select_ln3420' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln3420 = zext i8 %select_ln3420" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 34 'zext' 'zext_ln3420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%slt = icmp_slt  i32 %zext_ln3420, i32 %result_16_read" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 35 'icmp' 'slt' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln3423)   --->   "%rev = xor i1 %slt, i1 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 36 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3421 = zext i9 %select_ln3408" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 37 'zext' 'zext_ln3421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.70ns)   --->   "%icmp_ln3423 = icmp_slt  i32 %zext_ln3421, i32 %result_15_read" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 38 'icmp' 'icmp_ln3423' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln3423)   --->   "%xor_ln3423 = xor i1 %icmp_ln3423, i1 1" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 39 'xor' 'xor_ln3423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln3423 = or i1 %xor_ln3423, i1 %rev" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 40 'or' 'or_ln3423' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln3423 = br i1 %or_ln3423, void %if.then.i, void %for.inc.i" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 41 'br' 'br_ln3423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 42 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln3408 = store i8 %select_ln3420, i8 %i" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 43 'store' 'store_ln3408' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln3421 = br void %for.body6.i" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 44 'br' 'br_ln3421' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_1_cast3 = zext i8 %select_ln3420" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 45 'zext' 'i_1_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (6.65ns)   --->   "%empty = mul i24 %i_1_cast3, i24 %y_ratio_read" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 46 'mul' 'empty' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %empty, i32 16, i32 23" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 47 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 48 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.80>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_25, i8 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 49 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln3424_2 = zext i16 %tmp_26" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 50 'zext' 'zext_ln3424_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_25, i6 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 51 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln3424_3 = zext i14 %tmp_27" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 52 'zext' 'zext_ln3424_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.14ns)   --->   "%add_ln3424_1 = add i17 %zext_ln3424_2, i17 %zext_ln3424_3" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 53 'add' 'add_ln3424_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 54 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln3424, i32 16, i32 31" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 55 'partselect' 'trunc_ln6' <Predicate = (!or_ln3423)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @imageScalerL1_imageScalerL1_1_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln3420, i8 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln3424 = zext i16 %tmp_s" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 59 'zext' 'zext_ln3424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln3420, i6 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 60 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln3424_1 = zext i14 %tmp_24" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 61 'zext' 'zext_ln3424_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln3424 = add i17 %zext_ln3424, i17 %zext_ln3424_1" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 62 'add' 'add_ln3424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln3424_4 = zext i9 %select_ln3408" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 63 'zext' 'zext_ln3424_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (4.06ns) (root node of TernaryAdder)   --->   "%add_ln3424_2 = add i17 %add_ln3424, i17 %zext_ln3424_4" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 64 'add' 'add_ln3424_2' <Predicate = true> <Delay = 4.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln3424_5 = zext i17 %add_ln3424_2" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 65 'zext' 'zext_ln3424_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr i8 %IMG1_data, i64 0, i64 %zext_ln3424_5" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 66 'getelementptr' 'IMG1_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln3422 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:3422->../source/haar.cpp:2899]   --->   Operation 67 'specpipeline' 'specpipeline_ln3422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln3424 = sext i16 %trunc_ln6" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 68 'sext' 'sext_ln3424' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.18ns)   --->   "%add_ln3424_3 = add i17 %add_ln3424_1, i17 %sext_ln3424" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 69 'add' 'add_ln3424_3' <Predicate = (!or_ln3423)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln3424_6 = zext i17 %add_ln3424_3" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 70 'zext' 'zext_ln3424_6' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr i8 %Data, i64 0, i64 %zext_ln3424_6" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 71 'getelementptr' 'Data_addr' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%Data_load = load i17 %Data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 72 'load' 'Data_load' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln3420)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%Data_load = load i17 %Data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 73 'load' 'Data_load' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln3424 = store i8 %Data_load, i17 %IMG1_data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 74 'store' 'store_ln3424' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln3424 = br void %for.inc.i" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 75 'br' 'br_ln3424' <Predicate = (!or_ln3423)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.542ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln3406', ../source/haar.cpp:3406->../source/haar.cpp:2899) of constant 0 on local variable 'j', ../source/haar.cpp:3406->../source/haar.cpp:2899 [17]  (1.610 ns)
	'load' operation 9 bit ('j_2_load', ../source/haar.cpp:3421->../source/haar.cpp:2899) on local variable 'j', ../source/haar.cpp:3406->../source/haar.cpp:2899 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln3421', ../source/haar.cpp:3421->../source/haar.cpp:2899) [30]  (2.119 ns)
	'select' operation 9 bit ('select_ln3408', ../source/haar.cpp:3408->../source/haar.cpp:2899) [31]  (1.084 ns)
	'add' operation 9 bit ('add_ln3421', ../source/haar.cpp:3421->../source/haar.cpp:2899) [70]  (2.119 ns)
	'store' operation 0 bit ('store_ln3406', ../source/haar.cpp:3406->../source/haar.cpp:2899) of variable 'add_ln3421', ../source/haar.cpp:3421->../source/haar.cpp:2899 on local variable 'j', ../source/haar.cpp:3406->../source/haar.cpp:2899 [73]  (1.610 ns)

 <State 2>: 6.836ns
The critical path consists of the following:
	'load' operation 8 bit ('i_load', ../source/haar.cpp:3420->../source/haar.cpp:2899) on local variable 'i', ../source/haar.cpp:3408->../source/haar.cpp:2899 [26]  (0.000 ns)
	'add' operation 8 bit ('add_ln3420', ../source/haar.cpp:3420->../source/haar.cpp:2899) [27]  (2.115 ns)
	'select' operation 8 bit ('select_ln3420', ../source/haar.cpp:3420->../source/haar.cpp:2899) [32]  (1.041 ns)
	'icmp' operation 1 bit ('slt', ../source/haar.cpp:3420->../source/haar.cpp:2899) [47]  (2.702 ns)
	'xor' operation 1 bit ('rev', ../source/haar.cpp:3420->../source/haar.cpp:2899) [48]  (0.000 ns)
	'or' operation 1 bit ('or_ln3423', ../source/haar.cpp:3423->../source/haar.cpp:2899) [57]  (0.978 ns)

 <State 3>: 6.800ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln3424', ../source/haar.cpp:3424->../source/haar.cpp:2899) [60]  (6.800 ns)

 <State 4>: 6.800ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln3424', ../source/haar.cpp:3424->../source/haar.cpp:2899) [60]  (6.800 ns)

 <State 5>: 5.438ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln3424_3', ../source/haar.cpp:3424->../source/haar.cpp:2899) [63]  (2.181 ns)
	'getelementptr' operation 17 bit ('Data_addr', ../source/haar.cpp:3424->../source/haar.cpp:2899) [65]  (0.000 ns)
	'load' operation 8 bit ('Data_load', ../source/haar.cpp:3424->../source/haar.cpp:2899) on array 'Data' [66]  (3.257 ns)

 <State 6>: 6.514ns
The critical path consists of the following:
	'load' operation 8 bit ('Data_load', ../source/haar.cpp:3424->../source/haar.cpp:2899) on array 'Data' [66]  (3.257 ns)
	'store' operation 0 bit ('store_ln3424', ../source/haar.cpp:3424->../source/haar.cpp:2899) of variable 'Data_load', ../source/haar.cpp:3424->../source/haar.cpp:2899 on array 'IMG1_data' [67]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
