Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Mon Oct 20 23:25:42 2014
| Host         : Viper running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   451 |
| Minimum Number of register sites lost to control set restrictions |  1436 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2201 |          786 |
| No           | No                    | Yes                    |             664 |          168 |
| No           | Yes                   | No                     |            2308 |          700 |
| Yes          | No                    | No                     |            1554 |          472 |
| Yes          | No                    | Yes                    |             489 |          119 |
| Yes          | Yes                   | No                     |            3268 |         1091 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                          | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/O5[0]                                                                                                    | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                          | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1              |                1 |              2 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m09_couplers/m09_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m09_couplers/m09_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                1 |              3 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/O2                                                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                         |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                    |                3 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |              3 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/O1                                                                                                                                                    |                1 |              4 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/O3[0]                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                                | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                      | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SS[0]                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                      | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SS[0]                                                                                                                                                                                         |                1 |              4 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/RST_I                                                                                                                                                                                 |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_rom_addr[3]_i_2                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_rom_addr[3]_i_1                                                                                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O7[0]                                                                                                                | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_0_pushed_commands[3]_i_1__0                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15                                                                                                                                                | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_0_sig_token_cntr[3]_i_1                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/O8                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/O3[0]                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_pushed_commands[3]_i_1                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/O1                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/O1                                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/O10                                                                                                  | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/O13                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n_0_cnt_t_1[4]_i_1__1                                                                                                                                                                   |                4 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O49[0]                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_0_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                       |                                                                                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                       | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/n_0_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2                                                                                                                                                     | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O22[0]                                                                                                                                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                              |                                                                                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                  |                                                                                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         |                                                                                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_0_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                      | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_write_index[4]_i_1                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                            | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                    | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/O7[0]                                                                                                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | system_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/O7[0]                                                                                                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/n_0_m_payload_i[31]_i_1__1                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_DADDR[6]_i_2                                                                                                                                                                                 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_DADDR[6]_i_1                                                                                                                                                                             |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                  | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[7]_i_1                                                                                                                                                  | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_grant_hot_i[7]_i_1                                                                                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O16                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                     | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1                                                                                                                                                       | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                                             | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_cmnds_queued[7]_i_2                                                                                                                                                                       | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/I36[0]                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O21[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O19[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O20[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O17[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I9[0]                                                                                                 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I10[0]                                                                                                | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1        | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1         | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.s_ready_i[7]_i_1                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                               | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                        |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                     |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                        | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m09_couplers/m09_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/citr_flag                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/SR[0]                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                   | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[7]_i_1                                                                                                                                                  | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                6 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O1                                                                     |                                                                                                                                                                                                                                                         |                2 |             12 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_v_cntr_reg[11]_i_1                                                                                                                                                                                        | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                          |                4 |             12 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_2                                                                                                                            | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/O2                                                                                                                                            |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_vert_count[0]_i_1                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                                                                |                                                                                                                                                                                                                                                         |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               10 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                7 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                8 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                8 |             15 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_cnt_t_1[4]_i_1__0                                                                                                                                                                  |                6 |             15 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n_0_cnt_t_1[4]_i_1                                                                                                                                                                       |                7 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_p                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                8 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_DI[15]_i_2                                                                                                                                                                                   | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/n_0_DI[15]_i_1                                                                                                                                                                               |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_pc[15]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/load_md                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                7 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                                                                 |                                                                                                                                                                                                                                                         |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               11 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               12 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               13 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               15 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/O2                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               15 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                            |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                    | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                           |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DI[0] | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                         |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                8 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                           |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               10 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               15 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               15 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                8 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                9 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |                8 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               10 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               13 |             23 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/O3[0]                                                                                                                                         |                7 |             25 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out0                                                                                                                           |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awvalid1                                                                                                                                                                            |                7 |             26 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                       |                6 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                           |                                                                                                                                                                                                                                                         |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                              | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m09_couplers/m09_regslice/inst/r_pipe/n_0_m_payload_i[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_dm_address[0]_i_1                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                            |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/O3[0]                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/O7[0]                                                                                                                | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                  | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                          |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                            |                                                                                                                                                                                                                                                         |               11 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               10 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               14 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |                8 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m09_couplers/m09_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               15 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               10 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               12 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               14 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                         |               15 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               17 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               17 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               22 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               16 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               23 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               15 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               22 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               20 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               21 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               21 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               18 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               23 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_md[39]_i_1                                                                                                                                                                  | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               26 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               22 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                  |                                                                                                                                                                                                                                                         |               16 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               19 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               18 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                              | system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |               23 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_hold_data[39]_i_1                                                                                                                                                           | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2                                                                                                                                                                             |               26 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                         | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |               11 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                                               |                                                                                                                                                                                                                                                         |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                                               |                                                                                                                                                                                                                                                         |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O17[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                8 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                8 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O1                                                                             |                                                                                                                                                                                                                                                         |                6 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                    |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                         |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                                                |                                                                                                                                                                                                                                                         |               12 |             47 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                          |               19 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                         | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                7 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1                                                                                                                                               |                7 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                         |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |               16 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                           | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/O48[0]                                                                                                                                                                   |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/O7[0]                                                                                                                                                                                                               |               21 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_wr_p                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                          |               10 |             66 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                         |               11 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                         |               13 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O1                                                                                                                                                     |                                                                                                                                                                                                                                                         |               16 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |               17 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/O4                                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               26 |             89 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_frm_height[11]_i_1                                                                                                                                                                                        | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                          |               23 |             98 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/O1                                                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               25 |            101 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               28 |            105 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               36 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               40 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               33 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               40 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               36 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               37 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               32 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                                     |               36 |            126 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |               37 |            141 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               51 |            169 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |              136 |            370 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |              106 |            418 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SS[0]                                                                                                                                                                                         |               84 |            430 |
|  system_i/processing_system7_0/inst/FCLK_CLK3 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |              497 |           1248 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


