# Reading pref.tcl
# do Main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/ForwardingUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:54 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/ForwardingUnit.v 
# -- Compiling module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 15:36:54 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/JUMP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:54 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/JUMP.v 
# -- Compiling module JUMP
# 
# Top level modules:
# 	JUMP
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/Branch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/Branch.v 
# -- Compiling module Branch
# 
# Top level modules:
# 	Branch
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/RegisterFile.v 
# -- Compiling module RegisterFile
# -- Compiling module RegFile_decoder
# -- Compiling module RegFile_regn
# 
# Top level modules:
# 	RegisterFile
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/RAM.v 
# -- Compiling module RAM
# ** Warning: E:/Omar/CPU Design/MIPS/Modules/RAM.v(96): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	RAM
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/MUX5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/MUX5bit.v 
# -- Compiling module MUX5bit
# 
# Top level modules:
# 	MUX5bit
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/MUX4_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/MUX4_1.v 
# -- Compiling module MUX4_1
# 
# Top level modules:
# 	MUX4_1
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/MUX2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/MUX2_1.v 
# -- Compiling module MUX2_1
# 
# Top level modules:
# 	MUX2_1
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/MEM_WB_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/MEM_WB_Register.v 
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	MEM_WB_Register
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/INST_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/INST_MEM.v 
# -- Compiling module INST_MEM
# 
# Top level modules:
# 	INST_MEM
# End time: 15:36:55 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/IF_ID_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:55 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/IF_ID_Register.v 
# -- Compiling module IF_ID_Register
# 
# Top level modules:
# 	IF_ID_Register
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/ID_EX_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/ID_EX_Register.v 
# -- Compiling module ID_EX_Register
# 
# Top level modules:
# 	ID_EX_Register
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/Hazard_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/Hazard_Unit.v 
# -- Compiling module Hazard_Unit
# 
# Top level modules:
# 	Hazard_Unit
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/EX_MEM_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/EX_MEM_Register.v 
# -- Compiling module EX_MEM_Register
# 
# Top level modules:
# 	EX_MEM_Register
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/ControlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/MIPS/Modules {E:/Omar/CPU Design/MIPS/Modules/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/MIPS/Modules" E:/Omar/CPU Design/MIPS/Modules/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Pipeline {E:/Omar/CPU Design/Pipeline/Main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Pipeline" E:/Omar/CPU Design/Pipeline/Main.v 
# -- Compiling module Main
# 
# Top level modules:
# 	Main
# End time: 15:36:56 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Pipeline {E:/Omar/CPU Design/Pipeline/Main_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:56 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Pipeline" E:/Omar/CPU Design/Pipeline/Main_tb.v 
# -- Compiling module Main_tb
# 
# Top level modules:
# 	Main_tb
# End time: 15:36:57 on Jan 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Pipeline {E:/Omar/CPU Design/Pipeline/Main_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:36:57 on Jan 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Pipeline" E:/Omar/CPU Design/Pipeline/Main_tb.v 
# -- Compiling module Main_tb
# 
# Top level modules:
# 	Main_tb
# End time: 15:36:57 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Main_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Main_tb 
# Start time: 15:36:57 on Jan 01,2024
# Loading work.Main_tb
# Loading work.Main
# Loading work.PC
# Loading work.adder
# Loading work.INST_MEM
# Loading work.IF_ID_Register
# Loading work.sign_extend
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegFile_decoder
# Loading work.RegFile_regn
# Loading work.ForwardingUnit
# Loading work.MUX4_1
# Loading work.Branch
# Loading work.MUX2_1
# Loading work.JUMP
# Loading work.Hazard_Unit
# Loading work.ID_EX_Register
# Loading work.alu_control
# Loading work.MUX5bit
# Loading work.ALU
# Loading work.EX_MEM_Register
# Loading work.RAM
# Loading work.MEM_WB_Register
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'Out_shamt'. The port definition is at: E:/Omar/CPU Design/MIPS/Modules/ID_EX_Register.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /Main_tb/main_inst/ID_EX_R File: E:/Omar/CPU Design/Pipeline/Main.v Line: 324
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 descending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 descending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 descending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 descending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: NTC  Hostname: OMAR  ProcessID: 22432
#           Attempting to use alternate WLF file "./wlft7xgaq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7xgaq8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/Omar/CPU Design/Pipeline/Main_tb.v(34)
#    Time: 55 us  Iteration: 0  Instance: /Main_tb
# Break in Module Main_tb at E:/Omar/CPU Design/Pipeline/Main_tb.v line 34
# End time: 15:38:28 on Jan 01,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
