// Seed: 3546841005
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8
);
  logic [7:0] id_10;
  assign id_5 = -1'h0;
  wire id_11;
  assign id_3 = id_10[-1 : 1];
  logic id_12;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
