From 72a79b8f0a1766245d530e04231d583b39a8d241 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Tue, 19 Jun 2012 16:22:22 -0700
Subject: [PATCH 089/337] MIPS: OCTEON: Add register definitions for sRIO

Based On SDK 3.0.0-482

These sriomaint registers are used by a follow-on patch.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 .../mips/include/asm/octeon/cvmx-sriomaintx-defs.h | 1778 ++++++++++++++++++++
 1 files changed, 1778 insertions(+), 0 deletions(-)
 create mode 100644 arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h

diff --git a/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h b/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h
new file mode 100644
index 0000000..a12d6a5
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-sriomaintx-defs.h
@@ -0,0 +1,1778 @@
+/***********************license start***************
+ * Author:Cavium Inc.
+ *
+ * Contact:support@cavium.com
+ * This file is part of the OCTEON SDK
+ *
+ * Copyright (c) 2003-2012 Cavium Inc.
+ *
+ * This file is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License, Version 2, as
+ * published by the Free Software Foundation.
+ *
+ * This file is distributed in the hope that it will be useful, but
+ * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
+ * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
+ * NONINFRINGEMENT.  See the GNU General Public License for more
+ * details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this file; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ * or visit http://www.gnu.org/licenses/.
+ *
+ * This file may also be available under a different license from Cavium.
+ * Contact Cavium Inc. for more information
+ ***********************license end**************************************/
+
+#ifndef __CVMX_SRIOMAINTX_DEFS_H__
+#define __CVMX_SRIOMAINTX_DEFS_H__
+
+#define CVMX_SRIOMAINTX_ASMBLY_ID(block_id) (0x0000000000000008ull)
+#define CVMX_SRIOMAINTX_ASMBLY_INFO(block_id) (0x000000000000000Cull)
+#define CVMX_SRIOMAINTX_BAR1_IDXX(offset, block_id) (0x0000000000200010ull + (((offset) & 15) + ((block_id) & 3) * 0x0ull) * 4)
+#define CVMX_SRIOMAINTX_BELL_STATUS(block_id) (0x0000000000200080ull)
+#define CVMX_SRIOMAINTX_COMP_TAG(block_id) (0x000000000000006Cull)
+#define CVMX_SRIOMAINTX_CORE_ENABLES(block_id) (0x0000000000200070ull)
+#define CVMX_SRIOMAINTX_DEV_ID(block_id) (0x0000000000000000ull)
+#define CVMX_SRIOMAINTX_DEV_REV(block_id) (0x0000000000000004ull)
+#define CVMX_SRIOMAINTX_DST_OPS(block_id) (0x000000000000001Cull)
+#define CVMX_SRIOMAINTX_ERB_ATTR_CAPT(block_id) (0x0000000000002048ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_DET(block_id) (0x0000000000002040ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE(block_id) (0x0000000000002068ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE_EN(block_id) (0x0000000000002044ull)
+#define CVMX_SRIOMAINTX_ERB_ERR_RATE_THR(block_id) (0x000000000000206Cull)
+#define CVMX_SRIOMAINTX_ERB_HDR(block_id) (0x0000000000002000ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_H(block_id) (0x0000000000002010ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ADDR_CAPT_L(block_id) (0x0000000000002014ull)
+#define CVMX_SRIOMAINTX_ERB_LT_CTRL_CAPT(block_id) (0x000000000000201Cull)
+#define CVMX_SRIOMAINTX_ERB_LT_DEV_ID(block_id) (0x0000000000002028ull)
+#define CVMX_SRIOMAINTX_ERB_LT_DEV_ID_CAPT(block_id) (0x0000000000002018ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ERR_DET(block_id) (0x0000000000002008ull)
+#define CVMX_SRIOMAINTX_ERB_LT_ERR_EN(block_id) (0x000000000000200Cull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_1(block_id) (0x0000000000002050ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_2(block_id) (0x0000000000002054ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_CAPT_3(block_id) (0x0000000000002058ull)
+#define CVMX_SRIOMAINTX_ERB_PACK_SYM_CAPT(block_id) (0x000000000000204Cull)
+#define CVMX_SRIOMAINTX_HB_DEV_ID_LOCK(block_id) (0x0000000000000068ull)
+#define CVMX_SRIOMAINTX_IR_BUFFER_CONFIG(block_id) (0x0000000000102000ull)
+#define CVMX_SRIOMAINTX_IR_BUFFER_CONFIG2(block_id) (0x0000000000102004ull)
+#define CVMX_SRIOMAINTX_IR_PD_PHY_CTRL(block_id) (0x0000000000107028ull)
+#define CVMX_SRIOMAINTX_IR_PD_PHY_STAT(block_id) (0x000000000010702Cull)
+#define CVMX_SRIOMAINTX_IR_PI_PHY_CTRL(block_id) (0x0000000000107020ull)
+#define CVMX_SRIOMAINTX_IR_PI_PHY_STAT(block_id) (0x0000000000107024ull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_CTRL(block_id) (0x000000000010700Cull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_DATA(block_id) (0x0000000000107014ull)
+#define CVMX_SRIOMAINTX_IR_SP_RX_STAT(block_id) (0x0000000000107010ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_CTRL(block_id) (0x0000000000107000ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_DATA(block_id) (0x0000000000107008ull)
+#define CVMX_SRIOMAINTX_IR_SP_TX_STAT(block_id) (0x0000000000107004ull)
+#define CVMX_SRIOMAINTX_LANE_X_STATUS_0(offset, block_id) (0x0000000000001010ull + (((offset) & 3) + ((block_id) & 3) * 0x0ull) * 32)
+#define CVMX_SRIOMAINTX_LCS_BA0(block_id) (0x0000000000000058ull)
+#define CVMX_SRIOMAINTX_LCS_BA1(block_id) (0x000000000000005Cull)
+#define CVMX_SRIOMAINTX_M2S_BAR0_START0(block_id) (0x0000000000200000ull)
+#define CVMX_SRIOMAINTX_M2S_BAR0_START1(block_id) (0x0000000000200004ull)
+#define CVMX_SRIOMAINTX_M2S_BAR1_START0(block_id) (0x0000000000200008ull)
+#define CVMX_SRIOMAINTX_M2S_BAR1_START1(block_id) (0x000000000020000Cull)
+#define CVMX_SRIOMAINTX_M2S_BAR2_START(block_id) (0x0000000000200050ull)
+#define CVMX_SRIOMAINTX_MAC_CTRL(block_id) (0x0000000000200068ull)
+#define CVMX_SRIOMAINTX_PE_FEAT(block_id) (0x0000000000000010ull)
+#define CVMX_SRIOMAINTX_PE_LLC(block_id) (0x000000000000004Cull)
+#define CVMX_SRIOMAINTX_PORT_0_CTL(block_id) (0x000000000000015Cull)
+#define CVMX_SRIOMAINTX_PORT_0_CTL2(block_id) (0x0000000000000154ull)
+#define CVMX_SRIOMAINTX_PORT_0_ERR_STAT(block_id) (0x0000000000000158ull)
+#define CVMX_SRIOMAINTX_PORT_0_LINK_REQ(block_id) (0x0000000000000140ull)
+#define CVMX_SRIOMAINTX_PORT_0_LINK_RESP(block_id) (0x0000000000000144ull)
+#define CVMX_SRIOMAINTX_PORT_0_LOCAL_ACKID(block_id) (0x0000000000000148ull)
+#define CVMX_SRIOMAINTX_PORT_GEN_CTL(block_id) (0x000000000000013Cull)
+#define CVMX_SRIOMAINTX_PORT_LT_CTL(block_id) (0x0000000000000120ull)
+#define CVMX_SRIOMAINTX_PORT_MBH0(block_id) (0x0000000000000100ull)
+#define CVMX_SRIOMAINTX_PORT_RT_CTL(block_id) (0x0000000000000124ull)
+#define CVMX_SRIOMAINTX_PORT_TTL_CTL(block_id) (0x000000000000012Cull)
+#define CVMX_SRIOMAINTX_PRI_DEV_ID(block_id) (0x0000000000000060ull)
+#define CVMX_SRIOMAINTX_SEC_DEV_CTRL(block_id) (0x0000000000200064ull)
+#define CVMX_SRIOMAINTX_SEC_DEV_ID(block_id) (0x0000000000200060ull)
+#define CVMX_SRIOMAINTX_SERIAL_LANE_HDR(block_id) (0x0000000000001000ull)
+#define CVMX_SRIOMAINTX_SRC_OPS(block_id) (0x0000000000000018ull)
+#define CVMX_SRIOMAINTX_TX_DROP(block_id) (0x000000000020006Cull)
+
+union cvmx_sriomaintx_asmbly_id {
+	uint32_t u32;
+	struct cvmx_sriomaintx_asmbly_id_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t assy_id:16;
+	uint32_t assy_ven:16;
+#else
+	uint32_t assy_ven:16;
+	uint32_t assy_id:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_asmbly_id_s    cn63xx;
+	struct cvmx_sriomaintx_asmbly_id_s    cn63xxp1;
+	struct cvmx_sriomaintx_asmbly_id_s    cn66xx;
+};
+
+union cvmx_sriomaintx_asmbly_info {
+	uint32_t u32;
+	struct cvmx_sriomaintx_asmbly_info_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t assy_rev:16;
+	uint32_t ext_fptr:16;
+#else
+	uint32_t ext_fptr:16;
+	uint32_t assy_rev:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_asmbly_info_s  cn63xx;
+	struct cvmx_sriomaintx_asmbly_info_s  cn63xxp1;
+	struct cvmx_sriomaintx_asmbly_info_s  cn66xx;
+};
+
+union cvmx_sriomaintx_bar1_idxx {
+	uint32_t u32;
+	struct cvmx_sriomaintx_bar1_idxx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31:2;
+	uint32_t la:22;
+	uint32_t reserved_6_7:2;
+	uint32_t es:2;
+	uint32_t nca:1;
+	uint32_t reserved_1_2:2;
+	uint32_t enable:1;
+#else
+	uint32_t enable:1;
+	uint32_t reserved_1_2:2;
+	uint32_t nca:1;
+	uint32_t es:2;
+	uint32_t reserved_6_7:2;
+	uint32_t la:22;
+	uint32_t reserved_30_31:2;
+#endif
+	} s;
+	struct cvmx_sriomaintx_bar1_idxx_s    cn63xx;
+	struct cvmx_sriomaintx_bar1_idxx_s    cn63xxp1;
+	struct cvmx_sriomaintx_bar1_idxx_s    cn66xx;
+};
+
+union cvmx_sriomaintx_bell_status {
+	uint32_t u32;
+	struct cvmx_sriomaintx_bell_status_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_1_31:31;
+	uint32_t full:1;
+#else
+	uint32_t full:1;
+	uint32_t reserved_1_31:31;
+#endif
+	} s;
+	struct cvmx_sriomaintx_bell_status_s  cn63xx;
+	struct cvmx_sriomaintx_bell_status_s  cn63xxp1;
+	struct cvmx_sriomaintx_bell_status_s  cn66xx;
+};
+
+union cvmx_sriomaintx_comp_tag {
+	uint32_t u32;
+	struct cvmx_sriomaintx_comp_tag_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t comp_tag:32;
+#else
+	uint32_t comp_tag:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_comp_tag_s     cn63xx;
+	struct cvmx_sriomaintx_comp_tag_s     cn63xxp1;
+	struct cvmx_sriomaintx_comp_tag_s     cn66xx;
+};
+
+union cvmx_sriomaintx_core_enables {
+	uint32_t u32;
+	struct cvmx_sriomaintx_core_enables_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_5_31:27;
+	uint32_t halt:1;
+	uint32_t imsg1:1;
+	uint32_t imsg0:1;
+	uint32_t doorbell:1;
+	uint32_t memory:1;
+#else
+	uint32_t memory:1;
+	uint32_t doorbell:1;
+	uint32_t imsg0:1;
+	uint32_t imsg1:1;
+	uint32_t halt:1;
+	uint32_t reserved_5_31:27;
+#endif
+	} s;
+	struct cvmx_sriomaintx_core_enables_s cn63xx;
+	struct cvmx_sriomaintx_core_enables_s cn63xxp1;
+	struct cvmx_sriomaintx_core_enables_s cn66xx;
+};
+
+union cvmx_sriomaintx_dev_id {
+	uint32_t u32;
+	struct cvmx_sriomaintx_dev_id_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t device:16;
+	uint32_t vendor:16;
+#else
+	uint32_t vendor:16;
+	uint32_t device:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_dev_id_s       cn63xx;
+	struct cvmx_sriomaintx_dev_id_s       cn63xxp1;
+	struct cvmx_sriomaintx_dev_id_s       cn66xx;
+};
+
+union cvmx_sriomaintx_dev_rev {
+	uint32_t u32;
+	struct cvmx_sriomaintx_dev_rev_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_8_31:24;
+	uint32_t revision:8;
+#else
+	uint32_t revision:8;
+	uint32_t reserved_8_31:24;
+#endif
+	} s;
+	struct cvmx_sriomaintx_dev_rev_s      cn63xx;
+	struct cvmx_sriomaintx_dev_rev_s      cn63xxp1;
+	struct cvmx_sriomaintx_dev_rev_s      cn66xx;
+};
+
+union cvmx_sriomaintx_dst_ops {
+	uint32_t u32;
+	struct cvmx_sriomaintx_dst_ops_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t gsm_read:1;
+	uint32_t i_read:1;
+	uint32_t rd_own:1;
+	uint32_t d_invald:1;
+	uint32_t castout:1;
+	uint32_t d_flush:1;
+	uint32_t io_read:1;
+	uint32_t i_invald:1;
+	uint32_t tlb_inv:1;
+	uint32_t tlb_invs:1;
+	uint32_t reserved_16_21:6;
+	uint32_t read:1;
+	uint32_t write:1;
+	uint32_t swrite:1;
+	uint32_t write_r:1;
+	uint32_t msg:1;
+	uint32_t doorbell:1;
+	uint32_t compswap:1;
+	uint32_t testswap:1;
+	uint32_t atom_inc:1;
+	uint32_t atom_dec:1;
+	uint32_t atom_set:1;
+	uint32_t atom_clr:1;
+	uint32_t atom_swp:1;
+	uint32_t port_wr:1;
+	uint32_t reserved_0_1:2;
+#else
+	uint32_t reserved_0_1:2;
+	uint32_t port_wr:1;
+	uint32_t atom_swp:1;
+	uint32_t atom_clr:1;
+	uint32_t atom_set:1;
+	uint32_t atom_dec:1;
+	uint32_t atom_inc:1;
+	uint32_t testswap:1;
+	uint32_t compswap:1;
+	uint32_t doorbell:1;
+	uint32_t msg:1;
+	uint32_t write_r:1;
+	uint32_t swrite:1;
+	uint32_t write:1;
+	uint32_t read:1;
+	uint32_t reserved_16_21:6;
+	uint32_t tlb_invs:1;
+	uint32_t tlb_inv:1;
+	uint32_t i_invald:1;
+	uint32_t io_read:1;
+	uint32_t d_flush:1;
+	uint32_t castout:1;
+	uint32_t d_invald:1;
+	uint32_t rd_own:1;
+	uint32_t i_read:1;
+	uint32_t gsm_read:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_dst_ops_s      cn63xx;
+	struct cvmx_sriomaintx_dst_ops_s      cn63xxp1;
+	struct cvmx_sriomaintx_dst_ops_s      cn66xx;
+};
+
+union cvmx_sriomaintx_erb_attr_capt {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_attr_capt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t inf_type:3;
+	uint32_t err_type:5;
+	uint32_t err_info:20;
+	uint32_t reserved_1_3:3;
+	uint32_t valid:1;
+#else
+	uint32_t valid:1;
+	uint32_t reserved_1_3:3;
+	uint32_t err_info:20;
+	uint32_t err_type:5;
+	uint32_t inf_type:3;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_attr_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_attr_capt_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t inf_type:3;
+	uint32_t err_type:5;
+	uint32_t reserved_1_23:23;
+	uint32_t valid:1;
+#else
+	uint32_t valid:1;
+	uint32_t reserved_1_23:23;
+	uint32_t err_type:5;
+	uint32_t inf_type:3;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_attr_capt_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_err_det {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_det_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t imp_err:1;
+	uint32_t reserved_23_30:8;
+	uint32_t ctl_crc:1;
+	uint32_t uns_id:1;
+	uint32_t nack:1;
+	uint32_t out_ack:1;
+	uint32_t pkt_crc:1;
+	uint32_t size:1;
+	uint32_t inv_char:1;
+	uint32_t inv_data:1;
+	uint32_t reserved_6_14:9;
+	uint32_t bad_ack:1;
+	uint32_t proterr:1;
+	uint32_t f_toggle:1;
+	uint32_t del_err:1;
+	uint32_t uns_ack:1;
+	uint32_t lnk_tout:1;
+#else
+	uint32_t lnk_tout:1;
+	uint32_t uns_ack:1;
+	uint32_t del_err:1;
+	uint32_t f_toggle:1;
+	uint32_t proterr:1;
+	uint32_t bad_ack:1;
+	uint32_t reserved_6_14:9;
+	uint32_t inv_data:1;
+	uint32_t inv_char:1;
+	uint32_t size:1;
+	uint32_t pkt_crc:1;
+	uint32_t out_ack:1;
+	uint32_t nack:1;
+	uint32_t uns_id:1;
+	uint32_t ctl_crc:1;
+	uint32_t reserved_23_30:8;
+	uint32_t imp_err:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_err_det_s  cn63xx;
+	struct cvmx_sriomaintx_erb_err_det_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_23_31:9;
+	uint32_t ctl_crc:1;
+	uint32_t uns_id:1;
+	uint32_t nack:1;
+	uint32_t out_ack:1;
+	uint32_t pkt_crc:1;
+	uint32_t size:1;
+	uint32_t reserved_6_16:11;
+	uint32_t bad_ack:1;
+	uint32_t proterr:1;
+	uint32_t f_toggle:1;
+	uint32_t del_err:1;
+	uint32_t uns_ack:1;
+	uint32_t lnk_tout:1;
+#else
+	uint32_t lnk_tout:1;
+	uint32_t uns_ack:1;
+	uint32_t del_err:1;
+	uint32_t f_toggle:1;
+	uint32_t proterr:1;
+	uint32_t bad_ack:1;
+	uint32_t reserved_6_16:11;
+	uint32_t size:1;
+	uint32_t pkt_crc:1;
+	uint32_t out_ack:1;
+	uint32_t nack:1;
+	uint32_t uns_id:1;
+	uint32_t ctl_crc:1;
+	uint32_t reserved_23_31:9;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_det_s  cn66xx;
+};
+
+union cvmx_sriomaintx_erb_err_rate {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t err_bias:8;
+	uint32_t reserved_18_23:6;
+	uint32_t rate_lim:2;
+	uint32_t pk_rate:8;
+	uint32_t rate_cnt:8;
+#else
+	uint32_t rate_cnt:8;
+	uint32_t pk_rate:8;
+	uint32_t rate_lim:2;
+	uint32_t reserved_18_23:6;
+	uint32_t err_bias:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_err_rate_en {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t imp_err:1;
+	uint32_t reserved_23_30:8;
+	uint32_t ctl_crc:1;
+	uint32_t uns_id:1;
+	uint32_t nack:1;
+	uint32_t out_ack:1;
+	uint32_t pkt_crc:1;
+	uint32_t size:1;
+	uint32_t inv_char:1;
+	uint32_t inv_data:1;
+	uint32_t reserved_6_14:9;
+	uint32_t bad_ack:1;
+	uint32_t proterr:1;
+	uint32_t f_toggle:1;
+	uint32_t del_err:1;
+	uint32_t uns_ack:1;
+	uint32_t lnk_tout:1;
+#else
+	uint32_t lnk_tout:1;
+	uint32_t uns_ack:1;
+	uint32_t del_err:1;
+	uint32_t f_toggle:1;
+	uint32_t proterr:1;
+	uint32_t bad_ack:1;
+	uint32_t reserved_6_14:9;
+	uint32_t inv_data:1;
+	uint32_t inv_char:1;
+	uint32_t size:1;
+	uint32_t pkt_crc:1;
+	uint32_t out_ack:1;
+	uint32_t nack:1;
+	uint32_t uns_id:1;
+	uint32_t ctl_crc:1;
+	uint32_t reserved_23_30:8;
+	uint32_t imp_err:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_en_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_en_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_23_31:9;
+	uint32_t ctl_crc:1;
+	uint32_t uns_id:1;
+	uint32_t nack:1;
+	uint32_t out_ack:1;
+	uint32_t pkt_crc:1;
+	uint32_t size:1;
+	uint32_t reserved_6_16:11;
+	uint32_t bad_ack:1;
+	uint32_t proterr:1;
+	uint32_t f_toggle:1;
+	uint32_t del_err:1;
+	uint32_t uns_ack:1;
+	uint32_t lnk_tout:1;
+#else
+	uint32_t lnk_tout:1;
+	uint32_t uns_ack:1;
+	uint32_t del_err:1;
+	uint32_t f_toggle:1;
+	uint32_t proterr:1;
+	uint32_t bad_ack:1;
+	uint32_t reserved_6_16:11;
+	uint32_t size:1;
+	uint32_t pkt_crc:1;
+	uint32_t out_ack:1;
+	uint32_t nack:1;
+	uint32_t uns_id:1;
+	uint32_t ctl_crc:1;
+	uint32_t reserved_23_31:9;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_en_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_err_rate_thr {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t fail_th:8;
+	uint32_t dgrad_th:8;
+	uint32_t reserved_0_15:16;
+#else
+	uint32_t reserved_0_15:16;
+	uint32_t dgrad_th:8;
+	uint32_t fail_th:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn63xx;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_err_rate_thr_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_hdr {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_hdr_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ef_ptr:16;
+	uint32_t ef_id:16;
+#else
+	uint32_t ef_id:16;
+	uint32_t ef_ptr:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_hdr_s      cn63xx;
+	struct cvmx_sriomaintx_erb_hdr_s      cn63xxp1;
+	struct cvmx_sriomaintx_erb_hdr_s      cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_addr_capt_h {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr:32;
+#else
+	uint32_t addr:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_h_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_addr_capt_l {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr:29;
+	uint32_t reserved_2_2:1;
+	uint32_t xaddr:2;
+#else
+	uint32_t xaddr:2;
+	uint32_t reserved_2_2:1;
+	uint32_t addr:29;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_addr_capt_l_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_ctrl_capt {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ftype:4;
+	uint32_t ttype:4;
+	uint32_t extra:8;
+	uint32_t status:4;
+	uint32_t size:4;
+	uint32_t tt:1;
+	uint32_t wdptr:1;
+	uint32_t reserved_5_5:1;
+	uint32_t capt_idx:5;
+#else
+	uint32_t capt_idx:5;
+	uint32_t reserved_5_5:1;
+	uint32_t wdptr:1;
+	uint32_t tt:1;
+	uint32_t size:4;
+	uint32_t status:4;
+	uint32_t extra:8;
+	uint32_t ttype:4;
+	uint32_t ftype:4;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_ctrl_capt_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_dev_id {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t id16:8;
+	uint32_t id8:8;
+	uint32_t tt:1;
+	uint32_t reserved_0_14:15;
+#else
+	uint32_t reserved_0_14:15;
+	uint32_t tt:1;
+	uint32_t id8:8;
+	uint32_t id16:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_dev_id_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_dev_id_capt {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t dst_id16:8;
+	uint32_t dst_id8:8;
+	uint32_t src_id16:8;
+	uint32_t src_id8:8;
+#else
+	uint32_t src_id8:8;
+	uint32_t src_id16:8;
+	uint32_t dst_id8:8;
+	uint32_t dst_id16:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_dev_id_capt_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_err_det {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_err_det_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t io_err:1;
+	uint32_t msg_err:1;
+	uint32_t gsm_err:1;
+	uint32_t msg_fmt:1;
+	uint32_t ill_tran:1;
+	uint32_t ill_tgt:1;
+	uint32_t msg_tout:1;
+	uint32_t pkt_tout:1;
+	uint32_t uns_resp:1;
+	uint32_t uns_tran:1;
+	uint32_t reserved_1_21:21;
+	uint32_t resp_sz:1;
+#else
+	uint32_t resp_sz:1;
+	uint32_t reserved_1_21:21;
+	uint32_t uns_tran:1;
+	uint32_t uns_resp:1;
+	uint32_t pkt_tout:1;
+	uint32_t msg_tout:1;
+	uint32_t ill_tgt:1;
+	uint32_t ill_tran:1;
+	uint32_t msg_fmt:1;
+	uint32_t gsm_err:1;
+	uint32_t msg_err:1;
+	uint32_t io_err:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_err_det_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_lt_err_en {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_lt_err_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t io_err:1;
+	uint32_t msg_err:1;
+	uint32_t gsm_err:1;
+	uint32_t msg_fmt:1;
+	uint32_t ill_tran:1;
+	uint32_t ill_tgt:1;
+	uint32_t msg_tout:1;
+	uint32_t pkt_tout:1;
+	uint32_t uns_resp:1;
+	uint32_t uns_tran:1;
+	uint32_t reserved_1_21:21;
+	uint32_t resp_sz:1;
+#else
+	uint32_t resp_sz:1;
+	uint32_t reserved_1_21:21;
+	uint32_t uns_tran:1;
+	uint32_t uns_resp:1;
+	uint32_t pkt_tout:1;
+	uint32_t msg_tout:1;
+	uint32_t ill_tgt:1;
+	uint32_t ill_tran:1;
+	uint32_t msg_fmt:1;
+	uint32_t gsm_err:1;
+	uint32_t msg_err:1;
+	uint32_t io_err:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn63xx;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_lt_err_en_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_pack_capt_1 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t capture:32;
+#else
+	uint32_t capture:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_1_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_pack_capt_2 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t capture:32;
+#else
+	uint32_t capture:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_2_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_pack_capt_3 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t capture:32;
+#else
+	uint32_t capture:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_capt_3_s cn66xx;
+};
+
+union cvmx_sriomaintx_erb_pack_sym_capt {
+	uint32_t u32;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t capture:32;
+#else
+	uint32_t capture:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn63xx;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn63xxp1;
+	struct cvmx_sriomaintx_erb_pack_sym_capt_s cn66xx;
+};
+
+union cvmx_sriomaintx_hb_dev_id_lock {
+	uint32_t u32;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_16_31:16;
+	uint32_t hostid:16;
+#else
+	uint32_t hostid:16;
+	uint32_t reserved_16_31:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn63xx;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn63xxp1;
+	struct cvmx_sriomaintx_hb_dev_id_lock_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_buffer_config {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_buffer_config_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t tx_wm0:4;
+	uint32_t tx_wm1:4;
+	uint32_t tx_wm2:4;
+	uint32_t reserved_3_19:17;
+	uint32_t tx_flow:1;
+	uint32_t tx_sync:1;
+	uint32_t rx_sync:1;
+#else
+	uint32_t rx_sync:1;
+	uint32_t tx_sync:1;
+	uint32_t tx_flow:1;
+	uint32_t reserved_3_19:17;
+	uint32_t tx_wm2:4;
+	uint32_t tx_wm1:4;
+	uint32_t tx_wm0:4;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn63xx;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_buffer_config_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_buffer_config2 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_buffer_config2_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t tx_wm3:4;
+	uint32_t tx_wm2:4;
+	uint32_t tx_wm1:4;
+	uint32_t tx_wm0:4;
+	uint32_t rx_wm3:4;
+	uint32_t rx_wm2:4;
+	uint32_t rx_wm1:4;
+	uint32_t rx_wm0:4;
+#else
+	uint32_t rx_wm0:4;
+	uint32_t rx_wm1:4;
+	uint32_t rx_wm2:4;
+	uint32_t rx_wm3:4;
+	uint32_t tx_wm0:4;
+	uint32_t tx_wm1:4;
+	uint32_t tx_wm2:4;
+	uint32_t tx_wm3:4;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_buffer_config2_s cn63xx;
+	struct cvmx_sriomaintx_ir_buffer_config2_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_pd_phy_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pd_ctrl:32;
+#else
+	uint32_t pd_ctrl:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pd_phy_ctrl_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_pd_phy_stat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_16_31:16;
+	uint32_t ln3_rx:3;
+	uint32_t ln3_dis:1;
+	uint32_t ln2_rx:3;
+	uint32_t ln2_dis:1;
+	uint32_t ln1_rx:3;
+	uint32_t ln1_dis:1;
+	uint32_t ln0_rx:3;
+	uint32_t ln0_dis:1;
+#else
+	uint32_t ln0_dis:1;
+	uint32_t ln0_rx:3;
+	uint32_t ln1_dis:1;
+	uint32_t ln1_rx:3;
+	uint32_t ln2_dis:1;
+	uint32_t ln2_rx:3;
+	uint32_t ln3_dis:1;
+	uint32_t ln3_rx:3;
+	uint32_t reserved_16_31:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pd_phy_stat_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_pi_phy_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t tx_reset:1;
+	uint32_t rx_reset:1;
+	uint32_t reserved_29_29:1;
+	uint32_t loopback:2;
+	uint32_t reserved_0_26:27;
+#else
+	uint32_t reserved_0_26:27;
+	uint32_t loopback:2;
+	uint32_t reserved_29_29:1;
+	uint32_t rx_reset:1;
+	uint32_t tx_reset:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_pi_phy_ctrl_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_pi_phy_stat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_12_31:20;
+	uint32_t tx_rdy:1;
+	uint32_t rx_rdy:1;
+	uint32_t init_sm:10;
+#else
+	uint32_t init_sm:10;
+	uint32_t rx_rdy:1;
+	uint32_t tx_rdy:1;
+	uint32_t reserved_12_31:20;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_10_31:22;
+	uint32_t init_sm:10;
+#else
+	uint32_t init_sm:10;
+	uint32_t reserved_10_31:22;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_ir_pi_phy_stat_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_rx_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_1_31:31;
+	uint32_t overwrt:1;
+#else
+	uint32_t overwrt:1;
+	uint32_t reserved_1_31:31;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_ctrl_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_rx_data {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pkt_data:32;
+#else
+	uint32_t pkt_data:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_data_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_rx_stat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t octets:16;
+	uint32_t buffers:4;
+	uint32_t drop_cnt:7;
+	uint32_t full:1;
+	uint32_t fifo_st:4;
+#else
+	uint32_t fifo_st:4;
+	uint32_t full:1;
+	uint32_t drop_cnt:7;
+	uint32_t buffers:4;
+	uint32_t octets:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t octets:16;
+	uint32_t buffers:4;
+	uint32_t reserved_5_11:7;
+	uint32_t full:1;
+	uint32_t fifo_st:4;
+#else
+	uint32_t fifo_st:4;
+	uint32_t full:1;
+	uint32_t reserved_5_11:7;
+	uint32_t buffers:4;
+	uint32_t octets:16;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_rx_stat_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_tx_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t octets:16;
+	uint32_t reserved_0_15:16;
+#else
+	uint32_t reserved_0_15:16;
+	uint32_t octets:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_ctrl_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_tx_data {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pkt_data:32;
+#else
+	uint32_t pkt_data:32;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_data_s cn66xx;
+};
+
+union cvmx_sriomaintx_ir_sp_tx_stat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t octets:16;
+	uint32_t buffers:4;
+	uint32_t reserved_5_11:7;
+	uint32_t full:1;
+	uint32_t fifo_st:4;
+#else
+	uint32_t fifo_st:4;
+	uint32_t full:1;
+	uint32_t reserved_5_11:7;
+	uint32_t buffers:4;
+	uint32_t octets:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn63xx;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_ir_sp_tx_stat_s cn66xx;
+};
+
+union cvmx_sriomaintx_lane_x_status_0 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_lane_x_status_0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t port:8;
+	uint32_t lane:4;
+	uint32_t tx_type:1;
+	uint32_t tx_mode:1;
+	uint32_t rx_type:2;
+	uint32_t rx_inv:1;
+	uint32_t rx_adapt:1;
+	uint32_t rx_sync:1;
+	uint32_t rx_train:1;
+	uint32_t dec_err:4;
+	uint32_t xsync:1;
+	uint32_t xtrain:1;
+	uint32_t reserved_4_5:2;
+	uint32_t status1:1;
+	uint32_t statusn:3;
+#else
+	uint32_t statusn:3;
+	uint32_t status1:1;
+	uint32_t reserved_4_5:2;
+	uint32_t xtrain:1;
+	uint32_t xsync:1;
+	uint32_t dec_err:4;
+	uint32_t rx_train:1;
+	uint32_t rx_sync:1;
+	uint32_t rx_adapt:1;
+	uint32_t rx_inv:1;
+	uint32_t rx_type:2;
+	uint32_t tx_mode:1;
+	uint32_t tx_type:1;
+	uint32_t lane:4;
+	uint32_t port:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn63xx;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn63xxp1;
+	struct cvmx_sriomaintx_lane_x_status_0_s cn66xx;
+};
+
+union cvmx_sriomaintx_lcs_ba0 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_lcs_ba0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_31_31:1;
+	uint32_t lcsba:31;
+#else
+	uint32_t lcsba:31;
+	uint32_t reserved_31_31:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_lcs_ba0_s      cn63xx;
+	struct cvmx_sriomaintx_lcs_ba0_s      cn63xxp1;
+	struct cvmx_sriomaintx_lcs_ba0_s      cn66xx;
+};
+
+union cvmx_sriomaintx_lcs_ba1 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_lcs_ba1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t lcsba:11;
+	uint32_t reserved_0_20:21;
+#else
+	uint32_t reserved_0_20:21;
+	uint32_t lcsba:11;
+#endif
+	} s;
+	struct cvmx_sriomaintx_lcs_ba1_s      cn63xx;
+	struct cvmx_sriomaintx_lcs_ba1_s      cn63xxp1;
+	struct cvmx_sriomaintx_lcs_ba1_s      cn66xx;
+};
+
+union cvmx_sriomaintx_m2s_bar0_start0 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr64:16;
+	uint32_t addr48:16;
+#else
+	uint32_t addr48:16;
+	uint32_t addr64:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar0_start0_s cn66xx;
+};
+
+union cvmx_sriomaintx_m2s_bar0_start1 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr32:18;
+	uint32_t reserved_3_13:11;
+	uint32_t addr66:2;
+	uint32_t enable:1;
+#else
+	uint32_t enable:1;
+	uint32_t addr66:2;
+	uint32_t reserved_3_13:11;
+	uint32_t addr32:18;
+#endif
+	} s;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar0_start1_s cn66xx;
+};
+
+union cvmx_sriomaintx_m2s_bar1_start0 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr64:16;
+	uint32_t addr48:16;
+#else
+	uint32_t addr48:16;
+	uint32_t addr64:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar1_start0_s cn66xx;
+};
+
+union cvmx_sriomaintx_m2s_bar1_start1 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr32:12;
+	uint32_t reserved_7_19:13;
+	uint32_t barsize:4;
+	uint32_t addr66:2;
+	uint32_t enable:1;
+#else
+	uint32_t enable:1;
+	uint32_t addr66:2;
+	uint32_t barsize:4;
+	uint32_t reserved_7_19:13;
+	uint32_t addr32:12;
+#endif
+	} s;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar1_start1_cn63xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr32:12;
+	uint32_t reserved_6_19:14;
+	uint32_t barsize:3;
+	uint32_t addr66:2;
+	uint32_t enable:1;
+#else
+	uint32_t enable:1;
+	uint32_t addr66:2;
+	uint32_t barsize:3;
+	uint32_t reserved_6_19:14;
+	uint32_t addr32:12;
+#endif
+	} cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar1_start1_s cn66xx;
+};
+
+union cvmx_sriomaintx_m2s_bar2_start {
+	uint32_t u32;
+	struct cvmx_sriomaintx_m2s_bar2_start_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t addr64:16;
+	uint32_t addr48:7;
+	uint32_t reserved_6_8:3;
+	uint32_t esx:2;
+	uint32_t cax:1;
+	uint32_t addr66:2;
+	uint32_t enable:1;
+#else
+	uint32_t enable:1;
+	uint32_t addr66:2;
+	uint32_t cax:1;
+	uint32_t esx:2;
+	uint32_t reserved_6_8:3;
+	uint32_t addr48:7;
+	uint32_t addr64:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn63xx;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn63xxp1;
+	struct cvmx_sriomaintx_m2s_bar2_start_s cn66xx;
+};
+
+union cvmx_sriomaintx_mac_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_mac_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_21_31:11;
+	uint32_t sec_spf:1;
+	uint32_t ack_zero:1;
+	uint32_t rx_spf:1;
+	uint32_t eop_mrg:1;
+	uint32_t type_mrg:1;
+	uint32_t lnk_rtry:16;
+#else
+	uint32_t lnk_rtry:16;
+	uint32_t type_mrg:1;
+	uint32_t eop_mrg:1;
+	uint32_t rx_spf:1;
+	uint32_t ack_zero:1;
+	uint32_t sec_spf:1;
+	uint32_t reserved_21_31:11;
+#endif
+	} s;
+	struct cvmx_sriomaintx_mac_ctrl_cn63xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_20_31:12;
+	uint32_t ack_zero:1;
+	uint32_t rx_spf:1;
+	uint32_t eop_mrg:1;
+	uint32_t type_mrg:1;
+	uint32_t lnk_rtry:16;
+#else
+	uint32_t lnk_rtry:16;
+	uint32_t type_mrg:1;
+	uint32_t eop_mrg:1;
+	uint32_t rx_spf:1;
+	uint32_t ack_zero:1;
+	uint32_t reserved_20_31:12;
+#endif
+	} cn63xx;
+	struct cvmx_sriomaintx_mac_ctrl_s     cn66xx;
+};
+
+union cvmx_sriomaintx_pe_feat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_pe_feat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t bridge:1;
+	uint32_t memory:1;
+	uint32_t proc:1;
+	uint32_t switchf:1;
+	uint32_t mult_prt:1;
+	uint32_t reserved_7_26:20;
+	uint32_t suppress:1;
+	uint32_t crf:1;
+	uint32_t lg_tran:1;
+	uint32_t ex_feat:1;
+	uint32_t ex_addr:3;
+#else
+	uint32_t ex_addr:3;
+	uint32_t ex_feat:1;
+	uint32_t lg_tran:1;
+	uint32_t crf:1;
+	uint32_t suppress:1;
+	uint32_t reserved_7_26:20;
+	uint32_t mult_prt:1;
+	uint32_t switchf:1;
+	uint32_t proc:1;
+	uint32_t memory:1;
+	uint32_t bridge:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_pe_feat_s      cn63xx;
+	struct cvmx_sriomaintx_pe_feat_s      cn63xxp1;
+	struct cvmx_sriomaintx_pe_feat_s      cn66xx;
+};
+
+union cvmx_sriomaintx_pe_llc {
+	uint32_t u32;
+	struct cvmx_sriomaintx_pe_llc_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_3_31:29;
+	uint32_t ex_addr:3;
+#else
+	uint32_t ex_addr:3;
+	uint32_t reserved_3_31:29;
+#endif
+	} s;
+	struct cvmx_sriomaintx_pe_llc_s       cn63xx;
+	struct cvmx_sriomaintx_pe_llc_s       cn63xxp1;
+	struct cvmx_sriomaintx_pe_llc_s       cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_ctl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t pt_width:2;
+	uint32_t it_width:3;
+	uint32_t ov_width:3;
+	uint32_t disable:1;
+	uint32_t o_enable:1;
+	uint32_t i_enable:1;
+	uint32_t dis_err:1;
+	uint32_t mcast:1;
+	uint32_t reserved_18_18:1;
+	uint32_t enumb:1;
+	uint32_t reserved_16_16:1;
+	uint32_t ex_width:2;
+	uint32_t ex_stat:2;
+	uint32_t suppress:8;
+	uint32_t stp_port:1;
+	uint32_t drop_pkt:1;
+	uint32_t prt_lock:1;
+	uint32_t pt_type:1;
+#else
+	uint32_t pt_type:1;
+	uint32_t prt_lock:1;
+	uint32_t drop_pkt:1;
+	uint32_t stp_port:1;
+	uint32_t suppress:8;
+	uint32_t ex_stat:2;
+	uint32_t ex_width:2;
+	uint32_t reserved_16_16:1;
+	uint32_t enumb:1;
+	uint32_t reserved_18_18:1;
+	uint32_t mcast:1;
+	uint32_t dis_err:1;
+	uint32_t i_enable:1;
+	uint32_t o_enable:1;
+	uint32_t disable:1;
+	uint32_t ov_width:3;
+	uint32_t it_width:3;
+	uint32_t pt_width:2;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_ctl_s   cn63xx;
+	struct cvmx_sriomaintx_port_0_ctl_s   cn63xxp1;
+	struct cvmx_sriomaintx_port_0_ctl_s   cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_ctl2 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_ctl2_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t sel_baud:4;
+	uint32_t baud_sup:1;
+	uint32_t baud_enb:1;
+	uint32_t sup_125g:1;
+	uint32_t enb_125g:1;
+	uint32_t sup_250g:1;
+	uint32_t enb_250g:1;
+	uint32_t sup_312g:1;
+	uint32_t enb_312g:1;
+	uint32_t sub_500g:1;
+	uint32_t enb_500g:1;
+	uint32_t sup_625g:1;
+	uint32_t enb_625g:1;
+	uint32_t reserved_2_15:14;
+	uint32_t tx_emph:1;
+	uint32_t emph_en:1;
+#else
+	uint32_t emph_en:1;
+	uint32_t tx_emph:1;
+	uint32_t reserved_2_15:14;
+	uint32_t enb_625g:1;
+	uint32_t sup_625g:1;
+	uint32_t enb_500g:1;
+	uint32_t sub_500g:1;
+	uint32_t enb_312g:1;
+	uint32_t sup_312g:1;
+	uint32_t enb_250g:1;
+	uint32_t sup_250g:1;
+	uint32_t enb_125g:1;
+	uint32_t sup_125g:1;
+	uint32_t baud_enb:1;
+	uint32_t baud_sup:1;
+	uint32_t sel_baud:4;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_ctl2_s  cn63xx;
+	struct cvmx_sriomaintx_port_0_ctl2_s  cn63xxp1;
+	struct cvmx_sriomaintx_port_0_ctl2_s  cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_err_stat {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_err_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_27_31:5;
+	uint32_t pkt_drop:1;
+	uint32_t o_fail:1;
+	uint32_t o_dgrad:1;
+	uint32_t reserved_21_23:3;
+	uint32_t o_retry:1;
+	uint32_t o_rtried:1;
+	uint32_t o_sm_ret:1;
+	uint32_t o_error:1;
+	uint32_t o_sm_err:1;
+	uint32_t reserved_11_15:5;
+	uint32_t i_sm_ret:1;
+	uint32_t i_error:1;
+	uint32_t i_sm_err:1;
+	uint32_t reserved_5_7:3;
+	uint32_t pt_write:1;
+	uint32_t reserved_3_3:1;
+	uint32_t pt_error:1;
+	uint32_t pt_ok:1;
+	uint32_t pt_uinit:1;
+#else
+	uint32_t pt_uinit:1;
+	uint32_t pt_ok:1;
+	uint32_t pt_error:1;
+	uint32_t reserved_3_3:1;
+	uint32_t pt_write:1;
+	uint32_t reserved_5_7:3;
+	uint32_t i_sm_err:1;
+	uint32_t i_error:1;
+	uint32_t i_sm_ret:1;
+	uint32_t reserved_11_15:5;
+	uint32_t o_sm_err:1;
+	uint32_t o_error:1;
+	uint32_t o_sm_ret:1;
+	uint32_t o_rtried:1;
+	uint32_t o_retry:1;
+	uint32_t reserved_21_23:3;
+	uint32_t o_dgrad:1;
+	uint32_t o_fail:1;
+	uint32_t pkt_drop:1;
+	uint32_t reserved_27_31:5;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn63xx;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn63xxp1;
+	struct cvmx_sriomaintx_port_0_err_stat_s cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_link_req {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_link_req_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_3_31:29;
+	uint32_t cmd:3;
+#else
+	uint32_t cmd:3;
+	uint32_t reserved_3_31:29;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_link_req_s cn63xx;
+	struct cvmx_sriomaintx_port_0_link_req_s cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_link_resp {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_link_resp_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t valid:1;
+	uint32_t reserved_11_30:20;
+	uint32_t ackid:6;
+	uint32_t status:5;
+#else
+	uint32_t status:5;
+	uint32_t ackid:6;
+	uint32_t reserved_11_30:20;
+	uint32_t valid:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_link_resp_s cn63xx;
+	struct cvmx_sriomaintx_port_0_link_resp_s cn66xx;
+};
+
+union cvmx_sriomaintx_port_0_local_ackid {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_0_local_ackid_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_30_31:2;
+	uint32_t i_ackid:6;
+	uint32_t reserved_14_23:10;
+	uint32_t e_ackid:6;
+	uint32_t reserved_6_7:2;
+	uint32_t o_ackid:6;
+#else
+	uint32_t o_ackid:6;
+	uint32_t reserved_6_7:2;
+	uint32_t e_ackid:6;
+	uint32_t reserved_14_23:10;
+	uint32_t i_ackid:6;
+	uint32_t reserved_30_31:2;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_0_local_ackid_s cn63xx;
+	struct cvmx_sriomaintx_port_0_local_ackid_s cn66xx;
+};
+
+union cvmx_sriomaintx_port_gen_ctl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_gen_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t host:1;
+	uint32_t menable:1;
+	uint32_t discover:1;
+	uint32_t reserved_0_28:29;
+#else
+	uint32_t reserved_0_28:29;
+	uint32_t discover:1;
+	uint32_t menable:1;
+	uint32_t host:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn63xxp1;
+	struct cvmx_sriomaintx_port_gen_ctl_s cn66xx;
+};
+
+union cvmx_sriomaintx_port_lt_ctl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_lt_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t timeout:24;
+	uint32_t reserved_0_7:8;
+#else
+	uint32_t reserved_0_7:8;
+	uint32_t timeout:24;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_lt_ctl_s  cn63xx;
+	struct cvmx_sriomaintx_port_lt_ctl_s  cn63xxp1;
+	struct cvmx_sriomaintx_port_lt_ctl_s  cn66xx;
+};
+
+union cvmx_sriomaintx_port_mbh0 {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_mbh0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ef_ptr:16;
+	uint32_t ef_id:16;
+#else
+	uint32_t ef_id:16;
+	uint32_t ef_ptr:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_mbh0_s    cn63xx;
+	struct cvmx_sriomaintx_port_mbh0_s    cn63xxp1;
+	struct cvmx_sriomaintx_port_mbh0_s    cn66xx;
+};
+
+union cvmx_sriomaintx_port_rt_ctl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_rt_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t timeout:24;
+	uint32_t reserved_0_7:8;
+#else
+	uint32_t reserved_0_7:8;
+	uint32_t timeout:24;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_rt_ctl_s  cn63xx;
+	struct cvmx_sriomaintx_port_rt_ctl_s  cn63xxp1;
+	struct cvmx_sriomaintx_port_rt_ctl_s  cn66xx;
+};
+
+union cvmx_sriomaintx_port_ttl_ctl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_port_ttl_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t timeout:24;
+	uint32_t reserved_0_7:8;
+#else
+	uint32_t reserved_0_7:8;
+	uint32_t timeout:24;
+#endif
+	} s;
+	struct cvmx_sriomaintx_port_ttl_ctl_s cn63xx;
+	struct cvmx_sriomaintx_port_ttl_ctl_s cn66xx;
+};
+
+union cvmx_sriomaintx_pri_dev_id {
+	uint32_t u32;
+	struct cvmx_sriomaintx_pri_dev_id_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_24_31:8;
+	uint32_t id8:8;
+	uint32_t id16:16;
+#else
+	uint32_t id16:16;
+	uint32_t id8:8;
+	uint32_t reserved_24_31:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_pri_dev_id_s   cn63xx;
+	struct cvmx_sriomaintx_pri_dev_id_s   cn63xxp1;
+	struct cvmx_sriomaintx_pri_dev_id_s   cn66xx;
+};
+
+union cvmx_sriomaintx_sec_dev_ctrl {
+	uint32_t u32;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_2_31:30;
+	uint32_t enable8:1;
+	uint32_t enable16:1;
+#else
+	uint32_t enable16:1;
+	uint32_t enable8:1;
+	uint32_t reserved_2_31:30;
+#endif
+	} s;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn63xx;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn63xxp1;
+	struct cvmx_sriomaintx_sec_dev_ctrl_s cn66xx;
+};
+
+union cvmx_sriomaintx_sec_dev_id {
+	uint32_t u32;
+	struct cvmx_sriomaintx_sec_dev_id_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_24_31:8;
+	uint32_t id8:8;
+	uint32_t id16:16;
+#else
+	uint32_t id16:16;
+	uint32_t id8:8;
+	uint32_t reserved_24_31:8;
+#endif
+	} s;
+	struct cvmx_sriomaintx_sec_dev_id_s   cn63xx;
+	struct cvmx_sriomaintx_sec_dev_id_s   cn63xxp1;
+	struct cvmx_sriomaintx_sec_dev_id_s   cn66xx;
+};
+
+union cvmx_sriomaintx_serial_lane_hdr {
+	uint32_t u32;
+	struct cvmx_sriomaintx_serial_lane_hdr_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t ef_ptr:16;
+	uint32_t ef_id:16;
+#else
+	uint32_t ef_id:16;
+	uint32_t ef_ptr:16;
+#endif
+	} s;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn63xx;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn63xxp1;
+	struct cvmx_sriomaintx_serial_lane_hdr_s cn66xx;
+};
+
+union cvmx_sriomaintx_src_ops {
+	uint32_t u32;
+	struct cvmx_sriomaintx_src_ops_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t gsm_read:1;
+	uint32_t i_read:1;
+	uint32_t rd_own:1;
+	uint32_t d_invald:1;
+	uint32_t castout:1;
+	uint32_t d_flush:1;
+	uint32_t io_read:1;
+	uint32_t i_invald:1;
+	uint32_t tlb_inv:1;
+	uint32_t tlb_invs:1;
+	uint32_t reserved_16_21:6;
+	uint32_t read:1;
+	uint32_t write:1;
+	uint32_t swrite:1;
+	uint32_t write_r:1;
+	uint32_t msg:1;
+	uint32_t doorbell:1;
+	uint32_t compswap:1;
+	uint32_t testswap:1;
+	uint32_t atom_inc:1;
+	uint32_t atom_dec:1;
+	uint32_t atom_set:1;
+	uint32_t atom_clr:1;
+	uint32_t atom_swp:1;
+	uint32_t port_wr:1;
+	uint32_t reserved_0_1:2;
+#else
+	uint32_t reserved_0_1:2;
+	uint32_t port_wr:1;
+	uint32_t atom_swp:1;
+	uint32_t atom_clr:1;
+	uint32_t atom_set:1;
+	uint32_t atom_dec:1;
+	uint32_t atom_inc:1;
+	uint32_t testswap:1;
+	uint32_t compswap:1;
+	uint32_t doorbell:1;
+	uint32_t msg:1;
+	uint32_t write_r:1;
+	uint32_t swrite:1;
+	uint32_t write:1;
+	uint32_t read:1;
+	uint32_t reserved_16_21:6;
+	uint32_t tlb_invs:1;
+	uint32_t tlb_inv:1;
+	uint32_t i_invald:1;
+	uint32_t io_read:1;
+	uint32_t d_flush:1;
+	uint32_t castout:1;
+	uint32_t d_invald:1;
+	uint32_t rd_own:1;
+	uint32_t i_read:1;
+	uint32_t gsm_read:1;
+#endif
+	} s;
+	struct cvmx_sriomaintx_src_ops_s      cn63xx;
+	struct cvmx_sriomaintx_src_ops_s      cn63xxp1;
+	struct cvmx_sriomaintx_src_ops_s      cn66xx;
+};
+
+union cvmx_sriomaintx_tx_drop {
+	uint32_t u32;
+	struct cvmx_sriomaintx_tx_drop_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint32_t reserved_17_31:15;
+	uint32_t drop:1;
+	uint32_t drop_cnt:16;
+#else
+	uint32_t drop_cnt:16;
+	uint32_t drop:1;
+	uint32_t reserved_17_31:15;
+#endif
+	} s;
+	struct cvmx_sriomaintx_tx_drop_s      cn63xx;
+	struct cvmx_sriomaintx_tx_drop_s      cn66xx;
+};
+
+#endif
-- 
1.7.5.4

