

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8aa444bebaa7cbfca23dcaf7b8db40c4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_xV2PhX
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WRwuZ7"
Running: cat _ptx_WRwuZ7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PL59Gi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PL59Gi --output-file  /dev/null 2> _ptx_WRwuZ7info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WRwuZ7 _ptx2_PL59Gi _ptx_WRwuZ7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1656744
gpu_sim_insn = 224892096
gpu_ipc =     135.7434
gpu_tot_sim_cycle = 1878894
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     119.6939
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 115964
gpu_stall_icnt2sh    = 274327
partiton_reqs_in_parallel = 36332404
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9300
partiton_level_parallism_total  =      19.3371
partiton_reqs_in_parallel_util = 36332404
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1652794
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9824
partiton_level_parallism_util_total  =      21.9824
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      22.7390 GB/Sec
L2_BW_total  =      20.0505 GB/Sec
gpu_total_sim_rate=110512

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7528, 5986, 6480, 5992, 7057, 5990, 6538, 6031, 7531, 5980, 6484, 5986, 7060, 5996, 6536, 6034, 7354, 5850, 6323, 5853, 6887, 5859, 6383, 5891, 7355, 5854, 6320, 5857, 6883, 5858, 6378, 5892, 7355, 5843, 6333, 5856, 6895, 5857, 6390, 5895, 5747, 4564, 4941, 4559, 5379, 4578, 4985, 4599, 5206, 4144, 4482, 4143, 4877, 4151, 4522, 4179, 4488, 3567, 3866, 3570, 4198, 3572, 3901, 3594, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 312113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 297480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9747
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:352454	W0_Idle:7494410	W0_Scoreboard:77219432	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 372 
maxdqlatency = 0 
maxmflatency = 43751 
averagemflatency = 7130 
max_icnt2mem_latency = 43389 
max_icnt2sh_latency = 1878893 
mrq_lat_table:37716 	3639 	7325 	21995 	33924 	27798 	25203 	25043 	5923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	173524 	88617 	498 	896 	7749 	2649 	39659 	72529 	11170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	66655 	110103 	17202 	154 	66306 	2387 	0 	40 	856 	9045 	1353 	40052 	72712 	10594 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53204 	109282 	37356 	865 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	31176 	63048 	100200 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	462 	187 	1 	2 	45 	16 	116 	187 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        94       102        43        51        60        68        68        60        51        43        85        85        89       102 
dram[1]:       102       102       102        94        43        51        60        60        68        60        34        34        85        85       102       102 
dram[2]:       102       102       102       102        51        51        60        68        68        60        34        34        85        85        94        94 
dram[3]:       102       102       102        97        51        60        68        60        60        60        34        34        85        85        86        94 
dram[4]:       102       102       102       102        60        68        52        52        60        52        51        51        85        85        95        94 
dram[5]:       102       102       102        86        51        51        52        60        60        62        51        43        85        85        82        85 
dram[6]:       102       102       102        95        51        51        52        52        68        51        51        51        85        85        85        85 
dram[7]:       102       102        94       102        51        51        51        51        68        52        51        43        85        85        77        85 
dram[8]:        85        85        94       102        43        43        68        52        68        60        43        51       102       102        85        84 
dram[9]:        85        77       102        86        35        39        51        51        51        54        51        51        85        85        77        77 
dram[10]:        85        85        77        80        51        51        68        68        60        68        43        43        85        85        75        85 
maximum service time to same row:
dram[0]:     77601     77548     90290     90293     75078     75079     79362     79361     76156     76157     79592     79800     90290     90291     86137     86136 
dram[1]:     77612     77559     90292     90287     75078     75080     79359     79362     76155     76155     79596     79814     90290     90294     86137     86136 
dram[2]:     77565     77522     90290     90290     75077     75077     79361     79362     76158     76157     79586     79816     90293     90293     86146     86147 
dram[3]:     77582     77530     90292     90292     75082     75081     79362     79361     76154     76158     79625     79800     90291     90291     86141     86142 
dram[4]:     77585     77539     90292     90292     75079     75076     79359     79362     76160     76160     79596     79800     90290     90289     86136     86144 
dram[5]:     77607     77544     90294     90289     75084     75084     79361     79361     76159     76156     79616     79828     90287     90286     86140     86141 
dram[6]:     77596     77551     90286     90286     75083     75081     79362     79361     76157     76157     79599     79800     90284     90284     86143     86138 
dram[7]:     77588     77538     90286     90285     75079     75077     79358     79362     76159     76154     79853     79800     90283     90282     86133     86140 
dram[8]:     77606     77548     90292     90290     75077     75077     79361     79362     76158     76157     79602     79800     90289     90287     86139     86145 
dram[9]:     77614     77559     90287     90291     75078     75078     79361     79361     76157     76158     79634     79835     90290     90289     86147     86148 
dram[10]:     77620     77560     90290     90291     75087     75081     79362     79361     76154     76159     79632     79788     90291     90287     86141     86140 
average row accesses per activate:
dram[0]:  9.183207  9.792000  8.451389  8.948905  7.821705  8.096000  7.696000  8.438597  8.162394  8.230769  6.459459  6.828571  8.585366  9.269566  8.737226  9.212121 
dram[1]:  9.434109  9.632812  9.000000  8.868613  7.428571  7.960318  7.696000  8.353448  8.341881  8.162394  6.648276  6.884892  9.100841  9.179487  9.280303  9.382812 
dram[2]:  9.098485  9.645669  8.541667  8.724638  7.603054  8.154471  7.457365  8.084034  8.142858  7.841667  6.935252  7.088235  8.803279  9.310345  9.114504  9.093023 
dram[3]:  9.074627  9.625000  8.394366  8.531468  7.284671  7.610687  7.574803  8.016666  7.680000  8.162394  6.687500  6.503401  8.480000  8.966387  8.632353  9.114504 
dram[4]:  9.229008  9.343512  8.091503  8.730496  7.492424  8.024000  6.867647  7.645161  7.776859  8.059322  6.416107  6.830986  8.524194  9.265487  9.305344  9.325582 
dram[5]:  9.434109  9.685484  7.948052  8.244898  7.544776  7.911290  7.372093  7.764228  8.275862  8.544642  6.459459  6.404109  9.000000  8.983051  9.075188 10.226891 
dram[6]:  8.970370  9.426356  8.052631  7.980133  7.277372  7.568182  7.234848  7.584000  8.084034  8.663636  6.593103  6.877698  8.263566  9.153846  9.531746  9.271317 
dram[7]:  9.292308  9.674603  7.556962  8.335616  7.321168  7.623077  7.403101  7.950413  8.304348  8.540541  6.654930  6.891304  9.182609  9.681818  8.471014  9.527559 
dram[8]:  9.515625  9.438461  8.106667  8.595745  7.485294  7.625954  7.821138  8.526786  8.666667  8.754545  6.356164  6.828571  9.873874  9.660714  9.167939  9.283464 
dram[9]:  8.911111  9.251908  8.277027  8.413794  7.500000  7.757812  8.066115  8.513274  8.792792  8.636364  6.412162  6.732394  9.042017  9.853211  9.398438  9.715447 
dram[10]:  8.820144  9.037037  8.087248  8.758865  7.270677  7.484615  7.878049  8.451327  8.365217  8.522124  6.408163  6.541667  9.000000  9.491228  9.160305  8.977273 
average row locality = 188566/22786 = 8.275520
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       750       772       761       770       574       577       530       530       523       531       522       522       608       618       749       768 
dram[1]:       765       781       786       759       553       568       530       537       544       523       529       522       635       626       777       753 
dram[2]:       749       773       774       748       561       568       530       530       537       509       529       529       626       632       746       725 
dram[3]:       764       780       737       765       563       562       530       530       528       523       528       521       612       619       726       746 
dram[4]:       757       772       783       776       554       568       502       516       509       519       521       535       609       600       770       754 
dram[5]:       765       749       769       757       576       546       519       523       528       525       521       500       633       613       758       768 
dram[6]:       759       764       769       750       562       564       523       516       530       521       521       521       619       624       752       747 
dram[7]:       755       766       739       762       568       556       523       530       523       516       510       516       609       618       721       762 
dram[8]:       765       774       761       757       583       564       530       523       530       531       493       521       648       634       753       731 
dram[9]:       750       759       770       765       570       558       544       530       544       518       514       521       628       626       755       747 
dram[10]:       773       767       750       780       533       539       537       523       530       531       507       507       641       634       752       737 
total reads: 110742
bank skew: 786/493 = 1.59
chip skew: 10188/9974 = 1.02
average mf latency per bank:
dram[0]:      15542     15149     14056     13797     17194     16960     16925     17020     15120     14966     13647     13609     15844     15696     12804     12594
dram[1]:      15411     15227     13574     13932     17293     17069     17083     16931     14600     14894     13753     13889     15354     15348     12495     12744
dram[2]:      15627     15321     13767     13990     17126     17071     17116     17029     14705     15225     13737     13729     15251     15200     12938     13056
dram[3]:      15447     15191     14599     14258     17085     17143     17028     17075     14888     14869     13666     13828     15482     15366     12887     12686
dram[4]:      15390     15026     14073     14102     17411     17175     17606     17286     15039     14799     13822     13561     15493     15622     12560     12884
dram[5]:      15079     15209     14061     14218     17047     17449     17121     17171     14647     14712     13914     14187     15079     15429     12814     12649
dram[6]:      15039     14888     14065     14356     17439     17440     17219     17401     14600     14713     14115     14129     15380     15301     12722     12730
dram[7]:      15498     15285     14392     14065     17303     17564     17339     17165     14605     14714     14253     14026     15459     15380     13088     12637
dram[8]:      15259     15192     14151     14210     17000     17385     17088     17052     14607     14714     14296     13920     15614     15813     12670     12811
dram[9]:      15495     15212     14068     14062     17293     17502     16691     16995     14651     14907     13988     13909     15655     15623     12698     12828
dram[10]:      14857     15000     14234     13875     18123     17886     16807     17041     14598     14618     14182     14179     15216     15296     12710     12888
maximum mf latency per bank:
dram[0]:      43045     43046     43049     43094     42980     42896     43679     43675     43609     43659     41962     42021     42710     42681     42554     42560
dram[1]:      43033     43003     43071     43105     42966     42861     43621     43674     43627     43665     41976     42033     42595     42628     42599     42611
dram[2]:      43011     43014     43082     43092     42923     42875     43631     43673     43624     43672     41980     42043     42596     42635     42610     42624
dram[3]:      43039     43025     43055     43079     42848     42906     43629     43686     43630     43602     41972     42039     42597     42620     42603     42626
dram[4]:      43033     43014     43045     43074     42954     42861     43636     43689     43620     43611     41973     42032     42750     42598     42576     42608
dram[5]:      43024     43026     43038     43074     42839     42897     43640     43687     43639     43662     41979     42020     42746     42591     42582     42592
dram[6]:      43018     43046     43053     43090     42980     42900     43647     43701     43637     43653     41968     42036     42740     42621     42578     42594
dram[7]:      43048     43024     43070     43098     42906     42890     43645     43684     43637     43663     41977     42041     42715     42646     42581     42699
dram[8]:      43038     43180     43066     43089     42875     42897     43646     43690     43641     43627     41970     42066     42620     42657     42560     42572
dram[9]:      43024     43033     43068     43059     42865     42898     43751     43678     43562     43610     41961     42018     42737     42639     42550     42565
dram[10]:      43030     43190     43049     43085     42964     42865     43635     43672     43566     43608     41967     42030     42771     42759     42523     42538
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020225 n_act=2060 n_pre=2044 n_req=17180 n_rd=28300 n_write=23701 bw_util=0.03381
n_activity=137403 dram_eff=0.7569
bk0: 1812a 3056236i bk1: 1808a 3053246i bk2: 1824a 3054153i bk3: 1824a 3050889i bk4: 1740a 3056256i bk5: 1740a 3053200i bk6: 1728a 3054669i bk7: 1728a 3052743i bk8: 1728a 3056143i bk9: 1728a 3053416i bk10: 1736a 3053703i bk11: 1736a 3051933i bk12: 1792a 3055508i bk13: 1792a 3052902i bk14: 1792a 3055532i bk15: 1792a 3052631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.597498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020187 n_act=2046 n_pre=2030 n_req=17264 n_rd=28304 n_write=23763 bw_util=0.03385
n_activity=137797 dram_eff=0.7557
bk0: 1808a 3055881i bk1: 1808a 3052593i bk2: 1824a 3053553i bk3: 1824a 3050556i bk4: 1740a 3054949i bk5: 1740a 3052059i bk6: 1728a 3055450i bk7: 1728a 3053735i bk8: 1728a 3056405i bk9: 1728a 3053797i bk10: 1740a 3054970i bk11: 1740a 3052184i bk12: 1792a 3056154i bk13: 1792a 3053653i bk14: 1792a 3055100i bk15: 1792a 3052432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.598117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020276 n_act=2055 n_pre=2039 n_req=17142 n_rd=28304 n_write=23656 bw_util=0.03378
n_activity=138126 dram_eff=0.7524
bk0: 1808a 3056030i bk1: 1808a 3053108i bk2: 1824a 3054072i bk3: 1824a 3051041i bk4: 1740a 3054936i bk5: 1740a 3052697i bk6: 1728a 3054576i bk7: 1728a 3051983i bk8: 1728a 3056552i bk9: 1728a 3053448i bk10: 1740a 3054149i bk11: 1740a 3051452i bk12: 1792a 3055352i bk13: 1792a 3053394i bk14: 1792a 3055239i bk15: 1792a 3053064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020202 n_act=2106 n_pre=2090 n_req=17108 n_rd=28296 n_write=23636 bw_util=0.03376
n_activity=138664 dram_eff=0.749
bk0: 1808a 3056266i bk1: 1808a 3053154i bk2: 1820a 3054643i bk3: 1820a 3052385i bk4: 1740a 3054721i bk5: 1740a 3052792i bk6: 1728a 3054761i bk7: 1728a 3052331i bk8: 1728a 3055882i bk9: 1728a 3053357i bk10: 1740a 3054022i bk11: 1740a 3050748i bk12: 1792a 3055090i bk13: 1792a 3052751i bk14: 1792a 3055079i bk15: 1792a 3052400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020211 n_act=2100 n_pre=2084 n_req=17120 n_rd=28300 n_write=23635 bw_util=0.03376
n_activity=138218 dram_eff=0.7515
bk0: 1808a 3055989i bk1: 1808a 3052873i bk2: 1820a 3053740i bk3: 1820a 3051427i bk4: 1740a 3055177i bk5: 1740a 3052944i bk6: 1728a 3054300i bk7: 1728a 3052495i bk8: 1728a 3055946i bk9: 1728a 3054104i bk10: 1740a 3053627i bk11: 1740a 3051049i bk12: 1792a 3054930i bk13: 1788a 3053179i bk14: 1796a 3055076i bk15: 1796a 3052866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020246 n_act=2076 n_pre=2060 n_req=17124 n_rd=28296 n_write=23652 bw_util=0.03377
n_activity=138970 dram_eff=0.7476
bk0: 1808a 3055881i bk1: 1808a 3053117i bk2: 1820a 3053557i bk3: 1820a 3052006i bk4: 1740a 3055166i bk5: 1740a 3052891i bk6: 1728a 3054793i bk7: 1728a 3053167i bk8: 1728a 3056333i bk9: 1728a 3053547i bk10: 1740a 3054160i bk11: 1740a 3051691i bk12: 1788a 3055074i bk13: 1788a 3053104i bk14: 1796a 3055810i bk15: 1796a 3053056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.598715
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020192 n_act=2107 n_pre=2091 n_req=17116 n_rd=28296 n_write=23644 bw_util=0.03377
n_activity=138340 dram_eff=0.7509
bk0: 1808a 3056059i bk1: 1808a 3053462i bk2: 1820a 3053570i bk3: 1820a 3050103i bk4: 1740a 3053900i bk5: 1740a 3051087i bk6: 1728a 3053843i bk7: 1728a 3052108i bk8: 1728a 3055899i bk9: 1728a 3054316i bk10: 1740a 3055447i bk11: 1740a 3052742i bk12: 1788a 3055341i bk13: 1788a 3053821i bk14: 1796a 3055415i bk15: 1796a 3052781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595861
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020292 n_act=2073 n_pre=2057 n_req=17048 n_rd=28296 n_write=23612 bw_util=0.03375
n_activity=138058 dram_eff=0.752
bk0: 1812a 3055782i bk1: 1812a 3052973i bk2: 1820a 3053147i bk3: 1820a 3050901i bk4: 1740a 3054892i bk5: 1740a 3052145i bk6: 1728a 3054382i bk7: 1728a 3053005i bk8: 1728a 3056364i bk9: 1728a 3053687i bk10: 1740a 3055541i bk11: 1740a 3053370i bk12: 1788a 3055758i bk13: 1788a 3053193i bk14: 1792a 3054060i bk15: 1792a 3052558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600166
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020270 n_act=2039 n_pre=2023 n_req=17174 n_rd=28304 n_write=23694 bw_util=0.03381
n_activity=137708 dram_eff=0.7552
bk0: 1812a 3056474i bk1: 1812a 3052668i bk2: 1820a 3054320i bk3: 1820a 3051293i bk4: 1740a 3054987i bk5: 1740a 3052237i bk6: 1728a 3054948i bk7: 1728a 3052989i bk8: 1728a 3056446i bk9: 1728a 3053524i bk10: 1740a 3053795i bk11: 1740a 3051586i bk12: 1792a 3055841i bk13: 1792a 3052768i bk14: 1792a 3054557i bk15: 1792a 3052421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.596044
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020227 n_act=2045 n_pre=2029 n_req=17175 n_rd=28304 n_write=23725 bw_util=0.03383
n_activity=137956 dram_eff=0.7543
bk0: 1812a 3056095i bk1: 1812a 3053690i bk2: 1820a 3054189i bk3: 1820a 3051118i bk4: 1740a 3055045i bk5: 1740a 3052288i bk6: 1728a 3054631i bk7: 1728a 3053014i bk8: 1728a 3056211i bk9: 1728a 3053887i bk10: 1740a 3054073i bk11: 1740a 3052114i bk12: 1792a 3054843i bk13: 1792a 3052820i bk14: 1792a 3054920i bk15: 1792a 3052083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.601276
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076330 n_nop=3020223 n_act=2080 n_pre=2064 n_req=17115 n_rd=28296 n_write=23667 bw_util=0.03378
n_activity=138132 dram_eff=0.7524
bk0: 1812a 3055849i bk1: 1812a 3052644i bk2: 1820a 3054461i bk3: 1820a 3051008i bk4: 1736a 3055102i bk5: 1736a 3051943i bk6: 1728a 3054412i bk7: 1728a 3052395i bk8: 1728a 3056357i bk9: 1728a 3053470i bk10: 1740a 3055032i bk11: 1740a 3052269i bk12: 1792a 3055039i bk13: 1792a 3053101i bk14: 1792a 3055400i bk15: 1792a 3052690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.600426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8210, Reservation_fails = 4
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8271, Reservation_fails = 5
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8291, Reservation_fails = 6
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8271, Reservation_fails = 5
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8274, Reservation_fails = 2
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8245, Reservation_fails = 2
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8132, Reservation_fails = 3
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8190, Reservation_fails = 6
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8215, Reservation_fails = 3
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8276, Reservation_fails = 5
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8288, Reservation_fails = 2
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8188, Reservation_fails = 5
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8273, Reservation_fails = 2
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8222, Reservation_fails = 4
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8063, Reservation_fails = 3
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8199, Reservation_fails = 3
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8237, Reservation_fails = 7
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8233, Reservation_fails = 3
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8277, Reservation_fails = 4
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 8178, Reservation_fails = 3
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8187, Reservation_fails = 6
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 8183, Reservation_fails = 6
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 180903
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6659
	minimum = 6
	maximum = 117
Network latency average = 12.6452
	minimum = 6
	maximum = 106
Slowest packet = 27
Flit latency average = 12.0533
	minimum = 6
	maximum = 102
Slowest flit = 363841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00479808
	minimum = 0.00424327 (at node 7)
	maximum = 0.00545649 (at node 28)
Accepted packet rate average = 0.00479808
	minimum = 0.00424327 (at node 7)
	maximum = 0.00545649 (at node 28)
Injected flit rate average = 0.0100926
	minimum = 0.00877354 (at node 7)
	maximum = 0.0116681 (at node 36)
Accepted flit rate average= 0.0100926
	minimum = 0.00908137 (at node 7)
	maximum = 0.0113011 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6659 (1 samples)
	minimum = 6 (1 samples)
	maximum = 117 (1 samples)
Network latency average = 12.6452 (1 samples)
	minimum = 6 (1 samples)
	maximum = 106 (1 samples)
Flit latency average = 12.0533 (1 samples)
	minimum = 6 (1 samples)
	maximum = 102 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00479808 (1 samples)
	minimum = 0.00424327 (1 samples)
	maximum = 0.00545649 (1 samples)
Accepted packet rate average = 0.00479808 (1 samples)
	minimum = 0.00424327 (1 samples)
	maximum = 0.00545649 (1 samples)
Injected flit rate average = 0.0100926 (1 samples)
	minimum = 0.00877354 (1 samples)
	maximum = 0.0116681 (1 samples)
Accepted flit rate average = 0.0100926 (1 samples)
	minimum = 0.00908137 (1 samples)
	maximum = 0.0113011 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 55 sec (2035 sec)
gpgpu_simulation_rate = 110512 (inst/sec)
gpgpu_simulation_rate = 923 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 3034595
gpu_sim_insn = 113232736
gpu_ipc =      37.3140
gpu_tot_sim_cycle = 6314210
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      53.5498
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 950397
gpu_stall_icnt2sh    = 688945
partiton_reqs_in_parallel = 65926657
partiton_reqs_in_parallel_total    = 36332404
partiton_level_parallism =      21.7250
partiton_level_parallism_total  =      16.1951
partiton_reqs_in_parallel_util = 65926657
partiton_reqs_in_parallel_util_total    = 36332404
gpu_sim_cycle_parition_util = 3024655
gpu_tot_sim_cycle_parition_util    = 1652794
partiton_level_parallism_util =      21.7964
partiton_level_parallism_util_total  =      21.8621
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      28.9138 GB/Sec
L2_BW_total  =      19.8623 GB/Sec
gpu_total_sim_rate=46981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6769
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61363
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505087
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6769
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61363
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
10170, 8633, 9124, 8641, 9703, 8640, 9187, 8682, 10106, 8569, 9064, 8571, 9641, 8586, 9122, 8623, 9943, 8439, 8914, 8446, 9478, 8448, 8975, 8481, 9931, 8428, 8879, 8427, 9462, 8436, 8962, 8468, 9884, 8356, 8861, 8361, 9422, 8363, 8926, 8412, 7695, 6506, 6889, 6505, 7329, 6526, 6929, 6548, 6838, 5779, 6117, 5789, 6517, 5793, 6161, 5818, 5925, 5024, 5305, 5024, 5644, 5024, 5344, 5044, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 14298576
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14089320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 204370
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20975913	W0_Idle:11600100	W0_Scoreboard:219326710	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 396 
maxdqlatency = 0 
maxmflatency = 54003 
averagemflatency = 6746 
max_icnt2mem_latency = 53529 
max_icnt2sh_latency = 6314209 
mrq_lat_table:90792 	6938 	12084 	40000 	67085 	66471 	74884 	89714 	21679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591192 	148300 	142999 	61599 	31923 	25960 	72689 	181953 	66265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	275702 	190094 	78323 	79826 	104410 	8902 	63438 	91023 	60615 	26934 	24834 	73373 	180298 	65389 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	427969 	321291 	110570 	4344 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	31176 	63048 	100200 	75170 	186944 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	919 	509 	437 	286 	115 	109 	315 	484 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        94       102        43        51        60        68        68        60        51        43        85        85        89       102 
dram[1]:       102       102       102        94        43        51        60        60        68        60        34        34        85        85       102       102 
dram[2]:       102       102       102       102        51        51        60        68        68        60        34        34        85        85        94        94 
dram[3]:       102       102       102        97        51        60        68        60        60        60        34        34        85        85        86        94 
dram[4]:       102       102       102       102        60        68        52        52        60        52        51        51        85        85        95        94 
dram[5]:       102       102       102        86        51        51        52        60        60        62        51        43        85        85        82        85 
dram[6]:       102       102       102        95        51        51        52        52        68        51        51        51        85        85        85        85 
dram[7]:       102       102        94       102        51        51        51        51        68        52        51        43        85        85        77        85 
dram[8]:        85        85        94       102        43        43        68        52        68        60        43        51       102       102        85        84 
dram[9]:        85        77       102        86        35        39        51        51        51        54        51        51        85        85        77        77 
dram[10]:        85        85        77        80        51        51        68        68        60        68        43        43        85        85        75        85 
maximum service time to same row:
dram[0]:    100807    100756     96116     96223    106333    106267    108654    108861    102361    102289     93652     93615    101978    101938    107776    107593 
dram[1]:    100651    100763     96112     96202    106287    106226    108720    108874    102344    102275     93618     93602    101968    101934    107779    107711 
dram[2]:    100686    100806     96270     96222    106309    106261    108725    108877    102358    102293     93620     93573    101969    101933    107763    107706 
dram[3]:    100690    100743     96289     96218    106305    105723    108732    108876    102353    108613     93621     93601    101815    101941    107758    107711 
dram[4]:    100792    100742     96301     96233    105773    106216    108724    108870    102253    102315     93630     93612    101981    101943    107772    107714 
dram[5]:    100648    100755     96131     96234    106276    106220    109289    109444    102368    102250     93650     94161    101985    101951    107784    107714 
dram[6]:    101387    101888     96286     96225    106063    106225    109297    109450    102249    102288     94225     93680    101980    101942    107771    107705 
dram[7]:    101946    101896     99314     99243    106280    106223    108155    108308    102338    102275     94159     93669    101979    101937    107771    107707 
dram[8]:    101974    101950     99304     99232    106085    106293    108374    108301    102360    102288     93696     95002    101968    101930    107762    107707 
dram[9]:     77614    101968     99310     99244    106519    106846    108761    108751     90041    102293     95329     93735    101811    101941    107776    107720 
dram[10]:    102026    101961     99317     99236    106067    106271    108612    108754    102352    102283     93744     93736    101980    101935    107771    107715 
average row accesses per activate:
dram[0]:  5.854772  6.164859  5.429943  5.626984  4.980916  5.017274  5.730942  6.203884  5.359574  5.446121  5.109756  5.292632  5.718884  6.063492  6.055914  6.228571 
dram[1]:  5.833333  6.063830  5.612205  5.564960  4.823091  4.889306  5.692650  6.030588  5.392781  5.560707  5.153061  5.426724  5.723404  5.931416  6.138229  6.106061 
dram[2]:  5.816495  6.246154  5.539961  5.713996  4.775735  5.089844  5.667406  6.144231  5.400853  5.481400  5.227743  5.338266  5.692144  5.843478  5.997868  5.985011 
dram[3]:  5.879668  6.180043  5.459144  5.671343  4.867041  4.978927  5.889401  6.249389  5.269311  5.382479  5.204123  5.276730  5.626582  5.819565  5.776859  5.972399 
dram[4]:  5.830928  6.021186  5.530097  5.727823  4.918406  5.079922  5.706546  6.110577  5.207900  5.431965  5.157787  5.454741  5.650424  5.854626  6.046908  6.106061 
dram[5]:  5.930963  6.254989  5.450000  5.646000  4.856877  4.980732  5.680804  5.927907  5.236515  5.292017  5.221992  5.367742  5.714894  5.915743  5.924528  6.123110 
dram[6]:  5.930818  6.096774  5.556863  5.622755  4.812963  5.013487  5.677060  6.081340  5.172131  5.455532  5.243750  5.519737  5.601677  5.926991  5.889353  6.025696 
dram[7]:  6.062232  6.180828  5.276316  5.654000  4.952471  5.066406  5.602198  5.916667  5.298947  5.468410  5.286920  5.460870  5.729032  6.004494  5.649797  5.930818 
dram[8]:  6.023355  6.169198  5.468085  5.601191  4.952741  4.982759  5.680000  6.011793  5.313684  5.537281  5.131959  5.401288  5.817204  5.927313  5.804527  5.847599 
dram[9]:  5.322641  6.112311  5.248148  5.592885  4.524305  4.887006  5.421941  5.941861  4.884615  5.533040  5.009980  5.401288  5.444219  5.873085  5.531373  6.036481 
dram[10]:  5.935282  6.290466  5.327032  5.688000  4.755556  4.858490  5.693333  5.884527  5.404711  5.537281  5.291755  5.382796  5.680000  5.725532  5.872917  5.970213 
average row locality = 469647/84280 = 5.572461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1537      1558      1549      1556      1359      1363      1314      1314      1297      1305      1292      1292      1394      1403      1536      1554 
dram[1]:      1551      1566      1571      1547      1339      1355      1314      1321      1318      1297      1300      1293      1419      1410      1562      1541 
dram[2]:      1537      1558      1562      1537      1347      1355      1314      1314      1311      1283      1300      1300      1410      1417      1533      1515 
dram[3]:      1550      1565      1528      1552      1348      1348      1314      1314      1302      1297      1299      1292      1396      1406      1516      1533 
dram[4]:      1544      1558      1570      1563      1341      1355      1286      1300      1283      1293      1292      1306      1396      1388      1555      1540 
dram[5]:      1551      1537      1556      1545      1362      1334      1303      1307      1302      1298      1292      1271      1416      1398      1545      1554 
dram[6]:      1545      1551      1556      1539      1348      1351      1307      1300      1303      1294      1292      1292      1402      1409      1540      1533 
dram[7]:      1540      1552      1529      1549      1354      1343      1307      1314      1296      1289      1281      1287      1394      1402      1510      1548 
dram[8]:      1552      1559      1549      1545      1369      1350      1314      1307      1303      1304      1264      1292      1433      1419      1540      1520 
dram[9]:      1536      1545      1556      1552      1355      1344      1328      1314      1318      1291      1285      1292      1412      1412      1540      1533 
dram[10]:      1558      1552      1540      1566      1318      1325      1321      1307      1303      1304      1278      1278      1426      1419      1539      1526 
total reads: 248471
bank skew: 1571/1264 = 1.24
chip skew: 22704/22495 = 1.01
average mf latency per bank:
dram[0]:      19714     19521     18506     18383     19133     19015     19886     19890     17505     17444     17652     17641     19946     19843     17511     17412
dram[1]:      19722     19550     18251     18409     19191     19091     19895     19854     17292     17392     17888     17884     19662     19643     17359     17469
dram[2]:      19718     19631     18367     18463     19105     19024     20048     19977     17274     17457     17814     17782     19596     19595     17570     17625
dram[3]:      19658     19526     18759     18590     19010     19048     19920     19922     17316     17316     17757     17860     19751     19662     17515     17394
dram[4]:      19586     19368     18426     18476     19156     19097     20195     20081     17386     17237     17844     17702     19722     19714     17400     17587
dram[5]:      19493     19545     18511     18543     19029     19186     19985     19951     17147     17171     17993     18116     19528     19690     17545     17457
dram[6]:      19492     19385     18449     18573     19324     19289     19964     20072     17088     17127     18085     18131     19677     19639     17439     17459
dram[7]:      19748     19642     18599     18472     19212     19302     20084     19975     17093     17141     18217     18049     19671     19602     17637     17397
dram[8]:      19618     19614     18526     18528     19112     19262     19920     19885     17066     17093     18183     18023     19726     19860     17400     17459
dram[9]:      20120     19670     18736     18470     19503     19366     20009     19903     70178     17363     18371     18110     20143     19827     17784     17555
dram[10]:      19471     19524     18503     18321     19631     19530     19795     19918     17194     17143     18184     18170     19592     19615     17433     17501
maximum mf latency per bank:
dram[0]:      49792     49793     52941     52699     53984     53775     53726     53794     49554     49239     45425     45220     46333     46228     50136     50190
dram[1]:      49800     49815     52848     52937     53753     53786     53731     53793     49221     49237     45415     45213     46256     46239     50149     50196
dram[2]:      49792     49791     52933     52679     53963     53792     53734     53796     49227     49253     45188     45243     46229     46249     50130     50167
dram[3]:      49795     49806     52687     52918     53991     53810     53741     53780     49220     49250     45126     45127     46242     46242     50129     50172
dram[4]:      49799     49799     52918     52680     54003     53794     53704     53778     49229     49273     45062     45098     46259     46275     50135     50175
dram[5]:      49801     49802     52855     52661     53921     53789     53726     53757     49211     49250     44770     45132     46258     46232     50113     50136
dram[6]:      49801     49795     52863     52666     53952     53785     53706     53765     49230     49258     45146     45192     46234     46260     50132     50171
dram[7]:      49793     49792     52686     52914     53994     53803     53733     53777     49230     49258     45140     45237     46292     46304     50143     50194
dram[8]:      49860     49871     52935     52713     53964     53818     53706     53762     49232     49268     45481     45251     46301     46254     50139     50189
dram[9]:      49791     49792     52945     52919     53786     53847     53715     53761     49222     49267     45430     45242     46282     46315     50131     50182
dram[10]:      49792     49792     52946     52959     53796     53799     53711     53747     49226     49258     45457     45226     46339     46229     50142     50207
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541750 n_act=7600 n_pre=7584 n_req=42728 n_rd=80420 n_write=73773 bw_util=0.0354
n_activity=407556 dram_eff=0.7567
bk0: 5140a 8644166i bk1: 5136a 8638262i bk2: 5120a 8639548i bk3: 5120a 8631851i bk4: 5004a 8638965i bk5: 5004a 8631288i bk6: 4968a 8642906i bk7: 4968a 8637637i bk8: 4888a 8643694i bk9: 4888a 8637832i bk10: 4888a 8641391i bk11: 4888a 8634563i bk12: 5084a 8642595i bk13: 5084a 8636968i bk14: 5120a 8643947i bk15: 5120a 8635485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.677121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541594 n_act=7641 n_pre=7625 n_req=42814 n_rd=80440 n_write=73827 bw_util=0.03542
n_activity=408778 dram_eff=0.7548
bk0: 5136a 8643449i bk1: 5136a 8637144i bk2: 5120a 8639148i bk3: 5120a 8631741i bk4: 5004a 8636585i bk5: 5004a 8628117i bk6: 4968a 8644080i bk7: 4968a 8637723i bk8: 4888a 8644541i bk9: 4888a 8636850i bk10: 4900a 8641543i bk11: 4900a 8635580i bk12: 5084a 8642532i bk13: 5084a 8636780i bk14: 5120a 8643808i bk15: 5120a 8635103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541703 n_act=7618 n_pre=7602 n_req=42703 n_rd=80440 n_write=73764 bw_util=0.0354
n_activity=408278 dram_eff=0.7554
bk0: 5136a 8643361i bk1: 5136a 8636292i bk2: 5120a 8640559i bk3: 5120a 8633697i bk4: 5004a 8636390i bk5: 5004a 8630362i bk6: 4968a 8642214i bk7: 4968a 8636273i bk8: 4888a 8645856i bk9: 4888a 8637709i bk10: 4900a 8640698i bk11: 4900a 8634329i bk12: 5084a 8639844i bk13: 5084a 8635373i bk14: 5120a 8642643i bk15: 5120a 8634499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.678011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541673 n_act=7653 n_pre=7637 n_req=42666 n_rd=80424 n_write=73740 bw_util=0.03539
n_activity=408222 dram_eff=0.7553
bk0: 5136a 8643653i bk1: 5136a 8636549i bk2: 5112a 8640702i bk3: 5112a 8633777i bk4: 5004a 8636126i bk5: 5004a 8629580i bk6: 4968a 8643967i bk7: 4968a 8637179i bk8: 4888a 8644165i bk9: 4888a 8636639i bk10: 4900a 8640328i bk11: 4900a 8632974i bk12: 5084a 8640439i bk13: 5084a 8634594i bk14: 5120a 8641452i bk15: 5120a 8634155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.678009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541740 n_act=7620 n_pre=7604 n_req=42677 n_rd=80428 n_write=73735 bw_util=0.03539
n_activity=407414 dram_eff=0.7568
bk0: 5136a 8643560i bk1: 5136a 8636550i bk2: 5112a 8639855i bk3: 5112a 8633446i bk4: 5004a 8636628i bk5: 5004a 8629931i bk6: 4968a 8642340i bk7: 4968a 8637661i bk8: 4888a 8644763i bk9: 4888a 8637788i bk10: 4900a 8639448i bk11: 4900a 8633542i bk12: 5084a 8640953i bk13: 5080a 8635357i bk14: 5124a 8643751i bk15: 5124a 8635703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541687 n_act=7650 n_pre=7634 n_req=42676 n_rd=80420 n_write=73736 bw_util=0.03539
n_activity=411322 dram_eff=0.7496
bk0: 5136a 8643452i bk1: 5136a 8636416i bk2: 5112a 8640216i bk3: 5112a 8634334i bk4: 5004a 8636752i bk5: 5004a 8630846i bk6: 4968a 8643846i bk7: 4968a 8639147i bk8: 4888a 8645885i bk9: 4884a 8637501i bk10: 4900a 8642345i bk11: 4900a 8636317i bk12: 5080a 8641159i bk13: 5080a 8636624i bk14: 5124a 8643826i bk15: 5124a 8634773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.67463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541725 n_act=7639 n_pre=7623 n_req=42666 n_rd=80416 n_write=73724 bw_util=0.03539
n_activity=407008 dram_eff=0.7574
bk0: 5136a 8642790i bk1: 5136a 8637462i bk2: 5112a 8640524i bk3: 5112a 8632314i bk4: 5004a 8634896i bk5: 5004a 8628767i bk6: 4968a 8641643i bk7: 4968a 8636475i bk8: 4884a 8643411i bk9: 4884a 8637377i bk10: 4900a 8643191i bk11: 4900a 8637438i bk12: 5080a 8642119i bk13: 5080a 8636389i bk14: 5124a 8642423i bk15: 5124a 8634626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.67367
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541761 n_act=7631 n_pre=7615 n_req=42601 n_rd=80424 n_write=73696 bw_util=0.03538
n_activity=407242 dram_eff=0.7569
bk0: 5140a 8645004i bk1: 5140a 8637016i bk2: 5112a 8639839i bk3: 5112a 8633212i bk4: 5004a 8635483i bk5: 5004a 8628758i bk6: 4968a 8641565i bk7: 4968a 8636422i bk8: 4884a 8645360i bk9: 4884a 8637406i bk10: 4900a 8644066i bk11: 4900a 8637261i bk12: 5080a 8641960i bk13: 5080a 8635719i bk14: 5124a 8640784i bk15: 5124a 8633304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541633 n_act=7644 n_pre=7628 n_req=42730 n_rd=80440 n_write=73782 bw_util=0.03541
n_activity=407725 dram_eff=0.7565
bk0: 5140a 8643507i bk1: 5140a 8637063i bk2: 5112a 8641377i bk3: 5112a 8632977i bk4: 5004a 8637068i bk5: 5004a 8629368i bk6: 4968a 8643333i bk7: 4968a 8636968i bk8: 4884a 8646046i bk9: 4884a 8638656i bk10: 4900a 8642616i bk11: 4900a 8636539i bk12: 5088a 8641395i bk13: 5088a 8635132i bk14: 5124a 8640131i bk15: 5124a 8632703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675259
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541092 n_act=7917 n_pre=7901 n_req=42722 n_rd=80436 n_write=73781 bw_util=0.03541
n_activity=438456 dram_eff=0.7035
bk0: 5140a 8641424i bk1: 5140a 8638872i bk2: 5112a 8641982i bk3: 5112a 8634807i bk4: 5004a 8637288i bk5: 5004a 8629959i bk6: 4968a 8642513i bk7: 4964a 8638191i bk8: 4888a 8641168i bk9: 4884a 8640917i bk10: 4900a 8643487i bk11: 4900a 8638571i bk12: 5088a 8641167i bk13: 5088a 8636365i bk14: 5124a 8641614i bk15: 5120a 8634907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8711127 n_nop=8541648 n_act=7668 n_pre=7652 n_req=42664 n_rd=80416 n_write=73743 bw_util=0.03539
n_activity=407317 dram_eff=0.7569
bk0: 5140a 8644321i bk1: 5140a 8637437i bk2: 5112a 8639678i bk3: 5112a 8632167i bk4: 5000a 8637248i bk5: 5000a 8628944i bk6: 4964a 8640659i bk7: 4964a 8635125i bk8: 4884a 8645611i bk9: 4884a 8638093i bk10: 4900a 8643834i bk11: 4900a 8637712i bk12: 5088a 8640475i bk13: 5088a 8634960i bk14: 5120a 8641960i bk15: 5120a 8633820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.678097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14072, Reservation_fails = 4
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14217, Reservation_fails = 5
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 14181, Reservation_fails = 6
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 14259, Reservation_fails = 5
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 14188, Reservation_fails = 2
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 14153, Reservation_fails = 2
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14128, Reservation_fails = 3
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14179, Reservation_fails = 6
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 14178, Reservation_fails = 3
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14170, Reservation_fails = 5
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14033, Reservation_fails = 2
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14103, Reservation_fails = 5
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14182, Reservation_fails = 2
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14143, Reservation_fails = 4
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 13951, Reservation_fails = 3
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14052, Reservation_fails = 3
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 14056, Reservation_fails = 7
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 14016, Reservation_fails = 3
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 13721, Reservation_fails = 4
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 14017, Reservation_fails = 3
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14080, Reservation_fails = 6
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 14063, Reservation_fails = 6
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 310142
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 393930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 253156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 397837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 194
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 194.767
	minimum = 6
	maximum = 5463
Network latency average = 110.332
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 65.9418
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0567942
	minimum = 0
	maximum = 970
Injected packet rate average = 0.00610099
	minimum = 0.00538919 (at node 4)
	maximum = 0.0275482 (at node 46)
Accepted packet rate average = 0.00610099
	minimum = 0.00538919 (at node 4)
	maximum = 0.0275482 (at node 46)
Injected flit rate average = 0.0143621
	minimum = 0.00952681 (at node 4)
	maximum = 0.123388 (at node 46)
Accepted flit rate average= 0.0143621
	minimum = 0.0113465 (at node 28)
	maximum = 0.0329461 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 105.217 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2790 (2 samples)
Network latency average = 61.4886 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1566.5 (2 samples)
Flit latency average = 38.9975 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1564.5 (2 samples)
Fragmentation average = 0.0283971 (2 samples)
	minimum = 0 (2 samples)
	maximum = 485 (2 samples)
Injected packet rate average = 0.00544954 (2 samples)
	minimum = 0.00481623 (2 samples)
	maximum = 0.0165023 (2 samples)
Accepted packet rate average = 0.00544954 (2 samples)
	minimum = 0.00481623 (2 samples)
	maximum = 0.0165023 (2 samples)
Injected flit rate average = 0.0122274 (2 samples)
	minimum = 0.00915017 (2 samples)
	maximum = 0.0675278 (2 samples)
Accepted flit rate average = 0.0122274 (2 samples)
	minimum = 0.0102139 (2 samples)
	maximum = 0.0221236 (2 samples)
Injected packet size average = 2.24374 (2 samples)
Accepted packet size average = 2.24374 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 57 sec (7197 sec)
gpgpu_simulation_rate = 46981 (inst/sec)
gpgpu_simulation_rate = 877 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 47088 Tlb_hit: 30871 Tlb_miss: 16217 Tlb_hit_rate: 0.655602
Shader1: Tlb_access: 47550 Tlb_hit: 31419 Tlb_miss: 16131 Tlb_hit_rate: 0.660757
Shader2: Tlb_access: 46990 Tlb_hit: 30961 Tlb_miss: 16029 Tlb_hit_rate: 0.658885
Shader3: Tlb_access: 47437 Tlb_hit: 31337 Tlb_miss: 16100 Tlb_hit_rate: 0.660603
Shader4: Tlb_access: 46975 Tlb_hit: 30848 Tlb_miss: 16127 Tlb_hit_rate: 0.656690
Shader5: Tlb_access: 47436 Tlb_hit: 31262 Tlb_miss: 16174 Tlb_hit_rate: 0.659035
Shader6: Tlb_access: 46976 Tlb_hit: 30763 Tlb_miss: 16213 Tlb_hit_rate: 0.654866
Shader7: Tlb_access: 47341 Tlb_hit: 31251 Tlb_miss: 16090 Tlb_hit_rate: 0.660125
Shader8: Tlb_access: 46832 Tlb_hit: 30690 Tlb_miss: 16142 Tlb_hit_rate: 0.655321
Shader9: Tlb_access: 47391 Tlb_hit: 31278 Tlb_miss: 16113 Tlb_hit_rate: 0.659999
Shader10: Tlb_access: 46923 Tlb_hit: 30830 Tlb_miss: 16093 Tlb_hit_rate: 0.657034
Shader11: Tlb_access: 47341 Tlb_hit: 31119 Tlb_miss: 16222 Tlb_hit_rate: 0.657337
Shader12: Tlb_access: 46976 Tlb_hit: 30686 Tlb_miss: 16290 Tlb_hit_rate: 0.653227
Shader13: Tlb_access: 47439 Tlb_hit: 31352 Tlb_miss: 16087 Tlb_hit_rate: 0.660891
Shader14: Tlb_access: 46975 Tlb_hit: 30864 Tlb_miss: 16111 Tlb_hit_rate: 0.657030
Shader15: Tlb_access: 47438 Tlb_hit: 31300 Tlb_miss: 16138 Tlb_hit_rate: 0.659809
Shader16: Tlb_access: 47023 Tlb_hit: 30855 Tlb_miss: 16168 Tlb_hit_rate: 0.656168
Shader17: Tlb_access: 47440 Tlb_hit: 31310 Tlb_miss: 16130 Tlb_hit_rate: 0.659992
Shader18: Tlb_access: 47087 Tlb_hit: 30924 Tlb_miss: 16163 Tlb_hit_rate: 0.656742
Shader19: Tlb_access: 47547 Tlb_hit: 31372 Tlb_miss: 16175 Tlb_hit_rate: 0.659810
Shader20: Tlb_access: 47086 Tlb_hit: 30969 Tlb_miss: 16117 Tlb_hit_rate: 0.657711
Shader21: Tlb_access: 47552 Tlb_hit: 31386 Tlb_miss: 16166 Tlb_hit_rate: 0.660035
Shader22: Tlb_access: 47155 Tlb_hit: 31021 Tlb_miss: 16134 Tlb_hit_rate: 0.657852
Shader23: Tlb_access: 47573 Tlb_hit: 31423 Tlb_miss: 16150 Tlb_hit_rate: 0.660522
Shader24: Tlb_access: 46995 Tlb_hit: 30894 Tlb_miss: 16101 Tlb_hit_rate: 0.657389
Shader25: Tlb_access: 47598 Tlb_hit: 31466 Tlb_miss: 16132 Tlb_hit_rate: 0.661078
Shader26: Tlb_access: 47135 Tlb_hit: 30890 Tlb_miss: 16245 Tlb_hit_rate: 0.655352
Shader27: Tlb_access: 47553 Tlb_hit: 31386 Tlb_miss: 16167 Tlb_hit_rate: 0.660021
Tlb_tot_access: 1322852 Tlb_tot_hit: 870727, Tlb_tot_miss: 452125, Tlb_tot_hit_rate: 0.658220
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1384 Tlb_invalidate: 1255 Tlb_evict: 0 Tlb_page_evict: 1255
Shader1: Tlb_validate: 1365 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader2: Tlb_validate: 1367 Tlb_invalidate: 1238 Tlb_evict: 0 Tlb_page_evict: 1238
Shader3: Tlb_validate: 1347 Tlb_invalidate: 1218 Tlb_evict: 0 Tlb_page_evict: 1218
Shader4: Tlb_validate: 1383 Tlb_invalidate: 1254 Tlb_evict: 0 Tlb_page_evict: 1254
Shader5: Tlb_validate: 1369 Tlb_invalidate: 1240 Tlb_evict: 0 Tlb_page_evict: 1240
Shader6: Tlb_validate: 1367 Tlb_invalidate: 1238 Tlb_evict: 0 Tlb_page_evict: 1238
Shader7: Tlb_validate: 1353 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader8: Tlb_validate: 1377 Tlb_invalidate: 1248 Tlb_evict: 0 Tlb_page_evict: 1248
Shader9: Tlb_validate: 1363 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader10: Tlb_validate: 1363 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader11: Tlb_validate: 1355 Tlb_invalidate: 1226 Tlb_evict: 0 Tlb_page_evict: 1226
Shader12: Tlb_validate: 1375 Tlb_invalidate: 1246 Tlb_evict: 0 Tlb_page_evict: 1246
Shader13: Tlb_validate: 1370 Tlb_invalidate: 1241 Tlb_evict: 0 Tlb_page_evict: 1241
Shader14: Tlb_validate: 1367 Tlb_invalidate: 1238 Tlb_evict: 0 Tlb_page_evict: 1238
Shader15: Tlb_validate: 1354 Tlb_invalidate: 1225 Tlb_evict: 0 Tlb_page_evict: 1225
Shader16: Tlb_validate: 1380 Tlb_invalidate: 1251 Tlb_evict: 0 Tlb_page_evict: 1251
Shader17: Tlb_validate: 1365 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader18: Tlb_validate: 1363 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader19: Tlb_validate: 1365 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader20: Tlb_validate: 1387 Tlb_invalidate: 1258 Tlb_evict: 0 Tlb_page_evict: 1258
Shader21: Tlb_validate: 1361 Tlb_invalidate: 1232 Tlb_evict: 0 Tlb_page_evict: 1232
Shader22: Tlb_validate: 1373 Tlb_invalidate: 1244 Tlb_evict: 0 Tlb_page_evict: 1244
Shader23: Tlb_validate: 1355 Tlb_invalidate: 1226 Tlb_evict: 0 Tlb_page_evict: 1226
Shader24: Tlb_validate: 1383 Tlb_invalidate: 1254 Tlb_evict: 0 Tlb_page_evict: 1254
Shader25: Tlb_validate: 1363 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader26: Tlb_validate: 1369 Tlb_invalidate: 1240 Tlb_evict: 0 Tlb_page_evict: 1240
Shader27: Tlb_validate: 1359 Tlb_invalidate: 1230 Tlb_evict: 0 Tlb_page_evict: 1230
Tlb_tot_valiate: 38282 Tlb_invalidate: 34670, Tlb_tot_evict: 0, Tlb_tot_evict page: 34670
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:16217 Page_hit: 3108 Page_miss: 13109 Page_hit_rate: 0.191651
Shader1: Page_table_access:16131 Page_hit: 3117 Page_miss: 13014 Page_hit_rate: 0.193230
Shader2: Page_table_access:16029 Page_hit: 3024 Page_miss: 13005 Page_hit_rate: 0.188658
Shader3: Page_table_access:16100 Page_hit: 3071 Page_miss: 13029 Page_hit_rate: 0.190745
Shader4: Page_table_access:16127 Page_hit: 3030 Page_miss: 13097 Page_hit_rate: 0.187884
Shader5: Page_table_access:16174 Page_hit: 3047 Page_miss: 13127 Page_hit_rate: 0.188389
Shader6: Page_table_access:16213 Page_hit: 2996 Page_miss: 13217 Page_hit_rate: 0.184790
Shader7: Page_table_access:16090 Page_hit: 2864 Page_miss: 13226 Page_hit_rate: 0.177999
Shader8: Page_table_access:16142 Page_hit: 3015 Page_miss: 13127 Page_hit_rate: 0.186780
Shader9: Page_table_access:16113 Page_hit: 2994 Page_miss: 13119 Page_hit_rate: 0.185813
Shader10: Page_table_access:16093 Page_hit: 2977 Page_miss: 13116 Page_hit_rate: 0.184987
Shader11: Page_table_access:16222 Page_hit: 2992 Page_miss: 13230 Page_hit_rate: 0.184441
Shader12: Page_table_access:16290 Page_hit: 3038 Page_miss: 13252 Page_hit_rate: 0.186495
Shader13: Page_table_access:16087 Page_hit: 2969 Page_miss: 13118 Page_hit_rate: 0.184559
Shader14: Page_table_access:16111 Page_hit: 3003 Page_miss: 13108 Page_hit_rate: 0.186394
Shader15: Page_table_access:16138 Page_hit: 3095 Page_miss: 13043 Page_hit_rate: 0.191783
Shader16: Page_table_access:16168 Page_hit: 3074 Page_miss: 13094 Page_hit_rate: 0.190129
Shader17: Page_table_access:16130 Page_hit: 3110 Page_miss: 13020 Page_hit_rate: 0.192808
Shader18: Page_table_access:16163 Page_hit: 3135 Page_miss: 13028 Page_hit_rate: 0.193962
Shader19: Page_table_access:16175 Page_hit: 3145 Page_miss: 13030 Page_hit_rate: 0.194436
Shader20: Page_table_access:16117 Page_hit: 3096 Page_miss: 13021 Page_hit_rate: 0.192095
Shader21: Page_table_access:16166 Page_hit: 3124 Page_miss: 13042 Page_hit_rate: 0.193245
Shader22: Page_table_access:16134 Page_hit: 3100 Page_miss: 13034 Page_hit_rate: 0.192141
Shader23: Page_table_access:16150 Page_hit: 3197 Page_miss: 12953 Page_hit_rate: 0.197957
Shader24: Page_table_access:16101 Page_hit: 3210 Page_miss: 12891 Page_hit_rate: 0.199366
Shader25: Page_table_access:16132 Page_hit: 3166 Page_miss: 12966 Page_hit_rate: 0.196256
Shader26: Page_table_access:16245 Page_hit: 3166 Page_miss: 13079 Page_hit_rate: 0.194891
Shader27: Page_table_access:16167 Page_hit: 3090 Page_miss: 13077 Page_hit_rate: 0.191130
Page_table_tot_access: 452125 Page_tot_hit: 85953, Page_tot_miss 366172, Page_tot_hit_rate: 0.190109 Page_tot_fault: 460 Page_tot_pending: 365712
Total_memory_access_page_fault: 460, Average_latency: 3477176.500000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.532226
[0-25]: 0.106107, [26-50]: 0.135086, [51-75]: 0.758808, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1878894 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1118.665771)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   265272 	 St: c00f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   265272----T:   267877 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267877----T:   276117 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   276117----T:   278722 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278722----T:   286962 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   287687----T:   291117 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   291117----T:   297982 	 St: c0114000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   297982----T:   301068 	 St: c0120000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   301068----T:   308390 	 St: c0123000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   308390----T:   310995 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   310995----T:   319235 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   319235----T:   322665 	 St: c0140000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   322665----T:   329530 	 St: c0144000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   330385----T:   334604 	 St: c0150000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   334604----T:   340565 	 St: c0156000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   340565----T:   344377 	 St: c0160000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   344377----T:   350789 	 St: c0165000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   350789----T:   353394 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353394----T:   361634 	 St: c0171000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   362416----T:   366228 	 St: c0180000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   366228----T:   372640 	 St: c0185000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   372640----T:   376859 	 St: c0190000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   376859----T:   382820 	 St: c0196000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   382820----T:   386250 	 St: c01a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   386250----T:   393115 	 St: c01a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   394000----T:   396800 	 St: c01b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   396800----T:   404580 	 St: c01b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   404580----T:   407666 	 St: c01c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   407666----T:   414988 	 St: c01c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   414988----T:   417788 	 St: c01d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   417788----T:   425568 	 St: c01d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   425954----T:   428559 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   428559----T:   436799 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   436799----T:   440611 	 St: c01e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   440611----T:   443216 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   443216----T:   445821 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   445821----T:   451336 	 St: c01e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   451336----T:   453941 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   453941----T:   462181 	 St: c01f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   462181----T:   464981 	 St: c0200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464981----T:   472761 	 St: c0202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   472761----T:   475366 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   475366----T:   483606 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   484312----T:   487112 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   487112----T:   494892 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   494892----T:   497978 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   497978----T:   505300 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   505300----T:   508100 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   508100----T:   515880 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   515880----T:   518485 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   518485----T:   526725 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527515----T:   530120 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530120----T:   538360 	 St: c0251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   538360----T:   543001 	 St: c0260000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   543001----T:   548516 	 St: c0267000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   548516----T:   551946 	 St: c0270000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   551946----T:   558811 	 St: c0274000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   559606----T:   563036 	 St: c0280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   563036----T:   569901 	 St: c0284000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   569901----T:   572701 	 St: c0290000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   572701----T:   580481 	 St: c0292000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   580481----T:   583086 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583086----T:   591326 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   592084----T:   594689 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   594689----T:   602929 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   602929----T:   606359 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   606359----T:   613224 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   613224----T:   617036 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   617036----T:   623448 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   623850----T:   626455 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626455----T:   634695 	 St: c0021000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   634695----T:   638125 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   638125----T:   644990 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   644990----T:   649631 	 St: c02f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   649631----T:   655146 	 St: c02f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   655146----T:   657751 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   657751----T:   665991 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   665991----T:   668596 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668596----T:   676836 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   676836----T:   679441 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679441----T:   687681 	 St: c1aa1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   688541----T:   691146 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691146----T:   699386 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   699386----T:   702816 	 St: c0330000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   702816----T:   709681 	 St: c0334000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   709681----T:   713111 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   713111----T:   719976 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   720749----T:   723354 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723354----T:   731594 	 St: c0351000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   731594----T:   734199 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734199----T:   742439 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   742439----T:   745044 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   745044----T:   753284 	 St: c0371000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   754074----T:   756874 	 St: c0380000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   756874----T:   764654 	 St: c0382000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   764654----T:   768873 	 St: c0390000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   768873----T:   774834 	 St: c0396000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   774834----T:   777634 	 St: c03a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   777634----T:   785414 	 St: c03a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   786186----T:   789272 	 St: c03b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   789272----T:   796594 	 St: c03b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   796594----T:   799199 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799199----T:   807439 	 St: c03c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   807439----T:   810239 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   810239----T:   818019 	 St: c03d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   818542----T:   821147 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821147----T:   829387 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   829387----T:   832817 	 St: c03e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   832817----T:   839682 	 St: c03e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   839682----T:   842482 	 St: c03f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   842482----T:   850262 	 St: c03f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   850262----T:   853692 	 St: c0400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   853692----T:   856297 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856297----T:   858902 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858902----T:   864863 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   864863----T:   867468 	 St: c1ab0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   867468----T:   875708 	 St: c1ab1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   876515----T:   879120 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879120----T:   887360 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   887360----T:   889965 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889965----T:   898205 	 St: c0421000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   898205----T:   900810 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900810----T:   909050 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   909050----T:   911850 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   911850----T:   919630 	 St: c0442000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   920481----T:   924293 	 St: c0450000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   924293----T:   930705 	 St: c0455000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   930705----T:   934135 	 St: c0460000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   934135----T:   941000 	 St: c0464000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   941000----T:   944086 	 St: c0470000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   944086----T:   946886 	 St: c0473000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   946886----T:   953298 	 St: c0475000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   954065----T:   957877 	 St: c0480000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   957877----T:   964289 	 St: c0485000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   964289----T:   967375 	 St: c0490000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   967375----T:   974697 	 St: c0493000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   974697----T:   977497 	 St: c04a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   977497----T:   985277 	 St: c04a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   985277----T:   987882 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   987882----T:   996122 	 St: c04b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   997058----T:  1000870 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1000870----T:  1007282 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1007282----T:  1011094 	 St: c04d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1011094----T:  1017506 	 St: c04d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1017506----T:  1020306 	 St: c04e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1020306----T:  1028086 	 St: c04e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1028638----T:  1031243 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031243----T:  1039483 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1039483----T:  1045895 	 St: c04f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1045895----T:  1049707 	 St: c04fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1049707----T:  1052507 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1052507----T:  1060287 	 St: c0502000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1060287----T:  1064928 	 St: c0510000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1064928----T:  1070443 	 St: c0517000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1070443----T:  1073048 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1073048----T:  1081288 	 St: c1ac1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1082096----T:  1084701 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084701----T:  1092941 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1092941----T:  1095546 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095546----T:  1103786 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1103786----T:  1106586 	 St: c0540000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1106586----T:  1114366 	 St: c0542000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1114366----T:  1117166 	 St: c0550000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1117166----T:  1124946 	 St: c0552000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1125783----T:  1128869 	 St: c0560000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1128869----T:  1136191 	 St: c0563000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1136191----T:  1139621 	 St: c0570000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1139621----T:  1146486 	 St: c0574000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1146486----T:  1150298 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1150298----T:  1156710 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1157501----T:  1160931 	 St: c0590000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1160931----T:  1167796 	 St: c0594000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1167796----T:  1170882 	 St: c05a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1170882----T:  1178204 	 St: c05a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1178204----T:  1181004 	 St: c05b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1181004----T:  1188784 	 St: c05b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1188784----T:  1191389 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1191389----T:  1199629 	 St: c05c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1200565----T:  1204784 	 St: c05d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1204784----T:  1210745 	 St: c05d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1210745----T:  1214175 	 St: c05e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1214175----T:  1217261 	 St: c05e4000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1217261----T:  1222776 	 St: c05e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1222776----T:  1225862 	 St: c05f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1225862----T:  1233184 	 St: c05f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1233762----T:  1236367 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236367----T:  1244607 	 St: c0051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1244607----T:  1250122 	 St: c0600000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1250122----T:  1254763 	 St: c0609000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1254763----T:  1257563 	 St: c0610000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1257563----T:  1265343 	 St: c0612000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1265343----T:  1269155 	 St: c0620000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1269155----T:  1271955 	 St: c0625000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1271955----T:  1277470 	 St: c0627000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1277470----T:  1280075 	 St: c1ad0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1280075----T:  1288315 	 St: c1ad1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1289124----T:  1291729 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291729----T:  1299969 	 St: c0631000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1299969----T:  1302574 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302574----T:  1310814 	 St: c0641000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1310814----T:  1313419 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1313419----T:  1321659 	 St: c0651000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1321659----T:  1324745 	 St: c0660000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1324745----T:  1332067 	 St: c0663000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1332868----T:  1335473 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335473----T:  1343713 	 St: c0671000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1343713----T:  1347525 	 St: c0680000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1347525----T:  1353937 	 St: c0685000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1353937----T:  1358156 	 St: c0690000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1358156----T:  1364117 	 St: c0696000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1364900----T:  1367986 	 St: c06a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1367986----T:  1370786 	 St: c06a3000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1370786----T:  1377198 	 St: c06a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1377198----T:  1379998 	 St: c06b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1379998----T:  1387778 	 St: c06b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1387778----T:  1390383 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390383----T:  1398623 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1398623----T:  1401423 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1401423----T:  1409203 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1410106----T:  1412711 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412711----T:  1420951 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1420951----T:  1425170 	 St: c06f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1425170----T:  1431131 	 St: c06f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1431131----T:  1434561 	 St: c0700000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1434561----T:  1441426 	 St: c0704000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1442004----T:  1444609 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1444609----T:  1452849 	 St: c0061000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1452849----T:  1458810 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1458810----T:  1463029 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1463029----T:  1465634 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465634----T:  1473874 	 St: c0721000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1473874----T:  1478515 	 St: c0730000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1478515----T:  1484030 	 St: c0737000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1484030----T:  1486635 	 St: c1ae0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486635----T:  1494875 	 St: c1ae1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1495683----T:  1498288 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498288----T:  1506528 	 St: c0741000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1506528----T:  1509133 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1509133----T:  1517373 	 St: c0751000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1517373----T:  1520173 	 St: c0760000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1520173----T:  1527953 	 St: c0762000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1527953----T:  1531383 	 St: c0770000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1531383----T:  1538248 	 St: c0774000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1539052----T:  1541852 	 St: c0780000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1541852----T:  1549632 	 St: c0782000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1549632----T:  1552237 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552237----T:  1554842 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554842----T:  1562622 	 St: c0792000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1562622----T:  1565227 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1565227----T:  1573467 	 St: c07a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1574246----T:  1577046 	 St: c07b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1577046----T:  1584826 	 St: c07b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1584826----T:  1587431 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1587431----T:  1595671 	 St: c07c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1595671----T:  1598471 	 St: c07d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1598471----T:  1606251 	 St: c07d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1607045----T:  1610475 	 St: c07e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1610475----T:  1617340 	 St: c07e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1617340----T:  1619945 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619945----T:  1628185 	 St: c07f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1628185----T:  1630985 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1630985----T:  1638765 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1639556----T:  1643368 	 St: c0810000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1643368----T:  1649780 	 St: c0815000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1649780----T:  1653210 	 St: c0820000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1653210----T:  1660075 	 St: c0824000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1660075----T:  1662875 	 St: c0830000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1662875----T:  1670655 	 St: c0832000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1671041----T:  1673646 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673646----T:  1681886 	 St: c0071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1681886----T:  1685698 	 St: c0840000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1685698----T:  1692110 	 St: c0845000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1692110----T:  1694715 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694715----T:  1702955 	 St: c0851000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1702955----T:  1705560 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705560----T:  1713800 	 St: c0861000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1713800----T:  1716405 	 St: c1af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1716405----T:  1724645 	 St: c1af1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1725350----T:  1727955 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1727955----T:  1736195 	 St: c0871000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1736195----T:  1739281 	 St: c0880000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1739281----T:  1746603 	 St: c0883000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1746603----T:  1749403 	 St: c0890000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1749403----T:  1757183 	 St: c0892000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1757183----T:  1759788 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1759788----T:  1768028 	 St: c08a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1768832----T:  1771437 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1771437----T:  1779677 	 St: c08b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1779677----T:  1782282 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1782282----T:  1790522 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1790522----T:  1793608 	 St: c08d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1793608----T:  1800930 	 St: c08d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1801710----T:  1805140 	 St: c08e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1805140----T:  1812005 	 St: c08e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1812005----T:  1814610 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814610----T:  1822850 	 St: c08f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1822850----T:  1825455 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825455----T:  1833695 	 St: c0901000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1834479----T:  1837565 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1837565----T:  1844887 	 St: c0913000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1844887----T:  1848317 	 St: c0920000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1848317----T:  1855182 	 St: c0924000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1855182----T:  1857787 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1857787----T:  1866027 	 St: c0931000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1866748----T:  1870560 	 St: c0940000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1870560----T:  1876972 	 St: c0945000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1878894----T:  1881499 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1878894----T:  1887134 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1889739----T:  1892344 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1889739----T:  1897979 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1900584----T:  1903189 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1900584----T:  1916279 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1918884----T:  1921489 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1918884----T:  1949607 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1952212----T:  1954817 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1952212----T:  2013048 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2015653----T:  2018258 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2015653----T:  2136742 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2139347----T:  2141952 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2139347----T:  2147587 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2150192----T:  2152797 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2150192----T:  2158432 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2161037----T:  2163642 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2161037----T:  2176732 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2179337----T:  2181942 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2179337----T:  2210060 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2212665----T:  2215270 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2212665----T:  2273501 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2276106----T:  2278711 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2276106----T:  2397195 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2399800----T:  2402405 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2399800----T:  2408040 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2410645----T:  2413250 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2410645----T:  2418885 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2421490----T:  2424095 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2421490----T:  2437185 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2439790----T:  2442395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2439790----T:  2470513 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2473118----T:  2475723 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2473118----T:  2533954 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2536559----T:  2539164 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2536559----T:  2657648 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2660253----T:  2662858 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2660253----T:  2668493 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2671098----T:  2673703 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2671098----T:  2679338 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2681943----T:  2684548 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2681943----T:  2697638 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2700243----T:  2702848 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2700243----T:  2730966 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2733571----T:  2736176 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2733571----T:  2794407 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2797012----T:  2799617 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2797012----T:  2918101 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2920706----T:  2923311 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2920706----T:  2928946 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2931551----T:  2934156 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2931551----T:  2939791 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2942396----T:  2945001 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2942396----T:  2958091 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2960696----T:  2963301 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2960696----T:  2991419 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2994024----T:  2996629 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2994024----T:  3054860 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3279615----T:  6314210 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2049.017578)
F:  3280388----T:  3282993 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282993----T:  3291233 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3291537----T:  3296611 	 St: c11e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3296611----T:  3301685 	 St: c11e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3301685----T:  3306326 	 St: c11f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3306326----T:  3311841 	 St: c11f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3311841----T:  3315653 	 St: c1200000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3315653----T:  3322065 	 St: c1205000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3322065----T:  3325495 	 St: c1210000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3325495----T:  3332360 	 St: c1214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3332360----T:  3335160 	 St: c0950000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3335160----T:  3342940 	 St: c0952000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3342940----T:  3345545 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3345545----T:  3348345 	 St: c0961000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3348345----T:  3355667 	 St: c0963000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3355667----T:  3358272 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3358272----T:  3361072 	 St: c0971000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3361072----T:  3368394 	 St: c0973000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3368394----T:  3370999 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370999----T:  3379239 	 St: c0981000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3382101----T:  3388062 	 St: c1220000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3388062----T:  3392281 	 St: c122a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3392281----T:  3396500 	 St: c1230000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3396500----T:  3402461 	 St: c1236000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3402461----T:  3408422 	 St: c1240000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3408422----T:  3412641 	 St: c124a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3412641----T:  3415246 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415246----T:  3423486 	 St: c0991000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3423486----T:  3426091 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426091----T:  3434331 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3434331----T:  3436936 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436936----T:  3445176 	 St: c09b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3448007----T:  3452226 	 St: c1250000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3452226----T:  3458187 	 St: c1256000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3458187----T:  3460987 	 St: c1260000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3460987----T:  3468767 	 St: c1262000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3468767----T:  3472579 	 St: c1270000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3472579----T:  3478991 	 St: c1275000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3478991----T:  3481791 	 St: c09c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3481791----T:  3489571 	 St: c09c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3489571----T:  3492176 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3492176----T:  3500416 	 St: c09d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3500416----T:  3503021 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503021----T:  3511261 	 St: c09e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3513451----T:  3518525 	 St: c1280000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3518525----T:  3523599 	 St: c1288000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3523599----T:  3526399 	 St: c1290000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3526399----T:  3534179 	 St: c1292000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3534179----T:  3539253 	 St: c12a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3539253----T:  3544327 	 St: c12a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3544327----T:  3549401 	 St: c09f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3549401----T:  3554475 	 St: c09f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3554475----T:  3557080 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557080----T:  3559685 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559685----T:  3567465 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3567465----T:  3570070 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570070----T:  3572675 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572675----T:  3575280 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575280----T:  3582602 	 St: c0a13000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3585408----T:  3588208 	 St: c12b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3588208----T:  3595988 	 St: c12b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3595988----T:  3599418 	 St: c12c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3599418----T:  3606283 	 St: c12c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3606283----T:  3610924 	 St: c12d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3610924----T:  3616439 	 St: c12d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3616439----T:  3619044 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3619044----T:  3627284 	 St: c0a21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3627284----T:  3630370 	 St: c0a30000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3630370----T:  3637692 	 St: c0a33000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3637692----T:  3640492 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3640492----T:  3648272 	 St: c0a42000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3650576----T:  3653181 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3653181----T:  3661421 	 St: c12e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3661421----T:  3664851 	 St: c12f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3664851----T:  3671716 	 St: c12f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3671716----T:  3677231 	 St: c1300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3677231----T:  3681872 	 St: c1309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3681872----T:  3684477 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3684477----T:  3692717 	 St: c0a51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3692717----T:  3695322 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695322----T:  3703562 	 St: c0a61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3703562----T:  3707781 	 St: c0a70000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3707781----T:  3713742 	 St: c0a76000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3715374----T:  3718174 	 St: c1310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3718174----T:  3725954 	 St: c1312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3725954----T:  3729040 	 St: c1320000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3729040----T:  3736362 	 St: c1323000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3736362----T:  3744602 	 St: c1330000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3744602----T:  3747207 	 St: c133f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3747207----T:  3750007 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3750007----T:  3757787 	 St: c0a82000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3757787----T:  3760587 	 St: c1340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3760587----T:  3768367 	 St: c1342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3768367----T:  3771167 	 St: c0a90000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3771167----T:  3778947 	 St: c0a92000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3778947----T:  3783588 	 St: c0aa0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3783588----T:  3789103 	 St: c0aa7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3789103----T:  3791708 	 St: c0ab0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3791708----T:  3794313 	 St: c0ab1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3794313----T:  3802093 	 St: c0ab2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3807371----T:  3809976 	 St: c1350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3809976----T:  3818216 	 St: c1351000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3818216----T:  3822857 	 St: c1360000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3822857----T:  3828372 	 St: c1367000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3828372----T:  3831458 	 St: c1370000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3831458----T:  3838780 	 St: c1373000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3838780----T:  3841385 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3841385----T:  3849625 	 St: c0ac1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3849625----T:  3853844 	 St: c0ad0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3853844----T:  3859805 	 St: c0ad6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3859805----T:  3862410 	 St: c0ae0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3862410----T:  3870650 	 St: c0ae1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3873498----T:  3879459 	 St: c1380000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3879459----T:  3883678 	 St: c138a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3883678----T:  3886764 	 St: c1390000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3886764----T:  3894086 	 St: c1393000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3894086----T:  3896886 	 St: c13a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3896886----T:  3904666 	 St: c13a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3904666----T:  3907271 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3907271----T:  3915511 	 St: c0af1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3915511----T:  3918597 	 St: c0b00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3918597----T:  3925919 	 St: c0b03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3925919----T:  3928524 	 St: c0b10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3928524----T:  3936764 	 St: c0b11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3939003----T:  3942815 	 St: c13b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3942815----T:  3949227 	 St: c13b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3949227----T:  3952027 	 St: c13c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3952027----T:  3959807 	 St: c13c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3959807----T:  3966672 	 St: c13d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3966672----T:  3970102 	 St: c13dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3970102----T:  3972707 	 St: c0b20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3972707----T:  3980947 	 St: c0b21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3980947----T:  3983552 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3983552----T:  3991792 	 St: c0b31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3991792----T:  3994397 	 St: c0b40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3994397----T:  3999038 	 St: c0b41000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3999038----T:  4004112 	 St: c0b48000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4006318----T:  4011833 	 St: c13e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4011833----T:  4016474 	 St: c13e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4016474----T:  4019274 	 St: c13f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4019274----T:  4027054 	 St: c13f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4027054----T:  4035756 	 St: c1400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4035756----T:  4038361 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4038361----T:  4046601 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4046601----T:  4049206 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049206----T:  4057446 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4057446----T:  4060246 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4060246----T:  4068026 	 St: c0b62000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4068026----T:  4070631 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070631----T:  4074850 	 St: c0b71000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4074850----T:  4080365 	 St: c0b77000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4080365----T:  4082970 	 St: c0b80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4082970----T:  4091210 	 St: c0b81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4093392----T:  4095997 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4095997----T:  4104237 	 St: c1421000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4104237----T:  4106842 	 St: c1430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4106842----T:  4115082 	 St: c1431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4115082----T:  4119301 	 St: c1440000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4119301----T:  4125262 	 St: c1446000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4125262----T:  4127867 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127867----T:  4136107 	 St: c0b91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4136107----T:  4138712 	 St: c0ba0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4138712----T:  4146952 	 St: c0ba1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4146952----T:  4151171 	 St: c0bb0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4151171----T:  4157132 	 St: c0bb6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4159960----T:  4167282 	 St: c1450000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4167282----T:  4170368 	 St: c145d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4170368----T:  4173168 	 St: c1460000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4173168----T:  4180948 	 St: c1462000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4180948----T:  4186463 	 St: c1470000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4186463----T:  4191104 	 St: c1479000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4191104----T:  4193709 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193709----T:  4201949 	 St: c1481000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4201949----T:  4205761 	 St: c0bc0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4205761----T:  4212173 	 St: c0bc5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4212173----T:  4214778 	 St: c0bd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214778----T:  4223018 	 St: c0bd1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4223018----T:  4225623 	 St: c0be0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4225623----T:  4228228 	 St: c0be1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228228----T:  4230833 	 St: c0be2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4230833----T:  4233438 	 St: c0be3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233438----T:  4240303 	 St: c0be4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4240303----T:  4242908 	 St: c0bf0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242908----T:  4251148 	 St: c0bf1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4254517----T:  4259591 	 St: c1490000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4259591----T:  4264665 	 St: c1498000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4264665----T:  4269306 	 St: c14a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4269306----T:  4274821 	 St: c14a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4274821----T:  4278633 	 St: c14b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4278633----T:  4285045 	 St: c14b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4285045----T:  4287845 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4287845----T:  4295625 	 St: c0c02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4295625----T:  4298425 	 St: c0c10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4298425----T:  4306205 	 St: c0c12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4306205----T:  4308810 	 St: c0c20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4308810----T:  4317050 	 St: c0c21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4319257----T:  4323898 	 St: c14c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4323898----T:  4329413 	 St: c14c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4329413----T:  4332018 	 St: c14d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4332018----T:  4340258 	 St: c14d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4340258----T:  4346670 	 St: c14e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4346670----T:  4350482 	 St: c14eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4350482----T:  4353568 	 St: c0c30000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4353568----T:  4360890 	 St: c0c33000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4360890----T:  4363495 	 St: c0c40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4363495----T:  4371735 	 St: c0c41000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4371735----T:  4374821 	 St: c0c50000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4374821----T:  4377907 	 St: c0c53000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4377907----T:  4380512 	 St: c0c56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380512----T:  4386027 	 St: c0c57000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4388290----T:  4394251 	 St: c14f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4394251----T:  4398470 	 St: c14fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4398470----T:  4401270 	 St: c1500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4401270----T:  4409050 	 St: c1502000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4409050----T:  4416372 	 St: c1510000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4416372----T:  4419458 	 St: c151d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4419458----T:  4422063 	 St: c1520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422063----T:  4430303 	 St: c1521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4430303----T:  4433733 	 St: c0c60000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4433733----T:  4440598 	 St: c0c64000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4440598----T:  4443203 	 St: c0c70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443203----T:  4451443 	 St: c0c71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4451443----T:  4454048 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4454048----T:  4462288 	 St: c0c81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4462288----T:  4464893 	 St: c0c90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4464893----T:  4473133 	 St: c0c91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4476657----T:  4479262 	 St: c1530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479262----T:  4487502 	 St: c1531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4487502----T:  4495282 	 St: c1540000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4495282----T:  4498082 	 St: c154e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4498082----T:  4502723 	 St: c1550000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4502723----T:  4508238 	 St: c1557000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4508238----T:  4510843 	 St: c0ca0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510843----T:  4519083 	 St: c0ca1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4519083----T:  4523302 	 St: c0cb0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4523302----T:  4529263 	 St: c0cb6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4529263----T:  4533904 	 St: c0cc0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4533904----T:  4539419 	 St: c0cc7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4541646----T:  4547607 	 St: c1560000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4547607----T:  4551826 	 St: c156a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4551826----T:  4554431 	 St: c1570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554431----T:  4562671 	 St: c1571000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4562671----T:  4571373 	 St: c1580000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4571373----T:  4573978 	 St: c1590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573978----T:  4582218 	 St: c1591000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4582218----T:  4585018 	 St: c0cd0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4585018----T:  4592798 	 St: c0cd2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4592798----T:  4595403 	 St: c0ce0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4595403----T:  4603643 	 St: c0ce1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4603643----T:  4606248 	 St: c0cf0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606248----T:  4614488 	 St: c0cf1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4614488----T:  4617093 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617093----T:  4625333 	 St: c0d01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4627002----T:  4632076 	 St: c15a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4632076----T:  4637150 	 St: c15a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4637150----T:  4639755 	 St: c15b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4639755----T:  4647995 	 St: c15b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4647995----T:  4652214 	 St: c15c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4652214----T:  4658175 	 St: c15c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4658175----T:  4663249 	 St: c0d10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4663249----T:  4668323 	 St: c0d18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4668323----T:  4670928 	 St: c0d20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4670928----T:  4679168 	 St: c0d21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4679168----T:  4681773 	 St: c0d30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681773----T:  4690013 	 St: c0d31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4692861----T:  4698376 	 St: c15d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4698376----T:  4703017 	 St: c15d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4703017----T:  4707236 	 St: c15e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4707236----T:  4713197 	 St: c15e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4713197----T:  4717009 	 St: c15f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4717009----T:  4723421 	 St: c15f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4723421----T:  4726851 	 St: c0d40000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4726851----T:  4733716 	 St: c0d44000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4733716----T:  4736321 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4736321----T:  4744561 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4744561----T:  4747361 	 St: c0d60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4747361----T:  4755141 	 St: c0d62000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4757971----T:  4763486 	 St: c1600000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4763486----T:  4768127 	 St: c1609000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4768127----T:  4771557 	 St: c1610000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4771557----T:  4778422 	 St: c1614000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4778422----T:  4783937 	 St: c1620000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4783937----T:  4788578 	 St: c1629000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4788578----T:  4791183 	 St: c0d70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791183----T:  4799423 	 St: c0d71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4799423----T:  4802028 	 St: c0d80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4802028----T:  4805114 	 St: c0d81000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4805114----T:  4811979 	 St: c0d84000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4811979----T:  4815065 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4815065----T:  4817865 	 St: c0d93000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4817865----T:  4824277 	 St: c0d95000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4826484----T:  4831558 	 St: c1630000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4831558----T:  4836632 	 St: c1638000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4836632----T:  4839718 	 St: c1640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4839718----T:  4847040 	 St: c1643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4847040----T:  4853452 	 St: c1650000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4853452----T:  4857264 	 St: c165b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4857264----T:  4860694 	 St: c0da0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4860694----T:  4867559 	 St: c0da4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4867559----T:  4870164 	 St: c1660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4870164----T:  4878404 	 St: c1661000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4878404----T:  4881204 	 St: c0db0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4881204----T:  4888984 	 St: c0db2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4888984----T:  4893203 	 St: c0dc0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4893203----T:  4899164 	 St: c0dc6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4899164----T:  4901769 	 St: c0dd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901769----T:  4910009 	 St: c0dd1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4914740----T:  4917540 	 St: c1670000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4917540----T:  4925320 	 St: c1672000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4925320----T:  4932642 	 St: c1680000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4932642----T:  4935728 	 St: c168d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4935728----T:  4940802 	 St: c1690000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4940802----T:  4945876 	 St: c1698000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4945876----T:  4948676 	 St: c0de0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4948676----T:  4956456 	 St: c0de2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4956456----T:  4960675 	 St: c0df0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4960675----T:  4966636 	 St: c0df6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4966636----T:  4969241 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969241----T:  4977481 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4980311----T:  4988551 	 St: c16a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4988551----T:  4991156 	 St: c16af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4991156----T:  4993761 	 St: c16b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4993761----T:  5002001 	 St: c16b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5002001----T:  5006220 	 St: c16c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5006220----T:  5012181 	 St: c16c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5012181----T:  5014786 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5014786----T:  5023026 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5023026----T:  5025631 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025631----T:  5033871 	 St: c0e21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5033871----T:  5036671 	 St: c0e30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5036671----T:  5044451 	 St: c0e32000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5046718----T:  5050937 	 St: c16d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5050937----T:  5056898 	 St: c16d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5056898----T:  5059698 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5059698----T:  5067478 	 St: c16e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5067478----T:  5074343 	 St: c16f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5074343----T:  5077773 	 St: c16fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5077773----T:  5080859 	 St: c0e40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5080859----T:  5088181 	 St: c0e43000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5088181----T:  5090786 	 St: c0e50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5090786----T:  5099026 	 St: c0e51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5099026----T:  5103245 	 St: c0e60000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5103245----T:  5109206 	 St: c0e66000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5111406----T:  5118271 	 St: c1700000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5118271----T:  5121701 	 St: c170c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5121701----T:  5124787 	 St: c1710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5124787----T:  5132109 	 St: c1713000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5132109----T:  5134909 	 St: c1730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5134909----T:  5142689 	 St: c1732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5142689----T:  5151391 	 St: c1720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5151391----T:  5153996 	 St: c0e70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153996----T:  5162236 	 St: c0e71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5162236----T:  5164841 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164841----T:  5173081 	 St: c0e81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5173081----T:  5175686 	 St: c0ea0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5175686----T:  5183926 	 St: c0ea1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5183926----T:  5186531 	 St: c0e90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5186531----T:  5189331 	 St: c0e91000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5189331----T:  5192761 	 St: c0e93000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5192761----T:  5198276 	 St: c0e97000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5201114----T:  5205755 	 St: c1740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5205755----T:  5211270 	 St: c1747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5211270----T:  5215082 	 St: c1750000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5215082----T:  5221494 	 St: c1755000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5221494----T:  5224580 	 St: c1760000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5224580----T:  5231902 	 St: c1763000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5231902----T:  5236121 	 St: c0eb0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5236121----T:  5242082 	 St: c0eb6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5242082----T:  5245512 	 St: c0ec0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5245512----T:  5252377 	 St: c0ec4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5252377----T:  5254982 	 St: c0ed0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5254982----T:  5263222 	 St: c0ed1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5265440----T:  5268240 	 St: c1770000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5268240----T:  5276020 	 St: c1772000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5276020----T:  5278625 	 St: c1780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278625----T:  5286865 	 St: c1781000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5286865----T:  5290295 	 St: c1790000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5290295----T:  5297160 	 St: c1794000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5297160----T:  5299960 	 St: c0ee0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5299960----T:  5307740 	 St: c0ee2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5307740----T:  5310345 	 St: c0ef0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310345----T:  5318585 	 St: c0ef1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5318585----T:  5321385 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5321385----T:  5324185 	 St: c0f02000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5324185----T:  5331050 	 St: c0f04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5333822----T:  5340687 	 St: c17a0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5340687----T:  5344117 	 St: c17ac000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5344117----T:  5348758 	 St: c17b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5348758----T:  5354273 	 St: c17b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5354273----T:  5357073 	 St: c17c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5357073----T:  5364853 	 St: c17c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5364853----T:  5367458 	 St: c0f10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5367458----T:  5375698 	 St: c0f11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5375698----T:  5379128 	 St: c0f20000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5379128----T:  5385993 	 St: c0f24000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5385993----T:  5388598 	 St: c0f30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5388598----T:  5396838 	 St: c0f31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5399768----T:  5404842 	 St: c17d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5404842----T:  5409916 	 St: c17d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5409916----T:  5412521 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412521----T:  5420761 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5420761----T:  5423561 	 St: c17f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5423561----T:  5431341 	 St: c17f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5431341----T:  5434141 	 St: c0f40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5434141----T:  5441921 	 St: c0f42000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5441921----T:  5444526 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5444526----T:  5452766 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5452766----T:  5455371 	 St: c0f60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455371----T:  5463611 	 St: c0f61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5466468----T:  5471983 	 St: c1800000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5471983----T:  5476624 	 St: c1809000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5476624----T:  5479424 	 St: c1810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5479424----T:  5487204 	 St: c1812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5487204----T:  5493616 	 St: c1820000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5493616----T:  5497428 	 St: c182b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5497428----T:  5500514 	 St: c0f70000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5500514----T:  5507836 	 St: c0f73000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5507836----T:  5510441 	 St: c0f80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510441----T:  5518681 	 St: c0f81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5518681----T:  5521481 	 St: c0f90000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5521481----T:  5524086 	 St: c0f92000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524086----T:  5526691 	 St: c0f93000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526691----T:  5533556 	 St: c0f94000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5535794----T:  5538594 	 St: c1830000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5538594----T:  5546374 	 St: c1832000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5546374----T:  5549174 	 St: c1840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5549174----T:  5556954 	 St: c1842000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5556954----T:  5563366 	 St: c1850000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5563366----T:  5567178 	 St: c185b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5567178----T:  5569978 	 St: c0fa0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5569978----T:  5577758 	 St: c0fa2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5577758----T:  5580363 	 St: c0fb0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580363----T:  5582968 	 St: c0fb1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5582968----T:  5590748 	 St: c0fb2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5590748----T:  5593834 	 St: c0fc0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5593834----T:  5596634 	 St: c0fc3000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5596634----T:  5603046 	 St: c0fc5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5605851----T:  5610492 	 St: c1860000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5610492----T:  5616007 	 St: c1867000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5616007----T:  5618807 	 St: c1870000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5618807----T:  5626587 	 St: c1872000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5626587----T:  5630806 	 St: c1880000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5630806----T:  5636767 	 St: c1886000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5636767----T:  5639372 	 St: c1890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639372----T:  5647612 	 St: c1891000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5647612----T:  5652253 	 St: c0fd0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5652253----T:  5657768 	 St: c0fd7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5657768----T:  5660373 	 St: c0fe0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660373----T:  5668613 	 St: c0fe1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5668613----T:  5671699 	 St: c0ff0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5671699----T:  5679021 	 St: c0ff3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5679021----T:  5681626 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681626----T:  5689866 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5695147----T:  5699788 	 St: c18a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5699788----T:  5705303 	 St: c18a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5705303----T:  5708389 	 St: c18b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5708389----T:  5715711 	 St: c18b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5715711----T:  5718511 	 St: c18c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5718511----T:  5726291 	 St: c18c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5726291----T:  5728896 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728896----T:  5737136 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5737136----T:  5739741 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739741----T:  5747981 	 St: c1021000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5747981----T:  5750586 	 St: c1030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750586----T:  5758826 	 St: c1031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5761664----T:  5768076 	 St: c18d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5768076----T:  5771888 	 St: c18db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5771888----T:  5774493 	 St: c18e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774493----T:  5782733 	 St: c18e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5782733----T:  5788248 	 St: c18f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5788248----T:  5792889 	 St: c18f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5792889----T:  5795494 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795494----T:  5803734 	 St: c1041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5803734----T:  5806339 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806339----T:  5814579 	 St: c1051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5814579----T:  5817184 	 St: c1060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817184----T:  5819984 	 St: c1061000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5819984----T:  5827306 	 St: c1063000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5829570----T:  5832175 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832175----T:  5840415 	 St: c1901000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5840415----T:  5843020 	 St: c1910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843020----T:  5851260 	 St: c1911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5851260----T:  5859040 	 St: c1920000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5859040----T:  5861840 	 St: c192e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5861840----T:  5864445 	 St: c1070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864445----T:  5872685 	 St: c1071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5872685----T:  5875290 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875290----T:  5883530 	 St: c1081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5883530----T:  5886960 	 St: c1090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5886960----T:  5893825 	 St: c1094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5896019----T:  5900238 	 St: c1930000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5900238----T:  5906199 	 St: c1936000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5906199----T:  5910011 	 St: c1940000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5910011----T:  5916423 	 St: c1945000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5916423----T:  5924203 	 St: c1950000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5924203----T:  5927003 	 St: c195e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5927003----T:  5930433 	 St: c10a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5930433----T:  5937298 	 St: c10a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5937298----T:  5940098 	 St: c10b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5940098----T:  5942898 	 St: c10b2000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5942898----T:  5949763 	 St: c10b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5949763----T:  5953982 	 St: c10c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5953982----T:  5959943 	 St: c10c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5962191----T:  5965621 	 St: c1960000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5965621----T:  5972486 	 St: c1964000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5972486----T:  5978001 	 St: c1970000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5978001----T:  5982642 	 St: c1979000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5982642----T:  5991344 	 St: c1980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5991344----T:  5993949 	 St: c1990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993949----T:  6002189 	 St: c1991000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6002189----T:  6005619 	 St: c10d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6005619----T:  6012484 	 St: c10d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6012484----T:  6015089 	 St: c10e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015089----T:  6023329 	 St: c10e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6023329----T:  6026759 	 St: c10f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6026759----T:  6033624 	 St: c10f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6033624----T:  6036229 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036229----T:  6044469 	 St: c1101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6047293----T:  6052367 	 St: c19a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6052367----T:  6057441 	 St: c19a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6057441----T:  6062082 	 St: c19b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6062082----T:  6067597 	 St: c19b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6067597----T:  6072238 	 St: c19c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6072238----T:  6077753 	 St: c19c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6077753----T:  6081565 	 St: c1110000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6081565----T:  6087977 	 St: c1115000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6087977----T:  6090582 	 St: c1120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090582----T:  6098822 	 St: c1121000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6098822----T:  6101427 	 St: c1130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101427----T:  6104032 	 St: c1131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104032----T:  6106637 	 St: c1132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106637----T:  6113959 	 St: c1133000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6116175----T:  6118780 	 St: c19d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118780----T:  6127020 	 St: c19d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6127020----T:  6132094 	 St: c19e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6132094----T:  6137168 	 St: c19e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6137168----T:  6142683 	 St: c19f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6142683----T:  6147324 	 St: c19f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6147324----T:  6149929 	 St: c1140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149929----T:  6158169 	 St: c1141000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6158169----T:  6160774 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160774----T:  6169014 	 St: c1151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6169014----T:  6172444 	 St: c1160000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6172444----T:  6179309 	 St: c1164000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6182106----T:  6185192 	 St: c1a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6185192----T:  6192514 	 St: c1a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6192514----T:  6196326 	 St: c1a10000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6196326----T:  6202738 	 St: c1a15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6202738----T:  6205343 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205343----T:  6213583 	 St: c1a21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6213583----T:  6216669 	 St: c1170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6216669----T:  6223991 	 St: c1173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6223991----T:  6226596 	 St: c1180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226596----T:  6234836 	 St: c1181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6234836----T:  6237441 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6237441----T:  6245681 	 St: c1191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6248568----T:  6254083 	 St: c1a30000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6254083----T:  6258724 	 St: c1a39000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6258724----T:  6261329 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261329----T:  6269569 	 St: c1a41000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6269569----T:  6274643 	 St: c1a50000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6274643----T:  6279717 	 St: c1a58000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6279717----T:  6284358 	 St: c11a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6284358----T:  6289873 	 St: c11a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6289873----T:  6292478 	 St: c11b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292478----T:  6300718 	 St: c11b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6300718----T:  6304530 	 St: c11c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6304530----T:  6310942 	 St: c11c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6314210----T:  6316815 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6314210----T:  6322450 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6325055----T:  6327660 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6325055----T:  6333295 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6335900----T:  6338505 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6335900----T:  6351595 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6354200----T:  6356805 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6354200----T:  6384923 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6387528----T:  6390133 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6387528----T:  6448364 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6450969----T:  6453574 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6450969----T:  6572058 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6574663----T:  6577268 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6574663----T:  6582903 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6585508----T:  6588113 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6585508----T:  6593748 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6596353----T:  6598958 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6596353----T:  6612048 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6614653----T:  6617258 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6614653----T:  6645376 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6647981----T:  6650586 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6647981----T:  6708817 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6711422----T:  6714027 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6711422----T:  6832511 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6835116----T:  6837721 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6835116----T:  6843356 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6845961----T:  6848566 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6845961----T:  6854201 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6856806----T:  6859411 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6856806----T:  6872501 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6875106----T:  6877711 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6875106----T:  6905829 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6908434----T:  6911039 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6908434----T:  6969270 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6971875----T:  6974480 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6971875----T:  7092964 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7095569----T:  7098174 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7095569----T:  7103809 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7106414----T:  7109019 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7106414----T:  7114654 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7117259----T:  7119864 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7117259----T:  7132954 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7135559----T:  7138164 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7135559----T:  7166282 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7168887----T:  7171492 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7168887----T:  7229723 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7232328----T:  7234933 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7232328----T:  7353417 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7356022----T:  7358627 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7356022----T:  7364262 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7366867----T:  7369472 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7366867----T:  7375107 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7377712----T:  7380317 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7377712----T:  7393407 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7396012----T:  7398617 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7396012----T:  7426735 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7429340----T:  7431945 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7429340----T:  7490176 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7492781----T:  7495386 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7492781----T:  7613870 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7616475----T:  7619080 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7616475----T:  7624715 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7627320----T:  7629925 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7627320----T:  7635560 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7638165----T:  7640770 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7638165----T:  7653860 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7656465----T:  7659070 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7656465----T:  7687188 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7689793----T:  7692398 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7689793----T:  7750629 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7753234----T:  7755839 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7753234----T:  7874323 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7876928----T:  7879533 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7876928----T:  7885168 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7887773----T:  7890378 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7887773----T:  7896013 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7898618----T:  7901223 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7898618----T:  7914313 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7916918----T:  7919523 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7916918----T:  7947641 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7950246----T:  7952851 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7950246----T:  8011082 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8013687----T:  8016292 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8013687----T:  8134776 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8137381----T:  8139986 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8137381----T:  8145621 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8148226----T:  8150831 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8148226----T:  8156466 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8159071----T:  8161676 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8159071----T:  8174766 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8177371----T:  8179976 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8177371----T:  8208094 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8210699----T:  8213304 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8210699----T:  8271535 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8274140----T:  8276745 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8274140----T:  8395229 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8397834----T:  8400439 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8397834----T:  8406074 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8408679----T:  8411284 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8408679----T:  8416919 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8419524----T:  8422129 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8419524----T:  8435219 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8437824----T:  8440429 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8437824----T:  8468547 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8471152----T:  8473757 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8471152----T:  8531988 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4691339(cycle), 3167.683350(us)
Tot_kernel_exec_time_and_fault_time: 35348039(cycle), 23867.683594(us)
Tot_memcpy_h2d_time: 4541879(cycle), 3066.765137(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 4541879(cycle), 3066.765137(us)
Tot_devicesync_time: 3398954(cycle), 2295.039795(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3398954(cycle), 2295.039795(us)
GPGPU-Sim: *** exit detected ***
