#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Oct 10 13:20:32 2018
# Process ID: 2972
# Current directory: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4576 C:\Users\SET253-17U.HCCMAIN\Desktop\vivado\d4x7SegDisplay\d4x7SegDisplay.xpr
# Log file: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/vivado.log
# Journal file: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 839.082 ; gain = 153.836
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 13:43:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 13:45:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 13:49:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 13:54:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
close_project
open_project C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d7SegDisplay/d7segDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d7segDisplay/d7segDisplay' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.180 ; gain = 208.688
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:17]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:18]
[Wed Oct 10 14:09:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "b". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:18]
[Wed Oct 10 14:09:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:16:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:19:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 14:20:55 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 10 14:23:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B16CA
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:18]
[Wed Oct 10 14:30:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:18]
[Wed Oct 10 14:36:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:37:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:37:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 14:38:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:42:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 14:43:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:44:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 14:47:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 10 14:49:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2425.977 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2425.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2517.609 ; gain = 737.590
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 14:58:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 14:58:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 15:00:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 15:01:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 15:01:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 15:12:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 15:21:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:15]
CRITICAL WARNING: [filemgmt 20-742] The top module "d4x7segDisplay" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Wed Oct 10 15:23:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Wed Oct 10 15:24:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 10 15:32:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2543.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2543.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 10 15:35:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
