\t (00:00:03) allegro 16.6-2015 S091 (v16-6-112GY) Windows 32
\t (00:00:03)     Journal start - Fri May 28 09:32:27 2021
\t (00:00:03)         Host=WENP-PC User=wenp Pid=2432 CPUs=8
\t (00:00:03) CmdLine= F:\ProfessionalSoftware\Cadence\Allegro16P6\tools\pcb\bin\allegro.exe
\t (00:00:03) 
\t (00:00:05) Starting new design...
\i (00:00:05) trapsize 837
\i (00:00:05) trapsize 817
\i (00:00:05) trapsize 840
\i (00:00:05) trapsize 850
\i (00:00:07) trapsize 839
\i (00:00:07) trapsize 1243
\i (00:00:08) generaledit 
\i (00:00:15) open 
\i (00:00:35) fillin "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\ASR6601QFN48_Moduleboard_CTM\ASR6601QFN48_Module_490M_V10\Layout\ASR6601QFN48_Module_V10_210527.brd"
\i (00:00:35) cd "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\ASR6601QFN48_Moduleboard_CTM\ASR6601QFN48_Module_490M_V10\Layout"
\t (00:00:35) Opening existing design...
\i (00:00:36) trapsize 2293
\t (00:00:36)     Journal end - Fri May 28 09:32:59 2021
