"""Allo scaling evaluation through Stage 1 and Stage 2 commercial flows."""

import os

from mflowgen.components import Graph, Node


def construct():
    graph = Graph()
    this_dir = os.path.dirname(os.path.abspath(__file__))
    asic_dir = os.path.dirname(os.path.dirname(this_dir))
    nodes_dir = os.path.join(asic_dir, "nodes")

    graph.sys_path.append(os.path.join(asic_dir, "adks"))
    graph.set_adk("freepdk-45nm")
    adk = graph.get_adk_node()

    allo_build = Node(os.path.join(nodes_dir, "allo-asic-compilation"))
    # These design-specific parameters are intentionally local to this graph.
    # Register them on the compilation node so mflowgen exports them while it
    # imports allo_design.py; Graph.update_params only updates declared keys.
    allo_build.update_params(
        {
            "allo_array_size": 8,
            "allo_reduction_size": 8,
            "allo_dtype_bits": 32,
            "allo_fifo_depth": 1,
        },
        allow_new=True,
    )
    testbench_generation = Node(
        os.path.join(nodes_dir, "allo-testbench-generation")
    )
    rtl_sim = Node(os.path.join(nodes_dir, "allo-rtl-sim"))
    ffgl_sim = Node(os.path.join(nodes_dir, "allo-ffgl-sim"))
    bagl_sim = Node(os.path.join(nodes_dir, "allo-bagl-sim"))
    power_analysis = Node(os.path.join(nodes_dir, "synopsys-pt-power"))
    macro_activity = Node(
        os.path.join(nodes_dir, "allo-macro-activity-extraction")
    )
    rtl_normalize = Node(os.path.join(nodes_dir, "sv2v-rtl-allo"))

    stage1_dir = os.path.join(nodes_dir, "allo-macro-generation")
    macro_plan = Node(os.path.join(stage1_dir, "allo-asic-macro-plan"))
    macro_synthesis = Node(
        os.path.join(stage1_dir, "commercial-batch-synthesis")
    )
    macro_pnr = Node(os.path.join(stage1_dir, "commercial-macro-pnr"))
    macro_physical_verify = Node(
        os.path.join(stage1_dir, "commercial-batch-physical-verify")
    )
    macro_signoff = Node(
        os.path.join(stage1_dir, "commercial-batch-signoff")
    )
    macro_publish = Node(
        os.path.join(stage1_dir, "commercial-macro-publish")
    )
    macro_power = Node(
        os.path.join(stage1_dir, "commercial-batch-macro-power")
    )

    stage2_dir = os.path.join(nodes_dir, "allo-full-chip")
    assembly_plan = Node(os.path.join(stage2_dir, "allo-asic-assembly-plan"))
    rtl_assembly = Node(os.path.join(stage2_dir, "allo-asic-rtl-assembly"))
    full_chip_synthesis = Node(
        os.path.join(stage2_dir, "commercial-full-chip-synthesis")
    )
    physical_intent = Node(os.path.join(stage2_dir, "allo-asic-physical-intent"))
    full_chip_pnr = Node(os.path.join(stage2_dir, "commercial-full-chip-pnr"))
    full_chip_gdsmerge = Node(
        os.path.join(stage2_dir, "commercial-full-chip-gdsmerge")
    )
    full_chip_drc = Node(os.path.join(stage2_dir, "commercial-full-chip-drc"))
    full_chip_lvs = Node(os.path.join(stage2_dir, "commercial-full-chip-lvs"))
    flow_summary = Node(os.path.join(nodes_dir, "allo-asic-flow-summary"))

    for node in [
        allo_build,
        testbench_generation,
        rtl_sim,
        ffgl_sim,
        bagl_sim,
        power_analysis,
        macro_activity,
        rtl_normalize,
        macro_plan,
        macro_synthesis,
        macro_pnr,
        macro_physical_verify,
        macro_signoff,
        macro_publish,
        macro_power,
        assembly_plan,
        rtl_assembly,
        full_chip_synthesis,
        physical_intent,
        full_chip_pnr,
        full_chip_gdsmerge,
        full_chip_drc,
        full_chip_lvs,
        flow_summary,
    ]:
        graph.add_node(node)

    # Allo/Vitis compilation and normalized RTL production.
    graph.connect_by_name(allo_build, testbench_generation)
    graph.connect_by_name(allo_build, rtl_normalize)

    # Reject protocol, buffering, and liveness failures before hardening PEs.
    graph.connect_by_name(testbench_generation, rtl_sim)
    graph.connect_by_name(rtl_normalize, rtl_sim)

    # Stage 1: select, harden, verify, characterize, and publish reusable PEs.
    graph.connect_by_name(rtl_sim, macro_plan)
    for artifact in [
        "asic-manifest-final.json",
        "asic-manifest-final.tcl",
        "build-metadata.json",
    ]:
        graph.connect(rtl_normalize.o(artifact), macro_plan.i(artifact))
    graph.connect_by_name(macro_plan, macro_synthesis)
    graph.connect_by_name(macro_synthesis, macro_pnr)
    graph.connect_by_name(macro_pnr, macro_physical_verify)
    graph.connect_by_name(macro_physical_verify, macro_signoff)
    graph.connect_by_name(macro_signoff, macro_publish)
    graph.connect_by_name(rtl_normalize, macro_publish)
    for node in [
        macro_synthesis,
        macro_pnr,
        macro_physical_verify,
        macro_signoff,
    ]:
        graph.connect_by_name(adk, node)

    # Stage 2: substitute the published macro views and implement the chip.
    graph.connect_by_name(rtl_normalize, assembly_plan)
    graph.connect_by_name(macro_publish, assembly_plan)
    graph.connect_by_name(rtl_normalize, rtl_assembly)
    graph.connect_by_name(assembly_plan, rtl_assembly)
    graph.connect_by_name(macro_publish, rtl_assembly)
    graph.connect_by_name(rtl_assembly, full_chip_synthesis)
    graph.connect_by_name(macro_publish, full_chip_synthesis)
    graph.connect_by_name(adk, full_chip_synthesis)
    graph.connect_by_name(assembly_plan, physical_intent)
    graph.connect_by_name(rtl_assembly, physical_intent)
    graph.connect_by_name(macro_publish, physical_intent)
    graph.connect_by_name(full_chip_synthesis, physical_intent)
    graph.connect_by_name(rtl_assembly, full_chip_pnr)
    graph.connect_by_name(macro_publish, full_chip_pnr)
    graph.connect_by_name(full_chip_synthesis, full_chip_pnr)
    graph.connect_by_name(physical_intent, full_chip_pnr)
    graph.connect_by_name(adk, full_chip_pnr)

    # Full-chip physical verification.
    graph.connect_by_name(full_chip_pnr, full_chip_gdsmerge)
    graph.connect_by_name(macro_publish, full_chip_gdsmerge)
    graph.connect_by_name(adk, full_chip_gdsmerge)
    graph.connect_by_name(full_chip_gdsmerge, full_chip_drc)
    graph.connect_by_name(adk, full_chip_drc)
    graph.connect_by_name(full_chip_gdsmerge, full_chip_lvs)
    graph.connect_by_name(full_chip_pnr, full_chip_lvs)
    graph.connect_by_name(macro_publish, full_chip_lvs)
    graph.connect_by_name(adk, full_chip_lvs)

    # Workload-driven full-chip gate-level validation and power analysis.
    graph.connect_by_name(testbench_generation, ffgl_sim)
    graph.connect_by_name(full_chip_synthesis, ffgl_sim)
    graph.connect_by_name(macro_publish, ffgl_sim)
    graph.connect_by_name(adk, ffgl_sim)

    graph.connect_by_name(testbench_generation, bagl_sim)
    graph.connect_by_name(rtl_assembly, bagl_sim)
    graph.connect_by_name(full_chip_pnr, bagl_sim)
    graph.connect_by_name(macro_publish, bagl_sim)
    graph.connect_by_name(adk, bagl_sim)

    graph.connect_by_name(full_chip_pnr, power_analysis)
    graph.connect_by_name(bagl_sim, power_analysis)
    graph.connect_by_name(macro_publish, power_analysis)
    graph.connect_by_name(adk, power_analysis)

    # Preserve one representative workload trace per macro class, run the
    # class-level PrimeTime jobs in parallel, then add reuse-weighted macro
    # power to the full-chip shell estimate.
    graph.connect_by_name(bagl_sim, macro_activity)
    graph.connect_by_name(assembly_plan, macro_activity)
    graph.connect_by_name(macro_publish, macro_activity)
    graph.connect_by_name(macro_activity, macro_power)
    graph.connect_by_name(macro_publish, macro_power)
    graph.connect(power_analysis.o("power.rpt"), macro_power.i("power.rpt"))
    graph.connect_by_name(adk, macro_power)

    # Terminal summary waits for both macro and full-chip results.
    graph.connect_by_name(macro_publish, flow_summary)
    for node in [
        allo_build,
        macro_synthesis,
        macro_pnr,
        macro_physical_verify,
        macro_signoff,
        full_chip_synthesis,
        full_chip_pnr,
        full_chip_gdsmerge,
        full_chip_drc,
        full_chip_lvs,
    ]:
        graph.connect_by_name(node, flow_summary)
    graph.connect_by_name(physical_intent, flow_summary)
    graph.connect(
        ffgl_sim.o("simulation-report.json"),
        flow_summary.i("ffgl-simulation-report.json"),
    )
    graph.connect(
        bagl_sim.o("simulation-report.json"),
        flow_summary.i("bagl-simulation-report.json"),
    )
    graph.connect_by_name(macro_activity, flow_summary)
    graph.connect_by_name(macro_power, flow_summary)

    graph.update_params(
        {
            "construct_path": __file__,
            "allo_design_file": os.path.join(this_dir, "allo_design.py"),
            "allo_entrypoint": "build",
            "allo_array_size": 8,
            "allo_reduction_size": 8,
            "allo_dtype_bits": 32,
            "allo_fifo_depth": 8,
            "backend": "vitis",
            "build_mode": "csyn",
            "clock_period": 10.0,
            "macro_clock_period": 8.0,
            "backend_options": "device=u280",
            "python_bin": "/home/jb2698/.conda/envs/allo/bin/python",
            "allo_setup_script": "/work/shared/common/allo/setup-llvm-main.sh",
            "top_module": "top",
            "design_name": "top",
            "report_design_name": "allo-scaling-eval_N8_K8_int32_FIF8",
            "adk": "freepdk-45nm",
            "adk_view": "view-standard",
            "min_macro_reuse": 2,
            "harden_repeated_hls_submodules": False,
            "bypass_macro_generation": True,            #### !
            "fold_fifos_into_macro": True,
            "enable_kernel_rotation": True,
            "interleave_macros": False,
            "enable_gui": False,
            "nthreads": 4,
            "local_cpus": 4,
            "postroute_max_local_cpus": 4,
            "antenna_check_policy": "report",
            "drc_check_policy": "report",
            "macro_hold_target_slack": 0.050,
            "macro_setup_target_slack": 0.050,
            "hold_target_slack": 0.150,
            "hold_optimization_target_slack": 0.050,
            "stop_after_step": "none",
            "core_density_target": 0.70,
            "highest_macro_routing_layer": 5,
            "drc_nthreads": 4,
            "lvs_nthreads": 4,
            "flatten_effort": 1,
            "macro_separation_x": 30.0,
            "macro_separation_y": 30.0,
            "kernel_separation_x": 30.0,
            "kernel_separation_y": 30.0,
            "sram_separation": 20.0,
            "google_sheets_enabled": True,
            "google_sheets_required": True,
            "google_sheets_credentials":
                "/home/jb2698/.config/gspread/service_account.json",
            "google_spreadsheet_id": "1F5ck4kwl_YjXzAMYE-LmGeHsYYSfzZKWXKVH9LVJ9zU",
            "google_worksheet_name": "Results_Landing",
            # testbench generation test
            "allo_testbench_enabled": True,
            "allo_testbench_workload_factory": "testbench_workload",
            "allo_testbench_top_function": "top",
            "testbench_name": "allo_generated_testbench",
            "dut_name": "dut",
            "sdf_corner": "typ",
            "sdf_warning_policy": "report",
            "sdf_unmatched_timingcheck_policy": "report",
            "sdf_unmatched_iopath_policy": "report",
            "sdf_uphier_interconnect_policy": "report",
            "bagl_input_delay_ns": 0.025,
            "bagl_output_delay_ns": 0.025,
            "bagl_num_reset_cycles": 8,
            "waveform": True,
            "saif_instance": "allo_generated_testbench/dut",
            "analysis_mode": "averaged",
            "zero_delay_simulation": False,
            "lib_op_condition": "undefined",
            "macro_power_max_workers": 4,
        }
    )
    return graph


if __name__ == "__main__":
    construct()
