INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/patmos/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/patmos/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_list_multiply_top -prj list_multiply.prj --initfile /home/patmos/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s list_multiply 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/list_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module list_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/list_multiply_muxbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module list_multiply_muxbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/AESL_autobram_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/list_multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_list_multiply_top
INFO: [VRFC 10-2458] undeclared symbol brama_Rst_A, assumed default net type wire [/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/list_multiply.autotb.v:145]
INFO: [VRFC 10-2458] undeclared symbol brama_Rst_B, assumed default net type wire [/home/patmos/bachelor_project_HLS/hls/misc/list_multiply/hls_list_multiply/hls_list_multiply/test/sim/verilog/list_multiply.autotb.v:152]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.list_multiply_muxbkb(ID=1,din4_W...
Compiling module xil_defaultlib.list_multiply
Compiling module xil_defaultlib.AESL_autobram_a
Compiling module xil_defaultlib.apatb_list_multiply_top
Built simulation snapshot list_multiply
