{"vcs1":{"timestamp_begin":1680124430.915921673, "rt":0.28, "ut":0.11, "st":0.06}}
{"vcselab":{"timestamp_begin":1680124431.210692506, "rt":0.27, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1680124431.498895707, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680124430.786782222}
{"VCS_COMP_START_TIME": 1680124430.786782222}
{"VCS_COMP_END_TIME": 1680124431.666614493}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 337600}}
{"stitch_vcselab": {"peak_mem": 238980}}
