strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1ffe923e10>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'slowena']"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ffe931650>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:AL" -> "23:IF"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ffe926650>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "25:IF"	[cond="['slowena']",
		label="!(slowena)",
		lineno=23];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe931250>",
		fillcolor=firebrick,
		label="24:NS
q <= q - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe931250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "24:NS"	[cond="['slowena']",
		label=slowena,
		lineno=23];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ffe937090>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ffe923d10>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "15:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe937390>",
		fillcolor=firebrick,
		label="14:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe937390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ffe923610>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe8cecd0>",
		fillcolor=firebrick,
		label="17:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe8cecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['q']",
		label="(q < 9)",
		lineno=16];
	"15:IF" -> "16:IF"	[cond="['slowena']",
		label=slowena,
		lineno=15];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"17:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe926ad0>",
		fillcolor=firebrick,
		label="26:NS
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ffe926ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:IF" -> "26:NS"	[cond="['q']",
		label="(q > 0)",
		lineno=25];
	"Leaf_22:AL"	[def_var="['q']",
		label="Leaf_22:AL"];
	"26:NS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1ffe9b5390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"Leaf_22:AL" -> "22:AL";
	"Leaf_22:AL" -> "12:AL";
	"Leaf_12:AL" -> "22:AL";
	"Leaf_12:AL" -> "12:AL";
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
