# 4-Bit-shift-register
4 Bit shift register created using Quartus prime and simulated using Modelsim.

---
RTL Viewer :-  
![image](https://github.com/daedeleus/4-Bit-shift-register/blob/main/RTL_gate_level.png)  
Testbench waveform :-  
![image](https://github.com/daedeleus/4-Bit-shift-register/blob/main/Waveform.png)  
Synthesis summary :-  
![image](https://github.com/daedeleus/4-Bit-shift-register/blob/main/Synthesis%20Summary.png)    

