// Seed: 2840476533
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri1 id_13
);
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5
);
  always id_1 <= 1'b0;
  and (id_1, id_0, id_5, id_4);
  module_0(
      id_3, id_0, id_2, id_2, id_0, id_3, id_4, id_4, id_3, id_5, id_5, id_2, id_2, id_3
  );
  supply1 id_7 = 1;
endmodule
