---
title: "IEEE 754-2019ã®minimum/maximum/minimumNumber/maximumNumberæ¼”ç®—ã‚’å®Ÿè£…ã™ã‚‹"
emoji: "ğŸ“š"
type: "tech" # tech: æŠ€è¡“è¨˜äº‹ / idea: ã‚¢ã‚¤ãƒ‡ã‚¢
topics: [ieee754, cè¨€èª]
published: true
---

æµ®å‹•å°æ•°ç‚¹æ•°ã®min/maxæ¼”ç®—ã«ã¯ã„ãã¤ã‹ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³ãŒã‚ã‚‹ã¨ã„ã†ã®ã¯ã€Œ[æµ®å‹•å°æ•°ç‚¹æ•°ã® min / max](https://qiita.com/mod_poppo/items/41a09bd40acfceec6ec8)ã€ã§è¿°ã¹ã¾ã—ãŸã€‚

ã“ã“ã§ã¯ã€IEEE 754-2019ã§è¦å®šã•ã‚ŒãŸ

* minimum/maximum: NaNã‚’ä¼æ’­ã•ã›ã‚‹
* minimumNumber/maximumNumber: NaNã‚’å…¥åŠ›ã®æ¬ è½ã¨ã—ã¦æ‰±ã†

ã‚’Cè¨€èªã§å®Ÿè£…ã—ã¦ã¿ã¾ã™ã€‚

ç´ æœ´ãª `x < y ? x : y` ã¿ãŸã„ãªã‚„ã¤ã¨æ¯”ã¹ã‚‹ã¨ã€IEEE 754-2019ã§è¦å®šã•ã‚ŒãŸã‚‚ã®ã¯ã€Œå¯æ›ã§ã‚ã‚‹ã€ã€Œçµåˆçš„ã§ã‚ã‚‹ã€ãªã©ã®è‰¯ã„æ€§è³ªã‚’æŒã¡ã¾ã™ã€‚ã“ã‚Œã‚‰ã®æ€§è³ªã¯ä¸¦åˆ—åŒ–ã§å½¹ç«‹ã¤ã‹ã‚‚ã—ã‚Œãªã„ã®ã§ã€SIMDç‰ˆã‚‚è¼‰ã›ã¦ãŠãã¾ã™ã€‚

## minimum/maximum

æœ€åˆã¯minimum/maximumæ¼”ç®—ã«ã¤ã„ã¦è¦‹ã¦ã„ãã¾ã™ã€‚ã¾ãšã€ä»•æ§˜ã‚’ç¢ºèªã—ã¾ã™ã€‚

### ä»•æ§˜

ã“ã‚Œã‚‰ã¯ã€ã‚¼ãƒ­ã®ç¬¦å·ã«ã¤ã„ã¦ã¯-0 < +0ã¨ã—ã¾ã™ã€‚å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒï¼ˆquietã¾ãŸã¯signalingï¼‰NaNã§ã‚ã‚Œã°ã€ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰quiet NaNã‚’è¿”ã—ã¾ã™ã€‚

ã¤ã¾ã‚Šã€minimumã¯ã€x < yã§ã‚ã‚Œã°xã‚’ã€y < xã§ã‚ã‚Œã°yã‚’è¿”ã—ã¾ã™ã€‚ä¸€æ–¹ãŒNaNã§ã‚ã‚Œã°ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰ä½•ã‚‰ã‹ã®quiet NaNã‚’è¿”ã—ã¾ã™ã€‚ç¬¦å·ã‚‚å«ã‚ã¦x = yã§ã‚ã‚Œã°ã€xã¾ãŸã¯yã®ã„ãšã‚Œã‹ã‚’è¿”ã—ã¾ã™ã€‚

ä¸€æ–¹ã§maximumã¯ã€x > yã§ã‚ã‚Œã°xã‚’ã€y > xã§ã‚ã‚Œã°yã‚’è¿”ã—ã¾ã™ã€‚ä¸€æ–¹ãŒNaNã§ã‚ã‚Œã°ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰ä½•ã‚‰ã‹ã®quiet NaNã‚’è¿”ã—ã¾ã™ã€‚ç¬¦å·ã‚‚å«ã‚ã¦x = yã§ã‚ã‚Œã°ã€xã¾ãŸã¯yã®ã„ãšã‚Œã‹ã‚’è¿”ã—ã¾ã™ã€‚

ã€Œx = yã§ã‚ã‚Œã°xã¾ãŸã¯yã®ã„ãšã‚Œã‹ã€ã«ã¤ã„ã¦è£œè¶³ã—ã¦ãŠãã¾ã™ã€‚æˆ‘ã€…ãŒæ™®æ®µä½¿ã† `float` å‹ã‚„ `double` å‹ã¯ã€ï¼ˆNaNã§ãªãã¦ï¼‰æ•°å€¤çš„ã«ç­‰ã—ãã€ç¬¦å·ãƒ“ãƒƒãƒˆã‚‚ç­‰ã—ã‘ã‚Œã°ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚‚ç­‰ã—ãã€ä¸¡è€…ã®åŒºåˆ¥ã¯ã¤ãã¾ã›ã‚“ã€‚ã—ã‹ã—ã€**IEEE 754ãŒå®šã‚ã¦ã„ã‚‹ä»–ã®æµ®å‹•å°æ•°ç‚¹å½¢å¼ã§ã¯ã€æ•°å€¤çš„ã«ç­‰ã—ãã€ç¬¦å·ãƒ“ãƒƒãƒˆã‚‚ç­‰ã—ã„å ´åˆã§ã‚ã£ã¦ã‚‚ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ãŒåŒã˜ã¨ã¯é™ã‚Šã¾ã›ã‚“**ã€‚å…·ä½“çš„ã«ã¯ã€åé€²å½¢å¼ã§ã¯ã‚±ãƒè¡¨ç¾ã‚’æ¡ç”¨ã—ãªã„é–¢ä¿‚ã§ã€åŒã˜æ•°å€¤ã§ã‚‚ `1.` ã¨ `1.00` ã¨ã„ã†é¢¨ã«ã€Œæœ«å°¾ã®0ã®å€‹æ•°ã€ãŒç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚ãã†ã„ã†ã‚ã‘ã§ã€IEEE 754ã§ã¯ãã†ã„ã†å ´åˆã«æ˜ç¤ºçš„ã«ã€Œã©ã¡ã‚‰ã‚’è¿”ã—ã¦ã‚‚è‰¯ã„ã€ã¨è¨±å¯ã—ã¦ã„ã¾ã™ã€‚

çµæœã®ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã®canonicalæ€§ã«ã¤ã„ã¦ã¯ã€ç‰¹ã«è¨€åŠãŒãªã„ã®ã§canonicalã§ã‚ã‚‹ã“ã¨ãŒæœŸå¾…ã•ã‚Œã¦ã„ã‚‹ã‚‚ã®ã¨æ€ã‚ã‚Œã¾ã™ãŒã€è‡ªä¿¡ã¯ã‚ã‚Šã¾ã›ã‚“ã€‚

æµ®å‹•å°æ•°ç‚¹ä¾‹å¤–ã«é–¢ã—ã¦ã¯ã€ã€Œå…¥åŠ›ã«quiet NaNãŒå«ã¾ã‚Œã¦ã„ã‚‹å ´åˆã¯ï¼ˆä»–ã®å…¥åŠ›ãŒsignaling NaNã ã£ãŸå ´åˆã‚’é™¤ã„ã¦ï¼‰ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ãªã„ã€ã¨ã„ã†ã®ãŒåŸå‰‡ãªã®ã§ã€

* å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒsignaling NaNã ã£ãŸâ†’invalid operationä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã‚‹ã€‚ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã®å‡¦ç†æ–¹æ³•ã§ã¯ãƒ•ãƒ©ã‚°ã‚’ç«‹ã¦ã¦quiet NaNã‚’è¿”ã™ã€‚
* å…¥åŠ›ã«signaling NaNãŒå«ã¾ã‚Œãšã€‚quiet NaNãŒå«ã¾ã‚ŒãŸâ†’ä¾‹å¤–ã¯ç™ºç”Ÿã•ã›ãšã€quiet NaNã‚’è¿”ã™ã€‚

ã¨è§£é‡ˆã§ããã†ã§ã™ã€‚

### Cè¨€èªã§ã®å®Ÿè£…ä¾‹

ä»¥ä¸Šã‚’è¸ã¾ãˆã‚‹ã¨ã€minimumæ¼”ç®—ã®Cè¨€èªã§ã®å®Ÿè£…ä¾‹ã¯æ¬¡ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ï¼š

```c
#include <fenv.h>
#include <math.h>

float my_fminimumf(float x, float y)
{
#pragma STDC FENV_ACCESS ON
    if (isless(x, y)) {
        return x;
    } else if (isgreater(x, y)) {
        return y;
    } else if (isunordered(x, y)) {
        // å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒNaNã ã£ãŸå ´åˆ
        return x + y;
    } else {
        // å…¥åŠ›ãŒæ•°å€¤çš„ã«ç­‰ã—ã„å ´åˆ
        return signbit(x) ? x : y;
    }
}
```

`double` ã«ã¤ã„ã¦ã‚‚åŒæ§˜ã§ã™ã€‚

C23ã§ã¯ `fminimum`/`fmaximum` ç³»ã®åå‰ã§IEEE 754-2019 minimum/maximumæ¼”ç®—ãŒä½¿ãˆã‚‹ã‚ˆã†ã«ãªã‚Šã¾ã™ãŒã€åŸ·ç­†æ™‚ç‚¹ã§ã¯å¯¾å¿œã™ã‚‹ç’°å¢ƒã¯ã¾ã å°‘ãªã„ã¨æ€ã„ã¾ã™ã€‚ãŸã ã—ã€ã“ã“ã§å®Ÿè£…ã™ã‚‹é–¢æ•°åã¯C23ã®ã‚‚ã®ã«å€£ã„ã¾ã—ãŸã€‚

å‹•ä½œã§ã™ãŒã€ã¾ãšã€ã€Œå…¥åŠ›ã«quiet NaNãŒå«ã¾ã‚Œã¦ã„ã¦ã‚‚ä¾‹å¤–ã¯ç™ºç”Ÿã•ã›ãªã„ã€ã¨ã„ã†è¦ä»¶ã‚’æº€ãŸã™ãŸã‚ã« `<` ã‚„ `>` ãªã©ã®æ¼”ç®—å­ã§ã¯ãªãã€`isless` ã¨ `isgreater` ã‚’ä½¿ã£ã¦å¤§å°ã‚’æ¯”è¼ƒã—ã¾ã™ï¼ˆã€Œ[æµ®å‹•å°æ•°ç‚¹æ•°ã®æ¯”è¼ƒã«ã¤ã„ã¦](https://qiita.com/mod_poppo/items/d30b71eb3eb957332145)ã€ã‚‚å‚ç…§ï¼‰ã€‚

å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒNaNã§ã‚ã‚‹ã“ã¨ã¯ã€`isunordered` ãƒã‚¯ãƒ­ã§åˆ¤åˆ¥ã§ãã¾ã™ã€‚ã“ã‚Œã‚‚å…¥åŠ›ãŒquiet NaNã§ã‚ã‚Œã°ä¾‹å¤–ã¯ç™ºç”Ÿã—ã¾ã›ã‚“ã€‚

å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒNaNã ã£ãŸå ´åˆã¯å‡ºåŠ›ã«ãã‚Œã‚’ä¼æ’­ã•ã›ã‚‹ãŸã‚ã«ã€ä½•ã§ã‚‚ã„ã„ã®ã§é©å½“ãªäºŒé …æ¼”ç®—ã‚’ä½¿ã„ã¾ã™ã€‚ã“ã“ã§ã¯ `+` ã¨ã—ã¾ã—ãŸã€‚å…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹ã®ã§ã€invalid operationä»¥å¤–ã®ä¾‹å¤–ã¯ç™ºç”Ÿã—ã¾ã›ã‚“ã€‚ãã—ã¦ã€invalid operationä¾‹å¤–ãŒç™ºç”Ÿã™ã‚‹ã®ã¯signaling NaNãŒå«ã¾ã‚Œã‚‹æ™‚ã«é™ã‚Šã¾ã™ã€‚

å…¥åŠ›ãŒæ•°å€¤çš„ã«ç­‰ã—ã„å ´åˆã§ã‚‚ã€ã‚¼ãƒ­ã®ç¬¦å·ã¯åŒºåˆ¥ã—ãŸã„ã§ã™ã€‚ã‚ˆã£ã¦ `signbit` ãƒã‚¯ãƒ­ã‚’ä½¿ã„ã€`x` ã®ç¬¦å·ãƒ“ãƒƒãƒˆãŒç«‹ã£ã¦ã„ãŸã‚‰ `x` ã‚’ã€ãã†ã§ãªã‘ã‚Œã° `y` ã‚’è¿”ã—ã¾ã™ã€‚ã“ã®éƒ¨åˆ†ã¯ã€ï¼ˆã‚¼ãƒ­ã®ç¬¦å·ã‚’é™¤ã„ã¦ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã¯åŒä¸€ã§ã‚ã‚‹ã¨ä»®å®šã—ã¦ï¼‰ãƒ“ãƒƒãƒˆè«–ç†å’Œã‚’ä½¿ã†ã“ã¨ã‚‚ã§ãã¾ã™ã€‚

`float` ã¯æ™®é€šã¯äºŒé€²äº¤æ›å½¢å¼ã§ã‚ã‚Šã€å…¨ã¦ã®ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ãŒcanonicalãªã®ã§ã€écanonicalãªãƒ‘ã‚¿ãƒ¼ãƒ³ã®è€ƒæ…®ã¯ä¸è¦ã§ã™ã€‚

å…¥åŠ›ã«signaling NaNãŒå«ã¾ã‚Œã‚‹å ´åˆã¯ `isless`, `isgreater`, `isunordered`, `+` ã§invalid operationä¾‹å¤–ãŒç™ºç”Ÿã—ã¾ã™ã€‚ã‚ã‚‹ã„ã¯ã€Cè¨€èªã§ã‚ã‚Œã°é–¢æ•°ã®å¼•æ•°ã‚„è¿”ã‚Šå€¤ã§ã®å—ã‘æ¸¡ã—ã§invalid operationä¾‹å¤–ãŒç™ºç”Ÿã—ã¦quiet NaNã«åŒ–ã‘ã‚‹å¯èƒ½æ€§ã‚‚ã‚ã‚Šã¾ã™ã€‚

### SIMDç‰ˆãƒ»x86 SSEã®å ´åˆ

x86ã«ã¯æœ€å°å€¤ã€æœ€å¤§å€¤ã‚’è¿”ã™ `min{s,p}{s,d}`/`max{s,p}{s,d}` å‘½ä»¤ãŒã‚ã‚Šã¾ã™ãŒã€ã“ã‚Œã‚‰ã¯Cè¨€èªã®æ¬¡ã®ã‚³ãƒ¼ãƒ‰ã¨ï¼ˆä¾‹å¤–ã«é–¢ã™ã‚‹æŒ™å‹•ã‚‚å«ã‚ã¦ï¼‰åŒä¸€ã§ã™ï¼š

```c
float minss(float x, float y) { return x < y ? x : y; }
float maxss(float x, float y) { return x > y ? x : y; }
```

ã¤ã¾ã‚Šã€

* å…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹å ´åˆã¯quiet NaNã§ã‚ã£ã¦ã‚‚ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã€`y` ã‚’è¿”ã™
* å…¥åŠ›ãŒä¸¡æ–¹0ã®å ´åˆã¯ã€ç¬¦å·ãƒ“ãƒƒãƒˆã«æ‹˜ã‚‰ãš `y` ã‚’è¿”ã™

ã¨ãªã‚Šã¾ã™ã€‚ã¨ã„ã†ã‚ã‘ã§ã€ã“ã‚Œã‚’ãã®ã¾ã¾minimumæ¼”ç®—ã®å®Ÿè£…ã«ä½¿ã†ã“ã¨ã¯ã§ãã¾ã›ã‚“ã€‚x86ã®minå‘½ä»¤ã‚’ä½¿ã†ã«ã¯ã€

* å…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹å ´åˆã¯ã€ã‚ã‚‰ã‹ã˜ã‚ç„¡å®³ãªå€¤ã«å¤‰æ›ã—ã¦ãŠã
* ã‚¼ãƒ­ã®ç¬¦å·ã‚’ã‚±ã‚¢ã™ã‚‹

ã“ã¨ãŒå¿…è¦ã§ã™ã€‚ãã“ã§ã€æ¬¡ã®ã‚ˆã†ãªã‚³ãƒ¼ãƒ‰ã‚’è€ƒãˆã¾ã™ï¼š

```c
__m128 my_fminimum_floatx4(__m128 x, __m128 y)
{
    __m128 ord = _mm_cmpord_ps(x, y); // non-signaling compare
    __m128 x_ord = _mm_and_ps(x, ord); // convert possible NaN to zero
    __m128 y_ord = _mm_and_ps(y, ord); // convert possible NaN to zero
    __m128 result_ltgt = _mm_min_ps(x_ord, y_ord); // x_ord < y_ord ? x_ord : y_ord
    __m128 eq = _mm_cmpeq_ps(x, y); // non-signaling compare
    __m128 result_eq = _mm_and_ps(eq, x);
    __m128 result_ord = _mm_or_ps(result_eq, result_ltgt); // ordered
    __m128 x_unord = _mm_andnot_ps(ord, x); // ~ord & x
    __m128 y_unord = _mm_andnot_ps(ord, y); // ~ord & y
    __m128 result_unord = _mm_add_ps(x_unord, y_unord); // propagate NaN
    return _mm_or_ps(result_ord, result_unord);
}
```

ã“ã‚Œã¯ã€Cè¨€èªã§ã„ã†ã¨ã“ã‚ã®æ¬¡ã®ã‚ˆã†ãªæ“¬ä¼¼ã‚³ãƒ¼ãƒ‰ã‚’SIMDåŒ–ã—ãŸã‚‚ã®ã§ã™ï¼š

```c
float x_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : x;
float y_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : y;
float result_ltgt = /* x86 min */ x_ord < y_ord ? x_ord : y_ord;
float eq = /* bitwise and */ x == y ? x : 0.0f;
float result_ord = bitwise_or(eq, result_ltgt);
float x_unord = /* bitwise and-not */ isunordered(x, y) ? x : 0.0f;
float y_unord = /* bitwise and-not */ isunordered(x, y) ? y : 0.0f;
float result_unord = x_unord + y_unord; // NaNã®ä¼æ’­
return bitwise_or(result_ord, result_unord);
```

maximumã®æ–¹ã¯æ¬¡ã®ã‚ˆã†ã«å®Ÿè£…ã§ãã¾ã™ï¼š

```c
__m128 my_fmaximum_floatx4(__m128 x, __m128 y)
{
    __m128 ord = _mm_cmpord_ps(x, y); // non-signaling compare
    __m128 x_ord = _mm_and_ps(x, ord); // convert possible NaN to zero
    __m128 y_ord = _mm_and_ps(y, ord); // convert possible NaN to zero
    __m128 result_ltgt = _mm_max_ps(x_ord, y_ord); // x_ord > y_ord ? x_ord : y_ord
    __m128 neq = _mm_cmpneq_ps(x, y); // non-signaling (LT || GT || UNORD)
    __m128 result_ord = _mm_and_ps(_mm_or_ps(neq, x), result_ltgt);
    __m128 x_unord = _mm_andnot_ps(ord, x); // ~ord & x
    __m128 y_unord = _mm_andnot_ps(ord, y); // ~ord & y
    __m128 result_unord = _mm_add_ps(x_unord, y_unord); // propagate NaN
    return _mm_or_ps(result_ord, result_unord);
}
```

ã“ã‚Œã¯ã€Cè¨€èªã§ã„ã†ã¨ã“ã‚ã®æ¬¡ã®ã‚ˆã†ãªæ“¬ä¼¼ã‚³ãƒ¼ãƒ‰ã‚’SIMDåŒ–ã—ãŸã‚‚ã®ã§ã™ï¼š

```c
float x_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : x;
float y_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : y;
float result_ltgt = /* x86 max */ x_ord > y_ord ? x_ord : y_ord;
float mask = /* bitwise or */ x == y ? x : bitcast(~0)
float result_ord = bitwise_and(mask, result_ltgt);
float x_unord = /* bitwise and-not */ isunordered(x, y) ? x : 0.0f;
float y_unord = /* bitwise and-not */ isunordered(x, y) ? y : 0.0f;
float result_unord = x_unord + y_unord; // NaNã®ä¼æ’­
return bitwise_or(result_ord, result_unord);
```

### SIMDç‰ˆãƒ»x86 AVXã®å ´åˆ

AVXã«ã¯ã€Œãƒã‚¹ã‚¯ã®å…¨ã¦ã®ç¬¦å·ãƒ“ãƒƒãƒˆãŒ0ã§ã‚ã‚‹ã‹ã€ã‚’ç¢ºèªã™ã‚‹å‘½ä»¤ãŒã‚ã‚Šã¾ã™ã€‚ãã‚Œã‚’ä½¿ã£ã¦ã€ã€Œå…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹ã‹ã©ã†ã‹ã€ã‚’ãƒã‚§ãƒƒã‚¯ã—ã€NaNãŒå«ã¾ã‚Œã¦ã„ãŸå ´åˆã®ã¿é¢å€’ãªå‡¦ç†ã‚’è¡Œã†ã“ã¨ã‚’è€ƒãˆã¾ã™ã€‚

```c
__m256 my_fminimum_floatx8(__m256 xx, __m256 yy)
{
    __m256 unord = _mm256_cmp_ps(xx, yy, 3); // non-signaling UNORD compare
    if (!_mm256_testz_ps(unord, unord)) {
        // Some NaN in input
        __m256 x_ord = _mm256_andnot_ps(unord, xx); // convert possible NaN to zero
        __m256 y_ord = _mm256_andnot_ps(unord, yy); // convert possible NaN to zero
        __m256 result_ltgt = _mm256_min_ps(x_ord, y_ord);
        __m256 eq = _mm256_cmp_ps(xx, yy, 0); // non-signaling EQ compare
        __m256 result_eq = _mm256_and_ps(eq, xx);
        __m256 result_ord = _mm256_or_ps(result_eq, result_ltgt); // ordered
        __m256 x_unord = _mm256_and_ps(unord, xx); // ~ord & x
        __m256 y_unord = _mm256_and_ps(unord, yy); // ~ord & y
        __m256 result_unord = _mm256_add_ps(x_unord, y_unord); // propagate NaN
        return _mm256_or_ps(result_ord, result_unord);
    } else {
        // No NaN in input
        __m256 eq = _mm256_cmp_ps(xx, yy, 0); // EQ, non-signaling
        __m256 zz_ltgt = _mm256_min_ps(xx, yy);
        __m256 zz_eq = _mm256_and_ps(eq, xx);
        return _mm256_or_ps(zz_eq, zz_ltgt);
    }
}
```

AVXã§ã§ãã‚‹æ”¹è‰¯ã¯ã“ã®ãã‚‰ã„ã§ã™ã€‚

### SIMDç‰ˆãƒ»x86 AVX-512ã®å ´åˆ

AVX-512DQã«ã¯ã€SSEä»¥æ¥ã® `min{s,p}{s,d}` ã¨ã¯åˆ¥ç³»çµ±ã®min/maxå‘½ä»¤ãŒè¿½åŠ ã•ã‚Œã¾ã™ã€‚`vrange{s,p}{s,d}` ã§ã™ã€‚ã“ã‚Œã¯0ã®ç¬¦å·ã‚’-0 < +0ã¨ã—ã¦æ‰±ã„ã€å…¥åŠ›ã®quiet NaNã‚’ã€Œå…¥åŠ›ã®æ¬ è½ã€ã¨ã—ã¦æ‰±ã„ã¾ã™ã€‚ã¤ã¾ã‚ŠIEEE 754-2008ã®minNum/maxNumæº–æ‹ ã¨ã„ã†ã“ã¨ã§ã™ã€‚ã“ã®ã‚ˆã†ã«AVX-512ã§ã¯IntelãŒIEEE 754-2008ã‚’æ„è­˜ã—ã¦ã„ã‚‹æ§˜å­ãŒè¦‹ã‚‰ã‚Œã‚‹ã®ã§ã€å€‹äººçš„ã«ã¯å«Œã„ã§ã¯ãªã„ã§ã™ã€‚

ã“ã‚Œã‚’ä½¿ã£ãŸminimumæ¼”ç®—ã®å®Ÿè£…ä¾‹ã¯æ¬¡ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ï¼š

```c
__m512 my_fminimum_floatx16(__m512 xx, __m512 yy)
{
    __m512 m = _mm512_range_ps(xx, yy, 4); // NaN is missing data
    __mmask16 unord = _mm512_cmp_ps_mask(xx, yy, 0x3); // UNORD (quiet)
    return _mm512_mask_add_ps(m, unord, xx, yy); // propagate NaN
}
```

`vrange` ç³»ã®å‘½ä»¤ã§minã‚’è¨ˆç®—ã—ã€å…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹ãƒ¬ãƒ¼ãƒ³ã ã‘ `x + y` ã§ç½®ãæ›ãˆã¦ã‚„ã‚‹æ„Ÿã˜ã§ã™ã€‚

### x86 AVX10.2ã®å ´åˆ

ã€Œ[AVX10.2ã®æ–°æ©Ÿèƒ½](new-features-of-avx10-2)ã€ã«ã‚‚æ›¸ãã¾ã—ãŸãŒã€AVX10.2ã«ã¯IEEE 754-2019ã®minimumæ¼”ç®—ã«å¯¾å¿œã™ã‚‹å‘½ä»¤ãŒè¿½åŠ ã•ã‚Œã¾ã™ã€‚è‰¯ã‹ã£ãŸã§ã™ã­ã€‚

### AArch64ã®å ´åˆ

AArch64ã«ã¯ã€IEEE 754-2019æº–æ‹ ã®minimumæ¼”ç®—ã«å¯¾å¿œã™ã‚‹å‘½ä»¤ãŒã‚ã‚Šã¾ã™ã€‚`fmin` ã§ã™ã€‚ãªã®ã§ã€GCCã®ã‚¤ãƒ³ãƒ©ã‚¤ãƒ³ã‚¢ã‚»ãƒ³ãƒ–ãƒªãƒ¼ã‚’ä½¿ã£ã¦æ¬¡ã®ã‚ˆã†ã«å®Ÿè£…ã§ãã¾ã™ï¼š

```c
float my_fminimumf(float x, float y)
{
    float result;
    asm("fmin %s0, %s1, %s2" : "=w"(result) : "w"(x), "w"(y));
    return result;
}
```

`double` ã®æ–¹ã¯ACLEã®çµ„ã¿è¾¼ã¿é–¢æ•°ãŒã‚ã‚Šã¾ã™ï¼š

```c
double my_fminimum(double x, double y)
{
    float64x1_t xx = vld1_f64(&x);
    float64x1_t yy = vld1_f64(&y);
    float64x1_t zz = vmin_f64(xx, yy);
    double result;
    vst1_f64(&result, zz);
    return result;
    /*
    double result;
    asm("fmin %d0, %d1, %d2" : "=w"(result) : "w"(x), "w"(y));
    return result;
    */
}
```

SIMDç‰ˆã‚‚ã‚‚ã¡ã‚ã‚“ã‚ã‚Šã¾ã™ã€‚

```c
float32x4_t my_fminimum_floatx4(float32x4_t x, float32x4_t y)
{
    return vminq_f32(x, y);
}
```

x86ã¨æ¯”ã¹ã‚‹ã¨ã‚ã£ã‘ãªã•ã™ãã¾ã™ã­ã€‚ã“ã‚ŒãŒå¾Œå‡ºã—ISAã®åŠ›ã§ã™ã‹ã€‚

## minimumNumber/maximumNumber

ä»Šåº¦ã¯minimumNumber/maximumNumberæ¼”ç®—ã«ã¤ã„ã¦è¦‹ã¦ã„ãã¾ã™ã€‚ã¾ãšã€ä»•æ§˜ã‚’ç¢ºèªã—ã¾ã™ã€‚

### ä»•æ§˜

ã“ã‚Œã‚‰ã‚‚ã€ã‚¼ãƒ­ã®ç¬¦å·ã«ã¤ã„ã¦ã¯-0 < +0ã¨ã—ã¾ã™ã€‚å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒï¼ˆquietã¾ãŸã¯signalingï¼‰NaNã§ã‚ã‚Œã°ã€ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰**NaNã‚’ã€Œå…¥åŠ›ã®æ¬ è½ã€ã¨ã—ã¦æ‰±ã„ã¾ã™**ã€‚ã¤ã¾ã‚Šã€ä¸¡æ–¹ã®å…¥åŠ›ãŒNaNã§ã‚ã‚Œã°quiet NaNã‚’è¿”ã—ã€ç‰‡æ–¹ã®å…¥åŠ›ã ã‘ãŒNaNã§ã‚ã‚Œã°ï¼ˆãŸã¨ãˆãã‚ŒãŒsignaling NaNã§ã‚ã£ã¦ã‚‚ï¼‰ã‚‚ã†ç‰‡æ–¹ã‚’è¿”ã—ã¾ã™ã€‚

ã¤ã¾ã‚Šã€minimumNumberã¯ã€x < yã§ã‚ã‚Œã°xã‚’ã€y < xã§ã‚ã‚Œã°yã‚’è¿”ã—ã¾ã™ã€‚ä¸€æ–¹ã ã‘ãŒNaNã§ã‚ã‚Œã°ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰ã‚‚ã†ç‰‡æ–¹ã‚’è¿”ã—ã€ä¸¡æ–¹ãŒNaNã§ã‚ã‚Œã°ä½•ã‚‰ã‹ã®quiet NaNã‚’è¿”ã—ã¾ã™ã€‚ç¬¦å·ã‚‚å«ã‚ã¦x = yã§ã‚ã‚Œã°ã€xã¾ãŸã¯yã®ã„ãšã‚Œã‹ã‚’è¿”ã—ã¾ã™ã€‚

ä¸€æ–¹ã§maximumNumberã¯ã€x > yã§ã‚ã‚Œã°xã‚’ã€y > xã§ã‚ã‚Œã°yã‚’è¿”ã—ã¾ã™ã€‚ä¸€æ–¹ã ã‘ãŒNaNã§ã‚ã‚Œã°ï¼ˆsignaling NaNã«å¯¾ã—ã¦ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã¤ã¤ï¼‰ã‚‚ã†ç‰‡æ–¹ã‚’è¿”ã—ã€ä¸¡æ–¹ãŒNaNã§ã‚ã‚Œã°ä½•ã‚‰ã‹ã®quiet NaNã‚’è¿”ã—ã¾ã™ã€‚ç¬¦å·ã‚‚å«ã‚ã¦x = yã§ã‚ã‚Œã°ã€xã¾ãŸã¯yã®ã„ãšã‚Œã‹ã‚’è¿”ã—ã¾ã™ã€‚

çµæœã®ãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã®canonicalæ€§ã«ã¤ã„ã¦ã¯ã€ç‰¹ã«è¨€åŠãŒãªã„ã®ã§canonicalã§ã‚ã‚‹ã“ã¨ãŒæœŸå¾…ã•ã‚Œã¦ã„ã‚‹ã‚‚ã®ã¨æ€ã‚ã‚Œã¾ã™ãŒã€è‡ªä¿¡ã¯ã‚ã‚Šã¾ã›ã‚“ã€‚

æµ®å‹•å°æ•°ç‚¹ä¾‹å¤–ã«é–¢ã—ã¦ã¯ã€ã€Œå…¥åŠ›ã«quiet NaNãŒå«ã¾ã‚Œã¦ã„ã‚‹å ´åˆã¯ï¼ˆä»–ã®å…¥åŠ›ãŒsignaling NaNã ã£ãŸå ´åˆã‚’é™¤ã„ã¦ï¼‰ä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ãªã„ã€ã¨ã„ã†ã®ãŒåŸå‰‡ãªã®ã§ã€

* å…¥åŠ›ã®å°‘ãªãã¨ã‚‚ä¸€æ–¹ãŒsignaling NaNã ã£ãŸâ†’invalid operationä¾‹å¤–ã‚’ç™ºç”Ÿã•ã›ã‚‹ã€‚ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã®å‡¦ç†æ–¹æ³•ã§ã¯ãƒ•ãƒ©ã‚°ã‚’ç«‹ã¦ã‚‹ãŒã€ã“ã®æ¼”ç®—ã¯NaNã§ã¯ãªã„å…¥åŠ›ãŒã‚ã‚Œã°ãã‚Œã‚’è¿”ã™ã€‚
* å…¥åŠ›ã«signaling NaNãŒå«ã¾ã‚Œãšã€quiet NaNãŒå«ã¾ã‚ŒãŸâ†’ä¾‹å¤–ã¯ç™ºç”Ÿã•ã›ãªã„ã€‚

ã¨è§£é‡ˆã§ããã†ã§ã™ã€‚

### Cè¨€èªã§ã®å®Ÿè£…ä¾‹

ä»¥ä¸Šã‚’è¸ã¾ãˆã‚‹ã¨ã€minimumNumberæ¼”ç®—ã®Cè¨€èªã§ã®å®Ÿè£…ä¾‹ã¯æ¬¡ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ï¼š

```c
#include <fenv.h>
#include <math.h>

static inline
float my_canonicalizef(float x)
{
    volatile float one = 1.0f;
    return x * one;
}

float my_fminimum_numf(float x, float y)
{
#pragma STDC FENV_ACCESS ON
    if (isless(x, y)) {
        return x;
    } else if (isgreater(x, y)) {
        return y;
    } else if (isunordered(x, y)) {
        x = my_canonicalizef(x);
        y = my_canonicalizef(y);
        return isnan(x) ? y : x; // discard NaN
    } else {
        // equal or both zero
        return signbit(x) ? x : y;
    }
}
```

`double` ã«ã¤ã„ã¦ã‚‚åŒæ§˜ã§ã™ã€‚

C23ã§ã¯ `fminimum_num`/`fmaximum_num` ç³»ã®åå‰ã§IEEE 754-2019 minimumNumber/maximumNumberæ¼”ç®—ãŒä½¿ãˆã‚‹ã‚ˆã†ã«ãªã‚Šã¾ã™ãŒã€åŸ·ç­†æ™‚ç‚¹ã§ã¯å¯¾å¿œã™ã‚‹ç’°å¢ƒã¯ã¾ã å°‘ãªã„ã¨æ€ã„ã¾ã™ã€‚ãŸã ã—ã€ã“ã“ã§å®Ÿè£…ã™ã‚‹é–¢æ•°åã¯C23ã®ã‚‚ã®ã«å€£ã„ã¾ã—ãŸã€‚

å…¥åŠ›ã®NaNã¯ã€Œå…¥åŠ›ã®æ¬ è½ã€ã¨ã—ã¦æ‰±ã„ã¾ã™ã€‚quiet NaNã ã‘ã‚’è€ƒãˆã‚‹ã®ã§ã‚ã‚Œã°ã€ã“ã®æŒ™å‹•ã¯

```c
return isnan(x) ? y : x;
```

ã§å®Ÿè£…ã§ããã†ã§ã™ã€‚ã—ã‹ã—ã€signaling NaNã‚’è€ƒãˆã‚‹ã¨ã“ã‚Œã§ã¯ä¸ååˆ†ã§ã™ã€‚å…¥åŠ›ã®ä¸¡æ–¹ãŒsignaling NaNã ã£ãŸå ´åˆã«signaling NaNã‚’è¿”ã™ã‚ã‘ã«ã¯ã„ãã¾ã›ã‚“ã€‚

ã“ã“ã§ã¯ã€æ•°å­¦çš„ã«ã¯æ’ç­‰å†™åƒã¨ãªã‚‹ã‚ˆã†ãªä½•ã‚‰ã‹ã®æµ®å‹•å°æ•°ç‚¹æ¼”ç®—ã‚’é©ç”¨ã—ã¦ã€signaling NaNã‚’quiet NaNã«å¤‰æ›ã—ã¦ãŠãã¾ã™ã€‚`x * 1.0f` ãŒé©ã—ã¦ã„ã¾ã™ãŒã€ã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ãƒ¼ã®æœ€é©åŒ–ã«ã‚ˆã£ã¦æ¶ˆã•ã‚Œã¦ã—ã¾ã‚ãªã„ã‚ˆã†ã« `volatile` ã‚’ä½¿ã£ã¦ã¿ã¾ã—ãŸã€‚

ã€Œå…¥åŠ›ã‚’æ•°å€¤çš„ã«ã¯å¤‰ãˆãªã„ãŒã€écanonicalãªãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’canonicalãªãƒ“ãƒƒãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã«å¤‰æ›ã—ã€signaling NaNã‚’quiet NaNã«å¤‰ãˆã‚‹ã€é–¢æ•°ã¯C23ã§ã¯ `canonicalize` ã¨å‘¼ã°ã‚Œã¾ã™ã€‚ã“ã“ã§ã®é–¢æ•°åã¯ãã‚Œã‚’çœŸä¼¼ã¦ã¿ã¾ã—ãŸã€‚

`my_canonicalizef` ã¯æ¬¡ã®ã‚ˆã†ã«å®Ÿè£…ã™ã‚‹ã“ã¨ã‚‚ã§ãã¾ã™ï¼š

```c
#if defined(__SSE2__)
__attribute__((always_inline)) static inline
float my_canonicalizef(float x)
{
    asm volatile("mulss %1, %0" : "+x"(x) : "x"(1.0f));
    return x;
}
#elif defined(__aarch64__)
__attribute__((always_inline)) static inline
float my_canonicalizef(float x)
{
    float result;
    asm volatile("fmul %s0, %s1, %s2" : "=w"(result) : "w"(x), "w"(1.0f));
    return result;
}
#else
__attribute__((always_inline)) static inline
float my_canonicalizef(float x)
{
    volatile float one = 1.0f;
    return x * one;
}
#endif
```

### SIMDç‰ˆãƒ»x86 SSEã®å ´åˆ

æ¬¡ã®ã‚ˆã†ãªã‚³ãƒ¼ãƒ‰ã‚’è€ƒãˆã¾ã™ï¼š

```c
__m128 my_fminimum_num_floatx4(__m128 x, __m128 y)
{
    // Convert (possible) signaling NaN to quiet one
    __m128 one = _mm_set1_ps(1.0f);
    asm volatile("mulps %x1, %x0" : "+x"(x) : "x"(one));
    asm volatile("mulps %x1, %x0" : "+x"(y) : "x"(one));
    __m128 ord = _mm_cmpord_ps(x, y); // non-signaling compare
    __m128 x_ord = _mm_and_ps(x, ord); // convert possible NaN to zero (avoid undue INVALID)
    __m128 y_ord = _mm_and_ps(y, ord); // convert possible NaN to zero (avoid undue INVALID)
    __m128 result_ltgt = _mm_min_ps(x_ord, y_ord); // x_ord < y_ord ? x_ord : y_ord
    __m128 eq = _mm_cmpeq_ps(x, y); // non-signaling compare
    __m128 result_eq = _mm_and_ps(eq, x);
    __m128 result_ord = _mm_or_ps(result_eq, result_ltgt); // ordered
    __m128 x_nan_mask = _mm_cmpunord_ps(x, x);
    __m128 result_unord = _mm_or_ps(_mm_and_ps(x_nan_mask, y), _mm_andnot_ps(x_nan_mask, x)); // isnan(x) ? y : x
    return _mm_or_ps(result_ord, _mm_andnot_ps(ord, result_unord));
}
```

ã“ã‚Œã¯ã€Cè¨€èªã§ã„ã†ã¨ã“ã‚ã®æ¬¡ã®ã‚ˆã†ãªæ“¬ä¼¼ã‚³ãƒ¼ãƒ‰ã‚’SIMDåŒ–ã—ãŸã‚‚ã®ã§ã™ï¼š

```c
x = x * 1.0f; // signaling NaNã‚’quiet NaNã«å¤‰æ›ã™ã‚‹
y = y * 1.0f; // signaling NaNã‚’quiet NaNã«å¤‰æ›ã™ã‚‹
float x_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : x;
float y_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : y;
float result_ltgt = /* x86 min */ x_ord < y_ord ? x_ord : y_ord;
float eq = /* bitwise and */ x == y ? x : 0.0f;
float result_ord = bitwise_or(eq, result_ltgt);
float result_unord = isunordered(x, x) ? y : x;
return bitwise_or(result_or, isunordered(x, y) ? result_unord : 0.0f);
```

maximumNumberã¯æ¬¡ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ï¼š

```c
__m128 my_fmaximum_num_floatx4(__m128 x, __m128 y)
{
    // Convert (possible) signaling NaN to quiet one
    __m128 one = _mm_set1_ps(1.0f);
    asm volatile("mulps %x1, %x0" : "+x"(x) : "x"(one));
    asm volatile("mulps %x1, %x0" : "+x"(y) : "x"(one));
    __m128 ord = _mm_cmpord_ps(x, y); // non-signaling compare
    __m128 x_ord = _mm_and_ps(x, ord); // convert possible NaN to zero
    __m128 y_ord = _mm_and_ps(y, ord); // convert possible NaN to zero
    __m128 result_ltgt = _mm_max_ps(x_ord, y_ord); // x_ord > y_ord ? x_ord : y_ord
    __m128 neq = _mm_cmpneq_ps(x, y); // non-signaling (LT || GT || UNORD)
    __m128 result_ord = _mm_and_ps(_mm_or_ps(neq, x), result_ltgt);
    __m128 x_nan_mask = _mm_cmpunord_ps(x, x);
    __m128 result_unord = _mm_or_ps(_mm_and_ps(x_nan_mask, y), _mm_andnot_ps(x_nan_mask, x)); // isnan(x) ? y : x
    return _mm_or_ps(result_ord, _mm_andnot_ps(ord, result_unord));
}
```

ã“ã‚Œã¯ã€Cè¨€èªã§ã„ã†ã¨ã“ã‚ã®æ¬¡ã®ã‚ˆã†ãªæ“¬ä¼¼ã‚³ãƒ¼ãƒ‰ã‚’SIMDåŒ–ã—ãŸã‚‚ã®ã§ã™ï¼š

```c
x = x * 1.0f; // signaling NaNã‚’quiet NaNã«å¤‰æ›ã™ã‚‹
y = y * 1.0f; // signaling NaNã‚’quiet NaNã«å¤‰æ›ã™ã‚‹
float x_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : x;
float y_ord = /* bitwise and */ isunordered(x, y) ? 0.0f : y;
float result_ltgt = /* x86 min */ x_ord < y_ord ? x_ord : y_ord;
float mask = /* bitwise or */ x == y ? x : bitcast(~0)
float result_ord = bitwise_and(mask, result_ltgt);
float result_unord = isunordered(x, x) ? y : x;
return bitwise_or(result_or, isunordered(x, y) ? result_unord : 0.0f);
```

### SIMDç‰ˆãƒ»x86 AVXã®å ´åˆ

ã“ã‚Œã‚‚ã€Œå…¥åŠ›ã«NaNãŒå«ã¾ã‚Œã‚‹ã‹ã©ã†ã‹ã€ã§åˆ†å²ã™ã‚‹ã“ã¨ãŒã§ãã¾ã™ã€‚

```c
__m256 my_fminimum_num_floatx8(__m256 xx, __m256 yy)
{
    __m256 unord = _mm256_cmp_ps(xx, yy, 3); // non-signaling UNORD compare
    if (!_mm256_testz_ps(unord, unord)) {
        // Convert (possible) signaling NaN to quiet one
        __m256 one = _mm256_set1_ps(1.0f);
        asm volatile("vmulps %t1, %t0, %t0" : "+x"(xx) : "x"(one));
        asm volatile("vmulps %t1, %t0, %t0" : "+x"(yy) : "x"(one));
        __m256 x_ord = _mm256_andnot_ps(unord, xx); // convert possible NaN to zero (avoid undue INVALID)
        __m256 y_ord = _mm256_andnot_ps(unord, yy); // convert possible NaN to zero (avoid undue INVALID)
        __m256 result_ltgt = _mm256_min_ps(x_ord, y_ord); // x_ord < y_ord ? x_ord : y_ord
        __m256 eq = _mm256_cmp_ps(xx, yy, 0); // non-signaling EQ compare
        __m256 result_eq = _mm256_and_ps(eq, xx);
        __m256 result_ord = _mm256_or_ps(result_eq, result_ltgt); // ordered
        __m256 x_nan_mask = _mm256_cmp_ps(xx, xx, 3); // non-signaling UNORD
        __m256 result_unord = _mm256_blendv_ps(xx, yy, x_nan_mask); // isnan(x) ? y : x
        return _mm256_blendv_ps(result_ord, result_unord, unord);
    } else {
        // No NaN in input
        __m256 eq = _mm256_cmp_ps(xx, yy, 0); // EQ, non-signaling
        __m256 zz_ltgt = _mm256_min_ps(xx, yy);
        __m256 zz_eq = _mm256_and_ps(eq, xx);
        return _mm256_or_ps(zz_eq, zz_ltgt);
    }
}
```

AVXã§ã§ãã‚‹æ”¹è‰¯ã¯ã“ã®ãã‚‰ã„ã§ã™ã€‚

### SIMDç‰ˆãƒ»x86 AVX-512ã®å ´åˆ

`vrange{s,p}{s,d}` ã¯å…¥åŠ›ã®signaling NaNã®æ‰±ã„ã‚’é™¤ã‘ã°ã€IEEE 754-2019ã®minimumNumberã¨åŒã˜æŒ™å‹•ã‚’ã—ã¾ã™ã€‚ãªã®ã§ã€å…¥åŠ›ã®signaling NaNã‚’ã‚ã‚‰ã‹ã˜ã‚quiet NaNã«å¤‰æ›ã—ã¦ãŠã‘ã° `vrange{s,p}{s,d}` ã‚’ä½¿ãˆã¾ã™ã€‚

```c
__m512 my_fminimum_num_floatx16(__m512 xx, __m512 yy)
{
    // Convert (possible) signaling NaN to quiet one
    __m512 one = _mm512_set1_ps(1.0f);
    asm volatile("vmulps %g1, %g0, %g0" : "+v"(xx) : "v"(one));
    asm volatile("vmulps %g1, %g0, %g0" : "+v"(yy) : "v"(one));
    return _mm512_range_ps(xx, yy, 4); // NaN is missing data
}
```

### x86 AVX10.2ã®å ´åˆ

ã€Œ[AVX10.2ã®æ–°æ©Ÿèƒ½](new-features-of-avx10-2)ã€ã«ã‚‚æ›¸ãã¾ã—ãŸãŒã€AVX10.2ã«ã¯IEEE 754-2019ã®minimumNumberæ¼”ç®—ã«å¯¾å¿œã™ã‚‹å‘½ä»¤ãŒè¿½åŠ ã•ã‚Œã¾ã™ã€‚è‰¯ã‹ã£ãŸã§ã™ã­ã€‚

### AArch64ã®å ´åˆ

AArch64ã«ã¯ã€IEEE 754-2008ã®minNumæº–æ‹ ã§ã€-0 < +0ã¨ã—ã¦æ‰±ã† `fminnm` å‘½ä»¤ãŒã‚ã‚Šã¾ã™ã€‚ã“ã‚Œã®å…¥åŠ›ã«å«ã¾ã‚Œã‚‹signaling NaNã‚’ã‚ã‚‰ã‹ã˜ã‚quiet NaNã«å¤‰æ›ã—ã¦ãŠã‘ã°ç›®çš„ãŒæœãŸã›ã¾ã™ã€‚

```c
float my_fminimum_numf(float x, float y)
{
    float result;
    x = canonicalize_float(x);
    y = canonicalize_float(y);
    asm("fminnm %s0, %s1, %s2" : "=w"(result) : "w"(x), "w"(y));
    return result;
}
```

SIMDç‰ˆã¯æ¬¡ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ï¼š

```c
float32x4_t my_fminimum_num_floatx4(float32x4_t x, float32x4_t y)
{
    // Convert (possible) signaling NaN to quiet one
    float32x4_t one = vdupq_n_f32(1.0f);
    asm volatile("fmul.4s %0, %0, %1" : "+w"(x) : "w"(one));
    asm volatile("fmul.4s %0, %0, %1" : "+w"(y) : "w"(one));
    // x = vmulq_f32(x, one);
    // y = vmulq_f32(y, one);
    return vminnmq_f32(x, y);
}
```

## ãŠã—ã¾ã„

IEEE 754-2019ã®minimum/maximum/minimumNumber/maximumNumberã‚’å®Ÿè£…ã—ã¦ã¿ã¾ã—ãŸã€‚C23æº–æ‹ ã®libcã‚’å®Ÿè£…ã—ãŸã‹ã£ãŸã‚Šã€SIMDã‚’ä½¿ã†ã‚³ãƒ¼ãƒ‰ã§æ€§è³ªã®è‰¯ã„min/maxãŒæ¬²ã—ããªã£ãŸå ´åˆã¯å‚è€ƒã«ã—ã¦ãã ã•ã„ã€‚
