--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.009ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (SLICE_X15Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (1.648 - 1.811)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X15Y46.SR      net (fanout=131)      3.817   reset_Homade
    SLICE_X15Y46.CLK     Trck                  0.313   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (0.704ns logic, 3.817ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (SLICE_X15Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (1.648 - 1.811)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X15Y46.SR      net (fanout=131)      3.817   reset_Homade
    SLICE_X15Y46.CLK     Trck                  0.289   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (0.680ns logic, 3.817ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_1 (SLICE_X15Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (1.648 - 1.811)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X15Y46.SR      net (fanout=131)      3.817   reset_Homade
    SLICE_X15Y46.CLK     Trck                  0.269   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (0.660ns logic, 3.817ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay2_2 (SLICE_X15Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay1_2 (FF)
  Destination:          Inst_debounce4/delay2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay1_2 to Inst_debounce4/delay2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.198   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    SLICE_X15Y46.C5      net (fanout=2)        0.061   Inst_debounce4/delay1<2>
    SLICE_X15Y46.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1<2>_rt
                                                       Inst_debounce4/delay2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.353ns logic, 0.061ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X23Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X23Y32.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X23Y32.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay2_1 (SLICE_X15Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay1_1 (FF)
  Destination:          Inst_debounce4/delay2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay1_1 to Inst_debounce4/delay2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.BQ      Tcko                  0.198   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_1
    SLICE_X15Y46.B5      net (fanout=2)        0.075   Inst_debounce4/delay1<1>
    SLICE_X15Y46.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1<1>_rt
                                                       Inst_debounce4/delay2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.353ns logic, 0.075ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0/CK
  Location pin: SLICE_X28Y23.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1/CK
  Location pin: SLICE_X28Y23.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758317477 paths analyzed, 5714 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.238ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram3/Mram_ram14 (SLICE_X18Y44.BX), 483810 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.909ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.242 - 0.267)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13 to my_Master/Stack_Master/ram3/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13
    SLICE_X21Y34.C2      net (fanout=1)        0.613   my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X0Y42.D4       net (fanout=7)        2.284   my_Master/Tbusst<13>
    SLICE_X0Y42.D        Tilo                  0.205   my_Master/Stack_Master/XLXN_53<13>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y51
    SLICE_X18Y44.BX      net (fanout=1)        1.641   my_Master/Stack_Master/XLXN_53<13>
    SLICE_X18Y44.CLK     Tds                  -0.093   my_Master/Stack_Master/XLXN_48<16>
                                                       my_Master/Stack_Master/ram3/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (1.559ns logic, 6.350ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.242 - 0.278)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13 to my_Master/Stack_Master/ram3/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y33.BQ      Tcko                  0.391   my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13
    SLICE_X21Y34.C5      net (fanout=1)        0.632   my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X0Y42.D4       net (fanout=7)        2.284   my_Master/Tbusst<13>
    SLICE_X0Y42.D        Tilo                  0.205   my_Master/Stack_Master/XLXN_53<13>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y51
    SLICE_X18Y44.BX      net (fanout=1)        1.641   my_Master/Stack_Master/XLXN_53<13>
    SLICE_X18Y44.CLK     Tds                  -0.093   my_Master/Stack_Master/XLXN_48<16>
                                                       my_Master/Stack_Master/ram3/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.503ns logic, 6.369ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.242 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13 to my_Master/Stack_Master/ram3/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.391   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13
    SLICE_X21Y34.C1      net (fanout=1)        0.587   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X0Y42.D4       net (fanout=7)        2.284   my_Master/Tbusst<13>
    SLICE_X0Y42.D        Tilo                  0.205   my_Master/Stack_Master/XLXN_53<13>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y51
    SLICE_X18Y44.BX      net (fanout=1)        1.641   my_Master/Stack_Master/XLXN_53<13>
    SLICE_X18Y44.CLK     Tds                  -0.093   my_Master/Stack_Master/XLXN_48<16>
                                                       my_Master/Stack_Master/ram3/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (1.503ns logic, 6.324ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram2/Mram_ram14 (SLICE_X2Y47.CX), 483820 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.384 - 0.362)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13 to my_Master/Stack_Master/ram2/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q_13
    SLICE_X21Y34.C2      net (fanout=1)        0.613   my_Master/Mregister.Inst_IP_regfile/my_registers/R1/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X5Y40.C5       net (fanout=7)        2.649   my_Master/Tbusst<13>
    SLICE_X5Y40.C        Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q<19>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y51
    SLICE_X2Y47.CX       net (fanout=1)        0.947   my_Master/Stack_Master/XLXN_46<13>
    SLICE_X2Y47.CLK      Tds                  -0.066   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (1.640ns logic, 6.021ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.384 - 0.373)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13 to my_Master/Stack_Master/ram2/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y33.BQ      Tcko                  0.391   my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q_13
    SLICE_X21Y34.C5      net (fanout=1)        0.632   my_Master/Mregister.Inst_IP_regfile/my_registers/R3/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X5Y40.C5       net (fanout=7)        2.649   my_Master/Tbusst<13>
    SLICE_X5Y40.C        Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q<19>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y51
    SLICE_X2Y47.CX       net (fanout=1)        0.947   my_Master/Stack_Master/XLXN_46<13>
    SLICE_X2Y47.CLK      Tds                  -0.066   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (1.584ns logic, 6.040ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram14 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.384 - 0.357)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13 to my_Master/Stack_Master/ram2/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.391   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_13
    SLICE_X21Y34.C1      net (fanout=1)        0.587   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<13>
    SLICE_X21Y34.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.A4      net (fanout=1)        1.724   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_34
    SLICE_X12Y21.COUT    Topcya                0.395   my_Master/Tbusst<13>4
                                                       my_Master/Tbusst<13>25
                                                       my_Master/Tbusst<13>_MUXCY_3
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>4
    SLICE_X12Y22.COUT    Tbyp                  0.076   my_Master/Tbusst<13>8
                                                       my_Master/Tbusst<13>_MUXCY_7
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   my_Master/Tbusst<13>8
    SLICE_X12Y23.COUT    Tbyp                  0.076   my_Master/Tbusst<13>12
                                                       my_Master/Tbusst<13>_MUXCY_11
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   my_Master/Tbusst<13>12
    SLICE_X12Y24.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<13>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y51_cy1
    SLICE_X5Y40.C5       net (fanout=7)        2.649   my_Master/Tbusst<13>
    SLICE_X5Y40.C        Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q<19>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y51
    SLICE_X2Y47.CX       net (fanout=1)        0.947   my_Master/Stack_Master/XLXN_46<13>
    SLICE_X2Y47.CLK      Tds                  -0.066   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (1.584ns logic, 5.995ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram2/Mram_ram16 (SLICE_X2Y47.DI), 949968 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_15 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram16 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.471 - 0.485)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_15 to my_Master/Stack_Master/ram2/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.DQ       Tcko                  0.391   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<15>
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_15
    SLICE_X28Y32.C2      net (fanout=1)        2.595   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<15>
    SLICE_X28Y32.COUT    Topcyc                0.295   my_Master/Tbusst<15>4
                                                       my_Master/Tbusst<15>252
                                                       my_Master/Tbusst<15>_MUXCY_3
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>4
    SLICE_X28Y33.COUT    Tbyp                  0.076   my_Master/Tbusst<15>8
                                                       my_Master/Tbusst<15>_MUXCY_7
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>8
    SLICE_X28Y34.COUT    Tbyp                  0.076   my_Master/Tbusst<15>12
                                                       my_Master/Tbusst<15>_MUXCY_11
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>12
    SLICE_X28Y35.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<15>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y71_cy1
    SLICE_X19Y35.B1      net (fanout=7)        1.181   my_Master/Tbusst<15>
    SLICE_X19Y35.B       Tilo                  0.259   Inst_debounce4/delay2<4>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y71
    SLICE_X2Y47.DI       net (fanout=1)        1.938   my_Master/Stack_Master/XLXN_46<15>
    SLICE_X2Y47.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (1.311ns logic, 5.723ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R7/q_15 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram16 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.471 - 0.482)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R7/q_15 to my_Master/Stack_Master/ram2/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.DQ       Tcko                  0.391   my_Master/Mregister.Inst_IP_regfile/my_registers/R7/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R7/q_15
    SLICE_X13Y28.C5      net (fanout=1)        0.635   my_Master/Mregister.Inst_IP_regfile/my_registers/R7/q<15>
    SLICE_X13Y28.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R6/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_46
    SLICE_X28Y32.A4      net (fanout=1)        1.306   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_46
    SLICE_X28Y32.COUT    Topcya                0.395   my_Master/Tbusst<15>4
                                                       my_Master/Tbusst<15>25
                                                       my_Master/Tbusst<15>_MUXCY_3
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>4
    SLICE_X28Y33.COUT    Tbyp                  0.076   my_Master/Tbusst<15>8
                                                       my_Master/Tbusst<15>_MUXCY_7
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>8
    SLICE_X28Y34.COUT    Tbyp                  0.076   my_Master/Tbusst<15>12
                                                       my_Master/Tbusst<15>_MUXCY_11
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>12
    SLICE_X28Y35.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<15>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y71_cy1
    SLICE_X19Y35.B1      net (fanout=7)        1.181   my_Master/Tbusst<15>
    SLICE_X19Y35.B       Tilo                  0.259   Inst_debounce4/delay2<4>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y71
    SLICE_X2Y47.DI       net (fanout=1)        1.938   my_Master/Stack_Master/XLXN_46<15>
    SLICE_X2Y47.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.670ns logic, 5.069ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q_15 (FF)
  Destination:          my_Master/Stack_Master/ram2/Mram_ram16 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.471 - 0.445)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q_15 to my_Master/Stack_Master/ram2/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.408   my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q<12>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q_15
    SLICE_X13Y28.C2      net (fanout=1)        0.654   my_Master/Mregister.Inst_IP_regfile/my_registers/R4/q<15>
    SLICE_X13Y28.C       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/R6/q<15>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_46
    SLICE_X28Y32.A4      net (fanout=1)        1.306   my_Master/Mregister.Inst_IP_regfile/my_registers/mux2/Mmux_Y_46
    SLICE_X28Y32.COUT    Topcya                0.395   my_Master/Tbusst<15>4
                                                       my_Master/Tbusst<15>25
                                                       my_Master/Tbusst<15>_MUXCY_3
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>4
    SLICE_X28Y33.COUT    Tbyp                  0.076   my_Master/Tbusst<15>8
                                                       my_Master/Tbusst<15>_MUXCY_7
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>8
    SLICE_X28Y34.COUT    Tbyp                  0.076   my_Master/Tbusst<15>12
                                                       my_Master/Tbusst<15>_MUXCY_11
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   my_Master/Tbusst<15>12
    SLICE_X28Y35.AMUX    Tcina                 0.194   my_Master/Stack_Master/XLXN_39<15>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y71_cy1
    SLICE_X19Y35.B1      net (fanout=7)        1.181   my_Master/Tbusst<15>
    SLICE_X19Y35.B       Tilo                  0.259   Inst_debounce4/delay2<4>
                                                       my_Master/Stack_Master/muxi2/Mmux_Y71
    SLICE_X2Y47.DI       net (fanout=1)        1.938   my_Master/Stack_Master/XLXN_46<15>
    SLICE_X2Y47.CLK      Tds                   0.020   my_Master/Stack_Master/XLXN_41<15>
                                                       my_Master/Stack_Master/ram2/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.687ns logic, 5.088ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X20Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.952 - 0.728)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.198   Inst_debounce4/delay3<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X20Y42.A6      net (fanout=1)        0.269   Inst_debounce4/delay3<0>
    SLICE_X20Y42.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.388ns logic, 0.269ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X21Y42.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.952 - 0.728)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.BQ      Tcko                  0.198   Inst_debounce4/delay3<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X21Y42.A5      net (fanout=1)        0.324   Inst_debounce4/delay3<1>
    SLICE_X21Y42.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.413ns logic, 0.324ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (SLICE_X6Y23.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk50 falling at 30.000ns
  Destination Clock:    clk50 falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.198   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr<2>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_0
    SLICE_X6Y23.D3       net (fanout=14)       0.187   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr<0>
    SLICE_X6Y23.CLK      Tah         (-Th)     0.172   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.026ns logic, 0.187ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<17>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM3_RAMA/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<17>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM3_RAMA_D1/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.119ns|            0|            0|            0|    758317952|
| TS_clk_gen_clk0               |     10.000ns|      5.009ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.238ns|          N/A|            0|            0|    758317477|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.149|    8.119|    7.165|    6.214|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758317952 paths, 0 nets, and 14710 connections

Design statistics:
   Minimum period:  16.238ns{1}   (Maximum frequency:  61.584MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 14 15:19:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 338 MB



