

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:35:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524298|   524298|  1.746 ms|  1.746 ms|  524298|  524298|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop20_loop21_loop22  |   524296|   524296|        13|          4|          1|  131072|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      336|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        0|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      216|    -|
|Register             |        -|     -|      550|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      936|     1096|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  386|  416|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v105_U  |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                          |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln255_1_fu_202_p2              |         +|   0|  0|  25|          18|           1|
    |add_ln255_fu_217_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln256_1_fu_293_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln256_fu_273_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln257_fu_414_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln260_fu_372_p2                |         +|   0|  0|  18|          11|          11|
    |add_ln261_fu_391_p2                |         +|   0|  0|  18|          11|          11|
    |empty_7_fu_357_p2                  |         +|   0|  0|  19|          12|          12|
    |and_ln255_fu_255_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_234                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_515                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_524                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_528                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln255_fu_196_p2               |      icmp|   0|  0|  26|          18|          19|
    |icmp_ln256_fu_223_p2               |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln257_1_fu_420_p2             |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln257_fu_249_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln262_fu_402_p2               |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln269_fu_408_p2               |      icmp|   0|  0|  12|           5|           2|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln255_fu_237_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln256_1_fu_322_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln256_fu_279_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_157_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln255_1_fu_261_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln255_fu_229_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln256_1_fu_285_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln256_2_fu_299_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln256_fu_326_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln255_fu_243_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 336|         157|         119|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v106_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v107_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v108_load              |   9|          2|    6|         12|
    |empty_fu_94                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_90                  |   9|          2|   18|         36|
    |indvar_flatten_fu_82                    |   9|          2|   13|         26|
    |v105_address0                           |  14|          3|   12|         36|
    |v106_fu_86                              |   9|          2|    7|         14|
    |v107_fu_78                              |   9|          2|    7|         14|
    |v108_fu_74                              |   9|          2|    6|         12|
    |v130_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 216|         47|  186|        419|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln255_reg_523                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_94                       |  32|   0|   32|          0|
    |icmp_ln255_reg_509                |   1|   0|    1|          0|
    |icmp_ln256_reg_518                |   1|   0|    1|          0|
    |icmp_ln257_1_reg_569              |   1|   0|    1|          0|
    |icmp_ln262_reg_560                |   1|   0|    1|          0|
    |icmp_ln262_reg_560_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln269_reg_565                |   1|   0|    1|          0|
    |indvar_flatten14_fu_90            |  18|   0|   18|          0|
    |indvar_flatten_fu_82              |  13|   0|   13|          0|
    |or_ln256_reg_534                  |   1|   0|    1|          0|
    |or_ln256_reg_534_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln256_1_reg_538            |   7|   0|    7|          0|
    |trunc_ln256_reg_528               |   6|   0|    6|          0|
    |v105_addr_reg_545                 |  12|   0|   12|          0|
    |v105_load_reg_573                 |  32|   0|   32|          0|
    |v106_fu_86                        |   7|   0|    7|          0|
    |v107_fu_78                        |   7|   0|    7|          0|
    |v108_fu_74                        |   6|   0|    6|          0|
    |v108_load_reg_513                 |   6|   0|    6|          0|
    |v112_reg_578                      |  32|   0|   32|          0|
    |v113_reg_608                      |  32|   0|   32|          0|
    |v115_load_reg_588                 |  32|   0|   32|          0|
    |v116_load_reg_593                 |  32|   0|   32|          0|
    |icmp_ln255_reg_509                |  64|  32|    1|          0|
    |icmp_ln257_1_reg_569              |  64|  32|    1|          0|
    |icmp_ln269_reg_565                |  64|  32|    1|          0|
    |v105_addr_reg_545                 |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 550| 128|  309|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v115_address0        |  out|   11|   ap_memory|          v115|         array|
|v115_ce0             |  out|    1|   ap_memory|          v115|         array|
|v115_q0              |   in|   32|   ap_memory|          v115|         array|
|v116_address0        |  out|   11|   ap_memory|          v116|         array|
|v116_ce0             |  out|    1|   ap_memory|          v116|         array|
|v116_q0              |   in|   32|   ap_memory|          v116|         array|
|v130_din             |  out|   32|     ap_fifo|          v130|       pointer|
|v130_num_data_valid  |   in|   13|     ap_fifo|          v130|       pointer|
|v130_fifo_cap        |   in|   13|     ap_fifo|          v130|       pointer|
|v130_full_n          |   in|    1|     ap_fifo|          v130|       pointer|
|v130_write           |  out|    1|     ap_fifo|          v130|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

