$date
	Mon Nov  1 13:39:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_parallel_to_serial_register $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 1 " direction $end
$var wire 8 # i_data [7:0] $end
$var wire 1 $ i_valid $end
$var wire 1 % rst $end
$var reg 1 & out $end
$var reg 8 ' q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
x&
1%
0$
b0 #
0"
0!
$end
#5000
0&
b0 '
1!
#10000
0!
#15000
0%
1!
#20000
1$
b10101010 #
0!
#25000
1&
b10101010 '
1!
#30000
0$
0!
#35000
0&
b1010100 '
1!
#40000
0!
#45000
1&
b10101000 '
1!
#50000
0!
#55000
0&
b1010000 '
1!
#60000
0!
#65000
1&
b10100000 '
1!
#70000
0!
#75000
0&
b1000000 '
1!
#80000
0!
#85000
1&
b10000000 '
1!
#90000
0!
#95000
0&
b0 '
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1"
1!
#120000
1$
0!
#125000
b10101010 '
1!
#130000
0$
0!
#135000
1&
b1010101 '
1!
#140000
0!
#145000
0&
b101010 '
1!
#150000
0!
#155000
1&
b10101 '
1!
#160000
0!
#165000
0&
b1010 '
1!
#170000
0!
#175000
1&
b101 '
1!
#180000
0!
#185000
0&
b10 '
1!
#190000
0!
#195000
1&
b1 '
1!
#200000
0!
#205000
0&
b0 '
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
