INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/ShiftRegisterLeft4/ShiftRegisterLeft4.srcs/sources_1/new/SRL4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRL4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/ShiftRegisterLeft4/ShiftRegisterLeft4.srcs/sim_1/new/SRL4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRL4_tb'
