<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:18:48 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>INTEL_REG(1) General Commands Manual INTEL_REG(1)</p>

<p style="margin-top: 1em">NAME <br>
intel_reg - Intel graphics register multitool</p>

<p style="margin-top: 1em">SYNOPSIS <br>
intel_reg [OPTIONS] COMMAND</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Intel graphics register multitool. Read, write, dump, and
decode Intel graphics MMIO and sideband registers, and
more.</p>

<p style="margin-top: 1em">OPTIONS <br>
Some options are global, and some specific to commands.</p>

<p style="margin-top: 1em">--verbose <br>
Increase verbosity.</p>

<p style="margin-top: 1em">--quiet <br>
Decrease verbosity.</p>

<p style="margin-top: 1em">--count=N <br>
Read N registers.</p>

<p style="margin-top: 1em">--binary <br>
Output binary values.</p>

<p style="margin-top: 1em">--all Decode registers for all
known platforms.</p>

<p style="margin-top: 1em">--mmio=FILE <br>
Use MMIO bar from FILE.</p>

<p style="margin-top: 1em">--devid=DEVID <br>
Pretend to be PCI ID DEVID. Useful with MMIO bar snapshots
from other machines.</p>

<p style="margin-top: 1em">--spec=PATH <br>
Read register spec from directory or file specified by PATH;
see REGISTER SPEC DEFINITIONS below for details.</p>

<p style="margin-top: 1em">--help Show brief help.</p>

<p style="margin-top: 1em">COMMANDS <br>
See REGISTER REFERENCES below on how to describe registers
for the commands.</p>

<p style="margin-top: 1em">read [--count=N] REGISTER [...]
<br>
Dump each specified REGISTER, or N registers starting from
each REGISTER.</p>

<p style="margin-top: 1em">write REGISTER VALUE [REGISTER
VALUE ...] <br>
Write each VALUE to corresponding REGISTER.</p>

<p style="margin-top: 1em">dump [--mmio=FILE --devid=DEVID]
<br>
Dump all registers specified in the register spec.</p>

<p style="margin-top: 1em">decode REGISTER VALUE <br>
Decode REGISTER VALUE.</p>

<p style="margin-top: 1em">snapshot <br>
Output the MMIO bar to stdout. The output can be used for a
later invocation of dump or read with the --mmio=FILE and
--devid=DEVID parameters.</p>

<p style="margin-top: 1em">list <br>
List the known registers.</p>

<p style="margin-top: 1em">help <br>
Display brief help.</p>

<p style="margin-top: 1em">REGISTER REFERENCES <br>
Registers are defined as
[(PORTNAME|PORTNUM|MMIO-OFFSET):](REGNAME|REGADDR).</p>

<p style="margin-top: 1em">PORTNAME <br>
The register access method, most often MMIO, which is the
default. The methods supported on all platforms are
&quot;mmio&quot;, &quot;portio-vga&quot;, and
&quot;mmio-vga&quot;.</p>

<p style="margin-top: 1em">On BYT and CHV, the sideband
ports &quot;bunit&quot;, &quot;punit&quot;, &quot;nc&quot;,
&quot;dpio&quot;, &quot;gpio-nc&quot;, &quot;cck&quot;,
&quot;ccu&quot;, &quot;dpio2&quot;, and &quot;flisdsi&quot;
are also supported.</p>

<p style="margin-top: 1em">PORTNUM <br>
Port number for the sideband ports supported on BYT and CHV.
Only numbers mapped to the supported ports are allowed,
arbitrary numbers are not accepted.</p>

<p style="margin-top: 1em">Numbers above 0xff are
automatically interpreted as MMIO offsets, not port
numbers.</p>

<p style="margin-top: 1em">MMIO-OFFSET <br>
Use MMIO, and add this offset to the register address.</p>

<p style="margin-top: 1em">Numbers equal to or below 0xff
are automatically interpreted as port numbers, not MMIO
offsets.</p>

<p style="margin-top: 1em">REGNAME <br>
Name of the register as defined in the register spec.</p>

<p style="margin-top: 1em">If MMIO offset is not specified,
it is picked up from the register spec. However, ports are
not; the port is a namespace for the register names.</p>

<p style="margin-top: 1em">REGADDR <br>
Register address. The corresponding register name need not
be specified in the register spec.</p>

<p style="margin-top: 1em">ENVIRONMENT <br>
INTEL_REG_SPEC <br>
Path to a directory or a file containing register spec
definitions.</p>

<p style="margin-top: 1em">REGISTER SPEC DEFINITIONS <br>
A register spec associates register names with addresses.
The spec is searched for in this order:</p>

<p style="margin-top: 1em">1. Directory or file specified
by the --spec option.</p>

<p style="margin-top: 1em">2. Directory or file specified
by the INTEL_REG_SPEC environment variable.</p>

<p style="margin-top: 1em">3. Builtin register spec. Also
used as fallback with a warning if the above are used but
fail.</p>

<p style="margin-top: 1em">If a directory is specified
using --spec option or INTEL_REG_SPEC environment variable,
the directory is scanned for a spec file in this order:</p>

<p style="margin-top: 1em">1. File named after the PCI
device id. For example, &quot;0412&quot;.</p>

<p style="margin-top: 1em">2. File named after the code
name in lowercase, without punctuation. For example,
&quot;valleyview&quot;.</p>

<p style="margin-top: 1em">3. File named after generation.
For example, &quot;gen7&quot; (note that this matches
valleyview, ivybridge and haswell!).</p>

<p style="margin-top: 1em">Register Spec File Format <br>
The register spec format is briefly described below:</p>

<p style="margin-top: 1em">&Acirc;&middot; Empty lines and
lines beginning with &quot;#&quot;, &quot;;&quot;, or
&quot;//&quot; are ignored.</p>

<p style="margin-top: 1em">&Acirc;&middot; Lines not
beginning with &quot;(&quot; are interpreted as file names,
absolute or relative, to be included.</p>

<p style="margin-top: 1em">&Acirc;&middot; Lines beginning
with &quot;(&quot; are interpreted as register
definitions.</p>

<p style="margin-top: 1em">Registers are defined as tuples
(&rsquo;REGNAME&rsquo;, &rsquo;REGADDR&rsquo;,
&rsquo;PORTNAME|PORTNUM|MMIO-OFFSET&rsquo;), as in REGISTER
REFERENCES above. The port description may also be an empty
string to <br>
denote MMIO.</p>

<p style="margin-top: 1em">Examples:</p>

<p style="margin-top: 1em">&Acirc;&middot; # this is a
comment, below is an include</p>

<p style="margin-top: 1em">&Acirc;&middot;
vlv_pipe_a.txt</p>

<p style="margin-top: 1em">&Acirc;&middot;
(&rsquo;GEN6_PMINTRMSK&rsquo;, &rsquo;0x0000a168&rsquo;,
&rsquo;&rsquo;)</p>

<p style="margin-top: 1em">&Acirc;&middot;
(&rsquo;MIPIA_PORT_CTRL&rsquo;, &rsquo;0x61190&rsquo;,
&rsquo;0x180000&rsquo;)</p>

<p style="margin-top: 1em">&Acirc;&middot;
(&rsquo;PLL1_DW0&rsquo;, &rsquo;0x8000&rsquo;,
&rsquo;DPIO&rsquo;)</p>

<p style="margin-top: 1em">BUGS <br>
Reading some registers may hang the GPU or the machine.</p>

<p style="margin-top: 1em">REPORTING BUGS <br>
Report bugs to https://bugs.freedesktop.org.</p>

<p style="margin-top: 1em">AUTHOR <br>
Jani Nikula &lt;jani.nikula@intel.com&gt;</p>

<p style="margin-top: 1em">COPYRIGHT <br>
2015-2016 Intel Corporation</p>

<p style="margin-top: 1em">intel-gpu-tools 1.17 2016-03-01
INTEL_REG(1)</p>
<hr>
</body>
</html>
