/*
 * Copyright 2019 Xilinx Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *    http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#define XFPPPre_CONTROL_ADDR_AP_CTRL 0x00
#define XFPPPre_CONTROL_ADDR_GIE 0x04
#define XFPPPre_CONTROL_ADDR_IER 0x08
#define XFPPPre_CONTROL_ADDR_ISR 0x0c

#define XFPPPre_CONTROL_ADDR_img_inp 0x10
#define XFPPPre_CONTROL_BITS_img_inp 64

#define XFPPPre_CONTROL_ADDR_img_out 0x1C
#define XFPPPre_CONTROL_BITS_img_out 64

#define XFPPPre_CONTROL_ADDR_rows_in 0x28
#define XFPPPre_CONTROL_BITS_rows_in 32

#define XFPPPre_CONTROL_ADDR_cols_in 0x30
#define XFPPPre_CONTROL_BITS_cols_in 32

#define XFPPPre_CONTROL_ADDR_rows_out_resize 0x38
#define XFPPPre_CONTROL_BITS_rows_out_resize 32

#define XFPPPre_CONTROL_ADDR_cols_out_resize 0x40
#define XFPPPre_CONTROL_BITS_cols_out_resize 32

#define XFPPPre_CONTROL_ADDR_rows_out 0x48
#define XFPPPre_CONTROL_BITS_rows_out 32

#define XFPPPre_CONTROL_ADDR_cols_out 0x50
#define XFPPPre_CONTROL_BITS_cols_out 32

#define XFPPPre_CONTROL_ADDR_params 0x58
#define XFPPPre_CONTROL_BITS_params 64

#define XFPPPre_CONTROL_ADDR_th1 0x64
#define XFPPPre_CONTROL_BITS_th1 32

#define XFPPPre_CONTROL_ADDR_th2 0x6C
#define XFPPPre_CONTROL_BITS_th2 32

