// Seed: 2330323988
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3
    , id_24,
    input wire id_4,
    input wor id_5,
    output uwire id_6
    , id_25,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wand id_12,
    input uwire id_13,
    output uwire id_14,
    input tri1 id_15,
    input tri id_16,
    input wire id_17[1 'b0 : 1],
    input uwire id_18,
    output logic id_19,
    input supply0 id_20,
    input uwire id_21,
    input wand id_22
);
  assign id_14 = id_0;
  assign id_11 = 1;
  assign id_19 = id_20 == -1;
  logic id_26;
  always id_19 = $signed(49);
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd56
) (
    input tri1 id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    input tri0 id_5,
    output logic id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input supply1 _id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wire id_15
);
  uwire id_17 = -1;
  localparam id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_5,
      id_14,
      id_5,
      id_7,
      id_1,
      id_2,
      id_14,
      id_9,
      id_15,
      id_4,
      id_0,
      id_1,
      id_13,
      id_2,
      id_2,
      id_5,
      id_6,
      id_13,
      id_3,
      id_3
  );
  logic id_19;
  ;
  assign id_15 = id_17;
  assign id_1  = -1;
  logic id_20;
  uwire [id_12 : -1] id_21 = 1'b0;
  final id_6 = -1;
endmodule
