{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620032277863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620032277866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  3 03:57:57 2021 " "Processing started: Mon May  3 03:57:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620032277866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032277866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032277866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620032278321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620032278321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/branch_prediction/prediction_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/branch_prediction/prediction_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_array " "Found entity 1: prediction_array" {  } { { "hdl/cpu(wallace+local)/branch_prediction/prediction_array.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/prediction_array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction_datapath " "Found entity 1: branch_prediction_datapath" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/branch_prediction/branch_prediction_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction_control " "Found entity 1: branch_prediction_control" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_control.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction " "Found entity 1: branch_prediction" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/branch_prediction/branch_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/branch_prediction/branch_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_array " "Found entity 1: branch_array" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_array.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/Wallace_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/Wallace_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Wallace_controller " "Found entity 1: Wallace_controller" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace_controller.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/Wallace.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/Wallace.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Wallace " "Found entity 1: Wallace" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu(wallace+local)/m_extension/register.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/m_extension.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/m_extension.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_extension " "Found entity 1: m_extension" {  } { { "hdl/cpu(wallace+local)/m_extension/m_extension.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/m_extension.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/FA.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/FA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "hdl/cpu(wallace+local)/m_extension/FA.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/FA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "hdl/cpu(wallace+local)/m_extension/divider.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/compress42.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/compress42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compress42 " "Found entity 1: compress42" {  } { { "hdl/cpu(wallace+local)/m_extension/compress42.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/compress42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/CLA.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/CLA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_64_bit " "Found entity 1: CLA_64_bit" {  } { { "hdl/cpu(wallace+local)/m_extension/CLA.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/CLA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/booth_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/booth_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_encoder " "Found entity 1: booth_encoder" {  } { { "hdl/cpu(wallace+local)/m_extension/booth_encoder.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/booth_encoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compress42_64_bit " "Found entity 1: compress42_64_bit" {  } { { "hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compress42_32_bit " "Found entity 1: compress42_32_bit" {  } { { "hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compress42_16_bit " "Found entity 1: compress42_16_bit" {  } { { "hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compress42_8_bit " "Found entity 1: compress42_8_bit" {  } { { "hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu(wallace+local)/regfile.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu(wallace+local)/pc_reg.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage_latch " "Found entity 1: stage_latch" {  } { { "hdl/cpu(wallace+local)/latch.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "hdl/cpu(wallace+local)/decoder.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hdl/cpu(wallace+local)/cpu.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/cpu(wallace+local)/control_rom.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu(wallace+local)/cmp.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu(wallace+local)/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu(wallace+local)/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu(wallace+local)/alu.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/given_cache/line_adapter.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/given_cache/cache_datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/given_cache/cache_control.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/given_cache/cache.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/given_cache/array.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/param_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/param_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parameterized_array " "Found entity 1: parameterized_array" {  } { { "hdl/l2_cache/param_array.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/param_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 para_lru_tree " "Found entity 1: para_lru_tree" {  } { { "hdl/l2_cache/lru.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/lru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/l2_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/l2_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_datapath " "Found entity 1: l2_datapath" {  } { { "hdl/l2_cache/l2_datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/l2_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/l2_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_control " "Found entity 1: l2_control" {  } { { "hdl/l2_cache/l2_control.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/l2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/l2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "hdl/l2_cache/l2.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hdl/l2_cache/bramtf.v " "Can't analyze file -- file hdl/l2_cache/bramtf.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620032296567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/l2_cache/bram_array.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/l2_cache/bram_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_array " "Found entity 1: bram_array" {  } { { "hdl/l2_cache/bram_array.v" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/bram_array.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/line_adapter_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/line_adapter_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter_i " "Found entity 1: line_adapter_i" {  } { { "hdl/special_icache/line_adapter_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/line_adapter_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/data_array_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/data_array_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array_i " "Found entity 1: data_array_i" {  } { { "hdl/special_icache/data_array_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/data_array_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/cache_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/cache_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_i " "Found entity 1: cache_i" {  } { { "hdl/special_icache/cache_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/cache_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/cache_datapath_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/cache_datapath_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath_i " "Found entity 1: cache_datapath_i" {  } { { "hdl/special_icache/cache_datapath_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/cache_datapath_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/cache_control_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/cache_control_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control_i " "Found entity 1: cache_control_i" {  } { { "hdl/special_icache/cache_control_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/cache_control_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/special_icache/array_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/special_icache/array_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_i " "Found entity 1: array_i" {  } { { "hdl/special_icache/array_i.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/special_icache/array_i.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_types.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/eviction.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/eviction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ewb " "Found entity 1: ewb" {  } { { "hdl/eviction.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/eviction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr cacheline_adaptor.sv(23) " "Verilog HDL Declaration information at cacheline_adaptor.sv(23): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "hdl/cacheline_adaptor.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cacheline_adaptor.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620032296626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cacheline_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cacheline_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/cacheline_adaptor.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cacheline_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296627 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter_prefetch.sv(199) " "Verilog HDL information at arbiter_prefetch.sv(199): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/arbiter_prefetch.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/arbiter_prefetch.sv" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620032296631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/arbiter_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/arbiter_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/arbiter_prefetch.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/arbiter_prefetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032296631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032296631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620032296883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "hdl/mp4.sv" "cpu" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu:cpu\|control_rom:control " "Elaborating entity \"control_rom\" for hierarchy \"cpu:cpu\|control_rom:control\"" {  } { { "hdl/cpu(wallace+local)/cpu.sv" "control" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/cpu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296898 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_rom.sv(81) " "SystemVerilog warning at control_rom.sv(81): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/control_rom.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/control_rom.sv" 81 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032296900 "|mp4|cpu:cpu|control_rom:control"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_rom.sv(96) " "SystemVerilog warning at control_rom.sv(96): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/control_rom.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/control_rom.sv" 96 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032296900 "|mp4|cpu:cpu|control_rom:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:datapath\"" {  } { { "hdl/cpu(wallace+local)/cpu.sv" "datapath" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/cpu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_address_buffer datapath.sv(81) " "Verilog HDL or VHDL warning at datapath.sv(81): object \"wb_address_buffer\" assigned a value but never read" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620032296911 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 datapath.sv(533) " "Verilog HDL assignment warning at datapath.sv(533): truncated value with size 32 to match size of target (2)" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620032296911 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 datapath.sv(535) " "Verilog HDL assignment warning at datapath.sv(535): truncated value with size 32 to match size of target (2)" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620032296911 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "datapath.sv(596) " "SystemVerilog warning at datapath.sv(596): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 596 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032296911 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "datapath.sv(570) " "SystemVerilog warning at datapath.sv(570): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 570 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032296911 "|mp4|cpu:cpu|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:datapath\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:datapath\|alu:ALU\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "ALU" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu:cpu\|datapath:datapath\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"cpu:cpu\|datapath:datapath\|cmp:CMP\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "CMP" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:datapath\|regfile:regfile\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "regfile" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu:cpu\|datapath:datapath\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"cpu:cpu\|datapath:datapath\|pc_register:PC\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "PC" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:cpu\|datapath:datapath\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"cpu:cpu\|datapath:datapath\|decoder:DECODER\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "DECODER" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_prediction cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH " "Elaborating entity \"branch_prediction\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "BRANCH" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_prediction_control cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_control:branch_prediction_control " "Elaborating entity \"branch_prediction_control\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_control:branch_prediction_control\"" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" "branch_prediction_control" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_prediction_datapath cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath " "Elaborating entity \"branch_prediction_datapath\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\"" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" "branch_prediction_datapath" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_array cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|branch_array:tag_array " "Elaborating entity \"branch_array\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|branch_array:tag_array\"" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" "tag_array" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_array cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|branch_array:address_array " "Elaborating entity \"branch_array\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|branch_array:address_array\"" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" "address_array" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032296989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_array cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|prediction_array:prediction_array " "Elaborating entity \"prediction_array\" for hierarchy \"cpu:cpu\|datapath:datapath\|branch_prediction:BRANCH\|branch_prediction_datapath:branch_prediction_datapath\|prediction_array:prediction_array\"" {  } { { "hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" "prediction_array" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/branch_prediction/branch_prediction_datapath.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_extension cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION " "Elaborating entity \"m_extension\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "M_EXTENSION" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL " "Elaborating entity \"Wallace\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\"" {  } { { "hdl/cpu(wallace+local)/m_extension/m_extension.sv" "MUL" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/m_extension.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297053 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Wallace.sv(24) " "SystemVerilog warning at Wallace.sv(24): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 24 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032297067 "|mp4|cpu:cpu|datapath:datapath|m_extension:M_EXTENSION|Wallace:MUL"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Wallace.sv(139) " "SystemVerilog warning at Wallace.sv(139): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 139 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032297067 "|mp4|cpu:cpu|datapath:datapath|m_extension:M_EXTENSION|Wallace:MUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_encoder cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|booth_encoder:BE1 " "Elaborating entity \"booth_encoder\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|booth_encoder:BE1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "BE1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compress42_64_bit cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1 " "Elaborating entity \"compress42_64_bit\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "cp1_1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compress42_32_bit cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1 " "Elaborating entity \"compress42_32_bit\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv" "cp1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/64_bit_compress42.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compress42_16_bit cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1 " "Elaborating entity \"compress42_16_bit\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv" "cp1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/32_bit_compress42.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compress42_8_bit cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1\|compress42_8_bit:cp1 " "Elaborating entity \"compress42_8_bit\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1\|compress42_8_bit:cp1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv" "cp1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/16_bit_compress42.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compress42 cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1\|compress42_8_bit:cp1\|compress42:cp1_1 " "Elaborating entity \"compress42\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|compress42_64_bit:cp1_1\|compress42_32_bit:cp1\|compress42_16_bit:cp1\|compress42_8_bit:cp1\|compress42:cp1_1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv" "cp1_1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/8_bit_compress42.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|register:R1 " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|register:R1\"" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "R1" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_64_bit cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|CLA_64_bit:cla " "Elaborating entity \"CLA_64_bit\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|CLA_64_bit:cla\"" {  } { { "hdl/cpu(wallace+local)/m_extension/Wallace.sv" "cla" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/Wallace.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|CLA_64_bit:cla\|FA:generate_block1\[0\].FA " "Elaborating entity \"FA\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace:MUL\|CLA_64_bit:cla\|FA:generate_block1\[0\].FA\"" {  } { { "hdl/cpu(wallace+local)/m_extension/CLA.sv" "generate_block1\[0\].FA" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/CLA.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace_controller cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace_controller:MUL_controller " "Elaborating entity \"Wallace_controller\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|Wallace_controller:MUL_controller\"" {  } { { "hdl/cpu(wallace+local)/m_extension/m_extension.sv" "MUL_controller" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/m_extension.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|divider:DIV " "Elaborating entity \"divider\" for hierarchy \"cpu:cpu\|datapath:datapath\|m_extension:M_EXTENSION\|divider:DIV\"" {  } { { "hdl/cpu(wallace+local)/m_extension/m_extension.sv" "DIV" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/m_extension.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297842 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "divider.sv(31) " "SystemVerilog warning at divider.sv(31): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/m_extension/divider.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/divider.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032297845 "|mp4|cpu:cpu|datapath:datapath|m_extension:M_EXTENSION|divider:DIV"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "divider.sv(72) " "SystemVerilog warning at divider.sv(72): unique or priority keyword makes case statement complete" {  } { { "hdl/cpu(wallace+local)/m_extension/divider.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/m_extension/divider.sv" 72 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1620032297846 "|mp4|cpu:cpu|datapath:datapath|m_extension:M_EXTENSION|divider:DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_latch cpu:cpu\|datapath:datapath\|stage_latch:IF_ID " "Elaborating entity \"stage_latch\" for hierarchy \"cpu:cpu\|datapath:datapath\|stage_latch:IF_ID\"" {  } { { "hdl/cpu(wallace+local)/datapath.sv" "IF_ID" { Text "/home/sl53/411/outel/mp4/hdl/cpu(wallace+local)/datapath.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:ICache " "Elaborating entity \"cache\" for hierarchy \"cache:ICache\"" {  } { { "hdl/mp4.sv" "ICache" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:ICache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:ICache\|cache_control:control\"" {  } { { "hdl/given_cache/cache.sv" "control" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:ICache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:ICache\|cache_datapath:datapath\"" {  } { { "hdl/given_cache/cache.sv" "datapath" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cache_datapath.sv(39) " "Verilog HDL assignment warning at cache_datapath.sv(39): truncated value with size 33 to match size of target (32)" {  } { { "hdl/given_cache/cache_datapath.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620032297878 "|mp4|cache:ICache|cache_datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:ICache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:ICache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/given_cache/cache_datapath.sv" "DM_cache" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:ICache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:ICache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/given_cache/cache_datapath.sv" "tag" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:ICache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:ICache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/given_cache/cache_datapath.sv" "valid" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter cache:ICache\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"cache:ICache\|line_adapter:bus\"" {  } { { "hdl/given_cache/cache.sv" "bus" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:DCache " "Elaborating entity \"cache\" for hierarchy \"cache:DCache\"" {  } { { "hdl/mp4.sv" "DCache" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:DCache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:DCache\|cache_datapath:datapath\"" {  } { { "hdl/given_cache/cache.sv" "datapath" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:DCache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:DCache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/given_cache/cache_datapath.sv" "DM_cache" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:DCache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:DCache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/given_cache/cache_datapath.sv" "tag" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:DCache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:DCache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/given_cache/cache_datapath.sv" "valid" { Text "/home/sl53/411/outel/mp4/hdl/given_cache/cache_datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "hdl/mp4.sv" "arbiter" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache l2_cache:l2 " "Elaborating entity \"l2_cache\" for hierarchy \"l2_cache:l2\"" {  } { { "hdl/mp4.sv" "l2" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_control l2_cache:l2\|l2_control:control " "Elaborating entity \"l2_control\" for hierarchy \"l2_cache:l2\|l2_control:control\"" {  } { { "hdl/l2_cache/l2.sv" "control" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297994 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "l2_control.sv(51) " "Verilog HDL Case Statement information at l2_control.sv(51): all case item expressions in this case statement are onehot" {  } { { "hdl/l2_cache/l2_control.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_control.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620032297996 "|mp4|l2_cache:l2|l2_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_datapath l2_cache:l2\|l2_datapath:datapath " "Elaborating entity \"l2_datapath\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\"" {  } { { "hdl/l2_cache/l2.sv" "datapath" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032297997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_lru_tree l2_cache:l2\|l2_datapath:datapath\|para_lru_tree:lru_array " "Elaborating entity \"para_lru_tree\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|para_lru_tree:lru_array\"" {  } { { "hdl/l2_cache/l2_datapath.sv" "lru_array" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_array l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array " "Elaborating entity \"bram_array\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\"" {  } { { "hdl/l2_cache/l2_datapath.sv" "generation\[0\].data_array" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_datapath.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component\"" {  } { { "hdl/l2_cache/bram_array.v" "altsyncram_component" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/bram_array.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component\"" {  } { { "hdl/l2_cache/bram_array.v" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/bram_array.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component " "Instantiated megafunction \"l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620032298092 ""}  } { { "hdl/l2_cache/bram_array.v" "" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/bram_array.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620032298092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dm1 " "Found entity 1: altsyncram_4dm1" {  } { { "db/altsyncram_4dm1.tdf" "" { Text "/home/sl53/411/outel/mp4/db/altsyncram_4dm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620032298194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620032298194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dm1 l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated " "Elaborating entity \"altsyncram_4dm1\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|bram_array:generation\[0\].data_array\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/software/quartus-std-18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parameterized_array l2_cache:l2\|l2_datapath:datapath\|parameterized_array:generation\[0\].valid_array " "Elaborating entity \"parameterized_array\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|parameterized_array:generation\[0\].valid_array\"" {  } { { "hdl/l2_cache/l2_datapath.sv" "generation\[0\].valid_array" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parameterized_array l2_cache:l2\|l2_datapath:datapath\|parameterized_array:generation\[0\].tag_array " "Elaborating entity \"parameterized_array\" for hierarchy \"l2_cache:l2\|l2_datapath:datapath\|parameterized_array:generation\[0\].tag_array\"" {  } { { "hdl/l2_cache/l2_datapath.sv" "generation\[0\].tag_array" { Text "/home/sl53/411/outel/mp4/hdl/l2_cache/l2_datapath.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ewb ewb:eviction_buffer " "Elaborating entity \"ewb\" for hierarchy \"ewb:eviction_buffer\"" {  } { { "hdl/mp4.sv" "eviction_buffer" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298246 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eviction.sv(118) " "Verilog HDL Case Statement information at eviction.sv(118): all case item expressions in this case statement are onehot" {  } { { "hdl/eviction.sv" "" { Text "/home/sl53/411/outel/mp4/hdl/eviction.sv" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620032298251 "|mp4|ewb:eviction_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheline_adaptor cacheline_adaptor:cd " "Elaborating entity \"cacheline_adaptor\" for hierarchy \"cacheline_adaptor:cd\"" {  } { { "hdl/mp4.sv" "cd" { Text "/home/sl53/411/outel/mp4/hdl/mp4.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620032298253 ""}
