# A FPU based on MIPS
This combination of CPU and FPU of MIPS can support instruction of add, sub, mul, div, mtc1, mfc1, ori, lui, cvt, etc.
