Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 13:12:55 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cnt_segment_timing_summary_routed.rpt -pb cnt_segment_timing_summary_routed.pb -rpx cnt_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : cnt_segment
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  106          inf        0.000                      0                  106           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 4.181ns (62.415%)  route 2.518ns (37.585%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[5]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.518     2.996    LED_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.703     6.699 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.699    LED[5]
    W16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.044ns (61.695%)  route 2.511ns (38.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[4]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_reg[4]/Q
                         net (fo=1, routed)           2.511     3.029    LED_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.555 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.555    LED[4]
    V16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 4.267ns (66.954%)  route 2.106ns (33.046%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.106     2.584    LED_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.789     6.373 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.373    LED[3]
    T10                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 4.246ns (70.068%)  route 1.814ns (29.932%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[7]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.814     2.292    LED_OBUF[7]
    W13                  OBUF (Prop_obuf_I_O)         3.768     6.060 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.060    LED[7]
    W13                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 4.138ns (68.416%)  route 1.910ns (31.584%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[2]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.910     2.428    LED_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.048 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.048    LED[2]
    T11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 4.289ns (71.398%)  route 1.718ns (28.602%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[1]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.718     2.196    LED_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.811     6.007 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.007    LED[1]
    Y14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.156ns (69.626%)  route 1.813ns (30.374%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[0]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.813     2.331    LED_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.968 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.968    LED[0]
    W14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.105ns (68.901%)  route 1.853ns (31.099%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_reg[6]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.853     2.371    LED_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     5.959 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.959    LED[6]
    V12                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.457ns  (logic 1.477ns (27.070%)  route 3.980ns (72.930%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=30, routed)          3.980     5.457    rst_IBUF
    SLICE_X43Y30         FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.457ns  (logic 1.477ns (27.070%)  route 3.980ns (72.930%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=30, routed)          3.980     5.457    rst_IBUF
    SLICE_X43Y30         FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  out_reg[28]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[28]/Q
                         net (fo=9, routed)           0.133     0.274    sel0[2]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.319 r  LED[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    LED[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  out_reg[28]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  out_reg[28]/Q
                         net (fo=9, routed)           0.133     0.274    sel0[2]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.048     0.322 r  LED[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    LED[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  out_reg[28]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[28]/Q
                         net (fo=9, routed)           0.137     0.278    sel0[2]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.323 r  LED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    LED[2]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  out_reg[28]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[28]/Q
                         net (fo=9, routed)           0.137     0.278    sel0[2]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.048     0.326 r  LED[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    LED[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  out_reg[11]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[11]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[8]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  out_reg[15]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[15]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[12]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  out_reg[19]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[19]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[16]_i_1_n_4
    SLICE_X43Y34         FDRE                                         r  out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  out_reg[23]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[23]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[20]_i_1_n_4
    SLICE_X43Y35         FDRE                                         r  out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  out_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[3]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[0]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  out_reg[7]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  out_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    out_reg_n_0_[7]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    out_reg[4]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------





