;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x02

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* P0_4 */
P0_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P0_4__0__MASK EQU 0x10
P0_4__0__PC EQU CYREG_PRT3_PC4
P0_4__0__PORT EQU 3
P0_4__0__SHIFT EQU 4
P0_4__AG EQU CYREG_PRT3_AG
P0_4__AMUX EQU CYREG_PRT3_AMUX
P0_4__BIE EQU CYREG_PRT3_BIE
P0_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P0_4__BYP EQU CYREG_PRT3_BYP
P0_4__CTL EQU CYREG_PRT3_CTL
P0_4__DM0 EQU CYREG_PRT3_DM0
P0_4__DM1 EQU CYREG_PRT3_DM1
P0_4__DM2 EQU CYREG_PRT3_DM2
P0_4__DR EQU CYREG_PRT3_DR
P0_4__INP_DIS EQU CYREG_PRT3_INP_DIS
P0_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P0_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P0_4__LCD_EN EQU CYREG_PRT3_LCD_EN
P0_4__MASK EQU 0x10
P0_4__PORT EQU 3
P0_4__PRT EQU CYREG_PRT3_PRT
P0_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P0_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P0_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P0_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P0_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P0_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P0_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P0_4__PS EQU CYREG_PRT3_PS
P0_4__SHIFT EQU 4
P0_4__SLW EQU CYREG_PRT3_SLW

/* P0_5 */
P0_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
P0_5__0__MASK EQU 0x04
P0_5__0__PC EQU CYREG_IO_PC_PRT15_PC2
P0_5__0__PORT EQU 15
P0_5__0__SHIFT EQU 2
P0_5__AG EQU CYREG_PRT15_AG
P0_5__AMUX EQU CYREG_PRT15_AMUX
P0_5__BIE EQU CYREG_PRT15_BIE
P0_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P0_5__BYP EQU CYREG_PRT15_BYP
P0_5__CTL EQU CYREG_PRT15_CTL
P0_5__DM0 EQU CYREG_PRT15_DM0
P0_5__DM1 EQU CYREG_PRT15_DM1
P0_5__DM2 EQU CYREG_PRT15_DM2
P0_5__DR EQU CYREG_PRT15_DR
P0_5__INP_DIS EQU CYREG_PRT15_INP_DIS
P0_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P0_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P0_5__LCD_EN EQU CYREG_PRT15_LCD_EN
P0_5__MASK EQU 0x04
P0_5__PORT EQU 15
P0_5__PRT EQU CYREG_PRT15_PRT
P0_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P0_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P0_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P0_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P0_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P0_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P0_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P0_5__PS EQU CYREG_PRT15_PS
P0_5__SHIFT EQU 2
P0_5__SLW EQU CYREG_PRT15_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT1_PC6
Pin_1__0__PORT EQU 1
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT1_AG
Pin_1__AMUX EQU CYREG_PRT1_AMUX
Pin_1__BIE EQU CYREG_PRT1_BIE
Pin_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1__BYP EQU CYREG_PRT1_BYP
Pin_1__CTL EQU CYREG_PRT1_CTL
Pin_1__DM0 EQU CYREG_PRT1_DM0
Pin_1__DM1 EQU CYREG_PRT1_DM1
Pin_1__DM2 EQU CYREG_PRT1_DM2
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 1
Pin_1__PRT EQU CYREG_PRT1_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT1_SLW

/* mySCL */
mySCL__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
mySCL__0__MASK EQU 0x02
mySCL__0__PC EQU CYREG_PRT3_PC1
mySCL__0__PORT EQU 3
mySCL__0__SHIFT EQU 1
mySCL__AG EQU CYREG_PRT3_AG
mySCL__AMUX EQU CYREG_PRT3_AMUX
mySCL__BIE EQU CYREG_PRT3_BIE
mySCL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mySCL__BYP EQU CYREG_PRT3_BYP
mySCL__CTL EQU CYREG_PRT3_CTL
mySCL__DM0 EQU CYREG_PRT3_DM0
mySCL__DM1 EQU CYREG_PRT3_DM1
mySCL__DM2 EQU CYREG_PRT3_DM2
mySCL__DR EQU CYREG_PRT3_DR
mySCL__INP_DIS EQU CYREG_PRT3_INP_DIS
mySCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mySCL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mySCL__LCD_EN EQU CYREG_PRT3_LCD_EN
mySCL__MASK EQU 0x02
mySCL__PORT EQU 3
mySCL__PRT EQU CYREG_PRT3_PRT
mySCL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mySCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mySCL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mySCL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mySCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mySCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mySCL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mySCL__PS EQU CYREG_PRT3_PS
mySCL__SHIFT EQU 1
mySCL__SLW EQU CYREG_PRT3_SLW

/* mySDA */
mySDA__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
mySDA__0__MASK EQU 0x04
mySDA__0__PC EQU CYREG_PRT3_PC2
mySDA__0__PORT EQU 3
mySDA__0__SHIFT EQU 2
mySDA__AG EQU CYREG_PRT3_AG
mySDA__AMUX EQU CYREG_PRT3_AMUX
mySDA__BIE EQU CYREG_PRT3_BIE
mySDA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mySDA__BYP EQU CYREG_PRT3_BYP
mySDA__CTL EQU CYREG_PRT3_CTL
mySDA__DM0 EQU CYREG_PRT3_DM0
mySDA__DM1 EQU CYREG_PRT3_DM1
mySDA__DM2 EQU CYREG_PRT3_DM2
mySDA__DR EQU CYREG_PRT3_DR
mySDA__INP_DIS EQU CYREG_PRT3_INP_DIS
mySDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mySDA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mySDA__LCD_EN EQU CYREG_PRT3_LCD_EN
mySDA__MASK EQU 0x04
mySDA__PORT EQU 3
mySDA__PRT EQU CYREG_PRT3_PRT
mySDA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mySDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mySDA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mySDA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mySDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mySDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mySDA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mySDA__PS EQU CYREG_PRT3_PS
mySDA__SHIFT EQU 2
mySDA__SLW EQU CYREG_PRT3_SLW

/* clock_2 */
clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock_2__CFG2_SRC_SEL_MASK EQU 0x07
clock_2__INDEX EQU 0x00
clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_2__PM_ACT_MSK EQU 0x01
clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_2__PM_STBY_MSK EQU 0x01

/* CharLCD_1 */
CharLCD_1_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CharLCD_1_LCDPort__0__MASK EQU 0x01
CharLCD_1_LCDPort__0__PC EQU CYREG_PRT12_PC0
CharLCD_1_LCDPort__0__PORT EQU 12
CharLCD_1_LCDPort__0__SHIFT EQU 0
CharLCD_1_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
CharLCD_1_LCDPort__1__MASK EQU 0x02
CharLCD_1_LCDPort__1__PC EQU CYREG_PRT12_PC1
CharLCD_1_LCDPort__1__PORT EQU 12
CharLCD_1_LCDPort__1__SHIFT EQU 1
CharLCD_1_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
CharLCD_1_LCDPort__2__MASK EQU 0x04
CharLCD_1_LCDPort__2__PC EQU CYREG_PRT12_PC2
CharLCD_1_LCDPort__2__PORT EQU 12
CharLCD_1_LCDPort__2__SHIFT EQU 2
CharLCD_1_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
CharLCD_1_LCDPort__3__MASK EQU 0x08
CharLCD_1_LCDPort__3__PC EQU CYREG_PRT12_PC3
CharLCD_1_LCDPort__3__PORT EQU 12
CharLCD_1_LCDPort__3__SHIFT EQU 3
CharLCD_1_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
CharLCD_1_LCDPort__4__MASK EQU 0x10
CharLCD_1_LCDPort__4__PC EQU CYREG_PRT12_PC4
CharLCD_1_LCDPort__4__PORT EQU 12
CharLCD_1_LCDPort__4__SHIFT EQU 4
CharLCD_1_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
CharLCD_1_LCDPort__5__MASK EQU 0x20
CharLCD_1_LCDPort__5__PC EQU CYREG_PRT12_PC5
CharLCD_1_LCDPort__5__PORT EQU 12
CharLCD_1_LCDPort__5__SHIFT EQU 5
CharLCD_1_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
CharLCD_1_LCDPort__6__MASK EQU 0x40
CharLCD_1_LCDPort__6__PC EQU CYREG_PRT12_PC6
CharLCD_1_LCDPort__6__PORT EQU 12
CharLCD_1_LCDPort__6__SHIFT EQU 6
CharLCD_1_LCDPort__AG EQU CYREG_PRT12_AG
CharLCD_1_LCDPort__BIE EQU CYREG_PRT12_BIE
CharLCD_1_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CharLCD_1_LCDPort__BYP EQU CYREG_PRT12_BYP
CharLCD_1_LCDPort__DM0 EQU CYREG_PRT12_DM0
CharLCD_1_LCDPort__DM1 EQU CYREG_PRT12_DM1
CharLCD_1_LCDPort__DM2 EQU CYREG_PRT12_DM2
CharLCD_1_LCDPort__DR EQU CYREG_PRT12_DR
CharLCD_1_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
CharLCD_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CharLCD_1_LCDPort__MASK EQU 0x7F
CharLCD_1_LCDPort__PORT EQU 12
CharLCD_1_LCDPort__PRT EQU CYREG_PRT12_PRT
CharLCD_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CharLCD_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CharLCD_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CharLCD_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CharLCD_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CharLCD_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CharLCD_1_LCDPort__PS EQU CYREG_PRT12_PS
CharLCD_1_LCDPort__SHIFT EQU 0
CharLCD_1_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CharLCD_1_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CharLCD_1_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CharLCD_1_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CharLCD_1_LCDPort__SLW EQU CYREG_PRT12_SLW

/* Counter_1 */
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_1_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_1_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_1_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_1_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_1_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_1_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_1_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Counter_1_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Counter_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Counter_1_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Counter_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Counter_1_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* VoltInput */
VoltInput__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
VoltInput__0__MASK EQU 0x20
VoltInput__0__PC EQU CYREG_PRT6_PC5
VoltInput__0__PORT EQU 6
VoltInput__0__SHIFT EQU 5
VoltInput__AG EQU CYREG_PRT6_AG
VoltInput__AMUX EQU CYREG_PRT6_AMUX
VoltInput__BIE EQU CYREG_PRT6_BIE
VoltInput__BIT_MASK EQU CYREG_PRT6_BIT_MASK
VoltInput__BYP EQU CYREG_PRT6_BYP
VoltInput__CTL EQU CYREG_PRT6_CTL
VoltInput__DM0 EQU CYREG_PRT6_DM0
VoltInput__DM1 EQU CYREG_PRT6_DM1
VoltInput__DM2 EQU CYREG_PRT6_DM2
VoltInput__DR EQU CYREG_PRT6_DR
VoltInput__INP_DIS EQU CYREG_PRT6_INP_DIS
VoltInput__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
VoltInput__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
VoltInput__LCD_EN EQU CYREG_PRT6_LCD_EN
VoltInput__MASK EQU 0x20
VoltInput__PORT EQU 6
VoltInput__PRT EQU CYREG_PRT6_PRT
VoltInput__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
VoltInput__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
VoltInput__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
VoltInput__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
VoltInput__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
VoltInput__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
VoltInput__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
VoltInput__PS EQU CYREG_PRT6_PS
VoltInput__SHIFT EQU 5
VoltInput__SLW EQU CYREG_PRT6_SLW

/* CounterISR */
CounterISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CounterISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CounterISR__INTC_MASK EQU 0x01
CounterISR__INTC_NUMBER EQU 0
CounterISR__INTC_PRIOR_NUM EQU 7
CounterISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CounterISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CounterISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
