
centos-preinstalled/tvservice:     file format elf32-littlearm


Disassembly of section .init:

00011848 <_init@@Base>:
   11848:	push	{r3, lr}
   1184c:	bl	14228 <_start@@Base+0x3c>
   11850:	pop	{r3, pc}

Disassembly of section .plt:

00011854 <pthread_mutex_unlock@plt-0x14>:
   11854:	push	{lr}		; (str lr, [sp, #-4]!)
   11858:	ldr	lr, [pc, #4]	; 11864 <_init@@Base+0x1c>
   1185c:	add	lr, pc, lr
   11860:	ldr	pc, [lr, #8]!
   11864:	muleq	r1, ip, r7

00011868 <pthread_mutex_unlock@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #102400	; 0x19000
   11870:	ldr	pc, [ip, #1948]!	; 0x79c

00011874 <vcos_log_impl@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #102400	; 0x19000
   1187c:	ldr	pc, [ip, #1940]!	; 0x794

00011880 <raise@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #102400	; 0x19000
   11888:	ldr	pc, [ip, #1932]!	; 0x78c

0001188c <vcos_generic_mem_free@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #102400	; 0x19000
   11894:	ldr	pc, [ip, #1924]!	; 0x784

00011898 <sem_wait@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #102400	; 0x19000
   118a0:	ldr	pc, [ip, #1916]!	; 0x77c

000118a4 <vchi_service_release@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #102400	; 0x19000
   118ac:	ldr	pc, [ip, #1908]!	; 0x774

000118b0 <strtol@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #102400	; 0x19000
   118b8:	ldr	pc, [ip, #1900]!	; 0x76c

000118bc <sem_post@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #102400	; 0x19000
   118c4:	ldr	pc, [ip, #1892]!	; 0x764

000118c8 <vchi_disconnect@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #102400	; 0x19000
   118d0:	ldr	pc, [ip, #1884]!	; 0x75c

000118d4 <vcos_safe_vsprintf@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #102400	; 0x19000
   118dc:	ldr	pc, [ip, #1876]!	; 0x754

000118e0 <pthread_mutex_destroy@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #102400	; 0x19000
   118e8:	ldr	pc, [ip, #1868]!	; 0x74c

000118ec <vcos_thread_attr_init@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #102400	; 0x19000
   118f4:	ldr	pc, [ip, #1860]!	; 0x744

000118f8 <free@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #102400	; 0x19000
   11900:	ldr	pc, [ip, #1852]!	; 0x73c

00011904 <pthread_mutex_lock@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #102400	; 0x19000
   1190c:	ldr	pc, [ip, #1844]!	; 0x734

00011910 <memcpy@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #102400	; 0x19000
   11918:	ldr	pc, [ip, #1836]!	; 0x72c

0001191c <vcos_init@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #102400	; 0x19000
   11924:	ldr	pc, [ip, #1828]!	; 0x724

00011928 <pthread_mutex_init@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #102400	; 0x19000
   11930:	ldr	pc, [ip, #1820]!	; 0x71c

00011934 <signal@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #102400	; 0x19000
   1193c:	ldr	pc, [ip, #1812]!	; 0x714

00011940 <__stack_chk_fail@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #102400	; 0x19000
   11948:	ldr	pc, [ip, #1804]!	; 0x70c

0001194c <vchi_service_open@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #102400	; 0x19000
   11954:	ldr	pc, [ip, #1796]!	; 0x704

00011958 <strcasecmp@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #102400	; 0x19000
   11960:	ldr	pc, [ip, #1788]!	; 0x6fc

00011964 <fwrite@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #102400	; 0x19000
   1196c:	ldr	pc, [ip, #1780]!	; 0x6f4

00011970 <vchi_msg_dequeue@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #102400	; 0x19000
   11978:	ldr	pc, [ip, #1772]!	; 0x6ec

0001197c <sem_getvalue@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #102400	; 0x19000
   11984:	ldr	pc, [ip, #1764]!	; 0x6e4

00011988 <vchi_service_close@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #102400	; 0x19000
   11990:	ldr	pc, [ip, #1756]!	; 0x6dc

00011994 <malloc@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #102400	; 0x19000
   1199c:	ldr	pc, [ip, #1748]!	; 0x6d4

000119a0 <vchi_initialise@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #102400	; 0x19000
   119a8:	ldr	pc, [ip, #1740]!	; 0x6cc

000119ac <__libc_start_main@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #102400	; 0x19000
   119b4:	ldr	pc, [ip, #1732]!	; 0x6c4

000119b8 <vchi_bulk_queue_receive@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #102400	; 0x19000
   119c0:	ldr	pc, [ip, #1724]!	; 0x6bc

000119c4 <vchi_msg_queuev@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #102400	; 0x19000
   119cc:	ldr	pc, [ip, #1716]!	; 0x6b4

000119d0 <__gmon_start__@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #102400	; 0x19000
   119d8:	ldr	pc, [ip, #1708]!	; 0x6ac

000119dc <exit@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #102400	; 0x19000
   119e4:	ldr	pc, [ip, #1700]!	; 0x6a4

000119e8 <vcos_safe_sprintf@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #102400	; 0x19000
   119f0:	ldr	pc, [ip, #1692]!	; 0x69c

000119f4 <strlen@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #102400	; 0x19000
   119fc:	ldr	pc, [ip, #1684]!	; 0x694

00011a00 <__errno_location@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #102400	; 0x19000
   11a08:	ldr	pc, [ip, #1676]!	; 0x68c

00011a0c <vcos_log_register@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #102400	; 0x19000
   11a14:	ldr	pc, [ip, #1668]!	; 0x684

00011a18 <vcos_generic_mem_calloc@plt>:
   11a18:	add	ip, pc, #0, 12
   11a1c:	add	ip, ip, #102400	; 0x19000
   11a20:	ldr	pc, [ip, #1660]!	; 0x67c

00011a24 <sem_init@plt>:
   11a24:	add	ip, pc, #0, 12
   11a28:	add	ip, ip, #102400	; 0x19000
   11a2c:	ldr	pc, [ip, #1652]!	; 0x674

00011a30 <memset@plt>:
   11a30:	add	ip, pc, #0, 12
   11a34:	add	ip, ip, #102400	; 0x19000
   11a38:	ldr	pc, [ip, #1644]!	; 0x66c

00011a3c <getopt_long_only@plt>:
   11a3c:	add	ip, pc, #0, 12
   11a40:	add	ip, ip, #102400	; 0x19000
   11a44:	ldr	pc, [ip, #1636]!	; 0x664

00011a48 <__fprintf_chk@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #102400	; 0x19000
   11a50:	ldr	pc, [ip, #1628]!	; 0x65c

00011a54 <fclose@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #102400	; 0x19000
   11a5c:	ldr	pc, [ip, #1620]!	; 0x654

00011a60 <vcos_thread_join@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #102400	; 0x19000
   11a68:	ldr	pc, [ip, #1612]!	; 0x64c

00011a6c <vcos_pthreads_logging_assert@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #102400	; 0x19000
   11a74:	ldr	pc, [ip, #1604]!	; 0x644

00011a78 <vcos_pthreads_map_errno@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #102400	; 0x19000
   11a80:	ldr	pc, [ip, #1596]!	; 0x63c

00011a84 <vchi_service_use@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #102400	; 0x19000
   11a8c:	ldr	pc, [ip, #1588]!	; 0x634

00011a90 <sscanf@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #102400	; 0x19000
   11a98:	ldr	pc, [ip, #1580]!	; 0x62c

00011a9c <fopen64@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #102400	; 0x19000
   11aa4:	ldr	pc, [ip, #1572]!	; 0x624

00011aa8 <vchi_bulk_queue_transmit@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #102400	; 0x19000
   11ab0:	ldr	pc, [ip, #1564]!	; 0x61c

00011ab4 <vcos_thread_create@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #102400	; 0x19000
   11abc:	ldr	pc, [ip, #1556]!	; 0x614

00011ac0 <sem_destroy@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #102400	; 0x19000
   11ac8:	ldr	pc, [ip, #1548]!	; 0x60c

00011acc <abort@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #102400	; 0x19000
   11ad4:	ldr	pc, [ip, #1540]!	; 0x604

00011ad8 <vchi_connect@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #102400	; 0x19000
   11ae0:	ldr	pc, [ip, #1532]!	; 0x5fc

00011ae4 <vcos_verify_bkpts_enabled@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #102400	; 0x19000
   11aec:	ldr	pc, [ip, #1524]!	; 0x5f4

Disassembly of section .text:

00011af0 <main@@Base-0xb88>:
   11af0:	sub	r0, r0, #1
   11af4:	cmp	r0, #6
   11af8:	addls	pc, pc, r0, lsl #2
   11afc:	b	11b64 <vcos_verify_bkpts_enabled@plt+0x80>
   11b00:	b	11b1c <vcos_verify_bkpts_enabled@plt+0x38>
   11b04:	b	11b70 <vcos_verify_bkpts_enabled@plt+0x8c>
   11b08:	b	11b28 <vcos_verify_bkpts_enabled@plt+0x44>
   11b0c:	b	11b34 <vcos_verify_bkpts_enabled@plt+0x50>
   11b10:	b	11b40 <vcos_verify_bkpts_enabled@plt+0x5c>
   11b14:	b	11b4c <vcos_verify_bkpts_enabled@plt+0x68>
   11b18:	b	11b58 <vcos_verify_bkpts_enabled@plt+0x74>
   11b1c:	ldr	r0, [pc, #88]	; 11b7c <vcos_verify_bkpts_enabled@plt+0x98>
   11b20:	add	r0, pc, r0
   11b24:	bx	lr
   11b28:	ldr	r0, [pc, #80]	; 11b80 <vcos_verify_bkpts_enabled@plt+0x9c>
   11b2c:	add	r0, pc, r0
   11b30:	bx	lr
   11b34:	ldr	r0, [pc, #72]	; 11b84 <vcos_verify_bkpts_enabled@plt+0xa0>
   11b38:	add	r0, pc, r0
   11b3c:	bx	lr
   11b40:	ldr	r0, [pc, #64]	; 11b88 <vcos_verify_bkpts_enabled@plt+0xa4>
   11b44:	add	r0, pc, r0
   11b48:	bx	lr
   11b4c:	ldr	r0, [pc, #56]	; 11b8c <vcos_verify_bkpts_enabled@plt+0xa8>
   11b50:	add	r0, pc, r0
   11b54:	bx	lr
   11b58:	ldr	r0, [pc, #48]	; 11b90 <vcos_verify_bkpts_enabled@plt+0xac>
   11b5c:	add	r0, pc, r0
   11b60:	bx	lr
   11b64:	ldr	r0, [pc, #40]	; 11b94 <vcos_verify_bkpts_enabled@plt+0xb0>
   11b68:	add	r0, pc, r0
   11b6c:	bx	lr
   11b70:	ldr	r0, [pc, #32]	; 11b98 <vcos_verify_bkpts_enabled@plt+0xb4>
   11b74:	add	r0, pc, r0
   11b78:	bx	lr
   11b7c:	strdeq	r6, [r0], -r8
   11b80:	strdeq	r6, [r0], -r8
   11b84:	strdeq	r6, [r0], -r4
   11b88:	andeq	r6, r0, ip, ror #17
   11b8c:	andeq	r6, r0, r8, ror #17
   11b90:	andeq	r6, r0, r4, ror #17
   11b94:	andeq	r6, r0, r8, ror #17
   11b98:	andeq	r6, r0, r8, lsr #17
   11b9c:	push	{r3}		; (str r3, [sp, #-4]!)
   11ba0:	push	{r4, r5, r6, lr}
   11ba4:	sub	sp, sp, #20
   11ba8:	ldr	lr, [pc, #108]	; 11c1c <vcos_verify_bkpts_enabled@plt+0x138>
   11bac:	mov	r5, r2
   11bb0:	ldr	r4, [pc, #104]	; 11c20 <vcos_verify_bkpts_enabled@plt+0x13c>
   11bb4:	add	ip, sp, #40	; 0x28
   11bb8:	add	lr, pc, lr
   11bbc:	ldr	r2, [r2]
   11bc0:	ldr	r3, [sp, #36]	; 0x24
   11bc4:	mov	r6, r1
   11bc8:	ldr	r4, [lr, r4]
   11bcc:	str	ip, [sp]
   11bd0:	str	ip, [sp, #8]
   11bd4:	ldr	ip, [r4]
   11bd8:	str	ip, [sp, #12]
   11bdc:	bl	118d4 <vcos_safe_vsprintf@plt>
   11be0:	ldr	r2, [sp, #12]
   11be4:	cmp	r6, r0
   11be8:	mov	r3, r0
   11bec:	strhi	r3, [r5]
   11bf0:	ldr	r3, [r4]
   11bf4:	mvnls	r0, #0
   11bf8:	strls	r6, [r5]
   11bfc:	movhi	r0, #0
   11c00:	cmp	r2, r3
   11c04:	beq	11c0c <vcos_verify_bkpts_enabled@plt+0x128>
   11c08:	bl	11940 <__stack_chk_fail@plt>
   11c0c:	add	sp, sp, #20
   11c10:	pop	{r4, r5, r6, lr}
   11c14:	add	sp, sp, #4
   11c18:	bx	lr
   11c1c:	andeq	r9, r1, r0, asr #8
   11c20:	andeq	r0, r0, r4, ror #1
   11c24:	ldr	r3, [pc, #380]	; 11da8 <vcos_verify_bkpts_enabled@plt+0x2c4>
   11c28:	ldr	r2, [pc, #380]	; 11dac <vcos_verify_bkpts_enabled@plt+0x2c8>
   11c2c:	add	r3, pc, r3
   11c30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c34:	subs	r8, r1, #0
   11c38:	ldr	r3, [r3, r2]
   11c3c:	sub	sp, sp, #36	; 0x24
   11c40:	mov	r5, r0
   11c44:	mov	r0, #0
   11c48:	str	r0, [sp, #24]
   11c4c:	ldr	r2, [r3]
   11c50:	str	r3, [sp, #20]
   11c54:	str	r2, [sp, #28]
   11c58:	bne	11d78 <vcos_verify_bkpts_enabled@plt+0x294>
   11c5c:	ldr	r6, [pc, #332]	; 11db0 <vcos_verify_bkpts_enabled@plt+0x2cc>
   11c60:	add	r4, sp, #24
   11c64:	ldr	r3, [pc, #328]	; 11db4 <vcos_verify_bkpts_enabled@plt+0x2d0>
   11c68:	mov	r1, #124	; 0x7c
   11c6c:	add	r6, pc, r6
   11c70:	mov	r2, r4
   11c74:	add	r3, pc, r3
   11c78:	mov	r0, r6
   11c7c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11c80:	cmp	r5, #0
   11c84:	beq	11d50 <vcos_verify_bkpts_enabled@plt+0x26c>
   11c88:	ldr	fp, [pc, #296]	; 11db8 <vcos_verify_bkpts_enabled@plt+0x2d4>
   11c8c:	mov	r7, #0
   11c90:	ldr	r9, [pc, #292]	; 11dbc <vcos_verify_bkpts_enabled@plt+0x2d8>
   11c94:	add	sl, sp, #24
   11c98:	ldr	r1, [pc, #288]	; 11dc0 <vcos_verify_bkpts_enabled@plt+0x2dc>
   11c9c:	add	fp, pc, fp
   11ca0:	ldr	r2, [pc, #284]	; 11dc4 <vcos_verify_bkpts_enabled@plt+0x2e0>
   11ca4:	add	r9, pc, r9
   11ca8:	mov	r6, #1
   11cac:	mov	r4, r7
   11cb0:	add	r1, pc, r1
   11cb4:	add	r2, pc, r2
   11cb8:	str	r1, [sp, #12]
   11cbc:	str	r2, [sp, #16]
   11cc0:	rsbs	r0, r0, #1
   11cc4:	movcc	r0, #0
   11cc8:	cmp	r4, #11
   11ccc:	movhi	r3, #0
   11cd0:	andls	r3, r0, #1
   11cd4:	cmp	r3, #0
   11cd8:	beq	11d18 <vcos_verify_bkpts_enabled@plt+0x234>
   11cdc:	ands	r0, r5, r6, lsl r4
   11ce0:	beq	11d10 <vcos_verify_bkpts_enabled@plt+0x22c>
   11ce4:	ldr	r2, [sp, #16]
   11ce8:	cmp	r8, #0
   11cec:	ldr	lr, [r9, r4, lsl #2]
   11cf0:	mov	r0, fp
   11cf4:	ldr	r3, [sp, #12]
   11cf8:	mov	r1, #124	; 0x7c
   11cfc:	add	r7, r7, #1
   11d00:	str	lr, [sp]
   11d04:	movne	r3, r2
   11d08:	mov	r2, sl
   11d0c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11d10:	add	r4, r4, #1
   11d14:	b	11cc0 <vcos_verify_bkpts_enabled@plt+0x1dc>
   11d18:	cmp	r7, #0
   11d1c:	moveq	r7, #0
   11d20:	andne	r7, r0, #1
   11d24:	cmp	r7, #0
   11d28:	beq	11d58 <vcos_verify_bkpts_enabled@plt+0x274>
   11d2c:	ldr	r4, [pc, #148]	; 11dc8 <vcos_verify_bkpts_enabled@plt+0x2e4>
   11d30:	str	r3, [sp, #8]
   11d34:	add	r4, pc, r4
   11d38:	mov	r0, r4
   11d3c:	bl	119f4 <strlen@plt>
   11d40:	ldr	r3, [sp, #8]
   11d44:	add	r0, r4, r0
   11d48:	strb	r3, [r0, #-1]
   11d4c:	b	11d58 <vcos_verify_bkpts_enabled@plt+0x274>
   11d50:	cmp	r0, #0
   11d54:	beq	11d84 <vcos_verify_bkpts_enabled@plt+0x2a0>
   11d58:	ldr	r1, [sp, #20]
   11d5c:	ldr	r2, [sp, #28]
   11d60:	ldr	r0, [pc, #100]	; 11dcc <vcos_verify_bkpts_enabled@plt+0x2e8>
   11d64:	ldr	r3, [r1]
   11d68:	add	r0, pc, r0
   11d6c:	cmp	r2, r3
   11d70:	beq	11da0 <vcos_verify_bkpts_enabled@plt+0x2bc>
   11d74:	bl	11940 <__stack_chk_fail@plt>
   11d78:	cmp	r5, #0
   11d7c:	bne	11c88 <vcos_verify_bkpts_enabled@plt+0x1a4>
   11d80:	b	11d58 <vcos_verify_bkpts_enabled@plt+0x274>
   11d84:	ldr	r3, [pc, #68]	; 11dd0 <vcos_verify_bkpts_enabled@plt+0x2ec>
   11d88:	mov	r0, r6
   11d8c:	mov	r2, r4
   11d90:	mov	r1, #124	; 0x7c
   11d94:	add	r3, pc, r3
   11d98:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11d9c:	b	11d58 <vcos_verify_bkpts_enabled@plt+0x274>
   11da0:	add	sp, sp, #36	; 0x24
   11da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11da8:	andeq	r9, r1, ip, asr #7
   11dac:	andeq	r0, r0, r4, ror #1
   11db0:	andeq	r9, r1, r0, asr #11
   11db4:	strdeq	r6, [r0], -r4
   11db8:	muleq	r1, r0, r5
   11dbc:	muleq	r1, r8, r1
   11dc0:			; <UNDEFINED> instruction: 0x000067b4
   11dc4:	andeq	r6, r0, r8, lsr #15
   11dc8:	strdeq	r9, [r1], -r8
   11dcc:	andeq	r9, r1, r4, asr #9
   11dd0:	ldrdeq	r6, [r0], -r8
   11dd4:	ldr	r2, [pc, #1748]	; 124b0 <vcos_verify_bkpts_enabled@plt+0x9cc>
   11dd8:	mov	r1, #0
   11ddc:	push	{r4, r5, r6, r7, lr}
   11de0:	mov	r5, r0
   11de4:	ldr	r0, [pc, #1736]	; 124b4 <vcos_verify_bkpts_enabled@plt+0x9d0>
   11de8:	add	r2, pc, r2
   11dec:	sub	sp, sp, #20
   11df0:	ldr	r3, [r5]
   11df4:	add	r4, sp, #16
   11df8:	ldr	r2, [r2, r0]
   11dfc:	tst	r3, #12
   11e00:	str	r1, [r4, #-8]!
   11e04:	ldr	r1, [r2]
   11e08:	mov	r6, r2
   11e0c:	str	r1, [sp, #12]
   11e10:	beq	12150 <vcos_verify_bkpts_enabled@plt+0x66c>
   11e14:	tst	r3, #8
   11e18:	ldrne	r3, [pc, #1688]	; 124b8 <vcos_verify_bkpts_enabled@plt+0x9d4>
   11e1c:	addne	r3, pc, r3
   11e20:	ldreq	r3, [pc, #1684]	; 124bc <vcos_verify_bkpts_enabled@plt+0x9d8>
   11e24:	addeq	r3, pc, r3
   11e28:	ldr	r7, [pc, #1680]	; 124c0 <vcos_verify_bkpts_enabled@plt+0x9dc>
   11e2c:	mov	r1, #128	; 0x80
   11e30:	mov	r2, r4
   11e34:	add	r7, pc, r7
   11e38:	add	r7, r7, #124	; 0x7c
   11e3c:	mov	r0, r7
   11e40:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11e44:	cmp	r0, #0
   11e48:	bne	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   11e4c:	ldr	r3, [r5, #20]
   11e50:	cmp	r3, #1
   11e54:	beq	11e84 <vcos_verify_bkpts_enabled@plt+0x3a0>
   11e58:	cmp	r3, #2
   11e5c:	bne	11eac <vcos_verify_bkpts_enabled@plt+0x3c8>
   11e60:	ldr	ip, [r5, #24]
   11e64:	mov	r0, r7
   11e68:	ldr	r3, [pc, #1620]	; 124c4 <vcos_verify_bkpts_enabled@plt+0x9e0>
   11e6c:	mov	r1, #128	; 0x80
   11e70:	mov	r2, r4
   11e74:	add	r3, pc, r3
   11e78:	str	ip, [sp]
   11e7c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11e80:	b	11ea4 <vcos_verify_bkpts_enabled@plt+0x3c0>
   11e84:	ldr	ip, [r5, #24]
   11e88:	mov	r0, r7
   11e8c:	ldr	r3, [pc, #1588]	; 124c8 <vcos_verify_bkpts_enabled@plt+0x9e4>
   11e90:	mov	r1, #128	; 0x80
   11e94:	mov	r2, r4
   11e98:	add	r3, pc, r3
   11e9c:	str	ip, [sp]
   11ea0:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11ea4:	cmp	r0, #0
   11ea8:	bne	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   11eac:	ldrh	r1, [r5, #50]	; 0x32
   11eb0:	cmp	r1, #0
   11eb4:	beq	11f6c <vcos_verify_bkpts_enabled@plt+0x488>
   11eb8:	cmp	r1, #128	; 0x80
   11ebc:	beq	11f24 <vcos_verify_bkpts_enabled@plt+0x440>
   11ec0:	bhi	11ef0 <vcos_verify_bkpts_enabled@plt+0x40c>
   11ec4:	cmp	r1, #64	; 0x40
   11ec8:	bne	11f6c <vcos_verify_bkpts_enabled@plt+0x488>
   11ecc:	ldr	r0, [pc, #1528]	; 124cc <vcos_verify_bkpts_enabled@plt+0x9e8>
   11ed0:	mov	r1, #128	; 0x80
   11ed4:	ldr	r3, [pc, #1524]	; 124d0 <vcos_verify_bkpts_enabled@plt+0x9ec>
   11ed8:	mov	r2, r4
   11edc:	add	r0, pc, r0
   11ee0:	add	r3, pc, r3
   11ee4:	add	r0, r0, #124	; 0x7c
   11ee8:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11eec:	b	11f64 <vcos_verify_bkpts_enabled@plt+0x480>
   11ef0:	cmp	r1, #256	; 0x100
   11ef4:	beq	11f44 <vcos_verify_bkpts_enabled@plt+0x460>
   11ef8:	cmp	r1, #512	; 0x200
   11efc:	bne	11f6c <vcos_verify_bkpts_enabled@plt+0x488>
   11f00:	ldr	r0, [pc, #1484]	; 124d4 <vcos_verify_bkpts_enabled@plt+0x9f0>
   11f04:	mov	r1, #128	; 0x80
   11f08:	ldr	r3, [pc, #1480]	; 124d8 <vcos_verify_bkpts_enabled@plt+0x9f4>
   11f0c:	mov	r2, r4
   11f10:	add	r0, pc, r0
   11f14:	add	r3, pc, r3
   11f18:	add	r0, r0, #124	; 0x7c
   11f1c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11f20:	b	11f64 <vcos_verify_bkpts_enabled@plt+0x480>
   11f24:	ldr	r0, [pc, #1456]	; 124dc <vcos_verify_bkpts_enabled@plt+0x9f8>
   11f28:	mov	r2, r4
   11f2c:	ldr	r3, [pc, #1452]	; 124e0 <vcos_verify_bkpts_enabled@plt+0x9fc>
   11f30:	add	r0, pc, r0
   11f34:	add	r3, pc, r3
   11f38:	add	r0, r0, #124	; 0x7c
   11f3c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11f40:	b	11f64 <vcos_verify_bkpts_enabled@plt+0x480>
   11f44:	ldr	r0, [pc, #1432]	; 124e4 <vcos_verify_bkpts_enabled@plt+0xa00>
   11f48:	mov	r1, #128	; 0x80
   11f4c:	ldr	r3, [pc, #1428]	; 124e8 <vcos_verify_bkpts_enabled@plt+0xa04>
   11f50:	mov	r2, r4
   11f54:	add	r0, pc, r0
   11f58:	add	r3, pc, r3
   11f5c:	add	r0, r0, #124	; 0x7c
   11f60:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11f64:	cmp	r0, #0
   11f68:	bne	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   11f6c:	ldr	r3, [r5]
   11f70:	tst	r3, #8
   11f74:	beq	1207c <vcos_verify_bkpts_enabled@plt+0x598>
   11f78:	ldrh	r3, [r5, #48]	; 0x30
   11f7c:	sub	r3, r3, #1
   11f80:	cmp	r3, #5
   11f84:	addls	pc, pc, r3, lsl #2
   11f88:	b	120b4 <vcos_verify_bkpts_enabled@plt+0x5d0>
   11f8c:	b	11fa4 <vcos_verify_bkpts_enabled@plt+0x4c0>
   11f90:	b	11fc8 <vcos_verify_bkpts_enabled@plt+0x4e4>
   11f94:	b	11fec <vcos_verify_bkpts_enabled@plt+0x508>
   11f98:	b	12010 <vcos_verify_bkpts_enabled@plt+0x52c>
   11f9c:	b	12034 <vcos_verify_bkpts_enabled@plt+0x550>
   11fa0:	b	12058 <vcos_verify_bkpts_enabled@plt+0x574>
   11fa4:	ldr	r0, [pc, #1344]	; 124ec <vcos_verify_bkpts_enabled@plt+0xa08>
   11fa8:	mov	r1, #128	; 0x80
   11fac:	ldr	r3, [pc, #1340]	; 124f0 <vcos_verify_bkpts_enabled@plt+0xa0c>
   11fb0:	mov	r2, r4
   11fb4:	add	r0, pc, r0
   11fb8:	add	r3, pc, r3
   11fbc:	add	r0, r0, #124	; 0x7c
   11fc0:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11fc4:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   11fc8:	ldr	r0, [pc, #1316]	; 124f4 <vcos_verify_bkpts_enabled@plt+0xa10>
   11fcc:	mov	r1, #128	; 0x80
   11fd0:	ldr	r3, [pc, #1312]	; 124f8 <vcos_verify_bkpts_enabled@plt+0xa14>
   11fd4:	mov	r2, r4
   11fd8:	add	r0, pc, r0
   11fdc:	add	r3, pc, r3
   11fe0:	add	r0, r0, #124	; 0x7c
   11fe4:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   11fe8:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   11fec:	ldr	r0, [pc, #1288]	; 124fc <vcos_verify_bkpts_enabled@plt+0xa18>
   11ff0:	mov	r1, #128	; 0x80
   11ff4:	ldr	r3, [pc, #1284]	; 12500 <vcos_verify_bkpts_enabled@plt+0xa1c>
   11ff8:	mov	r2, r4
   11ffc:	add	r0, pc, r0
   12000:	add	r3, pc, r3
   12004:	add	r0, r0, #124	; 0x7c
   12008:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   1200c:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   12010:	ldr	r0, [pc, #1260]	; 12504 <vcos_verify_bkpts_enabled@plt+0xa20>
   12014:	mov	r1, #128	; 0x80
   12018:	ldr	r3, [pc, #1256]	; 12508 <vcos_verify_bkpts_enabled@plt+0xa24>
   1201c:	mov	r2, r4
   12020:	add	r0, pc, r0
   12024:	add	r3, pc, r3
   12028:	add	r0, r0, #124	; 0x7c
   1202c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12030:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   12034:	ldr	r0, [pc, #1232]	; 1250c <vcos_verify_bkpts_enabled@plt+0xa28>
   12038:	mov	r1, #128	; 0x80
   1203c:	ldr	r3, [pc, #1228]	; 12510 <vcos_verify_bkpts_enabled@plt+0xa2c>
   12040:	mov	r2, r4
   12044:	add	r0, pc, r0
   12048:	add	r3, pc, r3
   1204c:	add	r0, r0, #124	; 0x7c
   12050:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12054:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   12058:	ldr	r0, [pc, #1204]	; 12514 <vcos_verify_bkpts_enabled@plt+0xa30>
   1205c:	mov	r1, #128	; 0x80
   12060:	ldr	r3, [pc, #1200]	; 12518 <vcos_verify_bkpts_enabled@plt+0xa34>
   12064:	mov	r2, r4
   12068:	add	r0, pc, r0
   1206c:	add	r3, pc, r3
   12070:	add	r0, r0, #124	; 0x7c
   12074:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12078:	b	120ac <vcos_verify_bkpts_enabled@plt+0x5c8>
   1207c:	ldr	r3, [r5, #20]
   12080:	cmp	r3, #1
   12084:	ldreq	r3, [pc, #1168]	; 1251c <vcos_verify_bkpts_enabled@plt+0xa38>
   12088:	addeq	r3, pc, r3
   1208c:	ldrne	r3, [pc, #1164]	; 12520 <vcos_verify_bkpts_enabled@plt+0xa3c>
   12090:	addne	r3, pc, r3
   12094:	ldr	r0, [pc, #1160]	; 12524 <vcos_verify_bkpts_enabled@plt+0xa40>
   12098:	mov	r1, #128	; 0x80
   1209c:	mov	r2, r4
   120a0:	add	r0, pc, r0
   120a4:	add	r0, r0, #124	; 0x7c
   120a8:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   120ac:	cmp	r0, #0
   120b0:	bne	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   120b4:	ldrh	r0, [r5, #30]
   120b8:	bl	11af0 <vcos_verify_bkpts_enabled@plt+0xc>
   120bc:	ldr	r7, [pc, #1124]	; 12528 <vcos_verify_bkpts_enabled@plt+0xa44>
   120c0:	ldr	r3, [pc, #1124]	; 1252c <vcos_verify_bkpts_enabled@plt+0xa48>
   120c4:	mov	r1, #128	; 0x80
   120c8:	add	r7, pc, r7
   120cc:	mov	r2, r4
   120d0:	add	r7, r7, #124	; 0x7c
   120d4:	add	r3, pc, r3
   120d8:	str	r0, [sp]
   120dc:	mov	r0, r7
   120e0:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   120e4:	cmp	r0, #0
   120e8:	bne	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   120ec:	ldrh	r3, [r5, #28]
   120f0:	cmp	r3, #0
   120f4:	bne	12128 <vcos_verify_bkpts_enabled@plt+0x644>
   120f8:	ldr	r3, [r5]
   120fc:	tst	r3, #32
   12100:	beq	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   12104:	ldr	r0, [pc, #1060]	; 12530 <vcos_verify_bkpts_enabled@plt+0xa4c>
   12108:	mov	r2, r4
   1210c:	ldr	r3, [pc, #1056]	; 12534 <vcos_verify_bkpts_enabled@plt+0xa50>
   12110:	mov	r1, #128	; 0x80
   12114:	add	r0, pc, r0
   12118:	add	r3, pc, r3
   1211c:	add	r0, r0, #124	; 0x7c
   12120:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12124:	b	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   12128:	str	r3, [sp]
   1212c:	mov	r0, r7
   12130:	ldr	r3, [pc, #1024]	; 12538 <vcos_verify_bkpts_enabled@plt+0xa54>
   12134:	mov	r1, #128	; 0x80
   12138:	mov	r2, r4
   1213c:	add	r3, pc, r3
   12140:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12144:	cmp	r0, #0
   12148:	beq	120f8 <vcos_verify_bkpts_enabled@plt+0x614>
   1214c:	b	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   12150:	tst	r3, #786432	; 0xc0000
   12154:	beq	1243c <vcos_verify_bkpts_enabled@plt+0x958>
   12158:	tst	r3, #262144	; 0x40000
   1215c:	beq	12184 <vcos_verify_bkpts_enabled@plt+0x6a0>
   12160:	ldr	r0, [pc, #980]	; 1253c <vcos_verify_bkpts_enabled@plt+0xa58>
   12164:	mov	r1, #128	; 0x80
   12168:	ldr	r3, [pc, #976]	; 12540 <vcos_verify_bkpts_enabled@plt+0xa5c>
   1216c:	mov	r2, r4
   12170:	add	r0, pc, r0
   12174:	add	r3, pc, r3
   12178:	add	r0, r0, #124	; 0x7c
   1217c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12180:	b	121a4 <vcos_verify_bkpts_enabled@plt+0x6c0>
   12184:	ldr	r0, [pc, #952]	; 12544 <vcos_verify_bkpts_enabled@plt+0xa60>
   12188:	mov	r1, #128	; 0x80
   1218c:	ldr	r3, [pc, #948]	; 12548 <vcos_verify_bkpts_enabled@plt+0xa64>
   12190:	mov	r2, r4
   12194:	add	r0, pc, r0
   12198:	add	r3, pc, r3
   1219c:	add	r0, r0, #124	; 0x7c
   121a0:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   121a4:	cmp	r0, #0
   121a8:	bne	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   121ac:	ldr	r3, [r5, #32]
   121b0:	cmp	r3, #0
   121b4:	beq	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   121b8:	sub	r3, r3, #1
   121bc:	cmp	r3, #12
   121c0:	addls	pc, pc, r3, lsl #2
   121c4:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   121c8:	b	121fc <vcos_verify_bkpts_enabled@plt+0x718>
   121cc:	b	12220 <vcos_verify_bkpts_enabled@plt+0x73c>
   121d0:	b	12244 <vcos_verify_bkpts_enabled@plt+0x760>
   121d4:	b	12268 <vcos_verify_bkpts_enabled@plt+0x784>
   121d8:	b	1228c <vcos_verify_bkpts_enabled@plt+0x7a8>
   121dc:	b	122b0 <vcos_verify_bkpts_enabled@plt+0x7cc>
   121e0:	b	122d4 <vcos_verify_bkpts_enabled@plt+0x7f0>
   121e4:	b	122f8 <vcos_verify_bkpts_enabled@plt+0x814>
   121e8:	b	1231c <vcos_verify_bkpts_enabled@plt+0x838>
   121ec:	b	12340 <vcos_verify_bkpts_enabled@plt+0x85c>
   121f0:	b	12364 <vcos_verify_bkpts_enabled@plt+0x880>
   121f4:	b	12388 <vcos_verify_bkpts_enabled@plt+0x8a4>
   121f8:	b	123ac <vcos_verify_bkpts_enabled@plt+0x8c8>
   121fc:	ldr	r0, [pc, #840]	; 1254c <vcos_verify_bkpts_enabled@plt+0xa68>
   12200:	mov	r1, #128	; 0x80
   12204:	ldr	r3, [pc, #836]	; 12550 <vcos_verify_bkpts_enabled@plt+0xa6c>
   12208:	mov	r2, r4
   1220c:	add	r0, pc, r0
   12210:	add	r3, pc, r3
   12214:	add	r0, r0, #124	; 0x7c
   12218:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   1221c:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12220:	ldr	r0, [pc, #812]	; 12554 <vcos_verify_bkpts_enabled@plt+0xa70>
   12224:	mov	r1, #128	; 0x80
   12228:	ldr	r3, [pc, #808]	; 12558 <vcos_verify_bkpts_enabled@plt+0xa74>
   1222c:	mov	r2, r4
   12230:	add	r0, pc, r0
   12234:	add	r3, pc, r3
   12238:	add	r0, r0, #124	; 0x7c
   1223c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12240:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12244:	ldr	r0, [pc, #784]	; 1255c <vcos_verify_bkpts_enabled@plt+0xa78>
   12248:	mov	r1, #128	; 0x80
   1224c:	ldr	r3, [pc, #780]	; 12560 <vcos_verify_bkpts_enabled@plt+0xa7c>
   12250:	mov	r2, r4
   12254:	add	r0, pc, r0
   12258:	add	r3, pc, r3
   1225c:	add	r0, r0, #124	; 0x7c
   12260:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12264:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12268:	ldr	r0, [pc, #756]	; 12564 <vcos_verify_bkpts_enabled@plt+0xa80>
   1226c:	mov	r1, #128	; 0x80
   12270:	ldr	r3, [pc, #752]	; 12568 <vcos_verify_bkpts_enabled@plt+0xa84>
   12274:	mov	r2, r4
   12278:	add	r0, pc, r0
   1227c:	add	r3, pc, r3
   12280:	add	r0, r0, #124	; 0x7c
   12284:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12288:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   1228c:	ldr	r0, [pc, #728]	; 1256c <vcos_verify_bkpts_enabled@plt+0xa88>
   12290:	mov	r1, #128	; 0x80
   12294:	ldr	r3, [pc, #724]	; 12570 <vcos_verify_bkpts_enabled@plt+0xa8c>
   12298:	mov	r2, r4
   1229c:	add	r0, pc, r0
   122a0:	add	r3, pc, r3
   122a4:	add	r0, r0, #124	; 0x7c
   122a8:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   122ac:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   122b0:	ldr	r0, [pc, #700]	; 12574 <vcos_verify_bkpts_enabled@plt+0xa90>
   122b4:	mov	r1, #128	; 0x80
   122b8:	ldr	r3, [pc, #696]	; 12578 <vcos_verify_bkpts_enabled@plt+0xa94>
   122bc:	mov	r2, r4
   122c0:	add	r0, pc, r0
   122c4:	add	r3, pc, r3
   122c8:	add	r0, r0, #124	; 0x7c
   122cc:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   122d0:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   122d4:	ldr	r0, [pc, #672]	; 1257c <vcos_verify_bkpts_enabled@plt+0xa98>
   122d8:	mov	r1, #128	; 0x80
   122dc:	ldr	r3, [pc, #668]	; 12580 <vcos_verify_bkpts_enabled@plt+0xa9c>
   122e0:	mov	r2, r4
   122e4:	add	r0, pc, r0
   122e8:	add	r3, pc, r3
   122ec:	add	r0, r0, #124	; 0x7c
   122f0:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   122f4:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   122f8:	ldr	r0, [pc, #644]	; 12584 <vcos_verify_bkpts_enabled@plt+0xaa0>
   122fc:	mov	r1, #128	; 0x80
   12300:	ldr	r3, [pc, #640]	; 12588 <vcos_verify_bkpts_enabled@plt+0xaa4>
   12304:	mov	r2, r4
   12308:	add	r0, pc, r0
   1230c:	add	r3, pc, r3
   12310:	add	r0, r0, #124	; 0x7c
   12314:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12318:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   1231c:	ldr	r0, [pc, #616]	; 1258c <vcos_verify_bkpts_enabled@plt+0xaa8>
   12320:	mov	r1, #128	; 0x80
   12324:	ldr	r3, [pc, #612]	; 12590 <vcos_verify_bkpts_enabled@plt+0xaac>
   12328:	mov	r2, r4
   1232c:	add	r0, pc, r0
   12330:	add	r3, pc, r3
   12334:	add	r0, r0, #124	; 0x7c
   12338:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   1233c:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12340:	ldr	r0, [pc, #588]	; 12594 <vcos_verify_bkpts_enabled@plt+0xab0>
   12344:	mov	r1, #128	; 0x80
   12348:	ldr	r3, [pc, #584]	; 12598 <vcos_verify_bkpts_enabled@plt+0xab4>
   1234c:	mov	r2, r4
   12350:	add	r0, pc, r0
   12354:	add	r3, pc, r3
   12358:	add	r0, r0, #124	; 0x7c
   1235c:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12360:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12364:	ldr	r0, [pc, #560]	; 1259c <vcos_verify_bkpts_enabled@plt+0xab8>
   12368:	mov	r1, #128	; 0x80
   1236c:	ldr	r3, [pc, #556]	; 125a0 <vcos_verify_bkpts_enabled@plt+0xabc>
   12370:	mov	r2, r4
   12374:	add	r0, pc, r0
   12378:	add	r3, pc, r3
   1237c:	add	r0, r0, #124	; 0x7c
   12380:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12384:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   12388:	ldr	r0, [pc, #532]	; 125a4 <vcos_verify_bkpts_enabled@plt+0xac0>
   1238c:	mov	r1, #128	; 0x80
   12390:	ldr	r3, [pc, #528]	; 125a8 <vcos_verify_bkpts_enabled@plt+0xac4>
   12394:	mov	r2, r4
   12398:	add	r0, pc, r0
   1239c:	add	r3, pc, r3
   123a0:	add	r0, r0, #124	; 0x7c
   123a4:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   123a8:	b	123cc <vcos_verify_bkpts_enabled@plt+0x8e8>
   123ac:	ldr	r0, [pc, #504]	; 125ac <vcos_verify_bkpts_enabled@plt+0xac8>
   123b0:	mov	r1, #128	; 0x80
   123b4:	ldr	r3, [pc, #500]	; 125b0 <vcos_verify_bkpts_enabled@plt+0xacc>
   123b8:	mov	r2, r4
   123bc:	add	r0, pc, r0
   123c0:	add	r3, pc, r3
   123c4:	add	r0, r0, #124	; 0x7c
   123c8:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   123cc:	ldr	r3, [r5, #24]
   123d0:	cmp	r3, #2
   123d4:	beq	1240c <vcos_verify_bkpts_enabled@plt+0x928>
   123d8:	cmp	r3, #3
   123dc:	beq	123f4 <vcos_verify_bkpts_enabled@plt+0x910>
   123e0:	cmp	r3, #1
   123e4:	bne	12400 <vcos_verify_bkpts_enabled@plt+0x91c>
   123e8:	ldr	r3, [pc, #452]	; 125b4 <vcos_verify_bkpts_enabled@plt+0xad0>
   123ec:	add	r3, pc, r3
   123f0:	b	12414 <vcos_verify_bkpts_enabled@plt+0x930>
   123f4:	ldr	r3, [pc, #444]	; 125b8 <vcos_verify_bkpts_enabled@plt+0xad4>
   123f8:	add	r3, pc, r3
   123fc:	b	12414 <vcos_verify_bkpts_enabled@plt+0x930>
   12400:	ldr	r3, [pc, #436]	; 125bc <vcos_verify_bkpts_enabled@plt+0xad8>
   12404:	add	r3, pc, r3
   12408:	b	12414 <vcos_verify_bkpts_enabled@plt+0x930>
   1240c:	ldr	r3, [pc, #428]	; 125c0 <vcos_verify_bkpts_enabled@plt+0xadc>
   12410:	add	r3, pc, r3
   12414:	ldr	r0, [pc, #424]	; 125c4 <vcos_verify_bkpts_enabled@plt+0xae0>
   12418:	mov	r2, r4
   1241c:	str	r3, [sp]
   12420:	mov	r1, #128	; 0x80
   12424:	ldr	r3, [pc, #412]	; 125c8 <vcos_verify_bkpts_enabled@plt+0xae4>
   12428:	add	r0, pc, r0
   1242c:	add	r0, r0, #124	; 0x7c
   12430:	add	r3, pc, r3
   12434:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12438:	b	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   1243c:	tst	r3, #4194304	; 0x400000
   12440:	beq	12468 <vcos_verify_bkpts_enabled@plt+0x984>
   12444:	ldr	r0, [pc, #384]	; 125cc <vcos_verify_bkpts_enabled@plt+0xae8>
   12448:	mov	r2, r4
   1244c:	ldr	r3, [pc, #380]	; 125d0 <vcos_verify_bkpts_enabled@plt+0xaec>
   12450:	mov	r1, #128	; 0x80
   12454:	add	r0, pc, r0
   12458:	add	r3, pc, r3
   1245c:	add	r0, r0, #124	; 0x7c
   12460:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12464:	b	12488 <vcos_verify_bkpts_enabled@plt+0x9a4>
   12468:	ldr	r0, [pc, #356]	; 125d4 <vcos_verify_bkpts_enabled@plt+0xaf0>
   1246c:	mov	r2, r4
   12470:	ldr	r3, [pc, #352]	; 125d8 <vcos_verify_bkpts_enabled@plt+0xaf4>
   12474:	mov	r1, #128	; 0x80
   12478:	add	r0, pc, r0
   1247c:	add	r3, pc, r3
   12480:	add	r0, r0, #124	; 0x7c
   12484:	bl	11b9c <vcos_verify_bkpts_enabled@plt+0xb8>
   12488:	ldr	r2, [sp, #12]
   1248c:	ldr	r3, [r6]
   12490:	ldr	r0, [pc, #324]	; 125dc <vcos_verify_bkpts_enabled@plt+0xaf8>
   12494:	cmp	r2, r3
   12498:	add	r0, pc, r0
   1249c:	add	r0, r0, #124	; 0x7c
   124a0:	beq	124a8 <vcos_verify_bkpts_enabled@plt+0x9c4>
   124a4:	bl	11940 <__stack_chk_fail@plt>
   124a8:	add	sp, sp, #20
   124ac:	pop	{r4, r5, r6, r7, pc}
   124b0:	andeq	r9, r1, r0, lsl r2
   124b4:	andeq	r0, r0, r4, ror #1
   124b8:	andeq	r8, r0, ip, lsl r2
   124bc:	andeq	r8, r0, r8, lsl #4
   124c0:	strdeq	r9, [r1], -r8
   124c4:	andeq	r6, r0, r4, lsr #12
   124c8:	strdeq	r6, [r0], -r4
   124cc:	andeq	r9, r1, r0, asr r3
   124d0:	andeq	r6, r0, ip, asr #11
   124d4:	andeq	r9, r1, ip, lsl r3
   124d8:	andeq	r6, r0, r8, lsr #11
   124dc:	strdeq	r9, [r1], -ip
   124e0:	andeq	r6, r0, r0, ror r5
   124e4:	ldrdeq	r9, [r1], -r8
   124e8:	andeq	r6, r0, ip, asr r5
   124ec:	andeq	r9, r1, r8, ror r2
   124f0:			; <UNDEFINED> instruction: 0x000064bc
   124f4:	andeq	r9, r1, r4, asr r2
   124f8:	andeq	r6, r0, r4, lsr #9
   124fc:	andeq	r9, r1, r0, lsr r2
   12500:	andeq	r6, r0, r4, asr #9
   12504:	andeq	r9, r1, ip, lsl #4
   12508:			; <UNDEFINED> instruction: 0x000064b0
   1250c:	andeq	r9, r1, r8, ror #3
   12510:	muleq	r0, ip, r4
   12514:	andeq	r9, r1, r4, asr #3
   12518:	andeq	r6, r0, r8, lsl #9
   1251c:	andeq	r6, r0, ip, ror #7
   12520:	strdeq	r6, [r0], -r0
   12524:	andeq	r9, r1, ip, lsl #3
   12528:	andeq	r9, r1, r4, ror #2
   1252c:	andeq	r6, r0, r0, lsr r4
   12530:	andeq	r9, r1, r8, lsl r1
   12534:	strdeq	r6, [r0], -r8
   12538:	andeq	r6, r0, ip, asr #7
   1253c:	strheq	r9, [r1], -ip
   12540:	andeq	r6, r0, r4, lsr #7
   12544:	muleq	r1, r8, r0
   12548:	andeq	r6, r0, r8, lsl #7
   1254c:	andeq	r9, r1, r0, lsr #32
   12550:	andeq	r6, r0, r4, lsl r3
   12554:	strdeq	r8, [r1], -ip
   12558:	andeq	r6, r0, r4, lsl #6
   1255c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   12560:	strdeq	r6, [r0], -r4
   12564:			; <UNDEFINED> instruction: 0x00018fb4
   12568:	andeq	r6, r0, r4, ror #5
   1256c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12570:	ldrdeq	r6, [r0], -r4
   12574:	andeq	r8, r1, ip, ror #30
   12578:	andeq	r6, r0, r4, asr #5
   1257c:	andeq	r8, r1, r8, asr #30
   12580:			; <UNDEFINED> instruction: 0x000062b0
   12584:	andeq	r8, r1, r4, lsr #30
   12588:	andeq	r6, r0, r0, lsr #5
   1258c:	andeq	r8, r1, r0, lsl #30
   12590:	andeq	r6, r0, ip, lsl #5
   12594:	ldrdeq	r8, [r1], -ip
   12598:	andeq	r6, r0, ip, ror r2
   1259c:			; <UNDEFINED> instruction: 0x00018eb8
   125a0:	andeq	r6, r0, r8, ror #4
   125a4:	muleq	r1, r4, lr
   125a8:	andeq	r6, r0, r8, asr r2
   125ac:	andeq	r8, r1, r0, ror lr
   125b0:	andeq	r6, r0, r4, asr #4
   125b4:	andeq	r6, r0, ip, lsr #32
   125b8:	andeq	r6, r0, ip, lsr #32
   125bc:	andeq	r6, r0, ip, asr #32
   125c0:	andeq	r6, r0, ip
   125c4:	andeq	r8, r1, r4, lsl #28
   125c8:	ldrdeq	r6, [r0], -r4
   125cc:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   125d0:	andeq	r6, r0, r0, asr #3
   125d4:			; <UNDEFINED> instruction: 0x00018db4
   125d8:	andeq	r6, r0, r0, lsr #3
   125dc:	muleq	r1, r4, sp
   125e0:	push	{r4, r5, r6, r7, lr}
   125e4:	sub	sp, sp, #20
   125e8:	ldr	r4, [pc, #120]	; 12668 <vcos_verify_bkpts_enabled@plt+0xb84>
   125ec:	mov	r5, r0
   125f0:	ldr	r2, [pc, #116]	; 1266c <vcos_verify_bkpts_enabled@plt+0xb88>
   125f4:	mov	r0, sp
   125f8:	add	r4, pc, r4
   125fc:	mov	r3, #0
   12600:	ldr	r2, [r4, r2]
   12604:	str	r1, [sp, #4]
   12608:	str	r5, [sp]
   1260c:	ldr	r1, [r2]
   12610:	mov	r6, r2
   12614:	str	r3, [sp, #8]
   12618:	str	r1, [sp, #12]
   1261c:	bl	1752c <vc_tv_hdmi_set_property@@Base>
   12620:	subs	r7, r0, #0
   12624:	beq	12648 <vcos_verify_bkpts_enabled@plt+0xb64>
   12628:	ldr	r0, [pc, #64]	; 12670 <vcos_verify_bkpts_enabled@plt+0xb8c>
   1262c:	mov	r3, r5
   12630:	ldr	r2, [pc, #60]	; 12674 <vcos_verify_bkpts_enabled@plt+0xb90>
   12634:	mov	r1, #1
   12638:	ldr	r0, [r4, r0]
   1263c:	add	r2, pc, r2
   12640:	ldr	r0, [r0]
   12644:	bl	11a48 <__fprintf_chk@plt>
   12648:	ldr	r2, [sp, #12]
   1264c:	mov	r0, r7
   12650:	ldr	r3, [r6]
   12654:	cmp	r2, r3
   12658:	beq	12660 <vcos_verify_bkpts_enabled@plt+0xb7c>
   1265c:	bl	11940 <__stack_chk_fail@plt>
   12660:	add	sp, sp, #20
   12664:	pop	{r4, r5, r6, r7, pc}
   12668:	andeq	r8, r1, r0, lsl #20
   1266c:	andeq	r0, r0, r4, ror #1
   12670:	andeq	r0, r0, ip, ror #1
   12674:	andeq	r6, r0, r8, ror #1

00012678 <main@@Base>:
   12678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1267c:	vpush	{d8}
   12680:	sub	sp, sp, #556	; 0x22c
   12684:	ldr	sl, [pc, #4076]	; 13678 <main@@Base+0x1000>
   12688:	mov	r6, r0
   1268c:	ldr	r3, [pc, #4072]	; 1367c <main@@Base+0x1004>
   12690:	mov	r7, r1
   12694:	add	sl, pc, sl
   12698:	add	r5, sp, #372	; 0x174
   1269c:	ldr	r3, [sl, r3]
   126a0:	ldr	r3, [r3]
   126a4:	str	r3, [sp, #548]	; 0x224
   126a8:	bl	1191c <vcos_init@plt>
   126ac:	ldr	r3, [pc, #4044]	; 13680 <main@@Base+0x1008>
   126b0:	add	r3, pc, r3
   126b4:	ldr	r2, [r3]
   126b8:	cmp	r2, #0
   126bc:	beq	12724 <main@@Base+0xac>
   126c0:	add	r3, r3, #16
   126c4:	mov	r0, #58	; 0x3a
   126c8:	mov	r1, r5
   126cc:	b	126dc <main@@Base+0x64>
   126d0:	ldr	r2, [r3], #16
   126d4:	cmp	r2, #0
   126d8:	beq	12728 <main@@Base+0xb0>
   126dc:	ldr	r2, [r3, #-8]
   126e0:	cmp	r2, #0
   126e4:	bne	126d0 <main@@Base+0x58>
   126e8:	ldr	r2, [r3, #-4]
   126ec:	cmp	r2, #127	; 0x7f
   126f0:	bgt	126d0 <main@@Base+0x58>
   126f4:	strb	r2, [r1]
   126f8:	ldr	r2, [r3, #-12]
   126fc:	cmp	r2, #0
   12700:	addeq	r1, r1, #1
   12704:	beq	126d0 <main@@Base+0x58>
   12708:	strb	r0, [r1, #1]
   1270c:	ldr	r2, [r3, #-12]
   12710:	cmp	r2, #2
   12714:	strbeq	r0, [r1, #2]
   12718:	addne	r1, r1, #2
   1271c:	addeq	r1, r1, #3
   12720:	b	126d0 <main@@Base+0x58>
   12724:	mov	r1, r5
   12728:	mov	r8, #2
   1272c:	ldr	ip, [pc, #3920]	; 13684 <main@@Base+0x100c>
   12730:	str	r8, [sp, #152]	; 0x98
   12734:	mov	r3, #0
   12738:	ldr	r8, [pc, #3912]	; 13688 <main@@Base+0x1010>
   1273c:	add	ip, pc, ip
   12740:	str	ip, [sp, #92]	; 0x5c
   12744:	mov	r4, r3
   12748:	add	r8, pc, r8
   1274c:	ldr	ip, [pc, #3896]	; 1368c <main@@Base+0x1014>
   12750:	str	r8, [sp, #144]	; 0x90
   12754:	mov	r9, r3
   12758:	ldr	r8, [pc, #3888]	; 13690 <main@@Base+0x1018>
   1275c:	add	ip, pc, ip
   12760:	str	ip, [sp, #96]	; 0x60
   12764:	add	r8, pc, r8
   12768:	ldr	ip, [pc, #3876]	; 13694 <main@@Base+0x101c>
   1276c:	str	r8, [sp, #112]	; 0x70
   12770:	ldr	r8, [pc, #3872]	; 13698 <main@@Base+0x1020>
   12774:	add	ip, pc, ip
   12778:	strb	r3, [r1]
   1277c:	add	r8, pc, r8
   12780:	str	r3, [sp, #68]	; 0x44
   12784:	str	r3, [sp, #56]	; 0x38
   12788:	str	r3, [sp, #64]	; 0x40
   1278c:	str	r3, [sp, #52]	; 0x34
   12790:	str	r3, [sp, #128]	; 0x80
   12794:	str	r3, [sp, #108]	; 0x6c
   12798:	str	r3, [sp, #84]	; 0x54
   1279c:	str	r3, [sp, #140]	; 0x8c
   127a0:	str	r3, [sp, #124]	; 0x7c
   127a4:	str	r3, [sp, #120]	; 0x78
   127a8:	str	r3, [sp, #116]	; 0x74
   127ac:	str	r3, [sp, #104]	; 0x68
   127b0:	str	r3, [sp, #100]	; 0x64
   127b4:	str	r3, [sp, #76]	; 0x4c
   127b8:	str	r3, [sp, #80]	; 0x50
   127bc:	str	r3, [sp, #132]	; 0x84
   127c0:	str	r3, [sp, #88]	; 0x58
   127c4:	str	r3, [sp, #72]	; 0x48
   127c8:	str	ip, [sp, #136]	; 0x88
   127cc:	str	r8, [sp, #148]	; 0x94
   127d0:	mov	r3, #0
   127d4:	str	r3, [sp]
   127d8:	ldr	r3, [pc, #3772]	; 1369c <main@@Base+0x1024>
   127dc:	mov	r0, r6
   127e0:	mov	r1, r7
   127e4:	mov	r2, r5
   127e8:	add	r3, pc, r3
   127ec:	bl	11a3c <getopt_long_only@plt>
   127f0:	cmn	r0, #1
   127f4:	beq	129d8 <main@@Base+0x360>
   127f8:	cmp	r0, #116	; 0x74
   127fc:	addls	pc, pc, r0, lsl #2
   12800:	b	12e10 <main@@Base+0x798>
   12804:	b	127d0 <main@@Base+0x158>
   12808:	b	12e10 <main@@Base+0x798>
   1280c:	b	12e10 <main@@Base+0x798>
   12810:	b	12e10 <main@@Base+0x798>
   12814:	b	12e10 <main@@Base+0x798>
   12818:	b	12e10 <main@@Base+0x798>
   1281c:	b	12e10 <main@@Base+0x798>
   12820:	b	12e10 <main@@Base+0x798>
   12824:	b	12e10 <main@@Base+0x798>
   12828:	b	12e10 <main@@Base+0x798>
   1282c:	b	12e10 <main@@Base+0x798>
   12830:	b	12e10 <main@@Base+0x798>
   12834:	b	12e10 <main@@Base+0x798>
   12838:	b	12e10 <main@@Base+0x798>
   1283c:	b	12e10 <main@@Base+0x798>
   12840:	b	12e10 <main@@Base+0x798>
   12844:	b	12e10 <main@@Base+0x798>
   12848:	b	12e10 <main@@Base+0x798>
   1284c:	b	12e10 <main@@Base+0x798>
   12850:	b	12e10 <main@@Base+0x798>
   12854:	b	12e10 <main@@Base+0x798>
   12858:	b	12e10 <main@@Base+0x798>
   1285c:	b	12e10 <main@@Base+0x798>
   12860:	b	12e10 <main@@Base+0x798>
   12864:	b	12e10 <main@@Base+0x798>
   12868:	b	12e10 <main@@Base+0x798>
   1286c:	b	12e10 <main@@Base+0x798>
   12870:	b	12e10 <main@@Base+0x798>
   12874:	b	12e10 <main@@Base+0x798>
   12878:	b	12e10 <main@@Base+0x798>
   1287c:	b	12e10 <main@@Base+0x798>
   12880:	b	12e10 <main@@Base+0x798>
   12884:	b	12e10 <main@@Base+0x798>
   12888:	b	12e10 <main@@Base+0x798>
   1288c:	b	12e10 <main@@Base+0x798>
   12890:	b	12e10 <main@@Base+0x798>
   12894:	b	12e10 <main@@Base+0x798>
   12898:	b	12e10 <main@@Base+0x798>
   1289c:	b	12e10 <main@@Base+0x798>
   128a0:	b	12e10 <main@@Base+0x798>
   128a4:	b	12e10 <main@@Base+0x798>
   128a8:	b	12e10 <main@@Base+0x798>
   128ac:	b	12e10 <main@@Base+0x798>
   128b0:	b	12e10 <main@@Base+0x798>
   128b4:	b	12e10 <main@@Base+0x798>
   128b8:	b	12e10 <main@@Base+0x798>
   128bc:	b	12e10 <main@@Base+0x798>
   128c0:	b	12e10 <main@@Base+0x798>
   128c4:	b	12e10 <main@@Base+0x798>
   128c8:	b	12e10 <main@@Base+0x798>
   128cc:	b	12e10 <main@@Base+0x798>
   128d0:	b	12e10 <main@@Base+0x798>
   128d4:	b	12e10 <main@@Base+0x798>
   128d8:	b	12e10 <main@@Base+0x798>
   128dc:	b	12e10 <main@@Base+0x798>
   128e0:	b	12e10 <main@@Base+0x798>
   128e4:	b	12e10 <main@@Base+0x798>
   128e8:	b	12e10 <main@@Base+0x798>
   128ec:	b	12e10 <main@@Base+0x798>
   128f0:	b	12e10 <main@@Base+0x798>
   128f4:	b	12e10 <main@@Base+0x798>
   128f8:	b	12e10 <main@@Base+0x798>
   128fc:	b	12e10 <main@@Base+0x798>
   12900:	b	12a18 <main@@Base+0x3a0>
   12904:	b	12e10 <main@@Base+0x798>
   12908:	b	12e10 <main@@Base+0x798>
   1290c:	b	12e10 <main@@Base+0x798>
   12910:	b	12e10 <main@@Base+0x798>
   12914:	b	12e10 <main@@Base+0x798>
   12918:	b	12e10 <main@@Base+0x798>
   1291c:	b	12e10 <main@@Base+0x798>
   12920:	b	12e10 <main@@Base+0x798>
   12924:	b	12e10 <main@@Base+0x798>
   12928:	b	12e10 <main@@Base+0x798>
   1292c:	b	12e10 <main@@Base+0x798>
   12930:	b	12e10 <main@@Base+0x798>
   12934:	b	12e10 <main@@Base+0x798>
   12938:	b	12e04 <main@@Base+0x78c>
   1293c:	b	12e10 <main@@Base+0x798>
   12940:	b	12e10 <main@@Base+0x798>
   12944:	b	12e10 <main@@Base+0x798>
   12948:	b	12e10 <main@@Base+0x798>
   1294c:	b	12e10 <main@@Base+0x798>
   12950:	b	12e10 <main@@Base+0x798>
   12954:	b	12e10 <main@@Base+0x798>
   12958:	b	12e10 <main@@Base+0x798>
   1295c:	b	12e10 <main@@Base+0x798>
   12960:	b	12e10 <main@@Base+0x798>
   12964:	b	12e10 <main@@Base+0x798>
   12968:	b	12e10 <main@@Base+0x798>
   1296c:	b	12e10 <main@@Base+0x798>
   12970:	b	12e10 <main@@Base+0x798>
   12974:	b	12e10 <main@@Base+0x798>
   12978:	b	12e10 <main@@Base+0x798>
   1297c:	b	12e10 <main@@Base+0x798>
   12980:	b	12e10 <main@@Base+0x798>
   12984:	b	12e10 <main@@Base+0x798>
   12988:	b	12de0 <main@@Base+0x768>
   1298c:	b	12e10 <main@@Base+0x798>
   12990:	b	12d30 <main@@Base+0x6b8>
   12994:	b	12d14 <main@@Base+0x69c>
   12998:	b	12c14 <main@@Base+0x59c>
   1299c:	b	12e10 <main@@Base+0x798>
   129a0:	b	12e10 <main@@Base+0x798>
   129a4:	b	12a18 <main@@Base+0x3a0>
   129a8:	b	12bf0 <main@@Base+0x578>
   129ac:	b	12be4 <main@@Base+0x56c>
   129b0:	b	12e10 <main@@Base+0x798>
   129b4:	b	12e10 <main@@Base+0x798>
   129b8:	b	12b9c <main@@Base+0x524>
   129bc:	b	12b90 <main@@Base+0x518>
   129c0:	b	12b84 <main@@Base+0x50c>
   129c4:	b	12b78 <main@@Base+0x500>
   129c8:	b	12e10 <main@@Base+0x798>
   129cc:	b	12e10 <main@@Base+0x798>
   129d0:	b	12df8 <main@@Base+0x780>
   129d4:	b	12dec <main@@Base+0x774>
   129d8:	ldr	r3, [pc, #3264]	; 136a0 <main@@Base+0x1028>
   129dc:	ldr	r3, [sl, r3]
   129e0:	ldr	r3, [r3]
   129e4:	cmp	r3, #1
   129e8:	rsb	r6, r3, r6
   129ec:	beq	12f84 <main@@Base+0x90c>
   129f0:	cmp	r6, #0
   129f4:	ble	12f90 <main@@Base+0x918>
   129f8:	ldr	r0, [pc, #3668]	; 13854 <main@@Base+0x11dc>
   129fc:	mov	r1, #1
   12a00:	ldr	r2, [pc, #3228]	; 136a4 <main@@Base+0x102c>
   12a04:	ldr	r3, [r7, r3, lsl #2]
   12a08:	ldr	r0, [sl, r0]
   12a0c:	add	r2, pc, r2
   12a10:	ldr	r0, [r0]
   12a14:	bl	11a48 <__fprintf_chk@plt>
   12a18:	ldr	r3, [pc, #3584]	; 13820 <main@@Base+0x11a8>
   12a1c:	mov	r1, #1
   12a20:	ldr	r0, [pc, #3200]	; 136a8 <main@@Base+0x1030>
   12a24:	mov	r2, #29
   12a28:	ldr	r4, [sl, r3]
   12a2c:	add	r0, pc, r0
   12a30:	ldr	r3, [r4]
   12a34:	bl	11964 <fwrite@plt>
   12a38:	ldr	r0, [pc, #3180]	; 136ac <main@@Base+0x1034>
   12a3c:	ldr	r3, [r4]
   12a40:	mov	r1, #1
   12a44:	mov	r2, #74	; 0x4a
   12a48:	add	r0, pc, r0
   12a4c:	bl	11964 <fwrite@plt>
   12a50:	ldr	r0, [pc, #3160]	; 136b0 <main@@Base+0x1038>
   12a54:	ldr	r3, [r4]
   12a58:	mov	r1, #1
   12a5c:	mov	r2, #205	; 0xcd
   12a60:	add	r0, pc, r0
   12a64:	bl	11964 <fwrite@plt>
   12a68:	ldr	r0, [pc, #3140]	; 136b4 <main@@Base+0x103c>
   12a6c:	ldr	r3, [r4]
   12a70:	mov	r1, #1
   12a74:	mov	r2, #101	; 0x65
   12a78:	add	r0, pc, r0
   12a7c:	bl	11964 <fwrite@plt>
   12a80:	ldr	r0, [pc, #3120]	; 136b8 <main@@Base+0x1040>
   12a84:	ldr	r3, [r4]
   12a88:	mov	r1, #1
   12a8c:	mov	r2, #126	; 0x7e
   12a90:	add	r0, pc, r0
   12a94:	bl	11964 <fwrite@plt>
   12a98:	ldr	r0, [pc, #3100]	; 136bc <main@@Base+0x1044>
   12a9c:	ldr	r3, [r4]
   12aa0:	mov	r1, #1
   12aa4:	mov	r2, #58	; 0x3a
   12aa8:	add	r0, pc, r0
   12aac:	bl	11964 <fwrite@plt>
   12ab0:	ldr	r0, [pc, #3080]	; 136c0 <main@@Base+0x1048>
   12ab4:	ldr	r3, [r4]
   12ab8:	mov	r1, #1
   12abc:	mov	r2, #77	; 0x4d
   12ac0:	add	r0, pc, r0
   12ac4:	bl	11964 <fwrite@plt>
   12ac8:	ldr	r0, [pc, #3060]	; 136c4 <main@@Base+0x104c>
   12acc:	ldr	r3, [r4]
   12ad0:	mov	r1, #1
   12ad4:	mov	r2, #56	; 0x38
   12ad8:	add	r0, pc, r0
   12adc:	bl	11964 <fwrite@plt>
   12ae0:	ldr	r0, [pc, #3040]	; 136c8 <main@@Base+0x1050>
   12ae4:	ldr	r3, [r4]
   12ae8:	mov	r1, #1
   12aec:	mov	r2, #52	; 0x34
   12af0:	add	r0, pc, r0
   12af4:	bl	11964 <fwrite@plt>
   12af8:	ldr	r0, [pc, #3020]	; 136cc <main@@Base+0x1054>
   12afc:	ldr	r3, [r4]
   12b00:	mov	r1, #1
   12b04:	mov	r2, #68	; 0x44
   12b08:	add	r0, pc, r0
   12b0c:	bl	11964 <fwrite@plt>
   12b10:	ldr	r0, [pc, #3000]	; 136d0 <main@@Base+0x1058>
   12b14:	ldr	r3, [r4]
   12b18:	mov	r1, #1
   12b1c:	mov	r2, #66	; 0x42
   12b20:	add	r0, pc, r0
   12b24:	bl	11964 <fwrite@plt>
   12b28:	ldr	r0, [pc, #2980]	; 136d4 <main@@Base+0x105c>
   12b2c:	ldr	r3, [r4]
   12b30:	mov	r1, #1
   12b34:	mov	r2, #71	; 0x47
   12b38:	add	r0, pc, r0
   12b3c:	bl	11964 <fwrite@plt>
   12b40:	ldr	r0, [pc, #2960]	; 136d8 <main@@Base+0x1060>
   12b44:	ldr	r3, [r4]
   12b48:	mov	r1, #1
   12b4c:	mov	r2, #66	; 0x42
   12b50:	add	r0, pc, r0
   12b54:	bl	11964 <fwrite@plt>
   12b58:	ldr	r0, [pc, #2940]	; 136dc <main@@Base+0x1064>
   12b5c:	ldr	r3, [r4]
   12b60:	mov	r1, #1
   12b64:	add	r0, pc, r0
   12b68:	mov	r2, #59	; 0x3b
   12b6c:	bl	11964 <fwrite@plt>
   12b70:	mov	r0, #1
   12b74:	bl	119dc <exit@plt>
   12b78:	mov	ip, #1
   12b7c:	str	ip, [sp, #72]	; 0x48
   12b80:	b	127d0 <main@@Base+0x158>
   12b84:	mov	r8, #1
   12b88:	str	r8, [sp, #80]	; 0x50
   12b8c:	b	127d0 <main@@Base+0x158>
   12b90:	mov	r8, #1
   12b94:	str	r8, [sp, #108]	; 0x6c
   12b98:	b	127d0 <main@@Base+0x158>
   12b9c:	ldr	r3, [pc, #2876]	; 136e0 <main@@Base+0x1068>
   12ba0:	ldr	r0, [sp, #92]	; 0x5c
   12ba4:	ldr	r3, [sl, r3]
   12ba8:	ldr	r8, [r3]
   12bac:	mov	r1, r8
   12bb0:	bl	11958 <strcasecmp@plt>
   12bb4:	cmp	r0, #0
   12bb8:	beq	12e34 <main@@Base+0x7bc>
   12bbc:	ldr	r0, [sp, #144]	; 0x90
   12bc0:	mov	r1, r8
   12bc4:	bl	11958 <strcasecmp@plt>
   12bc8:	cmp	r0, #0
   12bcc:	bne	13114 <main@@Base+0xa9c>
   12bd0:	mov	ip, #2
   12bd4:	mov	r8, #1
   12bd8:	str	ip, [sp, #64]	; 0x40
   12bdc:	str	r8, [sp, #76]	; 0x4c
   12be0:	b	127d0 <main@@Base+0x158>
   12be4:	mov	ip, #1
   12be8:	str	ip, [sp, #84]	; 0x54
   12bec:	b	127d0 <main@@Base+0x158>
   12bf0:	ldr	r3, [pc, #2792]	; 136e0 <main@@Base+0x1068>
   12bf4:	mov	r1, #0
   12bf8:	mov	r2, #10
   12bfc:	ldr	r3, [sl, r3]
   12c00:	ldr	r0, [r3]
   12c04:	bl	118b0 <strtol@plt>
   12c08:	add	r0, r0, #1
   12c0c:	str	r0, [sp, #124]	; 0x7c
   12c10:	b	127d0 <main@@Base+0x158>
   12c14:	ldr	r0, [pc, #2756]	; 136e0 <main@@Base+0x1068>
   12c18:	add	ip, sp, #420	; 0x1a4
   12c1c:	str	ip, [sp, #60]	; 0x3c
   12c20:	add	r8, sp, #340	; 0x154
   12c24:	ldr	r1, [pc, #2744]	; 136e4 <main@@Base+0x106c>
   12c28:	add	r3, sp, #176	; 0xb0
   12c2c:	ldr	r0, [sl, r0]
   12c30:	mov	r2, r8
   12c34:	str	ip, [sp]
   12c38:	add	r1, pc, r1
   12c3c:	str	r0, [sp, #52]	; 0x34
   12c40:	ldr	r0, [r0]
   12c44:	bl	11a90 <sscanf@plt>
   12c48:	sub	r3, r0, #2
   12c4c:	mov	fp, r0
   12c50:	cmp	r3, #1
   12c54:	bhi	13070 <main@@Base+0x9f8>
   12c58:	ldr	r0, [pc, #2696]	; 136e8 <main@@Base+0x1070>
   12c5c:	mov	r1, r8
   12c60:	add	r0, pc, r0
   12c64:	bl	11958 <strcasecmp@plt>
   12c68:	cmp	r0, #0
   12c6c:	beq	12e44 <main@@Base+0x7cc>
   12c70:	ldr	r0, [pc, #2676]	; 136ec <main@@Base+0x1074>
   12c74:	mov	r1, r8
   12c78:	add	r0, pc, r0
   12c7c:	bl	11958 <strcasecmp@plt>
   12c80:	cmp	r0, #0
   12c84:	beq	12eec <main@@Base+0x874>
   12c88:	ldr	r0, [pc, #2656]	; 136f0 <main@@Base+0x1078>
   12c8c:	mov	r1, r8
   12c90:	add	r0, pc, r0
   12c94:	bl	11958 <strcasecmp@plt>
   12c98:	cmp	r0, #0
   12c9c:	beq	12f64 <main@@Base+0x8ec>
   12ca0:	ldr	r0, [pc, #2636]	; 136f4 <main@@Base+0x107c>
   12ca4:	mov	r1, r8
   12ca8:	add	r0, pc, r0
   12cac:	bl	11958 <strcasecmp@plt>
   12cb0:	cmp	r0, #0
   12cb4:	beq	12f74 <main@@Base+0x8fc>
   12cb8:	ldr	r0, [pc, #2616]	; 136f8 <main@@Base+0x1080>
   12cbc:	mov	r1, r8
   12cc0:	add	r0, pc, r0
   12cc4:	bl	11958 <strcasecmp@plt>
   12cc8:	cmp	r0, #0
   12ccc:	beq	12fcc <main@@Base+0x954>
   12cd0:	ldr	r0, [pc, #2596]	; 136fc <main@@Base+0x1084>
   12cd4:	mov	r1, r8
   12cd8:	add	r0, pc, r0
   12cdc:	bl	11958 <strcasecmp@plt>
   12ce0:	cmp	r0, #0
   12ce4:	beq	130c8 <main@@Base+0xa50>
   12ce8:	ldr	r0, [pc, #2576]	; 13700 <main@@Base+0x1088>
   12cec:	mov	r1, r8
   12cf0:	add	r0, pc, r0
   12cf4:	bl	11958 <strcasecmp@plt>
   12cf8:	cmp	r0, #0
   12cfc:	bne	14120 <main@@Base+0x1aa8>
   12d00:	mov	r8, #1
   12d04:	mov	ip, #4
   12d08:	str	r8, [sp, #52]	; 0x34
   12d0c:	str	ip, [sp, #140]	; 0x8c
   12d10:	b	12e4c <main@@Base+0x7d4>
   12d14:	ldr	r3, [pc, #2500]	; 136e0 <main@@Base+0x1068>
   12d18:	mov	r8, #1
   12d1c:	str	r8, [sp, #120]	; 0x78
   12d20:	ldr	r3, [sl, r3]
   12d24:	ldr	r3, [r3]
   12d28:	str	r3, [sp, #128]	; 0x80
   12d2c:	b	127d0 <main@@Base+0x158>
   12d30:	ldr	r3, [pc, #2472]	; 136e0 <main@@Base+0x1068>
   12d34:	add	ip, sp, #420	; 0x1a4
   12d38:	str	ip, [sp, #60]	; 0x3c
   12d3c:	add	r8, sp, #308	; 0x134
   12d40:	add	r9, sp, #340	; 0x154
   12d44:	ldr	r1, [sp, #96]	; 0x60
   12d48:	ldr	r3, [sl, r3]
   12d4c:	mov	r2, r8
   12d50:	str	ip, [sp]
   12d54:	str	r3, [sp, #56]	; 0x38
   12d58:	mov	r3, r9
   12d5c:	ldr	ip, [sp, #56]	; 0x38
   12d60:	ldr	r0, [ip]
   12d64:	bl	11a90 <sscanf@plt>
   12d68:	sub	r3, r0, #2
   12d6c:	mov	fp, r0
   12d70:	cmp	r3, #1
   12d74:	bhi	13028 <main@@Base+0x9b0>
   12d78:	ldr	r0, [sp, #112]	; 0x70
   12d7c:	mov	r1, r8
   12d80:	bl	11958 <strcasecmp@plt>
   12d84:	cmp	r0, #0
   12d88:	beq	12e6c <main@@Base+0x7f4>
   12d8c:	ldr	r0, [pc, #2416]	; 13704 <main@@Base+0x108c>
   12d90:	mov	r1, r8
   12d94:	add	r0, pc, r0
   12d98:	bl	11958 <strcasecmp@plt>
   12d9c:	cmp	r0, #0
   12da0:	beq	12ee0 <main@@Base+0x868>
   12da4:	ldr	r0, [pc, #2396]	; 13708 <main@@Base+0x1090>
   12da8:	mov	r1, r8
   12dac:	add	r0, pc, r0
   12db0:	bl	11958 <strcasecmp@plt>
   12db4:	cmp	r0, #0
   12db8:	beq	12f58 <main@@Base+0x8e0>
   12dbc:	ldr	r0, [pc, #2376]	; 1370c <main@@Base+0x1094>
   12dc0:	mov	r1, r8
   12dc4:	add	r0, pc, r0
   12dc8:	bl	11958 <strcasecmp@plt>
   12dcc:	cmp	r0, #0
   12dd0:	bne	131e8 <main@@Base+0xb70>
   12dd4:	mov	r8, #3
   12dd8:	str	r8, [sp, #56]	; 0x38
   12ddc:	b	12e70 <main@@Base+0x7f8>
   12de0:	mov	ip, #1
   12de4:	str	ip, [sp, #116]	; 0x74
   12de8:	b	127d0 <main@@Base+0x158>
   12dec:	mov	ip, #1
   12df0:	str	ip, [sp, #132]	; 0x84
   12df4:	b	127d0 <main@@Base+0x158>
   12df8:	mov	r8, #1
   12dfc:	str	r8, [sp, #104]	; 0x68
   12e00:	b	127d0 <main@@Base+0x158>
   12e04:	mov	ip, #1
   12e08:	str	ip, [sp, #100]	; 0x64
   12e0c:	b	127d0 <main@@Base+0x158>
   12e10:	ldr	ip, [pc, #2620]	; 13854 <main@@Base+0x11dc>
   12e14:	mov	r3, r0
   12e18:	ldr	r2, [pc, #2288]	; 13710 <main@@Base+0x1098>
   12e1c:	mov	r1, #1
   12e20:	ldr	r0, [sl, ip]
   12e24:	add	r2, pc, r2
   12e28:	ldr	r0, [r0]
   12e2c:	bl	11a48 <__fprintf_chk@plt>
   12e30:	b	12a18 <main@@Base+0x3a0>
   12e34:	mov	r8, #1
   12e38:	str	r8, [sp, #64]	; 0x40
   12e3c:	str	r8, [sp, #76]	; 0x4c
   12e40:	b	127d0 <main@@Base+0x158>
   12e44:	mov	r8, #1
   12e48:	str	r8, [sp, #52]	; 0x34
   12e4c:	cmp	fp, #3
   12e50:	beq	12f10 <main@@Base+0x898>
   12e54:	ldr	r3, [sp, #176]	; 0xb0
   12e58:	cmp	r3, #127	; 0x7f
   12e5c:	bhi	13050 <main@@Base+0x9d8>
   12e60:	mov	r8, #1
   12e64:	str	r8, [sp, #88]	; 0x58
   12e68:	b	127d0 <main@@Base+0x158>
   12e6c:	str	r0, [sp, #56]	; 0x38
   12e70:	ldr	r0, [sp, #136]	; 0x88
   12e74:	mov	r1, r9
   12e78:	bl	11958 <strcasecmp@plt>
   12e7c:	cmp	r0, #0
   12e80:	moveq	r8, #1
   12e84:	streq	r8, [sp, #68]	; 0x44
   12e88:	beq	12eac <main@@Base+0x834>
   12e8c:	ldr	r0, [pc, #2176]	; 13714 <main@@Base+0x109c>
   12e90:	mov	r1, r9
   12e94:	add	r0, pc, r0
   12e98:	bl	11958 <strcasecmp@plt>
   12e9c:	cmp	r0, #0
   12ea0:	moveq	ip, #2
   12ea4:	streq	ip, [sp, #68]	; 0x44
   12ea8:	bne	12ebc <main@@Base+0x844>
   12eac:	cmp	fp, #3
   12eb0:	beq	12ef8 <main@@Base+0x880>
   12eb4:	mov	r9, #1
   12eb8:	b	127d0 <main@@Base+0x158>
   12ebc:	ldr	r0, [pc, #2132]	; 13718 <main@@Base+0x10a0>
   12ec0:	mov	r1, r9
   12ec4:	add	r0, pc, r0
   12ec8:	bl	11958 <strcasecmp@plt>
   12ecc:	ldr	ip, [sp, #68]	; 0x44
   12ed0:	cmp	r0, #0
   12ed4:	moveq	ip, #3
   12ed8:	str	ip, [sp, #68]	; 0x44
   12edc:	b	12eac <main@@Base+0x834>
   12ee0:	mov	r8, #1
   12ee4:	str	r8, [sp, #56]	; 0x38
   12ee8:	b	12e70 <main@@Base+0x7f8>
   12eec:	mov	ip, #2
   12ef0:	str	ip, [sp, #52]	; 0x34
   12ef4:	b	12e4c <main@@Base+0x7d4>
   12ef8:	ldr	r1, [sp, #60]	; 0x3c
   12efc:	ldr	r0, [sp, #148]	; 0x94
   12f00:	bl	11958 <strcasecmp@plt>
   12f04:	cmp	r0, #0
   12f08:	moveq	r4, #1
   12f0c:	b	12eb4 <main@@Base+0x83c>
   12f10:	ldr	r0, [pc, #2052]	; 1371c <main@@Base+0x10a4>
   12f14:	ldr	r1, [sp, #60]	; 0x3c
   12f18:	add	r0, pc, r0
   12f1c:	bl	11958 <strcasecmp@plt>
   12f20:	cmp	r0, #0
   12f24:	beq	12f4c <main@@Base+0x8d4>
   12f28:	ldr	r0, [pc, #2032]	; 13720 <main@@Base+0x10a8>
   12f2c:	ldr	r1, [sp, #60]	; 0x3c
   12f30:	add	r0, pc, r0
   12f34:	bl	11958 <strcasecmp@plt>
   12f38:	cmp	r0, #0
   12f3c:	bne	132f4 <main@@Base+0xc7c>
   12f40:	mov	ip, #1
   12f44:	str	ip, [sp, #152]	; 0x98
   12f48:	b	12e54 <main@@Base+0x7dc>
   12f4c:	mov	r8, #2
   12f50:	str	r8, [sp, #152]	; 0x98
   12f54:	b	12e54 <main@@Base+0x7dc>
   12f58:	mov	ip, #2
   12f5c:	str	ip, [sp, #56]	; 0x38
   12f60:	b	12e70 <main@@Base+0x7f8>
   12f64:	mov	r8, #1
   12f68:	str	r8, [sp, #140]	; 0x8c
   12f6c:	str	r8, [sp, #52]	; 0x34
   12f70:	b	12e4c <main@@Base+0x7d4>
   12f74:	mov	ip, #1
   12f78:	str	ip, [sp, #140]	; 0x8c
   12f7c:	str	ip, [sp, #52]	; 0x34
   12f80:	b	12e4c <main@@Base+0x7d4>
   12f84:	cmp	r6, #0
   12f88:	ble	12a18 <main@@Base+0x3a0>
   12f8c:	b	129f8 <main@@Base+0x380>
   12f90:	ldr	ip, [sp, #72]	; 0x48
   12f94:	ldr	r5, [sp, #88]	; 0x58
   12f98:	add	r3, ip, r5
   12f9c:	add	r3, r9, r3
   12fa0:	cmp	r3, #1
   12fa4:	ble	12fe0 <main@@Base+0x968>
   12fa8:	ldr	r3, [pc, #2212]	; 13854 <main@@Base+0x11dc>
   12fac:	mov	r1, #1
   12fb0:	ldr	r0, [pc, #1900]	; 13724 <main@@Base+0x10ac>
   12fb4:	mov	r2, #33	; 0x21
   12fb8:	ldr	r3, [sl, r3]
   12fbc:	add	r0, pc, r0
   12fc0:	ldr	r3, [r3]
   12fc4:	bl	11964 <fwrite@plt>
   12fc8:	b	12a18 <main@@Base+0x3a0>
   12fcc:	mov	r8, #1
   12fd0:	mov	ip, #2
   12fd4:	str	r8, [sp, #52]	; 0x34
   12fd8:	str	ip, [sp, #140]	; 0x8c
   12fdc:	b	12e4c <main@@Base+0x7d4>
   12fe0:	ldr	r7, [sp, #72]	; 0x48
   12fe4:	ldr	r8, [sp, #88]	; 0x58
   12fe8:	orrs	r7, r7, r8
   12fec:	bne	13098 <main@@Base+0xa20>
   12ff0:	cmp	r9, #1
   12ff4:	beq	13098 <main@@Base+0xa20>
   12ff8:	add	r0, sp, #168	; 0xa8
   12ffc:	bl	119a0 <vchi_initialise@plt>
   13000:	subs	r3, r0, #0
   13004:	beq	130dc <main@@Base+0xa64>
   13008:	ldr	r0, [pc, #2116]	; 13854 <main@@Base+0x11dc>
   1300c:	mov	r1, #1
   13010:	ldr	r2, [pc, #1808]	; 13728 <main@@Base+0x10b0>
   13014:	ldr	r0, [sl, r0]
   13018:	add	r2, pc, r2
   1301c:	ldr	r0, [r0]
   13020:	bl	11a48 <__fprintf_chk@plt>
   13024:	b	12b70 <main@@Base+0x4f8>
   13028:	ldr	r0, [pc, #2084]	; 13854 <main@@Base+0x11dc>
   1302c:	mov	r1, #1
   13030:	ldr	r5, [sp, #56]	; 0x38
   13034:	ldr	r2, [pc, #1776]	; 1372c <main@@Base+0x10b4>
   13038:	ldr	r0, [sl, r0]
   1303c:	ldr	r3, [r5]
   13040:	add	r2, pc, r2
   13044:	ldr	r0, [r0]
   13048:	bl	11a48 <__fprintf_chk@plt>
   1304c:	b	12b70 <main@@Base+0x4f8>
   13050:	ldr	r0, [pc, #2044]	; 13854 <main@@Base+0x11dc>
   13054:	mov	r1, #1
   13058:	ldr	r2, [pc, #1744]	; 13730 <main@@Base+0x10b8>
   1305c:	ldr	r0, [sl, r0]
   13060:	add	r2, pc, r2
   13064:	ldr	r0, [r0]
   13068:	bl	11a48 <__fprintf_chk@plt>
   1306c:	b	12b70 <main@@Base+0x4f8>
   13070:	ldr	r0, [pc, #2012]	; 13854 <main@@Base+0x11dc>
   13074:	mov	r1, #1
   13078:	ldr	r5, [sp, #52]	; 0x34
   1307c:	ldr	r2, [pc, #1712]	; 13734 <main@@Base+0x10bc>
   13080:	ldr	r0, [sl, r0]
   13084:	ldr	r3, [r5]
   13088:	add	r2, pc, r2
   1308c:	ldr	r0, [r0]
   13090:	bl	11a48 <__fprintf_chk@plt>
   13094:	b	12b70 <main@@Base+0x4f8>
   13098:	ldr	ip, [sp, #80]	; 0x50
   1309c:	cmp	ip, #1
   130a0:	bne	12ff8 <main@@Base+0x980>
   130a4:	ldr	r3, [pc, #1960]	; 13854 <main@@Base+0x11dc>
   130a8:	mov	r1, ip
   130ac:	ldr	r0, [pc, #1668]	; 13738 <main@@Base+0x10c0>
   130b0:	mov	r2, #49	; 0x31
   130b4:	ldr	r3, [sl, r3]
   130b8:	add	r0, pc, r0
   130bc:	ldr	r3, [r3]
   130c0:	bl	11964 <fwrite@plt>
   130c4:	b	12b70 <main@@Base+0x4f8>
   130c8:	mov	r8, #1
   130cc:	mov	ip, #3
   130d0:	str	r8, [sp, #52]	; 0x34
   130d4:	str	ip, [sp, #140]	; 0x8c
   130d8:	b	12e4c <main@@Base+0x7d4>
   130dc:	mov	r1, r3
   130e0:	ldr	r2, [sp, #168]	; 0xa8
   130e4:	bl	11ad8 <vchi_connect@plt>
   130e8:	subs	r5, r0, #0
   130ec:	beq	13138 <main@@Base+0xac0>
   130f0:	ldr	r0, [pc, #1884]	; 13854 <main@@Base+0x11dc>
   130f4:	mov	r3, r5
   130f8:	ldr	r2, [pc, #1596]	; 1373c <main@@Base+0x10c4>
   130fc:	mov	r1, #1
   13100:	ldr	r0, [sl, r0]
   13104:	add	r2, pc, r2
   13108:	ldr	r0, [r0]
   1310c:	bl	11a48 <__fprintf_chk@plt>
   13110:	b	12b70 <main@@Base+0x4f8>
   13114:	ldr	r0, [pc, #1848]	; 13854 <main@@Base+0x11dc>
   13118:	mov	r3, r8
   1311c:	ldr	r2, [pc, #1564]	; 13740 <main@@Base+0x10c8>
   13120:	mov	r1, #1
   13124:	ldr	r0, [sl, r0]
   13128:	add	r2, pc, r2
   1312c:	ldr	r0, [r0]
   13130:	bl	11a48 <__fprintf_chk@plt>
   13134:	b	12b70 <main@@Base+0x4f8>
   13138:	ldr	r0, [sp, #168]	; 0xa8
   1313c:	add	r1, sp, #172	; 0xac
   13140:	mov	r2, #1
   13144:	bl	14fa4 <vc_vchi_tv_init@@Base>
   13148:	ldr	r7, [sp, #100]	; 0x64
   1314c:	cmp	r7, #1
   13150:	beq	13fac <main@@Base+0x1934>
   13154:	ldr	r8, [sp, #76]	; 0x4c
   13158:	cmp	r8, #1
   1315c:	beq	13bbc <main@@Base+0x1544>
   13160:	ldr	r7, [sp, #72]	; 0x48
   13164:	cmp	r7, #0
   13168:	bne	1331c <main@@Base+0xca4>
   1316c:	ldr	r8, [sp, #88]	; 0x58
   13170:	cmp	r8, #0
   13174:	bne	1320c <main@@Base+0xb94>
   13178:	cmp	r9, #1
   1317c:	beq	13b40 <main@@Base+0x14c8>
   13180:	ldr	r7, [sp, #80]	; 0x50
   13184:	cmp	r7, #1
   13188:	beq	13af0 <main@@Base+0x1478>
   1318c:	ldr	r8, [sp, #104]	; 0x68
   13190:	cmp	r8, #1
   13194:	beq	135e0 <main@@Base+0xf68>
   13198:	ldr	r5, [sp, #116]	; 0x74
   1319c:	cmp	r5, #1
   131a0:	beq	133dc <main@@Base+0xd64>
   131a4:	ldr	r7, [sp, #120]	; 0x78
   131a8:	cmp	r7, #1
   131ac:	beq	13398 <main@@Base+0xd20>
   131b0:	ldr	ip, [sp, #124]	; 0x7c
   131b4:	cmp	ip, #0
   131b8:	bne	13380 <main@@Base+0xd08>
   131bc:	ldr	r5, [sp, #108]	; 0x6c
   131c0:	cmp	r5, #1
   131c4:	beq	13a40 <main@@Base+0x13c8>
   131c8:	ldr	r8, [sp, #100]	; 0x64
   131cc:	cmp	r8, #1
   131d0:	beq	139f4 <main@@Base+0x137c>
   131d4:	bl	15548 <vc_vchi_tv_stop@@Base>
   131d8:	ldr	r0, [sp, #168]	; 0xa8
   131dc:	bl	118c8 <vchi_disconnect@plt>
   131e0:	mov	r0, #0
   131e4:	bl	119dc <exit@plt>
   131e8:	ldr	r0, [pc, #1636]	; 13854 <main@@Base+0x11dc>
   131ec:	mov	r3, r8
   131f0:	ldr	r2, [pc, #1356]	; 13744 <main@@Base+0x10cc>
   131f4:	mov	r1, #1
   131f8:	ldr	r0, [sl, r0]
   131fc:	add	r2, pc, r2
   13200:	ldr	r0, [r0]
   13204:	bl	11a48 <__fprintf_chk@plt>
   13208:	b	12b70 <main@@Base+0x4f8>
   1320c:	ldr	ip, [sp, #140]	; 0x8c
   13210:	cmp	ip, #0
   13214:	beq	141d4 <main@@Base+0x1b5c>
   13218:	ldr	r5, [sp, #140]	; 0x8c
   1321c:	cmp	r5, #1
   13220:	beq	141bc <main@@Base+0x1b44>
   13224:	ldr	r7, [sp, #140]	; 0x8c
   13228:	cmp	r7, #2
   1322c:	beq	141a4 <main@@Base+0x1b2c>
   13230:	ldr	r8, [sp, #140]	; 0x8c
   13234:	cmp	r8, #3
   13238:	beq	1418c <main@@Base+0x1b14>
   1323c:	ldr	ip, [sp, #140]	; 0x8c
   13240:	cmp	ip, #4
   13244:	beq	14174 <main@@Base+0x1afc>
   13248:	ldr	r1, [sp, #132]	; 0x84
   1324c:	mov	r0, #1
   13250:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   13254:	cmp	r0, #0
   13258:	bne	131d4 <main@@Base+0xb5c>
   1325c:	ldr	r3, [pc, #1468]	; 13820 <main@@Base+0x11a8>
   13260:	ldr	r5, [sp, #52]	; 0x34
   13264:	ldr	r4, [sp, #176]	; 0xb0
   13268:	ldr	r3, [sl, r3]
   1326c:	cmp	r5, #1
   13270:	ldr	r0, [r3]
   13274:	beq	14168 <main@@Base+0x1af0>
   13278:	cmp	r5, #2
   1327c:	beq	1415c <main@@Base+0x1ae4>
   13280:	ldr	r3, [pc, #1216]	; 13748 <main@@Base+0x10d0>
   13284:	add	r3, pc, r3
   13288:	ldr	r2, [pc, #1212]	; 1374c <main@@Base+0x10d4>
   1328c:	mov	r1, #1
   13290:	str	r4, [sp]
   13294:	add	r2, pc, r2
   13298:	bl	11a48 <__fprintf_chk@plt>
   1329c:	ldr	r0, [sp, #152]	; 0x98
   132a0:	ldr	r1, [sp, #52]	; 0x34
   132a4:	mov	r2, r4
   132a8:	bl	16064 <vc_tv_hdmi_power_on_explicit_new@@Base>
   132ac:	cmp	r0, #0
   132b0:	beq	1318c <main@@Base+0xb14>
   132b4:	ldr	r3, [pc, #1432]	; 13854 <main@@Base+0x11dc>
   132b8:	ldr	r7, [sp, #52]	; 0x34
   132bc:	ldr	r3, [sl, r3]
   132c0:	cmp	r7, #1
   132c4:	ldr	r0, [r3]
   132c8:	beq	14150 <main@@Base+0x1ad8>
   132cc:	cmp	r7, #2
   132d0:	beq	14144 <main@@Base+0x1acc>
   132d4:	ldr	r3, [pc, #1140]	; 13750 <main@@Base+0x10d8>
   132d8:	add	r3, pc, r3
   132dc:	ldr	r2, [pc, #1136]	; 13754 <main@@Base+0x10dc>
   132e0:	mov	r1, #1
   132e4:	str	r4, [sp]
   132e8:	add	r2, pc, r2
   132ec:	bl	11a48 <__fprintf_chk@plt>
   132f0:	b	131d4 <main@@Base+0xb5c>
   132f4:	ldr	r0, [pc, #1368]	; 13854 <main@@Base+0x11dc>
   132f8:	mov	r1, #1
   132fc:	ldr	fp, [sp, #60]	; 0x3c
   13300:	ldr	r2, [pc, #1104]	; 13758 <main@@Base+0x10e0>
   13304:	ldr	r0, [sl, r0]
   13308:	mov	r3, fp
   1330c:	add	r2, pc, r2
   13310:	ldr	r0, [r0]
   13314:	bl	11a48 <__fprintf_chk@plt>
   13318:	b	12b70 <main@@Base+0x4f8>
   1331c:	mov	r0, #4
   13320:	mov	r1, #0
   13324:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   13328:	cmp	r0, #0
   1332c:	bne	131d4 <main@@Base+0xb5c>
   13330:	ldr	r3, [pc, #1256]	; 13820 <main@@Base+0x11a8>
   13334:	mov	r1, #1
   13338:	ldr	r0, [pc, #1052]	; 1375c <main@@Base+0x10e4>
   1333c:	mov	r2, #41	; 0x29
   13340:	ldr	r3, [sl, r3]
   13344:	add	r0, pc, r0
   13348:	ldr	r3, [r3]
   1334c:	bl	11964 <fwrite@plt>
   13350:	bl	15ec4 <vc_tv_hdmi_power_on_preferred@@Base>
   13354:	cmp	r0, #0
   13358:	beq	1318c <main@@Base+0xb14>
   1335c:	ldr	r3, [pc, #1264]	; 13854 <main@@Base+0x11dc>
   13360:	mov	r1, #1
   13364:	ldr	r0, [pc, #1012]	; 13760 <main@@Base+0x10e8>
   13368:	mov	r2, #52	; 0x34
   1336c:	ldr	r3, [sl, r3]
   13370:	add	r0, pc, r0
   13374:	ldr	r3, [r3]
   13378:	bl	11964 <fwrite@plt>
   1337c:	b	131d4 <main@@Base+0xb5c>
   13380:	ldr	r7, [sp, #124]	; 0x7c
   13384:	sub	r0, r7, #1
   13388:	bl	16d24 <vc_tv_show_info@@Base>
   1338c:	cmp	r0, #0
   13390:	bne	131d4 <main@@Base+0xb5c>
   13394:	b	131bc <main@@Base+0xb44>
   13398:	add	fp, sp, #420	; 0x1a4
   1339c:	mov	r0, #0
   133a0:	mov	r1, #128	; 0x80
   133a4:	mov	r2, fp
   133a8:	bl	173bc <vc_tv_hdmi_ddc_read@@Base>
   133ac:	cmp	r0, #128	; 0x80
   133b0:	mov	r4, r0
   133b4:	beq	1392c <main@@Base+0x12b4>
   133b8:	ldr	r3, [pc, #1120]	; 13820 <main@@Base+0x11a8>
   133bc:	mov	r1, #1
   133c0:	ldr	r0, [pc, #924]	; 13764 <main@@Base+0x10ec>
   133c4:	mov	r2, #17
   133c8:	ldr	r3, [sl, r3]
   133cc:	add	r0, pc, r0
   133d0:	ldr	r3, [r3]
   133d4:	bl	11964 <fwrite@plt>
   133d8:	b	131d4 <main@@Base+0xb5c>
   133dc:	ldr	r6, [pc, #900]	; 13768 <main@@Base+0x10f0>
   133e0:	mov	r4, r5
   133e4:	ldr	lr, [pc, #896]	; 1376c <main@@Base+0x10f4>
   133e8:	add	r7, sp, #244	; 0xf4
   133ec:	add	r6, pc, r6
   133f0:	str	r7, [sp, #60]	; 0x3c
   133f4:	add	lr, pc, lr
   133f8:	mov	ip, r7
   133fc:	mov	r5, r6
   13400:	ldrh	r7, [r6, #20]!
   13404:	ldr	r0, [r5, #12]!
   13408:	add	r8, sp, #512	; 0x200
   1340c:	mov	fp, #2
   13410:	ldrb	r6, [r6, #2]
   13414:	str	r0, [sp, #420]	; 0x1a4
   13418:	ldm	lr!, {r0, r1, r2, r3}
   1341c:	strb	r6, [sp, #342]	; 0x156
   13420:	ldrh	r6, [r5, #4]
   13424:	ldrb	r5, [r5, #6]
   13428:	stmia	ip!, {r0, r1, r2, r3}
   1342c:	ldm	lr!, {r0, r1, r2, r3}
   13430:	strb	r5, [sp, #426]	; 0x1aa
   13434:	ldr	r5, [pc, #820]	; 13770 <main@@Base+0x10f8>
   13438:	strh	r7, [r8, #-172]	; 0xffffff54
   1343c:	stmia	ip!, {r0, r1, r2, r3}
   13440:	add	r5, pc, r5
   13444:	ldm	lr!, {r0, r1, r2, r3}
   13448:	strh	r6, [r8, #-88]	; 0xffffffa8
   1344c:	str	r5, [sp, #64]	; 0x40
   13450:	ldr	r7, [pc, #796]	; 13774 <main@@Base+0x10fc>
   13454:	stmia	ip!, {r0, r1, r2, r3}
   13458:	add	r7, pc, r7
   1345c:	ldm	lr, {r0, r1, r2, r3}
   13460:	str	r7, [sp, #68]	; 0x44
   13464:	stm	ip, {r0, r1, r2, r3}
   13468:	mov	r7, #0
   1346c:	mov	r5, #1
   13470:	mov	r1, r5
   13474:	mov	r0, r4
   13478:	mov	r2, #2
   1347c:	mov	r3, #1
   13480:	bl	16b14 <vc_tv_hdmi_audio_supported@@Base>
   13484:	cmp	r0, #0
   13488:	moveq	r7, r5
   1348c:	add	r5, r5, #1
   13490:	cmp	r5, #9
   13494:	bne	13470 <main@@Base+0xdf8>
   13498:	mov	r8, #0
   1349c:	mov	r6, #1
   134a0:	mov	r5, r8
   134a4:	mov	r1, #1
   134a8:	mov	r2, r6
   134ac:	mov	r0, r4
   134b0:	mov	r3, r1
   134b4:	bl	16b14 <vc_tv_hdmi_audio_supported@@Base>
   134b8:	lsl	r6, r6, #1
   134bc:	cmp	r0, #0
   134c0:	moveq	r8, r5
   134c4:	add	r5, r5, #1
   134c8:	cmp	r5, #7
   134cc:	bne	134a4 <main@@Base+0xe2c>
   134d0:	cmp	r4, #1
   134d4:	movne	r6, #0
   134d8:	movne	r5, r6
   134dc:	beq	13560 <main@@Base+0xee8>
   134e0:	mov	r3, r5
   134e4:	mov	r0, r4
   134e8:	mov	r1, #1
   134ec:	mov	r2, #2
   134f0:	bl	16b14 <vc_tv_hdmi_audio_supported@@Base>
   134f4:	cmp	r0, #0
   134f8:	moveq	r6, r5
   134fc:	add	r5, r5, #1
   13500:	cmp	r5, #256	; 0x100
   13504:	bne	134e0 <main@@Base+0xe68>
   13508:	cmp	r7, #0
   1350c:	beq	1354c <main@@Base+0xed4>
   13510:	ldr	r3, [pc, #776]	; 13820 <main@@Base+0x11a8>
   13514:	add	lr, sp, #552	; 0x228
   13518:	add	r8, lr, r8
   1351c:	add	r5, sp, #244	; 0xf4
   13520:	lsl	r6, r6, #3
   13524:	mov	r1, #1
   13528:	ldr	r3, [sl, r3]
   1352c:	ldrb	r0, [r8, #-132]	; 0xffffff7c
   13530:	ldr	r2, [sp, #64]	; 0x40
   13534:	str	r6, [sp, #8]
   13538:	str	r0, [sp, #4]
   1353c:	ldr	r0, [r3]
   13540:	str	r7, [sp]
   13544:	ldr	r3, [r5, r4, lsl #2]
   13548:	bl	11a48 <__fprintf_chk@plt>
   1354c:	cmp	fp, #16
   13550:	beq	131a4 <main@@Base+0xb2c>
   13554:	add	fp, fp, #1
   13558:	add	r4, r4, #1
   1355c:	b	13468 <main@@Base+0xdf0>
   13560:	mov	r5, #0
   13564:	mov	r9, r4
   13568:	mov	r6, r5
   1356c:	mov	r0, #1
   13570:	mov	r3, r9
   13574:	mov	r2, #2
   13578:	mov	r1, r0
   1357c:	bl	16b14 <vc_tv_hdmi_audio_supported@@Base>
   13580:	lsl	r9, r9, #1
   13584:	cmp	r0, #0
   13588:	moveq	r5, r6
   1358c:	add	r6, r6, #1
   13590:	cmp	r6, #3
   13594:	bne	1356c <main@@Base+0xef4>
   13598:	cmp	r7, #0
   1359c:	beq	13554 <main@@Base+0xedc>
   135a0:	add	ip, sp, #552	; 0x228
   135a4:	ldr	r3, [pc, #628]	; 13820 <main@@Base+0x11a8>
   135a8:	add	r8, ip, r8
   135ac:	add	r5, ip, r5
   135b0:	mov	r1, #1
   135b4:	ldr	r3, [sl, r3]
   135b8:	ldrb	r2, [r8, #-132]	; 0xffffff7c
   135bc:	ldrb	r0, [r5, #-212]	; 0xffffff2c
   135c0:	str	r2, [sp, #4]
   135c4:	str	r0, [sp, #8]
   135c8:	ldr	r2, [sp, #68]	; 0x44
   135cc:	ldr	r0, [r3]
   135d0:	str	r7, [sp]
   135d4:	ldr	r3, [sp, #248]	; 0xf8
   135d8:	bl	11a48 <__fprintf_chk@plt>
   135dc:	b	13554 <main@@Base+0xedc>
   135e0:	add	r4, sp, #192	; 0xc0
   135e4:	mov	r0, r4
   135e8:	bl	15dfc <vc_tv_get_display_state@@Base>
   135ec:	cmp	r0, #0
   135f0:	bne	13890 <main@@Base+0x1218>
   135f4:	add	r0, sp, #552	; 0x228
   135f8:	str	r8, [r0, #-372]!	; 0xfffffe8c
   135fc:	bl	17650 <vc_tv_hdmi_get_property@@Base>
   13600:	ldr	r3, [sp, #184]	; 0xb8
   13604:	cmp	r3, #1
   13608:	movw	r3, #65192	; 0xfea8
   1360c:	movt	r3, #65535	; 0xffff
   13610:	beq	13870 <main@@Base+0x11f8>
   13614:	add	lr, sp, #552	; 0x228
   13618:	ldrh	r3, [lr, r3]
   1361c:	uxth	r3, r3
   13620:	vmov	s16, r3
   13624:	vcvt.f32.s32	s16, s16
   13628:	ldr	r3, [sp, #200]	; 0xc8
   1362c:	cmp	r3, #0
   13630:	beq	13640 <main@@Base+0xfc8>
   13634:	ldr	r3, [sp, #204]	; 0xcc
   13638:	cmp	r3, #0
   1363c:	bne	138b4 <main@@Base+0x123c>
   13640:	ldr	r3, [pc, #472]	; 13820 <main@@Base+0x11a8>
   13644:	mov	r0, r4
   13648:	ldr	r5, [sp, #192]	; 0xc0
   1364c:	ldr	r3, [sl, r3]
   13650:	ldr	r4, [r3]
   13654:	bl	11dd4 <vcos_verify_bkpts_enabled@plt+0x2f0>
   13658:	ldr	r2, [pc, #280]	; 13778 <main@@Base+0x1100>
   1365c:	mov	r3, r5
   13660:	mov	r1, #1
   13664:	add	r2, pc, r2
   13668:	str	r0, [sp]
   1366c:	mov	r0, r4
   13670:	bl	11a48 <__fprintf_chk@plt>
   13674:	b	13198 <main@@Base+0xb20>
   13678:	andeq	r8, r1, r4, ror #18
   1367c:	andeq	r0, r0, r4, ror #1
   13680:	andeq	r8, r1, r8, lsl #21
   13684:	andeq	r6, r0, ip, lsr #32
   13688:	andeq	r6, r0, r4, lsr #32
   1368c:	andeq	r6, r0, ip, lsl #2
   13690:			; <UNDEFINED> instruction: 0x00005db4
   13694:	andeq	r5, r0, r4, lsr #25
   13698:	muleq	r0, r8, sp
   1369c:	andeq	r8, r1, r0, asr r9
   136a0:	andeq	r0, r0, r8, ror #1
   136a4:			; <UNDEFINED> instruction: 0x00005eb0
   136a8:	andeq	r6, r0, ip, asr r4
   136ac:	andeq	r6, r0, r0, ror #8
   136b0:	muleq	r0, r4, r4
   136b4:	andeq	r6, r0, ip, asr #10
   136b8:	muleq	r0, ip, r5
   136bc:	andeq	r6, r0, r4, lsl #12
   136c0:	andeq	r6, r0, r8, lsr #12
   136c4:	andeq	r6, r0, r0, ror #12
   136c8:	andeq	r6, r0, r4, lsl #13
   136cc:	andeq	r6, r0, r4, lsr #13
   136d0:	ldrdeq	r6, [r0], -r4
   136d4:	andeq	r6, r0, r0, lsl #14
   136d8:	andeq	r6, r0, r0, lsr r7
   136dc:	andeq	r6, r0, r0, ror #14
   136e0:	strdeq	r0, [r0], -r8
   136e4:	andeq	r5, r0, r4, lsl #23
   136e8:	andeq	r5, r0, r8, lsl #22
   136ec:	strdeq	r5, [r0], -r4
   136f0:	andeq	r5, r0, r8, asr fp
   136f4:	andeq	r5, r0, r8, asr #22
   136f8:	andeq	r5, r0, ip, lsr fp
   136fc:	andeq	r5, r0, r0, lsr fp
   13700:	andeq	r5, r0, r4, lsr #22
   13704:	andeq	r5, r0, r0, ror #21
   13708:	andeq	r5, r0, r4, ror r7
   1370c:			; <UNDEFINED> instruction: 0x00005ab8
   13710:	andeq	r5, r0, r8, ror sl
   13714:	andeq	r5, r0, r8, lsl #11
   13718:	andeq	r5, r0, r0, ror #10
   1371c:	andeq	r7, r0, r0, lsr #2
   13720:	strdeq	r7, [r0], -ip
   13724:	andeq	r5, r0, r4, lsr #18
   13728:	andeq	r5, r0, r0, lsr #18
   1372c:	andeq	r5, r0, ip, lsl #15
   13730:	strdeq	r5, [r0], -r0
   13734:	andeq	r5, r0, r4, asr #14
   13738:	andeq	r5, r0, ip, asr #16
   1373c:	andeq	r5, r0, ip, asr r8
   13740:	strdeq	r5, [r0], -r8
   13744:	andeq	r5, r0, r8, lsl #13
   13748:	andeq	r5, r0, r0, lsr r5
   1374c:	andeq	r5, r0, r8, lsr r9
   13750:	ldrdeq	r5, [r0], -ip
   13754:	andeq	r5, r0, ip, lsl r9
   13758:	andeq	r5, r0, ip, lsr #10
   1375c:	andeq	r5, r0, r4, lsr #16
   13760:	andeq	r5, r0, r4, lsr #16
   13764:	andeq	r5, r0, r8, asr sl
   13768:	andeq	r5, r0, r4, lsl r0
   1376c:	andeq	r7, r1, r4, lsl #26
   13770:	andeq	r5, r0, ip, ror r9
   13774:	andeq	r5, r0, r0, lsl r9
   13778:	andeq	r5, r0, r8, asr #13
   1377c:	muleq	r0, ip, r4
   13780:	andeq	r4, r0, r4, lsr #29
   13784:	strdeq	r5, [r0], -r0
   13788:	ldrdeq	r5, [r0], -r4
   1378c:	andeq	r4, r0, r0, lsl #28
   13790:	andeq	r5, r0, r4, lsr r4
   13794:	andeq	r7, r1, r4, lsr r8
   13798:	andeq	r7, r1, r8, lsl #16
   1379c:	andeq	r5, r0, r8, lsr #7
   137a0:			; <UNDEFINED> instruction: 0x000053b0
   137a4:	andeq	r5, r0, r4, ror r3
   137a8:	andeq	r5, r0, ip, asr #3
   137ac:			; <UNDEFINED> instruction: 0x000051b4
   137b0:	ldrdeq	r5, [r0], -r8
   137b4:	andeq	r5, r0, r0, ror #1
   137b8:	andeq	r4, r0, ip, ror #28
   137bc:	strdeq	r4, [r0], -r8
   137c0:	andeq	r4, r0, r4, lsl r8
   137c4:	andeq	r5, r0, r4, asr #31
   137c8:	andeq	r7, r1, r8, lsr #12
   137cc:	andeq	r4, r0, ip, ror #21
   137d0:	andeq	r4, r0, r0, lsr #28
   137d4:	andeq	r4, r0, r4, lsr #28
   137d8:	andeq	r7, r1, r4, lsl #11
   137dc:	andeq	r7, r1, ip, ror r5
   137e0:	andeq	r7, r1, r0, ror r5
   137e4:	andeq	r7, r1, r8, ror #10
   137e8:			; <UNDEFINED> instruction: 0x00004abc
   137ec:	andeq	r4, r0, ip, lsr #21
   137f0:	andeq	r7, r1, r0, lsr r5
   137f4:	andeq	r4, r0, r4, lsr #20
   137f8:	andeq	r4, r0, r4, lsr #30
   137fc:	andeq	r4, r0, r8, ror #13
   13800:	andeq	r4, r0, r8, lsr #26
   13804:	ldrdeq	r7, [r1], -ip
   13808:	andeq	r4, r0, r4, ror #17
   1380c:			; <UNDEFINED> instruction: 0x00004db8
   13810:	andeq	r4, r0, ip, lsr #24
   13814:	andeq	r4, r0, r4, ror #16
   13818:	andeq	r4, r0, r4, lsr #16
   1381c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   13820:	strdeq	r0, [r0], -r4
   13824:	ldrdeq	r4, [r0], -r0
   13828:	andeq	r7, r1, r8, asr r2
   1382c:	andeq	r0, r0, r4, lsr #9
   13830:	andeq	r0, r0, ip, ror #5
   13834:	andeq	r4, r0, r8, asr #24
   13838:	andeq	r4, r0, ip, asr #18
   1383c:			; <UNDEFINED> instruction: 0x00004ab8
   13840:			; <UNDEFINED> instruction: 0x000046b0
   13844:	andeq	r4, r0, r0, lsr #13
   13848:	andeq	r4, r0, r4, lsl #13
   1384c:			; <UNDEFINED> instruction: 0x000049b4
   13850:	andeq	r4, r0, r8, ror r9
   13854:	andeq	r0, r0, ip, ror #1
   13858:	andeq	r4, r0, ip, ror #13
   1385c:	andeq	r4, r0, r4, lsr #12
   13860:	andeq	r4, r0, r4, lsl r6
   13864:	andeq	r4, r0, ip, lsl #12
   13868:	strdeq	r4, [r0], -ip
   1386c:	svccc	0x007fbe88
   13870:	add	ip, sp, #552	; 0x228
   13874:	vldr	s15, [pc, #-16]	; 1386c <main@@Base+0x11f4>
   13878:	ldrh	r3, [ip, r3]
   1387c:	uxth	r3, r3
   13880:	vmov	s16, r3
   13884:	vcvt.f32.s32	s16, s16
   13888:	vmul.f32	s16, s16, s15
   1388c:	b	13628 <main@@Base+0xfb0>
   13890:	ldr	r3, [pc, #-120]	; 13820 <main@@Base+0x11a8>
   13894:	mov	r2, #36	; 0x24
   13898:	ldr	r0, [pc, #-292]	; 1377c <main@@Base+0x1104>
   1389c:	ldr	r1, [sp, #104]	; 0x68
   138a0:	ldr	r3, [sl, r3]
   138a4:	add	r0, pc, r0
   138a8:	ldr	r3, [r3]
   138ac:	bl	11964 <fwrite@plt>
   138b0:	b	13198 <main@@Base+0xb20>
   138b4:	ldr	r3, [pc, #-156]	; 13820 <main@@Base+0x11a8>
   138b8:	mov	r0, r4
   138bc:	ldr	r4, [sp, #192]	; 0xc0
   138c0:	ldr	r3, [sl, r3]
   138c4:	ldr	r5, [r3]
   138c8:	bl	11dd4 <vcos_verify_bkpts_enabled@plt+0x2f0>
   138cc:	add	r3, sp, #552	; 0x228
   138d0:	movw	r2, #65194	; 0xfeaa
   138d4:	movt	r2, #65535	; 0xffff
   138d8:	ldr	r1, [sp, #200]	; 0xc8
   138dc:	vcvt.f64.f32	d7, s16
   138e0:	ldrh	r2, [r3, r2]
   138e4:	ldr	r3, [sp, #204]	; 0xcc
   138e8:	uxth	r2, r2
   138ec:	cmp	r2, #0
   138f0:	beq	139a4 <main@@Base+0x132c>
   138f4:	ldr	r2, [pc, #-380]	; 13780 <main@@Base+0x1108>
   138f8:	add	r2, pc, r2
   138fc:	str	r2, [sp, #24]
   13900:	vstr	d7, [sp, #16]
   13904:	ldr	r2, [pc, #-392]	; 13784 <main@@Base+0x110c>
   13908:	str	r0, [sp]
   1390c:	mov	r0, r5
   13910:	str	r1, [sp, #4]
   13914:	add	r2, pc, r2
   13918:	str	r3, [sp, #8]
   1391c:	mov	r1, #1
   13920:	mov	r3, r4
   13924:	bl	11a48 <__fprintf_chk@plt>
   13928:	b	13198 <main@@Base+0xb20>
   1392c:	ldr	r1, [pc, #-428]	; 13788 <main@@Base+0x1110>
   13930:	ldr	r0, [sp, #128]	; 0x80
   13934:	add	r1, pc, r1
   13938:	bl	11a9c <fopen64@plt>
   1393c:	subs	r5, r0, #0
   13940:	beq	133b8 <main@@Base+0xd40>
   13944:	mov	r2, r4
   13948:	ldr	r1, [sp, #120]	; 0x78
   1394c:	mov	r0, fp
   13950:	mov	r3, r5
   13954:	bl	11964 <fwrite@plt>
   13958:	ldrb	r7, [sp, #546]	; 0x222
   1395c:	mov	r6, #0
   13960:	mov	r4, r0
   13964:	cmp	r7, r6
   13968:	add	r6, r6, #1
   1396c:	lsl	r0, r6, #7
   13970:	ble	139b0 <main@@Base+0x1338>
   13974:	mov	r2, fp
   13978:	mov	r1, #128	; 0x80
   1397c:	bl	173bc <vc_tv_hdmi_ddc_read@@Base>
   13980:	cmp	r0, #128	; 0x80
   13984:	mov	r2, r0
   13988:	bne	139b0 <main@@Base+0x1338>
   1398c:	mov	r0, fp
   13990:	mov	r1, #1
   13994:	mov	r3, r5
   13998:	bl	11964 <fwrite@plt>
   1399c:	add	r4, r4, r0
   139a0:	b	13964 <main@@Base+0x12ec>
   139a4:	ldr	r2, [pc, #-544]	; 1378c <main@@Base+0x1114>
   139a8:	add	r2, pc, r2
   139ac:	b	138fc <main@@Base+0x1284>
   139b0:	mov	r0, r5
   139b4:	bl	11a54 <fclose@plt>
   139b8:	cmp	r4, #0
   139bc:	beq	133b8 <main@@Base+0xd40>
   139c0:	ldr	r0, [pc, #-424]	; 13820 <main@@Base+0x11a8>
   139c4:	mov	r1, #1
   139c8:	ldr	r8, [sp, #128]	; 0x80
   139cc:	mov	r3, r4
   139d0:	ldr	r2, [pc, #-584]	; 13790 <main@@Base+0x1118>
   139d4:	ldr	r0, [sl, r0]
   139d8:	add	r2, pc, r2
   139dc:	str	r8, [sp]
   139e0:	ldr	r0, [r0]
   139e4:	bl	11a48 <__fprintf_chk@plt>
   139e8:	cmp	r4, #127	; 0x7f
   139ec:	bls	131d4 <main@@Base+0xb5c>
   139f0:	b	131b0 <main@@Base+0xb38>
   139f4:	ldr	r4, [pc, #-616]	; 13794 <main@@Base+0x111c>
   139f8:	add	r4, pc, r4
   139fc:	add	r4, r4, #276	; 0x114
   13a00:	mov	r0, r4
   13a04:	bl	11898 <sem_wait@plt>
   13a08:	cmn	r0, #1
   13a0c:	bne	13a20 <main@@Base+0x13a8>
   13a10:	bl	11a00 <__errno_location@plt>
   13a14:	ldr	r3, [r0]
   13a18:	cmp	r3, #4
   13a1c:	beq	13a00 <main@@Base+0x1388>
   13a20:	ldr	r0, [pc, #-656]	; 13798 <main@@Base+0x1120>
   13a24:	add	r0, pc, r0
   13a28:	add	r4, r0, #252	; 0xfc
   13a2c:	add	r0, r0, #276	; 0x114
   13a30:	bl	11ac0 <sem_destroy@plt>
   13a34:	mov	r0, r4
   13a38:	bl	118e0 <pthread_mutex_destroy@plt>
   13a3c:	b	131d4 <main@@Base+0xb5c>
   13a40:	add	r4, sp, #244	; 0xf4
   13a44:	mov	r1, #0
   13a48:	mov	r2, #24
   13a4c:	mov	r0, r4
   13a50:	bl	11a30 <memset@plt>
   13a54:	mov	r0, r4
   13a58:	bl	17fdc <vc_tv_get_device_id@@Base>
   13a5c:	cmp	r0, #0
   13a60:	bne	13aa0 <main@@Base+0x1428>
   13a64:	ldrb	r3, [sp, #244]	; 0xf4
   13a68:	cmp	r3, #0
   13a6c:	beq	13a7c <main@@Base+0x1404>
   13a70:	ldrb	r3, [sp, #248]	; 0xf8
   13a74:	cmp	r3, #0
   13a78:	bne	13ac4 <main@@Base+0x144c>
   13a7c:	ldr	r3, [pc, #-560]	; 13854 <main@@Base+0x11dc>
   13a80:	mov	r1, #1
   13a84:	ldr	r0, [pc, #-752]	; 1379c <main@@Base+0x1124>
   13a88:	mov	r2, #22
   13a8c:	ldr	r3, [sl, r3]
   13a90:	add	r0, pc, r0
   13a94:	ldr	r3, [r3]
   13a98:	bl	11964 <fwrite@plt>
   13a9c:	b	131c8 <main@@Base+0xb50>
   13aa0:	ldr	r3, [pc, #-596]	; 13854 <main@@Base+0x11dc>
   13aa4:	mov	r2, #33	; 0x21
   13aa8:	ldr	r0, [pc, #-784]	; 137a0 <main@@Base+0x1128>
   13aac:	ldr	r1, [sp, #108]	; 0x6c
   13ab0:	ldr	r3, [sl, r3]
   13ab4:	add	r0, pc, r0
   13ab8:	ldr	r3, [r3]
   13abc:	bl	11964 <fwrite@plt>
   13ac0:	b	131c8 <main@@Base+0xb50>
   13ac4:	ldr	r0, [pc, #-684]	; 13820 <main@@Base+0x11a8>
   13ac8:	add	ip, sp, #248	; 0xf8
   13acc:	ldr	r2, [pc, #-816]	; 137a4 <main@@Base+0x112c>
   13ad0:	mov	r3, r4
   13ad4:	ldr	r1, [sp, #108]	; 0x6c
   13ad8:	ldr	r0, [sl, r0]
   13adc:	add	r2, pc, r2
   13ae0:	str	ip, [sp]
   13ae4:	ldr	r0, [r0]
   13ae8:	bl	11a48 <__fprintf_chk@plt>
   13aec:	b	131c8 <main@@Base+0xb50>
   13af0:	ldr	r3, [pc, #-728]	; 13820 <main@@Base+0x11a8>
   13af4:	mov	r1, r7
   13af8:	ldr	r0, [pc, #-856]	; 137a8 <main@@Base+0x1130>
   13afc:	mov	r2, #18
   13b00:	ldr	r3, [sl, r3]
   13b04:	add	r0, pc, r0
   13b08:	ldr	r3, [r3]
   13b0c:	bl	11964 <fwrite@plt>
   13b10:	bl	161d4 <vc_tv_power_off@@Base>
   13b14:	cmp	r0, #0
   13b18:	beq	1318c <main@@Base+0xb14>
   13b1c:	ldr	r3, [pc, #-720]	; 13854 <main@@Base+0x11dc>
   13b20:	mov	r2, #29
   13b24:	ldr	r0, [pc, #-896]	; 137ac <main@@Base+0x1134>
   13b28:	ldr	r1, [sp, #80]	; 0x50
   13b2c:	ldr	r3, [sl, r3]
   13b30:	add	r0, pc, r0
   13b34:	ldr	r3, [r3]
   13b38:	bl	11964 <fwrite@plt>
   13b3c:	b	131d4 <main@@Base+0xb5c>
   13b40:	cmp	r4, #0
   13b44:	ldr	r8, [sp, #68]	; 0x44
   13b48:	ldr	r0, [pc, #-816]	; 13820 <main@@Base+0x11a8>
   13b4c:	mov	r1, #1
   13b50:	ldrne	ip, [sp, #56]	; 0x38
   13b54:	str	r8, [sp, #192]	; 0xc0
   13b58:	orrne	ip, ip, #16
   13b5c:	ldr	r5, [sp, #68]	; 0x44
   13b60:	strne	ip, [sp, #56]	; 0x38
   13b64:	ldr	r0, [sl, r0]
   13b68:	ldr	r2, [pc, #-960]	; 137b0 <main@@Base+0x1138>
   13b6c:	ldr	r3, [sp, #56]	; 0x38
   13b70:	add	r2, pc, r2
   13b74:	str	r5, [sp]
   13b78:	ldr	r0, [r0]
   13b7c:	bl	11a48 <__fprintf_chk@plt>
   13b80:	ldr	r0, [sp, #56]	; 0x38
   13b84:	add	r1, sp, #192	; 0xc0
   13b88:	bl	1611c <vc_tv_sdtv_power_on@@Base>
   13b8c:	cmp	r0, #0
   13b90:	beq	1318c <main@@Base+0xb14>
   13b94:	ldr	r0, [pc, #-840]	; 13854 <main@@Base+0x11dc>
   13b98:	mov	r1, #1
   13b9c:	ldr	r2, [pc, #-1008]	; 137b4 <main@@Base+0x113c>
   13ba0:	ldr	r3, [sp, #56]	; 0x38
   13ba4:	ldr	r0, [sl, r0]
   13ba8:	add	r2, pc, r2
   13bac:	str	r5, [sp]
   13bb0:	ldr	r0, [r0]
   13bb4:	bl	11a48 <__fprintf_chk@plt>
   13bb8:	b	131d4 <main@@Base+0xb5c>
   13bbc:	ldr	ip, [sp, #64]	; 0x40
   13bc0:	sub	r3, ip, #1
   13bc4:	cmp	r3, #1
   13bc8:	bls	13bf8 <main@@Base+0x1580>
   13bcc:	ldr	r3, [pc, #-1052]	; 137b8 <main@@Base+0x1140>
   13bd0:	mov	r2, #256	; 0x100
   13bd4:	ldr	r0, [pc, #-1056]	; 137bc <main@@Base+0x1144>
   13bd8:	add	r3, pc, r3
   13bdc:	ldr	r1, [pc, #-1060]	; 137c0 <main@@Base+0x1148>
   13be0:	str	r3, [sp]
   13be4:	add	r0, pc, r0
   13be8:	ldr	r3, [pc, #-1068]	; 137c4 <main@@Base+0x114c>
   13bec:	add	r1, pc, r1
   13bf0:	add	r3, pc, r3
   13bf4:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   13bf8:	ldr	r5, [pc, #-1080]	; 137c8 <main@@Base+0x1150>
   13bfc:	mov	r1, #0
   13c00:	movw	r2, #2540	; 0x9ec
   13c04:	add	r5, pc, r5
   13c08:	add	r5, r5, #292	; 0x124
   13c0c:	mov	r0, r5
   13c10:	bl	11a30 <memset@plt>
   13c14:	add	r3, sp, #192	; 0xc0
   13c18:	mov	r1, r5
   13c1c:	str	r3, [sp]
   13c20:	ldr	r0, [sp, #64]	; 0x40
   13c24:	mov	r2, #127	; 0x7f
   13c28:	add	r3, sp, #180	; 0xb4
   13c2c:	bl	1622c <vc_tv_hdmi_get_supported_modes_new@@Base>
   13c30:	cmp	r0, #0
   13c34:	str	r0, [sp, #60]	; 0x3c
   13c38:	blt	140fc <main@@Base+0x1a84>
   13c3c:	ldr	r5, [sp, #84]	; 0x54
   13c40:	ldr	r3, [pc, #-1064]	; 13820 <main@@Base+0x11a8>
   13c44:	cmp	r5, #0
   13c48:	bne	140dc <main@@Base+0x1a64>
   13c4c:	ldr	r5, [sp, #64]	; 0x40
   13c50:	ldr	fp, [sl, r3]
   13c54:	cmp	r5, #0
   13c58:	ldr	r0, [fp]
   13c5c:	beq	140d0 <main@@Base+0x1a58>
   13c60:	cmp	r5, #1
   13c64:	beq	140c4 <main@@Base+0x1a4c>
   13c68:	cmp	r5, #2
   13c6c:	beq	140b8 <main@@Base+0x1a40>
   13c70:	ldr	r3, [pc, #-1196]	; 137cc <main@@Base+0x1154>
   13c74:	add	r3, pc, r3
   13c78:	ldr	r7, [sp, #60]	; 0x3c
   13c7c:	mov	r1, #1
   13c80:	ldr	r2, [pc, #-1208]	; 137d0 <main@@Base+0x1158>
   13c84:	str	r7, [sp]
   13c88:	add	r2, pc, r2
   13c8c:	bl	11a48 <__fprintf_chk@plt>
   13c90:	ldr	ip, [pc, #-1220]	; 137d4 <main@@Base+0x115c>
   13c94:	mov	r8, #0
   13c98:	ldr	r5, [pc, #-1224]	; 137d8 <main@@Base+0x1160>
   13c9c:	add	ip, pc, ip
   13ca0:	str	ip, [sp, #136]	; 0x88
   13ca4:	ldr	ip, [pc, #-1232]	; 137dc <main@@Base+0x1164>
   13ca8:	add	r5, pc, r5
   13cac:	ldr	r3, [pc, #-1236]	; 137e0 <main@@Base+0x1168>
   13cb0:	add	ip, pc, ip
   13cb4:	ldr	r7, [pc, #-1240]	; 137e4 <main@@Base+0x116c>
   13cb8:	str	r5, [sp, #144]	; 0x90
   13cbc:	add	r3, pc, r3
   13cc0:	str	ip, [sp, #148]	; 0x94
   13cc4:	add	r7, pc, r7
   13cc8:	ldr	r5, [pc, #-1256]	; 137e8 <main@@Base+0x1170>
   13ccc:	ldr	ip, [pc, #-1256]	; 137ec <main@@Base+0x1174>
   13cd0:	str	r7, [sp, #64]	; 0x40
   13cd4:	add	r5, pc, r5
   13cd8:	add	ip, pc, ip
   13cdc:	add	r7, r3, #308	; 0x134
   13ce0:	str	r5, [sp, #156]	; 0x9c
   13ce4:	str	ip, [sp, #160]	; 0xa0
   13ce8:	str	r4, [sp, #164]	; 0xa4
   13cec:	b	13dc0 <main@@Base+0x1748>
   13cf0:	ldr	r3, [pc, #-1288]	; 137f0 <main@@Base+0x1178>
   13cf4:	mov	r6, #20
   13cf8:	ldrh	ip, [r7, #-10]
   13cfc:	add	r3, pc, r3
   13d00:	ldrh	r2, [r7, #-8]
   13d04:	ldr	r5, [fp]
   13d08:	mla	r6, r6, r8, r3
   13d0c:	str	ip, [sp, #92]	; 0x5c
   13d10:	ldrh	ip, [r7, #-12]
   13d14:	str	r2, [sp, #96]	; 0x60
   13d18:	add	r3, r6, #292	; 0x124
   13d1c:	str	ip, [sp, #112]	; 0x70
   13d20:	ldr	r0, [r6, #292]	; 0x124
   13d24:	ldrh	r3, [r3]
   13d28:	ubfx	r0, r0, #15, #5
   13d2c:	ubfx	r3, r3, #5, #7
   13d30:	str	r3, [sp, #76]	; 0x4c
   13d34:	bl	11af0 <vcos_verify_bkpts_enabled@plt+0xc>
   13d38:	ldrb	r3, [r6, #292]	; 0x124
   13d3c:	tst	r3, #1
   13d40:	mov	r4, r0
   13d44:	beq	13f4c <main@@Base+0x18d4>
   13d48:	ldr	r6, [pc, #-1372]	; 137f4 <main@@Base+0x117c>
   13d4c:	add	r6, pc, r6
   13d50:	ldr	r0, [r7]
   13d54:	cmp	r0, #0
   13d58:	bne	13f58 <main@@Base+0x18e0>
   13d5c:	ldr	ip, [pc, #-1388]	; 137f8 <main@@Base+0x1180>
   13d60:	add	ip, pc, ip
   13d64:	ldr	lr, [sp, #60]	; 0x3c
   13d68:	add	r8, r8, #1
   13d6c:	cmp	lr, r8
   13d70:	ble	14038 <main@@Base+0x19c0>
   13d74:	ldr	lr, [pc, #-1408]	; 137fc <main@@Base+0x1184>
   13d78:	add	lr, pc, lr
   13d7c:	ldr	r2, [sp, #92]	; 0x5c
   13d80:	mov	r0, r5
   13d84:	ldr	r3, [sp, #96]	; 0x60
   13d88:	mov	r1, #1
   13d8c:	ldr	r5, [sp, #112]	; 0x70
   13d90:	str	r2, [sp]
   13d94:	ldr	r2, [pc, #-1436]	; 13800 <main@@Base+0x1188>
   13d98:	str	r3, [sp, #4]
   13d9c:	str	r5, [sp, #8]
   13da0:	add	r2, pc, r2
   13da4:	ldr	r3, [sp, #76]	; 0x4c
   13da8:	str	r4, [sp, #12]
   13dac:	str	r6, [sp, #16]
   13db0:	str	ip, [sp, #20]
   13db4:	str	lr, [sp, #24]
   13db8:	bl	11a48 <__fprintf_chk@plt>
   13dbc:	add	r7, r7, #20
   13dc0:	ldr	ip, [sp, #60]	; 0x3c
   13dc4:	cmp	r8, ip
   13dc8:	beq	1408c <main@@Base+0x1a14>
   13dcc:	ldr	ip, [sp, #64]	; 0x40
   13dd0:	mov	r3, #20
   13dd4:	mov	r2, #0
   13dd8:	str	r2, [sp, #420]	; 0x1a4
   13ddc:	str	r2, [sp, #424]	; 0x1a8
   13de0:	mla	r3, r3, r8, ip
   13de4:	ldrb	r3, [r3, #293]	; 0x125
   13de8:	ubfx	r3, r3, #4, #3
   13dec:	cmp	r3, r2
   13df0:	bne	13f28 <main@@Base+0x18b0>
   13df4:	ldr	r5, [sp, #84]	; 0x54
   13df8:	cmp	r5, #0
   13dfc:	bne	13cf0 <main@@Base+0x1678>
   13e00:	ldr	ip, [sp, #144]	; 0x90
   13e04:	mov	r3, #20
   13e08:	ldr	r1, [sp, #180]	; 0xb4
   13e0c:	mla	r3, r3, r8, ip
   13e10:	add	r2, r3, #292	; 0x124
   13e14:	ldrb	r3, [r3, #292]	; 0x124
   13e18:	ubfx	r3, r3, #2, #3
   13e1c:	cmp	r3, r1
   13e20:	beq	13f68 <main@@Base+0x18f0>
   13e24:	ldr	ip, [sp, #148]	; 0x94
   13e28:	mov	r3, #20
   13e2c:	ldr	r5, [fp]
   13e30:	mla	r3, r3, r8, ip
   13e34:	ldrb	r3, [r3, #292]	; 0x124
   13e38:	tst	r3, #2
   13e3c:	ldrne	r4, [sp, #156]	; 0x9c
   13e40:	ldreq	r4, [sp, #160]	; 0xa0
   13e44:	ldr	r2, [pc, #-1608]	; 13804 <main@@Base+0x118c>
   13e48:	mov	r1, #20
   13e4c:	ldrh	ip, [r7, #-8]
   13e50:	add	r2, pc, r2
   13e54:	ldrh	r3, [r7, #-10]
   13e58:	mla	r2, r1, r8, r2
   13e5c:	str	ip, [sp, #96]	; 0x60
   13e60:	ldrh	ip, [r7, #-12]
   13e64:	str	r3, [sp, #92]	; 0x5c
   13e68:	add	r1, r2, #292	; 0x124
   13e6c:	str	ip, [sp, #112]	; 0x70
   13e70:	ldr	r0, [r2, #292]	; 0x124
   13e74:	ldrh	r1, [r1]
   13e78:	ubfx	r0, r0, #15, #5
   13e7c:	str	r2, [sp, #44]	; 0x2c
   13e80:	ubfx	r1, r1, #5, #7
   13e84:	str	r1, [sp, #76]	; 0x4c
   13e88:	bl	11af0 <vcos_verify_bkpts_enabled@plt+0xc>
   13e8c:	movw	r1, #16960	; 0x4240
   13e90:	movt	r1, #15
   13e94:	mov	r6, r0
   13e98:	ldr	r0, [r7, #-4]
   13e9c:	bl	18174 <vc_tv_hdmi_power_on_explicit@@Base+0x88>
   13ea0:	ldr	r2, [sp, #44]	; 0x2c
   13ea4:	ldrb	r2, [r2, #292]	; 0x124
   13ea8:	tst	r2, #1
   13eac:	mov	ip, r0
   13eb0:	beq	13f40 <main@@Base+0x18c8>
   13eb4:	ldr	r2, [pc, #-1716]	; 13808 <main@@Base+0x1190>
   13eb8:	add	r2, pc, r2
   13ebc:	ldr	r0, [r7]
   13ec0:	cmp	r0, #0
   13ec4:	bne	13f8c <main@@Base+0x1914>
   13ec8:	ldr	lr, [pc, #-1732]	; 1380c <main@@Base+0x1194>
   13ecc:	add	lr, pc, lr
   13ed0:	mov	r0, r5
   13ed4:	ldr	r5, [sp, #92]	; 0x5c
   13ed8:	ldr	r3, [sp, #76]	; 0x4c
   13edc:	mov	r1, #1
   13ee0:	str	r2, [sp, #28]
   13ee4:	add	r2, sp, #420	; 0x1a4
   13ee8:	str	r5, [sp, #4]
   13eec:	add	r8, r8, r1
   13ef0:	ldr	r5, [sp, #96]	; 0x60
   13ef4:	str	r2, [sp, #24]
   13ef8:	ldr	r2, [pc, #-1776]	; 13810 <main@@Base+0x1198>
   13efc:	str	r5, [sp, #8]
   13f00:	ldr	r5, [sp, #112]	; 0x70
   13f04:	add	r2, pc, r2
   13f08:	str	r3, [sp]
   13f0c:	mov	r3, r4
   13f10:	str	r6, [sp, #16]
   13f14:	str	r5, [sp, #12]
   13f18:	str	ip, [sp, #20]
   13f1c:	str	lr, [sp, #32]
   13f20:	bl	11a48 <__fprintf_chk@plt>
   13f24:	b	13dbc <main@@Base+0x1744>
   13f28:	str	r3, [sp]
   13f2c:	add	r0, sp, #420	; 0x1a4
   13f30:	mov	r1, #7
   13f34:	ldr	r3, [sp, #136]	; 0x88
   13f38:	bl	119e8 <vcos_safe_sprintf@plt>
   13f3c:	b	13df4 <main@@Base+0x177c>
   13f40:	ldr	r2, [pc, #-1844]	; 13814 <main@@Base+0x119c>
   13f44:	add	r2, pc, r2
   13f48:	b	13ebc <main@@Base+0x1844>
   13f4c:	ldr	r6, [pc, #-1852]	; 13818 <main@@Base+0x11a0>
   13f50:	add	r6, pc, r6
   13f54:	b	13d50 <main@@Base+0x16d8>
   13f58:	mov	r1, #1
   13f5c:	bl	11c24 <vcos_verify_bkpts_enabled@plt+0x140>
   13f60:	mov	ip, r0
   13f64:	b	13d64 <main@@Base+0x16ec>
   13f68:	ldrh	r2, [r2]
   13f6c:	ldr	r3, [sp, #192]	; 0xc0
   13f70:	ubfx	r2, r2, #5, #7
   13f74:	cmp	r2, r3
   13f78:	bne	13e24 <main@@Base+0x17ac>
   13f7c:	ldr	r4, [pc, #-1896]	; 1381c <main@@Base+0x11a4>
   13f80:	ldr	r5, [fp]
   13f84:	add	r4, pc, r4
   13f88:	b	13e44 <main@@Base+0x17cc>
   13f8c:	mov	r1, #0
   13f90:	str	r2, [sp, #44]	; 0x2c
   13f94:	str	ip, [sp, #48]	; 0x30
   13f98:	bl	11c24 <vcos_verify_bkpts_enabled@plt+0x140>
   13f9c:	ldr	r2, [sp, #44]	; 0x2c
   13fa0:	ldr	ip, [sp, #48]	; 0x30
   13fa4:	mov	lr, r0
   13fa8:	b	13ed0 <main@@Base+0x1858>
   13fac:	ldr	r3, [pc, #-1940]	; 13820 <main@@Base+0x11a8>
   13fb0:	mov	r1, r7
   13fb4:	ldr	r0, [pc, #-1944]	; 13824 <main@@Base+0x11ac>
   13fb8:	mov	r2, #36	; 0x24
   13fbc:	ldr	r3, [sl, r3]
   13fc0:	add	r0, pc, r0
   13fc4:	ldr	r3, [r3]
   13fc8:	bl	11964 <fwrite@plt>
   13fcc:	ldr	r3, [pc, #-1964]	; 13828 <main@@Base+0x11b0>
   13fd0:	mov	r1, r5
   13fd4:	add	r3, pc, r3
   13fd8:	mov	r2, r1
   13fdc:	add	r5, r3, #276	; 0x114
   13fe0:	add	r6, r3, #252	; 0xfc
   13fe4:	mov	r0, r5
   13fe8:	bl	11a24 <sem_init@plt>
   13fec:	subs	r1, r0, #0
   13ff0:	bne	1407c <main@@Base+0x1a04>
   13ff4:	mov	r0, r6
   13ff8:	bl	11928 <pthread_mutex_init@plt>
   13ffc:	cmp	r0, #0
   14000:	bne	14044 <main@@Base+0x19cc>
   14004:	ldr	r5, [pc, #-2016]	; 1382c <main@@Base+0x11b4>
   14008:	mov	r0, #2
   1400c:	add	r5, pc, r5
   14010:	mov	r1, r5
   14014:	bl	11934 <signal@plt>
   14018:	mov	r1, r5
   1401c:	mov	r0, #15
   14020:	bl	11934 <signal@plt>
   14024:	ldr	r0, [pc, #-2044]	; 13830 <main@@Base+0x11b8>
   14028:	mov	r1, #0
   1402c:	add	r0, pc, r0
   14030:	bl	15824 <vc_tv_register_callback@@Base>
   14034:	b	13154 <main@@Base+0xadc>
   14038:	ldr	lr, [pc, #-2060]	; 13834 <main@@Base+0x11bc>
   1403c:	add	lr, pc, lr
   14040:	b	13d7c <main@@Base+0x1704>
   14044:	bl	11a78 <vcos_pthreads_map_errno@plt>
   14048:	cmp	r0, #0
   1404c:	beq	14004 <main@@Base+0x198c>
   14050:	mov	r0, r5
   14054:	bl	11ac0 <sem_destroy@plt>
   14058:	ldr	r3, [pc, #-2060]	; 13854 <main@@Base+0x11dc>
   1405c:	mov	r1, #1
   14060:	ldr	r0, [pc, #-2096]	; 13838 <main@@Base+0x11c0>
   14064:	mov	r2, #32
   14068:	ldr	r3, [sl, r3]
   1406c:	add	r0, pc, r0
   14070:	ldr	r3, [r3]
   14074:	bl	11964 <fwrite@plt>
   14078:	b	131d4 <main@@Base+0xb5c>
   1407c:	bl	11a78 <vcos_pthreads_map_errno@plt>
   14080:	cmp	r0, #0
   14084:	beq	14004 <main@@Base+0x198c>
   14088:	b	14058 <main@@Base+0x19e0>
   1408c:	ldr	r5, [sp, #84]	; 0x54
   14090:	ldr	r4, [sp, #164]	; 0xa4
   14094:	cmp	r5, #0
   14098:	beq	13160 <main@@Base+0xae8>
   1409c:	ldr	r0, [pc, #-2152]	; 1383c <main@@Base+0x11c4>
   140a0:	mov	r1, #1
   140a4:	ldr	r3, [fp]
   140a8:	mov	r2, #2
   140ac:	add	r0, pc, r0
   140b0:	bl	11964 <fwrite@plt>
   140b4:	b	13160 <main@@Base+0xae8>
   140b8:	ldr	r3, [pc, #-2176]	; 13840 <main@@Base+0x11c8>
   140bc:	add	r3, pc, r3
   140c0:	b	13c78 <main@@Base+0x1600>
   140c4:	ldr	r3, [pc, #-2184]	; 13844 <main@@Base+0x11cc>
   140c8:	add	r3, pc, r3
   140cc:	b	13c78 <main@@Base+0x1600>
   140d0:	ldr	r3, [pc, #-2192]	; 13848 <main@@Base+0x11d0>
   140d4:	add	r3, pc, r3
   140d8:	b	13c78 <main@@Base+0x1600>
   140dc:	ldr	fp, [sl, r3]
   140e0:	mov	r1, #1
   140e4:	ldr	r0, [pc, #-2208]	; 1384c <main@@Base+0x11d4>
   140e8:	mov	r2, #2
   140ec:	ldr	r3, [fp]
   140f0:	add	r0, pc, r0
   140f4:	bl	11964 <fwrite@plt>
   140f8:	b	13c90 <main@@Base+0x1618>
   140fc:	ldr	r3, [pc, #-2224]	; 13854 <main@@Base+0x11dc>
   14100:	mov	r1, #1
   14104:	ldr	r0, [pc, #-2236]	; 13850 <main@@Base+0x11d8>
   14108:	mov	r2, #24
   1410c:	ldr	r3, [sl, r3]
   14110:	add	r0, pc, r0
   14114:	ldr	r3, [r3]
   14118:	bl	11964 <fwrite@plt>
   1411c:	b	131d4 <main@@Base+0xb5c>
   14120:	ldr	r0, [pc, #-2260]	; 13854 <main@@Base+0x11dc>
   14124:	mov	r3, r8
   14128:	ldr	r2, [pc, #-2264]	; 13858 <main@@Base+0x11e0>
   1412c:	mov	r1, #1
   14130:	ldr	r0, [sl, r0]
   14134:	add	r2, pc, r2
   14138:	ldr	r0, [r0]
   1413c:	bl	11a48 <__fprintf_chk@plt>
   14140:	b	12b70 <main@@Base+0x4f8>
   14144:	ldr	r3, [pc, #-2288]	; 1385c <main@@Base+0x11e4>
   14148:	add	r3, pc, r3
   1414c:	b	132dc <main@@Base+0xc64>
   14150:	ldr	r3, [pc, #-2296]	; 13860 <main@@Base+0x11e8>
   14154:	add	r3, pc, r3
   14158:	b	132dc <main@@Base+0xc64>
   1415c:	ldr	r3, [pc, #-2304]	; 13864 <main@@Base+0x11ec>
   14160:	add	r3, pc, r3
   14164:	b	13288 <main@@Base+0xc10>
   14168:	ldr	r3, [pc, #-2312]	; 13868 <main@@Base+0x11f0>
   1416c:	add	r3, pc, r3
   14170:	b	13288 <main@@Base+0xc10>
   14174:	mov	r0, ip
   14178:	mov	r1, #512	; 0x200
   1417c:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   14180:	cmp	r0, #0
   14184:	bne	131d4 <main@@Base+0xb5c>
   14188:	b	13248 <main@@Base+0xbd0>
   1418c:	mov	r0, #4
   14190:	mov	r1, #256	; 0x100
   14194:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   14198:	cmp	r0, #0
   1419c:	bne	131d4 <main@@Base+0xb5c>
   141a0:	b	13248 <main@@Base+0xbd0>
   141a4:	mov	r0, #4
   141a8:	mov	r1, #64	; 0x40
   141ac:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   141b0:	cmp	r0, #0
   141b4:	bne	131d4 <main@@Base+0xb5c>
   141b8:	b	13248 <main@@Base+0xbd0>
   141bc:	mov	r0, #4
   141c0:	mov	r1, #128	; 0x80
   141c4:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   141c8:	cmp	r0, #0
   141cc:	bne	131d4 <main@@Base+0xb5c>
   141d0:	b	13248 <main@@Base+0xbd0>
   141d4:	mov	r1, ip
   141d8:	mov	r0, #4
   141dc:	bl	125e0 <vcos_verify_bkpts_enabled@plt+0xafc>
   141e0:	cmp	r0, #0
   141e4:	bne	131d4 <main@@Base+0xb5c>
   141e8:	b	13248 <main@@Base+0xbd0>

000141ec <_start@@Base>:
   141ec:	mov	fp, #0
   141f0:	mov	lr, #0
   141f4:	pop	{r1}		; (ldr r1, [sp], #4)
   141f8:	mov	r2, sp
   141fc:	push	{r2}		; (str r2, [sp, #-4]!)
   14200:	push	{r0}		; (str r0, [sp, #-4]!)
   14204:	ldr	ip, [pc, #16]	; 1421c <_start@@Base+0x30>
   14208:	push	{ip}		; (str ip, [sp, #-4]!)
   1420c:	ldr	r0, [pc, #12]	; 14220 <_start@@Base+0x34>
   14210:	ldr	r3, [pc, #12]	; 14224 <_start@@Base+0x38>
   14214:	bl	119ac <__libc_start_main@plt>
   14218:	bl	11acc <abort@plt>
   1421c:	strdeq	r8, [r1], -r4
   14220:	andeq	r2, r1, r8, ror r6
   14224:	muleq	r1, r0, r3
   14228:	ldr	r3, [pc, #20]	; 14244 <_start@@Base+0x58>
   1422c:	ldr	r2, [pc, #20]	; 14248 <_start@@Base+0x5c>
   14230:	add	r3, pc, r3
   14234:	ldr	r2, [r3, r2]
   14238:	cmp	r2, #0
   1423c:	bxeq	lr
   14240:	b	119d0 <__gmon_start__@plt>
   14244:	andeq	r6, r1, r8, asr #27
   14248:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1424c:	push	{r3, lr}
   14250:	movw	r0, #45616	; 0xb230
   14254:	ldr	r3, [pc, #36]	; 14280 <_start@@Base+0x94>
   14258:	movt	r0, #2
   1425c:	rsb	r3, r0, r3
   14260:	cmp	r3, #6
   14264:	popls	{r3, pc}
   14268:	movw	r3, #0
   1426c:	movt	r3, #0
   14270:	cmp	r3, #0
   14274:	popeq	{r3, pc}
   14278:	blx	r3
   1427c:	pop	{r3, pc}
   14280:	andeq	fp, r2, r3, lsr r2
   14284:	push	{r3, lr}
   14288:	movw	r0, #45616	; 0xb230
   1428c:	movw	r3, #45616	; 0xb230
   14290:	movt	r0, #2
   14294:	movt	r3, #2
   14298:	rsb	r3, r0, r3
   1429c:	asr	r3, r3, #2
   142a0:	add	r3, r3, r3, lsr #31
   142a4:	asrs	r1, r3, #1
   142a8:	popeq	{r3, pc}
   142ac:	movw	r2, #0
   142b0:	movt	r2, #0
   142b4:	cmp	r2, #0
   142b8:	popeq	{r3, pc}
   142bc:	blx	r2
   142c0:	pop	{r3, pc}
   142c4:	push	{r4, lr}
   142c8:	movw	r4, #45616	; 0xb230
   142cc:	movt	r4, #2
   142d0:	ldrb	r3, [r4]
   142d4:	cmp	r3, #0
   142d8:	popne	{r4, pc}
   142dc:	bl	1424c <_start@@Base+0x60>
   142e0:	mov	r3, #1
   142e4:	strb	r3, [r4]
   142e8:	pop	{r4, pc}
   142ec:	movw	r0, #44608	; 0xae40
   142f0:	movt	r0, #2
   142f4:	push	{r3, lr}
   142f8:	ldr	r3, [r0]
   142fc:	cmp	r3, #0
   14300:	beq	14318 <_start@@Base+0x12c>
   14304:	movw	r3, #0
   14308:	movt	r3, #0
   1430c:	cmp	r3, #0
   14310:	beq	14318 <_start@@Base+0x12c>
   14314:	blx	r3
   14318:	pop	{r3, lr}
   1431c:	b	14284 <_start@@Base+0x98>
   14320:	cmp	r1, #8
   14324:	ldr	ip, [pc, #352]	; 1448c <_start@@Base+0x2a0>
   14328:	mov	r3, r1
   1432c:	add	ip, pc, ip
   14330:	beq	1446c <_start@@Base+0x280>
   14334:	bls	14374 <_start@@Base+0x188>
   14338:	cmp	r1, #32
   1433c:	beq	1444c <_start@@Base+0x260>
   14340:	bls	143e8 <_start@@Base+0x1fc>
   14344:	cmp	r1, #64	; 0x40
   14348:	beq	143c8 <_start@@Base+0x1dc>
   1434c:	cmp	r1, #128	; 0x80
   14350:	bne	1438c <_start@@Base+0x1a0>
   14354:	ldr	r3, [pc, #308]	; 14490 <_start@@Base+0x2a4>
   14358:	mov	r1, #1
   1435c:	ldr	r0, [pc, #304]	; 14494 <_start@@Base+0x2a8>
   14360:	mov	r2, #34	; 0x22
   14364:	ldr	r3, [ip, r3]
   14368:	add	r0, pc, r0
   1436c:	ldr	r3, [r3]
   14370:	b	11964 <fwrite@plt>
   14374:	cmp	r1, #2
   14378:	beq	14410 <_start@@Base+0x224>
   1437c:	cmp	r1, #4
   14380:	beq	143a8 <_start@@Base+0x1bc>
   14384:	cmp	r1, #1
   14388:	beq	14430 <_start@@Base+0x244>
   1438c:	ldr	r0, [pc, #252]	; 14490 <_start@@Base+0x2a4>
   14390:	mov	r1, #1
   14394:	ldr	r2, [pc, #252]	; 14498 <_start@@Base+0x2ac>
   14398:	ldr	r0, [ip, r0]
   1439c:	add	r2, pc, r2
   143a0:	ldr	r0, [r0]
   143a4:	b	11a48 <__fprintf_chk@plt>
   143a8:	ldr	r3, [pc, #224]	; 14490 <_start@@Base+0x2a4>
   143ac:	mov	r1, #1
   143b0:	ldr	r0, [pc, #228]	; 1449c <_start@@Base+0x2b0>
   143b4:	mov	r2, #21
   143b8:	ldr	r3, [ip, r3]
   143bc:	add	r0, pc, r0
   143c0:	ldr	r3, [r3]
   143c4:	b	11964 <fwrite@plt>
   143c8:	ldr	r3, [pc, #192]	; 14490 <_start@@Base+0x2a4>
   143cc:	mov	r1, #1
   143d0:	ldr	r0, [pc, #200]	; 144a0 <_start@@Base+0x2b4>
   143d4:	mov	r2, #22
   143d8:	ldr	r3, [ip, r3]
   143dc:	add	r0, pc, r0
   143e0:	ldr	r3, [r3]
   143e4:	b	11964 <fwrite@plt>
   143e8:	cmp	r1, #16
   143ec:	bne	1438c <_start@@Base+0x1a0>
   143f0:	ldr	r3, [pc, #152]	; 14490 <_start@@Base+0x2a4>
   143f4:	mov	r1, #1
   143f8:	ldr	r0, [pc, #164]	; 144a4 <_start@@Base+0x2b8>
   143fc:	mov	r2, #34	; 0x22
   14400:	ldr	r3, [ip, r3]
   14404:	add	r0, pc, r0
   14408:	ldr	r3, [r3]
   1440c:	b	11964 <fwrite@plt>
   14410:	ldr	r3, [pc, #120]	; 14490 <_start@@Base+0x2a4>
   14414:	mov	r1, #1
   14418:	ldr	r0, [pc, #136]	; 144a8 <_start@@Base+0x2bc>
   1441c:	mov	r2, #21
   14420:	ldr	r3, [ip, r3]
   14424:	add	r0, pc, r0
   14428:	ldr	r3, [r3]
   1442c:	b	11964 <fwrite@plt>
   14430:	ldr	r3, [pc, #88]	; 14490 <_start@@Base+0x2a4>
   14434:	mov	r2, #28
   14438:	ldr	r0, [pc, #108]	; 144ac <_start@@Base+0x2c0>
   1443c:	ldr	r3, [ip, r3]
   14440:	add	r0, pc, r0
   14444:	ldr	r3, [r3]
   14448:	b	11964 <fwrite@plt>
   1444c:	ldr	r3, [pc, #60]	; 14490 <_start@@Base+0x2a4>
   14450:	mov	r1, #1
   14454:	ldr	r0, [pc, #84]	; 144b0 <_start@@Base+0x2c4>
   14458:	mov	r2, #19
   1445c:	ldr	r3, [ip, r3]
   14460:	add	r0, pc, r0
   14464:	ldr	r3, [r3]
   14468:	b	11964 <fwrite@plt>
   1446c:	ldr	r3, [pc, #28]	; 14490 <_start@@Base+0x2a4>
   14470:	mov	r1, #1
   14474:	ldr	r0, [pc, #56]	; 144b4 <_start@@Base+0x2c8>
   14478:	mov	r2, #22
   1447c:	ldr	r3, [ip, r3]
   14480:	add	r0, pc, r0
   14484:	ldr	r3, [r3]
   14488:	b	11964 <fwrite@plt>
   1448c:	andeq	r6, r1, ip, asr #25
   14490:	andeq	r0, r0, ip, ror #1
   14494:	andeq	r4, r0, r8, ror r3
   14498:	andeq	r4, r0, r8, ror #6
   1449c:	andeq	r4, r0, r4, lsr #5
   144a0:	andeq	r4, r0, ip, ror #5
   144a4:	andeq	r4, r0, ip, lsl #5
   144a8:	andeq	r4, r0, r4, lsr #4
   144ac:	andeq	r4, r0, r8, ror #3
   144b0:	andeq	r4, r0, r4, asr r2
   144b4:	strdeq	r4, [r0], -r8
   144b8:	ldr	r3, [pc, #164]	; 14564 <_start@@Base+0x378>
   144bc:	mov	r1, #1
   144c0:	ldr	r0, [pc, #160]	; 14568 <_start@@Base+0x37c>
   144c4:	mov	r2, #17
   144c8:	add	r3, pc, r3
   144cc:	ldr	ip, [pc, #152]	; 1456c <_start@@Base+0x380>
   144d0:	push	{r4, r5, r6, lr}
   144d4:	sub	sp, sp, #8
   144d8:	ldr	r4, [r3, r0]
   144dc:	ldr	r5, [pc, #140]	; 14570 <_start@@Base+0x384>
   144e0:	ldr	r0, [pc, #140]	; 14574 <_start@@Base+0x388>
   144e4:	ldr	lr, [r4]
   144e8:	add	r5, pc, r5
   144ec:	add	r0, pc, r0
   144f0:	add	r6, r5, #276	; 0x114
   144f4:	str	lr, [sp, #4]
   144f8:	ldr	r3, [r3, ip]
   144fc:	ldr	r3, [r3]
   14500:	bl	11964 <fwrite@plt>
   14504:	add	r0, r5, #252	; 0xfc
   14508:	bl	11904 <pthread_mutex_lock@plt>
   1450c:	mov	r0, r6
   14510:	mov	r1, sp
   14514:	bl	1197c <sem_getvalue@plt>
   14518:	cmp	r0, #0
   1451c:	bne	1452c <_start@@Base+0x340>
   14520:	ldr	r3, [sp]
   14524:	cmp	r3, #0
   14528:	beq	14554 <_start@@Base+0x368>
   1452c:	ldr	r0, [pc, #68]	; 14578 <_start@@Base+0x38c>
   14530:	add	r0, pc, r0
   14534:	add	r0, r0, #252	; 0xfc
   14538:	bl	11868 <pthread_mutex_unlock@plt>
   1453c:	ldr	r2, [sp, #4]
   14540:	ldr	r3, [r4]
   14544:	cmp	r2, r3
   14548:	bne	14560 <_start@@Base+0x374>
   1454c:	add	sp, sp, #8
   14550:	pop	{r4, r5, r6, pc}
   14554:	mov	r0, r6
   14558:	bl	118bc <sem_post@plt>
   1455c:	b	1452c <_start@@Base+0x340>
   14560:	bl	11940 <__stack_chk_fail@plt>
   14564:	andeq	r6, r1, r0, lsr fp
   14568:	andeq	r0, r0, r4, ror #1
   1456c:	strdeq	r0, [r0], -r4
   14570:	andeq	r6, r1, r4, asr #26
   14574:	andeq	r4, r0, r8, asr r2
   14578:	strdeq	r6, [r1], -ip
   1457c:	ldr	r3, [pc, #216]	; 1465c <_start@@Base+0x470>
   14580:	push	{r4, r5, lr}
   14584:	add	r3, pc, r3
   14588:	mov	r4, r0
   1458c:	sub	sp, sp, #12
   14590:	ldr	r0, [r3]
   14594:	mov	r5, r1
   14598:	cmp	r0, #4
   1459c:	bhi	145d4 <_start@@Base+0x3e8>
   145a0:	cmp	r4, #0
   145a4:	beq	145f4 <_start@@Base+0x408>
   145a8:	ldr	r0, [pc, #176]	; 14660 <_start@@Base+0x474>
   145ac:	mov	ip, #0
   145b0:	mov	r1, r4
   145b4:	str	ip, [sp]
   145b8:	add	r0, pc, r0
   145bc:	mov	r2, r5
   145c0:	mov	r3, #1
   145c4:	ldr	r0, [r0, #24]
   145c8:	bl	119b8 <vchi_bulk_queue_receive@plt>
   145cc:	add	sp, sp, #12
   145d0:	pop	{r4, r5, pc}
   145d4:	mov	r0, r3
   145d8:	ldr	r2, [pc, #132]	; 14664 <_start@@Base+0x478>
   145dc:	ldr	r3, [pc, #132]	; 14668 <_start@@Base+0x47c>
   145e0:	mov	r1, #5
   145e4:	add	r2, pc, r2
   145e8:	add	r3, pc, r3
   145ec:	bl	11874 <vcos_log_impl@plt>
   145f0:	b	145a0 <_start@@Base+0x3b4>
   145f4:	ldr	r3, [pc, #112]	; 1466c <_start@@Base+0x480>
   145f8:	movw	r2, #570	; 0x23a
   145fc:	ldr	r1, [pc, #108]	; 14670 <_start@@Base+0x484>
   14600:	add	r3, pc, r3
   14604:	ldr	r0, [pc, #104]	; 14674 <_start@@Base+0x488>
   14608:	str	r3, [sp]
   1460c:	add	r1, pc, r1
   14610:	ldr	r3, [pc, #96]	; 14678 <_start@@Base+0x48c>
   14614:	add	r0, pc, r0
   14618:	add	r1, r1, #32
   1461c:	add	r3, pc, r3
   14620:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   14624:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   14628:	ldr	r0, [pc, #76]	; 1467c <_start@@Base+0x490>
   1462c:	add	r0, pc, r0
   14630:	ldr	r3, [r0]
   14634:	cmp	r3, #1
   14638:	mvnls	r0, #0
   1463c:	bls	145cc <_start@@Base+0x3e0>
   14640:	ldr	r2, [pc, #56]	; 14680 <_start@@Base+0x494>
   14644:	mov	r1, #2
   14648:	add	r2, pc, r2
   1464c:	bl	11874 <vcos_log_impl@plt>
   14650:	mvn	r0, #0
   14654:	add	sp, sp, #12
   14658:	pop	{r4, r5, pc}
   1465c:			; <UNDEFINED> instruction: 0x000177bc
   14660:	andeq	r7, r1, r8, lsl #15
   14664:	andeq	r5, r0, r4, ror r7
   14668:	andeq	r4, r0, r8, asr #28
   1466c:	andeq	r5, r0, r0, ror #8
   14670:	andeq	r4, r0, r4, lsr #28
   14674:	strdeq	r5, [r0], -r0
   14678:	muleq	r0, r8, r5
   1467c:	andeq	r7, r1, r4, lsl r7
   14680:	andeq	r5, r0, r0, lsr #8
   14684:	ldr	r3, [pc, #348]	; 147e8 <_start@@Base+0x5fc>
   14688:	ldr	r2, [pc, #348]	; 147ec <_start@@Base+0x600>
   1468c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14690:	add	r3, pc, r3
   14694:	mov	r9, r0
   14698:	ldr	r0, [pc, #336]	; 147f0 <_start@@Base+0x604>
   1469c:	ldr	fp, [r3, r2]
   146a0:	sub	sp, sp, #20
   146a4:	add	r0, pc, r0
   146a8:	mov	sl, r1
   146ac:	mov	r1, #0
   146b0:	str	r1, [sp, #8]
   146b4:	ldr	r2, [r0]
   146b8:	ldr	r3, [fp]
   146bc:	cmp	r2, #4
   146c0:	str	r3, [sp, #12]
   146c4:	bhi	147b0 <_start@@Base+0x5c4>
   146c8:	ldr	r4, [pc, #292]	; 147f4 <_start@@Base+0x608>
   146cc:	add	r8, sp, #8
   146d0:	ldr	r7, [pc, #288]	; 147f8 <_start@@Base+0x60c>
   146d4:	mov	r6, #0
   146d8:	add	r4, pc, r4
   146dc:	add	r4, r4, #3312	; 0xcf0
   146e0:	add	r7, pc, r7
   146e4:	add	r4, r4, #12
   146e8:	ldr	r0, [r7, #24]
   146ec:	mov	r3, r8
   146f0:	mov	r1, r9
   146f4:	str	r6, [sp]
   146f8:	mov	r2, sl
   146fc:	bl	11970 <vchi_msg_dequeue@plt>
   14700:	ldr	r3, [sp, #8]
   14704:	cmp	r3, #0
   14708:	mov	r5, r0
   1470c:	bne	14788 <_start@@Base+0x59c>
   14710:	mov	r0, r4
   14714:	bl	11898 <sem_wait@plt>
   14718:	cmn	r0, #1
   1471c:	bne	14774 <_start@@Base+0x588>
   14720:	bl	11a00 <__errno_location@plt>
   14724:	ldr	r3, [r0]
   14728:	cmp	r3, #4
   1472c:	beq	14710 <_start@@Base+0x524>
   14730:	cmp	r3, #0
   14734:	beq	146e8 <_start@@Base+0x4fc>
   14738:	ldr	r3, [sp, #8]
   1473c:	cmp	r3, #0
   14740:	bne	14788 <_start@@Base+0x59c>
   14744:	ldr	r0, [pc, #176]	; 147fc <_start@@Base+0x610>
   14748:	add	r0, pc, r0
   1474c:	ldr	r3, [r0]
   14750:	cmp	r3, #2
   14754:	bhi	147d0 <_start@@Base+0x5e4>
   14758:	ldr	r2, [sp, #12]
   1475c:	mov	r0, r5
   14760:	ldr	r3, [fp]
   14764:	cmp	r2, r3
   14768:	bne	147e4 <_start@@Base+0x5f8>
   1476c:	add	sp, sp, #20
   14770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14774:	cmp	r0, #0
   14778:	beq	146e8 <_start@@Base+0x4fc>
   1477c:	bl	11a00 <__errno_location@plt>
   14780:	ldr	r3, [r0]
   14784:	b	14730 <_start@@Base+0x544>
   14788:	ldr	r0, [pc, #112]	; 14800 <_start@@Base+0x614>
   1478c:	add	r0, pc, r0
   14790:	ldr	r2, [r0]
   14794:	cmp	r2, #4
   14798:	bls	14758 <_start@@Base+0x56c>
   1479c:	ldr	r2, [pc, #96]	; 14804 <_start@@Base+0x618>
   147a0:	mov	r1, #5
   147a4:	add	r2, pc, r2
   147a8:	bl	11874 <vcos_log_impl@plt>
   147ac:	b	14758 <_start@@Base+0x56c>
   147b0:	ldr	r3, [pc, #80]	; 14808 <_start@@Base+0x61c>
   147b4:	mov	r1, #5
   147b8:	ldr	r2, [pc, #76]	; 1480c <_start@@Base+0x620>
   147bc:	add	r3, pc, r3
   147c0:	add	r2, pc, r2
   147c4:	add	r3, r3, #64	; 0x40
   147c8:	bl	11874 <vcos_log_impl@plt>
   147cc:	b	146c8 <_start@@Base+0x4dc>
   147d0:	ldr	r2, [pc, #56]	; 14810 <_start@@Base+0x624>
   147d4:	mov	r1, #3
   147d8:	add	r2, pc, r2
   147dc:	bl	11874 <vcos_log_impl@plt>
   147e0:	b	14758 <_start@@Base+0x56c>
   147e4:	bl	11940 <__stack_chk_fail@plt>
   147e8:	andeq	r6, r1, r8, ror #18
   147ec:	andeq	r0, r0, r4, ror #1
   147f0:	muleq	r1, ip, r6
   147f4:	andeq	r7, r1, r8, ror #12
   147f8:	andeq	r7, r1, r0, ror #12
   147fc:	strdeq	r7, [r1], -r8
   14800:			; <UNDEFINED> instruction: 0x000175b4
   14804:	strdeq	r5, [r0], -ip
   14808:	andeq	r4, r0, r4, ror ip
   1480c:	muleq	r0, r8, r5
   14810:	andeq	r5, r0, r8, ror #5
   14814:	ldr	r3, [pc, #204]	; 148e8 <_start@@Base+0x6fc>
   14818:	ldr	r2, [pc, #204]	; 148ec <_start@@Base+0x700>
   1481c:	push	{r4, r5, r6, lr}
   14820:	add	r3, pc, r3
   14824:	mov	r4, r0
   14828:	ldr	r0, [pc, #192]	; 148f0 <_start@@Base+0x704>
   1482c:	ldr	r5, [r3, r2]
   14830:	sub	sp, sp, #8
   14834:	add	r0, pc, r0
   14838:	mov	r6, r1
   1483c:	ldr	r2, [r0]
   14840:	ldr	r3, [r5]
   14844:	cmp	r2, #4
   14848:	str	r3, [sp, #4]
   1484c:	bhi	148b8 <_start@@Base+0x6cc>
   14850:	subs	r6, r6, #1
   14854:	movne	r6, #1
   14858:	cmp	r4, #0
   1485c:	orreq	r6, r6, #1
   14860:	cmp	r6, #0
   14864:	beq	14880 <_start@@Base+0x694>
   14868:	ldr	r2, [sp, #4]
   1486c:	ldr	r3, [r5]
   14870:	cmp	r2, r3
   14874:	bne	148e4 <_start@@Base+0x6f8>
   14878:	add	sp, sp, #8
   1487c:	pop	{r4, r5, r6, pc}
   14880:	add	r6, r4, #24
   14884:	mov	r0, r4
   14888:	bl	11904 <pthread_mutex_lock@plt>
   1488c:	mov	r1, sp
   14890:	mov	r0, r6
   14894:	bl	1197c <sem_getvalue@plt>
   14898:	cmp	r0, #0
   1489c:	bne	148ac <_start@@Base+0x6c0>
   148a0:	ldr	r3, [sp]
   148a4:	cmp	r3, #0
   148a8:	beq	148d8 <_start@@Base+0x6ec>
   148ac:	mov	r0, r4
   148b0:	bl	11868 <pthread_mutex_unlock@plt>
   148b4:	b	14868 <_start@@Base+0x67c>
   148b8:	ldr	r3, [pc, #52]	; 148f4 <_start@@Base+0x708>
   148bc:	mov	r1, #5
   148c0:	ldr	r2, [pc, #48]	; 148f8 <_start@@Base+0x70c>
   148c4:	add	r3, pc, r3
   148c8:	add	r2, pc, r2
   148cc:	add	r3, r3, #92	; 0x5c
   148d0:	bl	11874 <vcos_log_impl@plt>
   148d4:	b	14850 <_start@@Base+0x664>
   148d8:	mov	r0, r6
   148dc:	bl	118bc <sem_post@plt>
   148e0:	b	148ac <_start@@Base+0x6c0>
   148e4:	bl	11940 <__stack_chk_fail@plt>
   148e8:	ldrdeq	r6, [r1], -r8
   148ec:	andeq	r0, r0, r4, ror #1
   148f0:	andeq	r7, r1, ip, lsl #10
   148f4:	andeq	r4, r0, ip, ror #22
   148f8:	muleq	r0, r0, r4
   148fc:	ldr	r3, [pc, #204]	; 149d0 <_start@@Base+0x7e4>
   14900:	ldr	r2, [pc, #204]	; 149d4 <_start@@Base+0x7e8>
   14904:	push	{r4, r5, r6, lr}
   14908:	add	r3, pc, r3
   1490c:	mov	r4, r0
   14910:	ldr	r0, [pc, #192]	; 149d8 <_start@@Base+0x7ec>
   14914:	ldr	r5, [r3, r2]
   14918:	sub	sp, sp, #8
   1491c:	add	r0, pc, r0
   14920:	mov	r6, r1
   14924:	ldr	r2, [r0]
   14928:	ldr	r3, [r5]
   1492c:	cmp	r2, #4
   14930:	str	r3, [sp, #4]
   14934:	bhi	149a0 <_start@@Base+0x7b4>
   14938:	subs	r6, r6, #1
   1493c:	movne	r6, #1
   14940:	cmp	r4, #0
   14944:	orreq	r6, r6, #1
   14948:	cmp	r6, #0
   1494c:	beq	14968 <_start@@Base+0x77c>
   14950:	ldr	r2, [sp, #4]
   14954:	ldr	r3, [r5]
   14958:	cmp	r2, r3
   1495c:	bne	149cc <_start@@Base+0x7e0>
   14960:	add	sp, sp, #8
   14964:	pop	{r4, r5, r6, pc}
   14968:	add	r6, r4, #24
   1496c:	mov	r0, r4
   14970:	bl	11904 <pthread_mutex_lock@plt>
   14974:	mov	r1, sp
   14978:	mov	r0, r6
   1497c:	bl	1197c <sem_getvalue@plt>
   14980:	cmp	r0, #0
   14984:	bne	14994 <_start@@Base+0x7a8>
   14988:	ldr	r3, [sp]
   1498c:	cmp	r3, #0
   14990:	beq	149c0 <_start@@Base+0x7d4>
   14994:	mov	r0, r4
   14998:	bl	11868 <pthread_mutex_unlock@plt>
   1499c:	b	14950 <_start@@Base+0x764>
   149a0:	ldr	r3, [pc, #52]	; 149dc <_start@@Base+0x7f0>
   149a4:	mov	r1, #5
   149a8:	ldr	r2, [pc, #48]	; 149e0 <_start@@Base+0x7f4>
   149ac:	add	r3, pc, r3
   149b0:	add	r2, pc, r2
   149b4:	add	r3, r3, #120	; 0x78
   149b8:	bl	11874 <vcos_log_impl@plt>
   149bc:	b	14938 <_start@@Base+0x74c>
   149c0:	mov	r0, r6
   149c4:	bl	118bc <sem_post@plt>
   149c8:	b	14994 <_start@@Base+0x7a8>
   149cc:	bl	11940 <__stack_chk_fail@plt>
   149d0:	strdeq	r6, [r1], -r0
   149d4:	andeq	r0, r0, r4, ror #1
   149d8:	andeq	r7, r1, r4, lsr #8
   149dc:	andeq	r4, r0, r4, lsl #21
   149e0:	andeq	r5, r0, r8, lsr #7
   149e4:	ldr	ip, [pc, #400]	; 14b7c <_start@@Base+0x990>
   149e8:	push	{r4, r5, r6, r7, r8, lr}
   149ec:	add	ip, pc, ip
   149f0:	ldr	r4, [pc, #392]	; 14b80 <_start@@Base+0x994>
   149f4:	sub	sp, sp, #40	; 0x28
   149f8:	mov	r7, r2
   149fc:	ldr	r2, [pc, #384]	; 14b84 <_start@@Base+0x998>
   14a00:	str	r0, [sp, #12]
   14a04:	mov	r8, r3
   14a08:	ldr	r6, [ip, r4]
   14a0c:	add	r2, pc, r2
   14a10:	mov	r3, #4
   14a14:	str	r1, [sp, #28]
   14a18:	ldr	r4, [r2]
   14a1c:	add	r1, sp, #12
   14a20:	ldr	ip, [r6]
   14a24:	cmp	r4, r3
   14a28:	str	r7, [sp, #32]
   14a2c:	str	r1, [sp, #20]
   14a30:	str	ip, [sp, #36]	; 0x24
   14a34:	str	r3, [sp, #24]
   14a38:	bhi	14b1c <_start@@Base+0x930>
   14a3c:	ldr	r4, [pc, #324]	; 14b88 <_start@@Base+0x99c>
   14a40:	add	r4, pc, r4
   14a44:	ldr	r3, [r4, #3208]	; 0xc88
   14a48:	cmp	r3, #0
   14a4c:	beq	14b5c <_start@@Base+0x970>
   14a50:	add	r5, r4, #3136	; 0xc40
   14a54:	add	r5, r5, #8
   14a58:	mov	r0, r5
   14a5c:	bl	11904 <pthread_mutex_lock@plt>
   14a60:	ldr	r3, [r4, #3208]	; 0xc88
   14a64:	cmp	r3, #0
   14a68:	beq	14b54 <_start@@Base+0x968>
   14a6c:	ldr	r0, [r4, #24]
   14a70:	bl	11a84 <vchi_service_use@plt>
   14a74:	ldr	r0, [r4, #24]
   14a78:	mov	r3, #0
   14a7c:	add	r1, sp, #20
   14a80:	str	r3, [sp]
   14a84:	mov	r2, #2
   14a88:	mov	r3, #4
   14a8c:	bl	119c4 <vchi_msg_queuev@plt>
   14a90:	subs	r5, r0, #0
   14a94:	beq	14b64 <_start@@Base+0x978>
   14a98:	ldr	r3, [r4]
   14a9c:	cmp	r3, #1
   14aa0:	bls	14ad0 <_start@@Base+0x8e4>
   14aa4:	ldr	r3, [pc, #224]	; 14b8c <_start@@Base+0x9a0>
   14aa8:	mov	r0, r4
   14aac:	ldr	r2, [sp, #12]
   14ab0:	mov	r1, #2
   14ab4:	add	r3, pc, r3
   14ab8:	str	r7, [sp]
   14abc:	str	r5, [sp, #4]
   14ac0:	ldr	r3, [r3, r2, lsl #2]
   14ac4:	ldr	r2, [pc, #196]	; 14b90 <_start@@Base+0x9a4>
   14ac8:	add	r2, pc, r2
   14acc:	bl	11874 <vcos_log_impl@plt>
   14ad0:	ldr	r3, [pc, #188]	; 14b94 <_start@@Base+0x9a8>
   14ad4:	add	r3, pc, r3
   14ad8:	ldr	r2, [r3, #3208]	; 0xc88
   14adc:	cmp	r2, #0
   14ae0:	beq	14aec <_start@@Base+0x900>
   14ae4:	ldr	r0, [r3, #24]
   14ae8:	bl	118a4 <vchi_service_release@plt>
   14aec:	ldr	r0, [pc, #164]	; 14b98 <_start@@Base+0x9ac>
   14af0:	add	r0, pc, r0
   14af4:	add	r0, r0, #3136	; 0xc40
   14af8:	add	r0, r0, #8
   14afc:	bl	11868 <pthread_mutex_unlock@plt>
   14b00:	ldr	r2, [sp, #36]	; 0x24
   14b04:	mov	r0, r5
   14b08:	ldr	r3, [r6]
   14b0c:	cmp	r2, r3
   14b10:	bne	14b78 <_start@@Base+0x98c>
   14b14:	add	sp, sp, #40	; 0x28
   14b18:	pop	{r4, r5, r6, r7, r8, pc}
   14b1c:	ldr	ip, [pc, #120]	; 14b9c <_start@@Base+0x9b0>
   14b20:	mov	r1, #5
   14b24:	ldr	r3, [pc, #116]	; 14ba0 <_start@@Base+0x9b4>
   14b28:	add	ip, pc, ip
   14b2c:	str	r7, [sp, #4]
   14b30:	add	r3, pc, r3
   14b34:	ldr	ip, [ip, r0, lsl #2]
   14b38:	mov	r0, r2
   14b3c:	ldr	r2, [pc, #96]	; 14ba4 <_start@@Base+0x9b8>
   14b40:	add	r3, r3, #148	; 0x94
   14b44:	add	r2, pc, r2
   14b48:	str	ip, [sp]
   14b4c:	bl	11874 <vcos_log_impl@plt>
   14b50:	b	14a3c <_start@@Base+0x850>
   14b54:	mov	r0, r5
   14b58:	bl	11868 <pthread_mutex_unlock@plt>
   14b5c:	mov	r5, #0
   14b60:	b	14b00 <_start@@Base+0x914>
   14b64:	mov	r0, r8
   14b68:	ldr	r1, [sp, #64]	; 0x40
   14b6c:	bl	14684 <_start@@Base+0x498>
   14b70:	mov	r5, r0
   14b74:	b	14ad0 <_start@@Base+0x8e4>
   14b78:	bl	11940 <__stack_chk_fail@plt>
   14b7c:	andeq	r6, r1, ip, lsl #12
   14b80:	andeq	r0, r0, r4, ror #1
   14b84:	andeq	r7, r1, r4, lsr r3
   14b88:	andeq	r7, r1, r0, lsl #6
   14b8c:			; <UNDEFINED> instruction: 0x000163b8
   14b90:	andeq	r5, r0, r4, asr r0
   14b94:	andeq	r7, r1, ip, ror #4
   14b98:	andeq	r7, r1, r0, asr r2
   14b9c:	andeq	r6, r1, r4, asr #6
   14ba0:	andeq	r4, r0, r0, lsl #18
   14ba4:	andeq	r4, r0, r0, lsr #31
   14ba8:	ldr	ip, [pc, #572]	; 14dec <_start@@Base+0xc00>
   14bac:	cmp	r0, #25
   14bb0:	push	{r4, r5, r6, r7, r8, lr}
   14bb4:	add	ip, pc, ip
   14bb8:	ldr	r4, [pc, #560]	; 14df0 <_start@@Base+0xc04>
   14bbc:	sub	sp, sp, #48	; 0x30
   14bc0:	mov	r6, r2
   14bc4:	mov	r8, r3
   14bc8:	str	r0, [sp, #20]
   14bcc:	mov	r3, #4
   14bd0:	ldr	r4, [ip, r4]
   14bd4:	mvn	r5, #0
   14bd8:	str	r2, [sp, #40]	; 0x28
   14bdc:	mov	r7, r0
   14be0:	str	r1, [sp, #36]	; 0x24
   14be4:	add	r1, sp, #20
   14be8:	ldr	r2, [r4]
   14bec:	str	r1, [sp, #28]
   14bf0:	str	r3, [sp, #32]
   14bf4:	str	r2, [sp, #44]	; 0x2c
   14bf8:	str	r5, [sp, #24]
   14bfc:	bhi	14d28 <_start@@Base+0xb3c>
   14c00:	ldr	r3, [pc, #492]	; 14df4 <_start@@Base+0xc08>
   14c04:	add	r3, pc, r3
   14c08:	ldr	r3, [r3]
   14c0c:	cmp	r3, #4
   14c10:	bls	14c60 <_start@@Base+0xa74>
   14c14:	ldr	r3, [pc, #476]	; 14df8 <_start@@Base+0xc0c>
   14c18:	cmp	r8, #0
   14c1c:	ldr	r2, [pc, #472]	; 14dfc <_start@@Base+0xc10>
   14c20:	add	r3, pc, r3
   14c24:	add	r2, pc, r2
   14c28:	ldr	r0, [r3, r7, lsl #2]
   14c2c:	ldreq	r2, [pc, #460]	; 14e00 <_start@@Base+0xc14>
   14c30:	addeq	r2, pc, r2
   14c34:	ldr	r3, [pc, #456]	; 14e04 <_start@@Base+0xc18>
   14c38:	mov	r1, #5
   14c3c:	stm	sp, {r0, r6}
   14c40:	str	r2, [sp, #8]
   14c44:	add	r3, pc, r3
   14c48:	ldr	r0, [pc, #440]	; 14e08 <_start@@Base+0xc1c>
   14c4c:	add	r3, r3, #204	; 0xcc
   14c50:	ldr	r2, [pc, #436]	; 14e0c <_start@@Base+0xc20>
   14c54:	add	r0, pc, r0
   14c58:	add	r2, pc, r2
   14c5c:	bl	11874 <vcos_log_impl@plt>
   14c60:	ldr	r5, [pc, #424]	; 14e10 <_start@@Base+0xc24>
   14c64:	add	r5, pc, r5
   14c68:	ldr	r3, [r5, #3208]	; 0xc88
   14c6c:	cmp	r3, #0
   14c70:	beq	14d0c <_start@@Base+0xb20>
   14c74:	add	r7, r5, #3136	; 0xc40
   14c78:	add	r7, r7, #8
   14c7c:	mov	r0, r7
   14c80:	bl	11904 <pthread_mutex_lock@plt>
   14c84:	ldr	r3, [r5, #3208]	; 0xc88
   14c88:	cmp	r3, #0
   14c8c:	beq	14ddc <_start@@Base+0xbf0>
   14c90:	ldr	r0, [r5, #24]
   14c94:	bl	11a84 <vchi_service_use@plt>
   14c98:	ldr	r0, [r5, #24]
   14c9c:	mov	r3, #0
   14ca0:	add	r1, sp, #28
   14ca4:	str	r3, [sp]
   14ca8:	mov	r2, #2
   14cac:	mov	r3, #4
   14cb0:	bl	119c4 <vchi_msg_queuev@plt>
   14cb4:	rsbs	r3, r0, #1
   14cb8:	mov	r7, r0
   14cbc:	movcc	r3, #0
   14cc0:	cmp	r8, #0
   14cc4:	moveq	r3, #0
   14cc8:	cmp	r3, #0
   14ccc:	bne	14dcc <_start@@Base+0xbe0>
   14cd0:	cmp	r0, #0
   14cd4:	bne	14d94 <_start@@Base+0xba8>
   14cd8:	str	r7, [sp, #24]
   14cdc:	ldr	r3, [pc, #304]	; 14e14 <_start@@Base+0xc28>
   14ce0:	add	r3, pc, r3
   14ce4:	ldr	r2, [r3, #3208]	; 0xc88
   14ce8:	cmp	r2, #0
   14cec:	beq	14cf8 <_start@@Base+0xb0c>
   14cf0:	ldr	r0, [r3, #24]
   14cf4:	bl	118a4 <vchi_service_release@plt>
   14cf8:	ldr	r0, [pc, #280]	; 14e18 <_start@@Base+0xc2c>
   14cfc:	add	r0, pc, r0
   14d00:	add	r0, r0, #3136	; 0xc40
   14d04:	add	r0, r0, #8
   14d08:	bl	11868 <pthread_mutex_unlock@plt>
   14d0c:	ldr	r0, [sp, #24]
   14d10:	ldr	r2, [sp, #44]	; 0x2c
   14d14:	ldr	r3, [r4]
   14d18:	cmp	r2, r3
   14d1c:	bne	14de8 <_start@@Base+0xbfc>
   14d20:	add	sp, sp, #48	; 0x30
   14d24:	pop	{r4, r5, r6, r7, r8, pc}
   14d28:	ldr	r3, [pc, #236]	; 14e1c <_start@@Base+0xc30>
   14d2c:	mov	r2, #600	; 0x258
   14d30:	ldr	r6, [pc, #232]	; 14e20 <_start@@Base+0xc34>
   14d34:	add	r3, pc, r3
   14d38:	ldr	r0, [pc, #228]	; 14e24 <_start@@Base+0xc38>
   14d3c:	str	r3, [sp]
   14d40:	add	r6, pc, r6
   14d44:	ldr	r3, [pc, #220]	; 14e28 <_start@@Base+0xc3c>
   14d48:	add	r0, pc, r0
   14d4c:	add	r1, r6, #180	; 0xb4
   14d50:	add	r3, pc, r3
   14d54:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   14d58:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   14d5c:	ldr	r0, [pc, #200]	; 14e2c <_start@@Base+0xc40>
   14d60:	add	r0, pc, r0
   14d64:	ldr	r3, [r0]
   14d68:	cmp	r3, #1
   14d6c:	bls	14d8c <_start@@Base+0xba0>
   14d70:	ldr	ip, [sp, #20]
   14d74:	add	r3, r6, #204	; 0xcc
   14d78:	ldr	r2, [pc, #176]	; 14e30 <_start@@Base+0xc44>
   14d7c:	mov	r1, #2
   14d80:	add	r2, pc, r2
   14d84:	str	ip, [sp]
   14d88:	bl	11874 <vcos_log_impl@plt>
   14d8c:	mov	r0, r5
   14d90:	b	14d10 <_start@@Base+0xb24>
   14d94:	ldr	r3, [r5]
   14d98:	cmp	r3, #1
   14d9c:	bls	14cd8 <_start@@Base+0xaec>
   14da0:	ldr	r3, [pc, #140]	; 14e34 <_start@@Base+0xc48>
   14da4:	mov	r0, r5
   14da8:	ldr	r2, [sp, #20]
   14dac:	mov	r1, #2
   14db0:	add	r3, pc, r3
   14db4:	stm	sp, {r6, r7}
   14db8:	ldr	r3, [r3, r2, lsl #2]
   14dbc:	ldr	r2, [pc, #116]	; 14e38 <_start@@Base+0xc4c>
   14dc0:	add	r2, pc, r2
   14dc4:	bl	11874 <vcos_log_impl@plt>
   14dc8:	b	14cd8 <_start@@Base+0xaec>
   14dcc:	add	r0, sp, #24
   14dd0:	mov	r1, #4
   14dd4:	bl	14684 <_start@@Base+0x498>
   14dd8:	b	14cdc <_start@@Base+0xaf0>
   14ddc:	mov	r0, r7
   14de0:	bl	11868 <pthread_mutex_unlock@plt>
   14de4:	b	14d0c <_start@@Base+0xb20>
   14de8:	bl	11940 <__stack_chk_fail@plt>
   14dec:	andeq	r6, r1, r4, asr #8
   14df0:	andeq	r0, r0, r4, ror #1
   14df4:	andeq	r7, r1, ip, lsr r1
   14df8:	andeq	r6, r1, ip, asr #4
   14dfc:	andeq	r4, r0, ip, lsr pc
   14e00:	andeq	r4, r0, ip, lsr pc
   14e04:	andeq	r4, r0, ip, ror #15
   14e08:	andeq	r7, r1, ip, ror #1
   14e0c:	andeq	r4, r0, ip, lsr pc
   14e10:	ldrdeq	r7, [r1], -ip
   14e14:	andeq	r7, r1, r0, rrx
   14e18:	andeq	r7, r1, r4, asr #32
   14e1c:	andeq	r4, r0, r4, asr #28
   14e20:	strdeq	r4, [r0], -r0
   14e24:			; <UNDEFINED> instruction: 0x00004cbc
   14e28:	andeq	r4, r0, r4, ror #28
   14e2c:	andeq	r6, r1, r0, ror #31
   14e30:	andeq	r4, r0, r8, lsr lr
   14e34:	strheq	r6, [r1], -ip
   14e38:	andeq	r4, r0, ip, lsl lr
   14e3c:	ldr	r3, [pc, #132]	; 14ec8 <_start@@Base+0xcdc>
   14e40:	ldr	r1, [pc, #132]	; 14ecc <_start@@Base+0xce0>
   14e44:	push	{r4, r5, lr}
   14e48:	add	r3, pc, r3
   14e4c:	mov	r5, r0
   14e50:	ldr	r0, [pc, #120]	; 14ed0 <_start@@Base+0xce4>
   14e54:	ldr	r4, [r3, r1]
   14e58:	sub	sp, sp, #12
   14e5c:	add	r0, pc, r0
   14e60:	ldr	r1, [r0]
   14e64:	ldr	r3, [r4]
   14e68:	cmp	r1, #4
   14e6c:	str	r3, [sp, #4]
   14e70:	bls	14e90 <_start@@Base+0xca4>
   14e74:	ldr	r3, [pc, #88]	; 14ed4 <_start@@Base+0xce8>
   14e78:	mov	r1, #5
   14e7c:	ldr	r2, [pc, #84]	; 14ed8 <_start@@Base+0xcec>
   14e80:	add	r3, pc, r3
   14e84:	add	r2, pc, r2
   14e88:	add	r3, r3, #228	; 0xe4
   14e8c:	bl	11874 <vcos_log_impl@plt>
   14e90:	add	r1, sp, #8
   14e94:	mov	r0, #1
   14e98:	mov	r3, r0
   14e9c:	mov	r2, #4
   14ea0:	str	r5, [r1, #-8]!
   14ea4:	mov	r1, sp
   14ea8:	bl	14ba8 <_start@@Base+0x9bc>
   14eac:	ldr	r2, [sp, #4]
   14eb0:	ldr	r3, [r4]
   14eb4:	cmp	r2, r3
   14eb8:	bne	14ec4 <_start@@Base+0xcd8>
   14ebc:	add	sp, sp, #12
   14ec0:	pop	{r4, r5, pc}
   14ec4:	bl	11940 <__stack_chk_fail@plt>
   14ec8:			; <UNDEFINED> instruction: 0x000161b0
   14ecc:	andeq	r0, r0, r4, ror #1
   14ed0:	andeq	r6, r1, r4, ror #29
   14ed4:			; <UNDEFINED> instruction: 0x000045b0
   14ed8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   14edc:	ldr	ip, [pc, #172]	; 14f90 <_start@@Base+0xda4>
   14ee0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14ee4:	mov	sl, r0
   14ee8:	ldr	r0, [pc, #164]	; 14f94 <_start@@Base+0xda8>
   14eec:	add	ip, pc, ip
   14ef0:	ldr	lr, [pc, #160]	; 14f98 <_start@@Base+0xdac>
   14ef4:	mov	r8, r2
   14ef8:	mov	r7, r3
   14efc:	sub	sp, sp, #32
   14f00:	ldr	r4, [ip, r0]
   14f04:	add	lr, pc, lr
   14f08:	mov	r9, r1
   14f0c:	ldr	r6, [sp, #64]	; 0x40
   14f10:	ldr	r2, [lr]
   14f14:	ldr	r3, [r4]
   14f18:	cmp	r2, #4
   14f1c:	ldr	r5, [sp, #68]	; 0x44
   14f20:	str	r3, [sp, #28]
   14f24:	bls	14f48 <_start@@Base+0xd5c>
   14f28:	ldr	r3, [pc, #108]	; 14f9c <_start@@Base+0xdb0>
   14f2c:	mov	r0, lr
   14f30:	ldr	r2, [pc, #104]	; 14fa0 <_start@@Base+0xdb4>
   14f34:	mov	r1, #5
   14f38:	add	r3, pc, r3
   14f3c:	add	r2, pc, r2
   14f40:	add	r3, r3, #268	; 0x10c
   14f44:	bl	11874 <vcos_log_impl@plt>
   14f48:	mov	r2, #24
   14f4c:	mov	r3, #1
   14f50:	mov	r0, #2
   14f54:	add	r1, sp, #4
   14f58:	str	sl, [sp, #4]
   14f5c:	str	r9, [sp, #8]
   14f60:	str	r8, [sp, #12]
   14f64:	str	r7, [sp, #16]
   14f68:	str	r6, [sp, #20]
   14f6c:	str	r5, [sp, #24]
   14f70:	bl	14ba8 <_start@@Base+0x9bc>
   14f74:	ldr	r2, [sp, #28]
   14f78:	ldr	r3, [r4]
   14f7c:	cmp	r2, r3
   14f80:	bne	14f8c <_start@@Base+0xda0>
   14f84:	add	sp, sp, #32
   14f88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f8c:	bl	11940 <__stack_chk_fail@plt>
   14f90:	andeq	r6, r1, ip, lsl #2
   14f94:	andeq	r0, r0, r4, ror #1
   14f98:	andeq	r6, r1, ip, lsr lr
   14f9c:	strdeq	r4, [r0], -r8
   14fa0:	andeq	r4, r0, ip, lsl lr

00014fa4 <vc_vchi_tv_init@@Base>:
   14fa4:	ldr	r3, [pc, #1288]	; 154b4 <vc_vchi_tv_init@@Base+0x510>
   14fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fac:	mov	r6, r0
   14fb0:	ldr	r0, [pc, #1280]	; 154b8 <vc_vchi_tv_init@@Base+0x514>
   14fb4:	add	r3, pc, r3
   14fb8:	ldr	r5, [pc, #1276]	; 154bc <vc_vchi_tv_init@@Base+0x518>
   14fbc:	sub	sp, sp, #140	; 0x8c
   14fc0:	mov	r4, r1
   14fc4:	mov	r7, r2
   14fc8:	ldr	r0, [r3, r0]
   14fcc:	add	r5, pc, r5
   14fd0:	ldr	ip, [r5, #3208]	; 0xc88
   14fd4:	ldr	r3, [r0]
   14fd8:	cmp	ip, #0
   14fdc:	str	r0, [sp, #36]	; 0x24
   14fe0:	str	ip, [sp, #32]
   14fe4:	str	r3, [sp, #132]	; 0x84
   14fe8:	bne	154a4 <vc_vchi_tv_init@@Base+0x500>
   14fec:	ldr	r0, [pc, #1228]	; 154c0 <vc_vchi_tv_init@@Base+0x51c>
   14ff0:	mov	r3, #2
   14ff4:	mov	r1, r5
   14ff8:	str	r3, [r5]
   14ffc:	add	r0, pc, r0
   15000:	bl	11a0c <vcos_log_register@plt>
   15004:	ldr	r3, [r5]
   15008:	cmp	r3, #4
   1500c:	bhi	15480 <vc_vchi_tv_init@@Base+0x4dc>
   15010:	ldr	r5, [pc, #1196]	; 154c4 <vc_vchi_tv_init@@Base+0x520>
   15014:	mov	r1, #0
   15018:	movw	r2, #3276	; 0xccc
   1501c:	add	r5, pc, r5
   15020:	add	r8, r5, #24
   15024:	mov	r0, r8
   15028:	bl	11a30 <memset@plt>
   1502c:	add	r0, r8, #3120	; 0xc30
   15030:	mov	r1, #0
   15034:	str	r7, [r5, #3140]	; 0xc44
   15038:	bl	11928 <pthread_mutex_init@plt>
   1503c:	cmp	r0, #0
   15040:	bne	15440 <vc_vchi_tv_init@@Base+0x49c>
   15044:	ldr	r3, [pc, #1148]	; 154c8 <vc_vchi_tv_init@@Base+0x524>
   15048:	mov	r1, #0
   1504c:	mov	r2, r1
   15050:	add	r3, pc, r3
   15054:	add	r3, r3, #3296	; 0xce0
   15058:	add	r5, r3, #28
   1505c:	add	r7, r3, #4
   15060:	mov	r0, r5
   15064:	bl	11a24 <sem_init@plt>
   15068:	subs	r1, r0, #0
   1506c:	bne	15430 <vc_vchi_tv_init@@Base+0x48c>
   15070:	mov	r0, r7
   15074:	bl	11928 <pthread_mutex_init@plt>
   15078:	cmp	r0, #0
   1507c:	bne	153d8 <vc_vchi_tv_init@@Base+0x434>
   15080:	ldr	r3, [pc, #1092]	; 154cc <vc_vchi_tv_init@@Base+0x528>
   15084:	mov	r1, #0
   15088:	mov	r2, r1
   1508c:	add	r3, pc, r3
   15090:	add	r3, r3, #3328	; 0xd00
   15094:	add	r5, r3, #36	; 0x24
   15098:	add	r7, r3, #12
   1509c:	mov	r0, r5
   150a0:	bl	11a24 <sem_init@plt>
   150a4:	subs	r1, r0, #0
   150a8:	bne	15420 <vc_vchi_tv_init@@Base+0x47c>
   150ac:	mov	r0, r7
   150b0:	bl	11928 <pthread_mutex_init@plt>
   150b4:	cmp	r0, #0
   150b8:	bne	15390 <vc_vchi_tv_init@@Base+0x3ec>
   150bc:	ldr	r3, [pc, #1036]	; 154d0 <vc_vchi_tv_init@@Base+0x52c>
   150c0:	mov	r8, #128	; 0x80
   150c4:	ldr	r5, [pc, #1032]	; 154d4 <vc_vchi_tv_init@@Base+0x530>
   150c8:	mov	lr, #1
   150cc:	add	r3, pc, r3
   150d0:	add	r3, r3, #332	; 0x14c
   150d4:	add	r5, pc, r5
   150d8:	add	ip, r5, #3216	; 0xc90
   150dc:	ldm	r3, {r0, r1, r2, r3}
   150e0:	add	ip, ip, #12
   150e4:	ldr	r7, [r5, #3140]	; 0xc44
   150e8:	str	r8, [r5, #3288]	; 0xcd8
   150ec:	cmp	r7, #0
   150f0:	str	lr, [r5, #3292]	; 0xcdc
   150f4:	stm	ip, {r0, r1, r2, r3}
   150f8:	addeq	fp, sp, #88	; 0x58
   150fc:	beq	152a0 <vc_vchi_tv_init@@Base+0x2fc>
   15100:	ldr	r3, [pc, #976]	; 154d8 <vc_vchi_tv_init@@Base+0x534>
   15104:	add	ip, r5, #3296	; 0xce0
   15108:	mov	sl, r5
   1510c:	movw	r9, #21334	; 0x5356
   15110:	add	r3, pc, r3
   15114:	str	r3, [sp, #24]
   15118:	ldr	r3, [pc, #956]	; 154dc <vc_vchi_tv_init@@Base+0x538>
   1511c:	movw	r8, #20052	; 0x4e54
   15120:	add	r5, r5, #36	; 0x24
   15124:	movt	r9, #21590	; 0x5456
   15128:	add	r3, pc, r3
   1512c:	movt	r8, #21590	; 0x5456
   15130:	sub	r7, r4, #4
   15134:	mov	r4, #0
   15138:	mov	fp, r3
   1513c:	add	ip, ip, #4
   15140:	str	ip, [sp, #16]
   15144:	add	ip, sp, #44	; 0x2c
   15148:	str	ip, [sp, #20]
   1514c:	ldr	ip, [sp, #24]
   15150:	add	lr, sl, #3328	; 0xd00
   15154:	ldr	r3, [r7, #4]!
   15158:	mov	r0, r6
   1515c:	add	r1, sp, #44	; 0x2c
   15160:	sub	r2, r5, #12
   15164:	str	ip, [sp, #68]	; 0x44
   15168:	add	lr, lr, #12
   1516c:	ldr	ip, [sp, #16]
   15170:	str	lr, [sp, #116]	; 0x74
   15174:	mov	lr, #1
   15178:	str	r3, [sp, #56]	; 0x38
   1517c:	str	r3, [sp, #100]	; 0x64
   15180:	mov	r3, #0
   15184:	str	r9, [sp, #52]	; 0x34
   15188:	str	ip, [sp, #72]	; 0x48
   1518c:	str	r8, [sp, #96]	; 0x60
   15190:	str	fp, [sp, #112]	; 0x70
   15194:	str	lr, [sp, #44]	; 0x2c
   15198:	str	lr, [sp, #48]	; 0x30
   1519c:	str	lr, [sp, #76]	; 0x4c
   151a0:	str	lr, [sp, #80]	; 0x50
   151a4:	str	lr, [sp, #88]	; 0x58
   151a8:	str	lr, [sp, #92]	; 0x5c
   151ac:	str	r3, [sp, #60]	; 0x3c
   151b0:	str	r3, [sp, #64]	; 0x40
   151b4:	str	r3, [sp, #84]	; 0x54
   151b8:	str	r3, [sp, #104]	; 0x68
   151bc:	str	r3, [sp, #108]	; 0x6c
   151c0:	str	r3, [sp, #120]	; 0x78
   151c4:	str	r3, [sp, #124]	; 0x7c
   151c8:	str	r3, [sp, #128]	; 0x80
   151cc:	bl	1194c <vchi_service_open@plt>
   151d0:	cmp	r0, #0
   151d4:	beq	1525c <vc_vchi_tv_init@@Base+0x2b8>
   151d8:	ldr	r2, [sl]
   151dc:	mov	r1, r0
   151e0:	cmp	r2, #1
   151e4:	bls	15200 <vc_vchi_tv_init@@Base+0x25c>
   151e8:	ldr	r2, [pc, #752]	; 154e0 <vc_vchi_tv_init@@Base+0x53c>
   151ec:	mov	r3, r1
   151f0:	mov	r0, sl
   151f4:	mov	r1, #2
   151f8:	add	r2, pc, r2
   151fc:	bl	11874 <vcos_log_impl@plt>
   15200:	cmp	r4, #0
   15204:	beq	15234 <vc_vchi_tv_init@@Base+0x290>
   15208:	ldr	r3, [pc, #724]	; 154e4 <vc_vchi_tv_init@@Base+0x540>
   1520c:	add	r3, pc, r3
   15210:	add	r3, r3, #24
   15214:	add	r5, r3, r4, lsl #2
   15218:	ldr	r0, [r5, #-4]!
   1521c:	sub	r4, r4, #1
   15220:	bl	11988 <vchi_service_close@plt>
   15224:	ldr	r0, [r5, #12]
   15228:	bl	11988 <vchi_service_close@plt>
   1522c:	cmp	r4, #0
   15230:	bne	15218 <vc_vchi_tv_init@@Base+0x274>
   15234:	mvn	ip, #0
   15238:	str	ip, [sp, #32]
   1523c:	ldr	ip, [sp, #36]	; 0x24
   15240:	ldr	r2, [sp, #132]	; 0x84
   15244:	ldr	r0, [sp, #32]
   15248:	ldr	r3, [ip]
   1524c:	cmp	r2, r3
   15250:	bne	154b0 <vc_vchi_tv_init@@Base+0x50c>
   15254:	add	sp, sp, #140	; 0x8c
   15258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1525c:	add	r3, sp, #88	; 0x58
   15260:	mov	r0, r6
   15264:	mov	r2, r5
   15268:	str	r3, [sp, #28]
   1526c:	mov	r1, r3
   15270:	bl	1194c <vchi_service_open@plt>
   15274:	cmp	r0, #0
   15278:	bne	15350 <vc_vchi_tv_init@@Base+0x3ac>
   1527c:	ldr	r0, [r5, #-12]
   15280:	add	r4, r4, #1
   15284:	bl	118a4 <vchi_service_release@plt>
   15288:	ldr	r0, [r5], #4
   1528c:	bl	118a4 <vchi_service_release@plt>
   15290:	ldr	r3, [sl, #3140]	; 0xc44
   15294:	cmp	r3, r4
   15298:	bhi	1514c <vc_vchi_tv_init@@Base+0x1a8>
   1529c:	ldr	fp, [sp, #28]
   152a0:	mov	r0, fp
   152a4:	bl	118ec <vcos_thread_attr_init@plt>
   152a8:	ldr	r3, [pc, #568]	; 154e8 <vc_vchi_tv_init@@Base+0x544>
   152ac:	ldr	r1, [pc, #568]	; 154ec <vc_vchi_tv_init@@Base+0x548>
   152b0:	mov	r2, fp
   152b4:	add	r3, pc, r3
   152b8:	mov	lr, #4096	; 0x1000
   152bc:	add	r0, r3, #3376	; 0xd30
   152c0:	add	r3, r3, #24
   152c4:	str	r3, [sp]
   152c8:	add	r1, pc, r1
   152cc:	ldr	r3, [pc, #540]	; 154f0 <vc_vchi_tv_init@@Base+0x54c>
   152d0:	add	r0, r0, #8
   152d4:	mov	ip, #1
   152d8:	str	lr, [sp, #92]	; 0x5c
   152dc:	add	r3, pc, r3
   152e0:	str	ip, [sp, #104]	; 0x68
   152e4:	bl	11ab4 <vcos_thread_create@plt>
   152e8:	cmp	r0, #0
   152ec:	beq	15320 <vc_vchi_tv_init@@Base+0x37c>
   152f0:	ldr	r3, [pc, #508]	; 154f4 <vc_vchi_tv_init@@Base+0x550>
   152f4:	movw	r2, #310	; 0x136
   152f8:	ldr	r1, [pc, #504]	; 154f8 <vc_vchi_tv_init@@Base+0x554>
   152fc:	add	r3, pc, r3
   15300:	ldr	r0, [pc, #500]	; 154fc <vc_vchi_tv_init@@Base+0x558>
   15304:	str	r3, [sp]
   15308:	add	r1, pc, r1
   1530c:	ldr	r3, [pc, #492]	; 15500 <vc_vchi_tv_init@@Base+0x55c>
   15310:	add	r0, pc, r0
   15314:	add	r1, r1, #316	; 0x13c
   15318:	add	r3, pc, r3
   1531c:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15320:	ldr	r0, [pc, #476]	; 15504 <vc_vchi_tv_init@@Base+0x560>
   15324:	mov	r2, #1
   15328:	add	r0, pc, r0
   1532c:	ldr	r3, [r0]
   15330:	str	r2, [r0, #3208]	; 0xc88
   15334:	cmp	r3, #4
   15338:	bls	1523c <vc_vchi_tv_init@@Base+0x298>
   1533c:	ldr	r2, [pc, #452]	; 15508 <vc_vchi_tv_init@@Base+0x564>
   15340:	mov	r1, #5
   15344:	add	r2, pc, r2
   15348:	bl	11874 <vcos_log_impl@plt>
   1534c:	b	1523c <vc_vchi_tv_init@@Base+0x298>
   15350:	add	r3, sl, r4, lsl #2
   15354:	mov	r2, r0
   15358:	ldr	r0, [r3, #24]
   1535c:	str	r2, [sp, #12]
   15360:	bl	11988 <vchi_service_close@plt>
   15364:	ldr	r3, [sl]
   15368:	ldr	r2, [sp, #12]
   1536c:	cmp	r3, #1
   15370:	bls	15200 <vc_vchi_tv_init@@Base+0x25c>
   15374:	mov	r3, r2
   15378:	ldr	r2, [pc, #396]	; 1550c <vc_vchi_tv_init@@Base+0x568>
   1537c:	mov	r0, sl
   15380:	mov	r1, #2
   15384:	add	r2, pc, r2
   15388:	bl	11874 <vcos_log_impl@plt>
   1538c:	b	15200 <vc_vchi_tv_init@@Base+0x25c>
   15390:	bl	11a78 <vcos_pthreads_map_errno@plt>
   15394:	cmp	r0, #0
   15398:	beq	150bc <vc_vchi_tv_init@@Base+0x118>
   1539c:	mov	r0, r5
   153a0:	bl	11ac0 <sem_destroy@plt>
   153a4:	ldr	r3, [pc, #356]	; 15510 <vc_vchi_tv_init@@Base+0x56c>
   153a8:	mov	r2, #237	; 0xed
   153ac:	ldr	r1, [pc, #352]	; 15514 <vc_vchi_tv_init@@Base+0x570>
   153b0:	add	r3, pc, r3
   153b4:	ldr	r0, [pc, #348]	; 15518 <vc_vchi_tv_init@@Base+0x574>
   153b8:	str	r3, [sp]
   153bc:	add	r1, pc, r1
   153c0:	ldr	r3, [pc, #340]	; 1551c <vc_vchi_tv_init@@Base+0x578>
   153c4:	add	r0, pc, r0
   153c8:	add	r1, r1, #316	; 0x13c
   153cc:	add	r3, pc, r3
   153d0:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   153d4:	b	150bc <vc_vchi_tv_init@@Base+0x118>
   153d8:	bl	11a78 <vcos_pthreads_map_errno@plt>
   153dc:	cmp	r0, #0
   153e0:	beq	15080 <vc_vchi_tv_init@@Base+0xdc>
   153e4:	mov	r0, r5
   153e8:	bl	11ac0 <sem_destroy@plt>
   153ec:	ldr	r3, [pc, #300]	; 15520 <vc_vchi_tv_init@@Base+0x57c>
   153f0:	mov	r2, #235	; 0xeb
   153f4:	ldr	r1, [pc, #296]	; 15524 <vc_vchi_tv_init@@Base+0x580>
   153f8:	add	r3, pc, r3
   153fc:	ldr	r0, [pc, #292]	; 15528 <vc_vchi_tv_init@@Base+0x584>
   15400:	str	r3, [sp]
   15404:	add	r1, pc, r1
   15408:	ldr	r3, [pc, #284]	; 1552c <vc_vchi_tv_init@@Base+0x588>
   1540c:	add	r0, pc, r0
   15410:	add	r1, r1, #316	; 0x13c
   15414:	add	r3, pc, r3
   15418:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   1541c:	b	15080 <vc_vchi_tv_init@@Base+0xdc>
   15420:	bl	11a78 <vcos_pthreads_map_errno@plt>
   15424:	cmp	r0, #0
   15428:	beq	150bc <vc_vchi_tv_init@@Base+0x118>
   1542c:	b	153a4 <vc_vchi_tv_init@@Base+0x400>
   15430:	bl	11a78 <vcos_pthreads_map_errno@plt>
   15434:	cmp	r0, #0
   15438:	beq	15080 <vc_vchi_tv_init@@Base+0xdc>
   1543c:	b	153ec <vc_vchi_tv_init@@Base+0x448>
   15440:	bl	11a78 <vcos_pthreads_map_errno@plt>
   15444:	cmp	r0, #0
   15448:	beq	15044 <vc_vchi_tv_init@@Base+0xa0>
   1544c:	ldr	r3, [pc, #220]	; 15530 <vc_vchi_tv_init@@Base+0x58c>
   15450:	mov	r2, #233	; 0xe9
   15454:	ldr	r1, [pc, #216]	; 15534 <vc_vchi_tv_init@@Base+0x590>
   15458:	add	r3, pc, r3
   1545c:	ldr	r0, [pc, #212]	; 15538 <vc_vchi_tv_init@@Base+0x594>
   15460:	str	r3, [sp]
   15464:	add	r1, pc, r1
   15468:	ldr	r3, [pc, #204]	; 1553c <vc_vchi_tv_init@@Base+0x598>
   1546c:	add	r0, pc, r0
   15470:	add	r1, r1, #316	; 0x13c
   15474:	add	r3, pc, r3
   15478:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   1547c:	b	15044 <vc_vchi_tv_init@@Base+0xa0>
   15480:	ldr	r3, [pc, #184]	; 15540 <vc_vchi_tv_init@@Base+0x59c>
   15484:	mov	r0, r5
   15488:	ldr	r2, [pc, #180]	; 15544 <vc_vchi_tv_init@@Base+0x5a0>
   1548c:	mov	r1, #5
   15490:	add	r3, pc, r3
   15494:	add	r2, pc, r2
   15498:	add	r3, r3, #300	; 0x12c
   1549c:	bl	11874 <vcos_log_impl@plt>
   154a0:	b	15010 <vc_vchi_tv_init@@Base+0x6c>
   154a4:	mvn	ip, #1
   154a8:	str	ip, [sp, #32]
   154ac:	b	1523c <vc_vchi_tv_init@@Base+0x298>
   154b0:	bl	11940 <__stack_chk_fail@plt>
   154b4:	andeq	r6, r1, r4, asr #32
   154b8:	andeq	r0, r0, r4, ror #1
   154bc:	andeq	r6, r1, r4, ror sp
   154c0:	andeq	r4, r0, r0, lsr #24
   154c4:	andeq	r6, r1, r4, lsr #26
   154c8:	strdeq	r6, [r1], -r0
   154cc:			; <UNDEFINED> instruction: 0x00016cb4
   154d0:	andeq	r4, r0, r4, ror #6
   154d4:	andeq	r6, r1, ip, ror #24
   154d8:			; <UNDEFINED> instruction: 0xfffff7e4
   154dc:			; <UNDEFINED> instruction: 0xfffff6e4
   154e0:	andeq	r4, r0, ip, ror sl
   154e4:	andeq	r6, r1, r4, lsr fp
   154e8:	andeq	r6, r1, ip, lsl #21
   154ec:	ldrdeq	r4, [r0], -r0
   154f0:	muleq	r0, r0, r5
   154f4:	andeq	r4, r0, r4, lsr r9
   154f8:	andeq	r4, r0, r8, lsr #2
   154fc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   15500:	muleq	r0, ip, r8
   15504:	andeq	r6, r1, r8, lsl sl
   15508:	andeq	r4, r0, r0, ror #18
   1550c:	andeq	r4, r0, r4, asr #17
   15510:	andeq	r4, r0, r0, lsl #17
   15514:	andeq	r4, r0, r4, ror r0
   15518:	andeq	r4, r0, r0, asr #12
   1551c:	andeq	r4, r0, r8, ror #15
   15520:	andeq	r4, r0, r8, lsr r8
   15524:	andeq	r4, r0, ip, lsr #32
   15528:	strdeq	r4, [r0], -r8
   1552c:	andeq	r4, r0, r0, lsr #15
   15530:	ldrdeq	r4, [r0], -r8
   15534:	andeq	r3, r0, ip, asr #31
   15538:	muleq	r0, r8, r5
   1553c:	andeq	r4, r0, r0, asr #14
   15540:	andeq	r3, r0, r0, lsr #31
   15544:	andeq	r4, r0, r4, asr #17

00015548 <vc_vchi_tv_stop@@Base>:
   15548:	ldr	r3, [pc, #648]	; 157d8 <vc_vchi_tv_stop@@Base+0x290>
   1554c:	ldr	r2, [pc, #648]	; 157dc <vc_vchi_tv_stop@@Base+0x294>
   15550:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15554:	add	r3, pc, r3
   15558:	ldr	r4, [pc, #640]	; 157e0 <vc_vchi_tv_stop@@Base+0x298>
   1555c:	sub	sp, sp, #16
   15560:	ldr	r6, [r3, r2]
   15564:	add	r4, pc, r4
   15568:	ldr	r2, [r4, #3208]	; 0xc88
   1556c:	ldr	r3, [r6]
   15570:	cmp	r2, #0
   15574:	str	r3, [sp, #12]
   15578:	beq	15730 <vc_vchi_tv_stop@@Base+0x1e8>
   1557c:	ldr	r3, [r4]
   15580:	cmp	r3, #4
   15584:	bhi	15798 <vc_vchi_tv_stop@@Base+0x250>
   15588:	ldr	r5, [pc, #596]	; 157e4 <vc_vchi_tv_stop@@Base+0x29c>
   1558c:	add	r5, pc, r5
   15590:	add	r4, r5, #24
   15594:	add	r7, r4, #3120	; 0xc30
   15598:	mov	r0, r7
   1559c:	bl	11904 <pthread_mutex_lock@plt>
   155a0:	ldr	r3, [r5, #3208]	; 0xc88
   155a4:	cmp	r3, #0
   155a8:	beq	157c8 <vc_vchi_tv_stop@@Base+0x280>
   155ac:	ldr	r0, [r5, #24]
   155b0:	bl	11a84 <vchi_service_use@plt>
   155b4:	ldr	r0, [r5, #24]
   155b8:	bl	118a4 <vchi_service_release@plt>
   155bc:	ldr	r3, [r5, #3140]	; 0xc44
   155c0:	cmp	r3, #0
   155c4:	beq	15640 <vc_vchi_tv_stop@@Base+0xf8>
   155c8:	ldr	r9, [pc, #536]	; 157e8 <vc_vchi_tv_stop@@Base+0x2a0>
   155cc:	mov	r5, #0
   155d0:	ldr	r7, [pc, #532]	; 157ec <vc_vchi_tv_stop@@Base+0x2a4>
   155d4:	ldr	sl, [pc, #532]	; 157f0 <vc_vchi_tv_stop@@Base+0x2a8>
   155d8:	add	r9, pc, r9
   155dc:	ldr	r8, [pc, #528]	; 157f4 <vc_vchi_tv_stop@@Base+0x2ac>
   155e0:	add	r7, pc, r7
   155e4:	add	sl, pc, sl
   155e8:	add	r9, r9, #364	; 0x16c
   155ec:	add	r8, pc, r8
   155f0:	add	r7, r7, #364	; 0x16c
   155f4:	ldr	r0, [r4]
   155f8:	bl	11a84 <vchi_service_use@plt>
   155fc:	ldr	r0, [r4, #12]
   15600:	bl	11a84 <vchi_service_use@plt>
   15604:	ldr	r0, [r4]
   15608:	bl	11988 <vchi_service_close@plt>
   1560c:	cmp	r0, #0
   15610:	bne	15774 <vc_vchi_tv_stop@@Base+0x22c>
   15614:	ldr	r0, [r4, #12]
   15618:	bl	11988 <vchi_service_close@plt>
   1561c:	cmp	r0, #0
   15620:	bne	15748 <vc_vchi_tv_stop@@Base+0x200>
   15624:	ldr	r3, [pc, #460]	; 157f8 <vc_vchi_tv_stop@@Base+0x2b0>
   15628:	add	r5, r5, #1
   1562c:	add	r4, r4, #4
   15630:	add	r3, pc, r3
   15634:	ldr	r2, [r3, #3140]	; 0xc44
   15638:	cmp	r2, r5
   1563c:	bhi	155f4 <vc_vchi_tv_stop@@Base+0xac>
   15640:	ldr	r4, [pc, #436]	; 157fc <vc_vchi_tv_stop@@Base+0x2b4>
   15644:	add	r7, sp, #8
   15648:	mov	r3, #0
   1564c:	add	r4, pc, r4
   15650:	add	r5, r4, #3328	; 0xd00
   15654:	add	r0, r4, #3136	; 0xc40
   15658:	add	r0, r0, #8
   1565c:	add	r8, r5, #36	; 0x24
   15660:	str	r3, [r4, #3208]	; 0xc88
   15664:	bl	11868 <pthread_mutex_unlock@plt>
   15668:	add	r0, r5, #12
   1566c:	mov	r3, #1
   15670:	str	r3, [r4, #3212]	; 0xc8c
   15674:	bl	11904 <pthread_mutex_lock@plt>
   15678:	mov	r0, r8
   1567c:	mov	r1, r7
   15680:	bl	1197c <sem_getvalue@plt>
   15684:	cmp	r0, #0
   15688:	bne	156a0 <vc_vchi_tv_stop@@Base+0x158>
   1568c:	ldr	r3, [sp, #8]
   15690:	cmp	r3, #0
   15694:	bne	156a0 <vc_vchi_tv_stop@@Base+0x158>
   15698:	mov	r0, r8
   1569c:	bl	118bc <sem_post@plt>
   156a0:	ldr	r4, [pc, #344]	; 15800 <vc_vchi_tv_stop@@Base+0x2b8>
   156a4:	add	r4, pc, r4
   156a8:	add	r0, r4, #3328	; 0xd00
   156ac:	add	r0, r0, #12
   156b0:	bl	11868 <pthread_mutex_unlock@plt>
   156b4:	add	r0, r4, #3376	; 0xd30
   156b8:	add	r0, r0, #8
   156bc:	mov	r1, r7
   156c0:	bl	11a60 <vcos_thread_join@plt>
   156c4:	ldr	r0, [r4, #3280]	; 0xcd0
   156c8:	cmp	r0, #0
   156cc:	beq	156d4 <vc_vchi_tv_stop@@Base+0x18c>
   156d0:	bl	1188c <vcos_generic_mem_free@plt>
   156d4:	ldr	r3, [pc, #296]	; 15804 <vc_vchi_tv_stop@@Base+0x2bc>
   156d8:	add	r3, pc, r3
   156dc:	ldr	r0, [r3, #3264]	; 0xcc0
   156e0:	cmp	r0, #0
   156e4:	beq	156ec <vc_vchi_tv_stop@@Base+0x1a4>
   156e8:	bl	1188c <vcos_generic_mem_free@plt>
   156ec:	ldr	r4, [pc, #276]	; 15808 <vc_vchi_tv_stop@@Base+0x2c0>
   156f0:	add	r4, pc, r4
   156f4:	add	r0, r4, #3136	; 0xc40
   156f8:	add	r0, r0, #8
   156fc:	bl	118e0 <pthread_mutex_destroy@plt>
   15700:	add	r0, r4, #3296	; 0xce0
   15704:	add	r5, r0, #4
   15708:	add	r0, r0, #28
   1570c:	bl	11ac0 <sem_destroy@plt>
   15710:	mov	r0, r5
   15714:	bl	118e0 <pthread_mutex_destroy@plt>
   15718:	add	r0, r4, #3328	; 0xd00
   1571c:	add	r5, r0, #12
   15720:	add	r0, r0, #36	; 0x24
   15724:	bl	11ac0 <sem_destroy@plt>
   15728:	mov	r0, r5
   1572c:	bl	118e0 <pthread_mutex_destroy@plt>
   15730:	ldr	r2, [sp, #12]
   15734:	ldr	r3, [r6]
   15738:	cmp	r2, r3
   1573c:	bne	157d4 <vc_vchi_tv_stop@@Base+0x28c>
   15740:	add	sp, sp, #16
   15744:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15748:	ldr	ip, [pc, #188]	; 1580c <vc_vchi_tv_stop@@Base+0x2c4>
   1574c:	mov	r1, r7
   15750:	ldr	r0, [pc, #184]	; 15810 <vc_vchi_tv_stop@@Base+0x2c8>
   15754:	movw	r2, #349	; 0x15d
   15758:	ldr	r3, [pc, #180]	; 15814 <vc_vchi_tv_stop@@Base+0x2cc>
   1575c:	add	ip, pc, ip
   15760:	add	r0, pc, r0
   15764:	str	ip, [sp]
   15768:	add	r3, pc, r3
   1576c:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15770:	b	15624 <vc_vchi_tv_stop@@Base+0xdc>
   15774:	ldr	ip, [pc, #156]	; 15818 <vc_vchi_tv_stop@@Base+0x2d0>
   15778:	mov	r0, sl
   1577c:	mov	r1, r9
   15780:	movw	r2, #347	; 0x15b
   15784:	add	ip, pc, ip
   15788:	mov	r3, r8
   1578c:	str	ip, [sp]
   15790:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15794:	b	15614 <vc_vchi_tv_stop@@Base+0xcc>
   15798:	ldr	r3, [pc, #124]	; 1581c <vc_vchi_tv_stop@@Base+0x2d4>
   1579c:	mov	r0, r4
   157a0:	ldr	r2, [pc, #120]	; 15820 <vc_vchi_tv_stop@@Base+0x2d8>
   157a4:	mov	r1, #5
   157a8:	add	r3, pc, r3
   157ac:	add	r3, r3, #348	; 0x15c
   157b0:	add	r2, pc, r2
   157b4:	bl	11874 <vcos_log_impl@plt>
   157b8:	ldr	r3, [r4, #3208]	; 0xc88
   157bc:	cmp	r3, #0
   157c0:	bne	15588 <vc_vchi_tv_stop@@Base+0x40>
   157c4:	b	15730 <vc_vchi_tv_stop@@Base+0x1e8>
   157c8:	mov	r0, r7
   157cc:	bl	11868 <pthread_mutex_unlock@plt>
   157d0:	b	15730 <vc_vchi_tv_stop@@Base+0x1e8>
   157d4:	bl	11940 <__stack_chk_fail@plt>
   157d8:	andeq	r5, r1, r4, lsr #21
   157dc:	andeq	r0, r0, r4, ror #1
   157e0:	ldrdeq	r6, [r1], -ip
   157e4:			; <UNDEFINED> instruction: 0x000167b4
   157e8:	andeq	r3, r0, r8, asr lr
   157ec:	andeq	r3, r0, r0, asr lr
   157f0:	andeq	r4, r0, r0, lsr #8
   157f4:	andeq	r4, r0, r8, asr #11
   157f8:	andeq	r6, r1, r0, lsl r7
   157fc:	strdeq	r6, [r1], -r4
   15800:	muleq	r1, ip, r6
   15804:	andeq	r6, r1, r8, ror #12
   15808:	andeq	r6, r1, r0, asr r6
   1580c:	andeq	r4, r0, r0, ror #10
   15810:	andeq	r4, r0, r4, lsr #5
   15814:	andeq	r4, r0, ip, asr #8
   15818:	andeq	r4, r0, r8, lsr r5
   1581c:	andeq	r3, r0, r8, lsl #25
   15820:	andeq	r4, r0, r8, lsr #11

00015824 <vc_tv_register_callback@@Base>:
   15824:	push	{r4, r5, r6, r7, r8, lr}
   15828:	subs	r7, r0, #0
   1582c:	sub	sp, sp, #8
   15830:	mov	r6, r1
   15834:	beq	15928 <vc_tv_register_callback@@Base+0x104>
   15838:	ldr	r0, [pc, #332]	; 1598c <vc_tv_register_callback@@Base+0x168>
   1583c:	add	r0, pc, r0
   15840:	ldr	r3, [r0]
   15844:	cmp	r3, #4
   15848:	bhi	15908 <vc_tv_register_callback@@Base+0xe4>
   1584c:	ldr	r4, [pc, #316]	; 15990 <vc_tv_register_callback@@Base+0x16c>
   15850:	add	r4, pc, r4
   15854:	ldr	r3, [r4, #3208]	; 0xc88
   15858:	cmp	r3, #0
   1585c:	beq	15900 <vc_tv_register_callback@@Base+0xdc>
   15860:	add	r5, r4, #24
   15864:	add	r8, r5, #3120	; 0xc30
   15868:	mov	r0, r8
   1586c:	bl	11904 <pthread_mutex_lock@plt>
   15870:	ldr	r3, [r4, #3208]	; 0xc88
   15874:	cmp	r3, #0
   15878:	beq	15984 <vc_tv_register_callback@@Base+0x160>
   1587c:	ldr	r0, [r4, #24]
   15880:	bl	11a84 <vchi_service_use@plt>
   15884:	mov	r3, r5
   15888:	mov	r2, #0
   1588c:	b	1589c <vc_tv_register_callback@@Base+0x78>
   15890:	add	r2, r2, #1
   15894:	cmp	r2, #5
   15898:	beq	15950 <vc_tv_register_callback@@Base+0x12c>
   1589c:	ldr	ip, [r3, #3144]	; 0xc48
   158a0:	add	r3, r3, #8
   158a4:	cmp	ip, #0
   158a8:	bne	15890 <vc_tv_register_callback@@Base+0x6c>
   158ac:	add	r2, r2, #392	; 0x188
   158b0:	ldr	r3, [pc, #220]	; 15994 <vc_tv_register_callback@@Base+0x170>
   158b4:	add	r2, r2, #1
   158b8:	add	r3, pc, r3
   158bc:	add	r2, r3, r2, lsl #3
   158c0:	str	r7, [r2, #24]
   158c4:	str	r6, [r2, #28]
   158c8:	ldr	r3, [pc, #200]	; 15998 <vc_tv_register_callback@@Base+0x174>
   158cc:	add	r3, pc, r3
   158d0:	ldr	r2, [r3, #3208]	; 0xc88
   158d4:	cmp	r2, #0
   158d8:	beq	158e4 <vc_tv_register_callback@@Base+0xc0>
   158dc:	ldr	r0, [r3, #24]
   158e0:	bl	118a4 <vchi_service_release@plt>
   158e4:	ldr	r0, [pc, #176]	; 1599c <vc_tv_register_callback@@Base+0x178>
   158e8:	add	r0, pc, r0
   158ec:	add	r0, r0, #3136	; 0xc40
   158f0:	add	r0, r0, #8
   158f4:	add	sp, sp, #8
   158f8:	pop	{r4, r5, r6, r7, r8, lr}
   158fc:	b	11868 <pthread_mutex_unlock@plt>
   15900:	add	sp, sp, #8
   15904:	pop	{r4, r5, r6, r7, r8, pc}
   15908:	ldr	r3, [pc, #144]	; 159a0 <vc_tv_register_callback@@Base+0x17c>
   1590c:	mov	r1, #5
   15910:	ldr	r2, [pc, #140]	; 159a4 <vc_tv_register_callback@@Base+0x180>
   15914:	add	r3, pc, r3
   15918:	add	r2, pc, r2
   1591c:	add	r3, r3, #404	; 0x194
   15920:	bl	11874 <vcos_log_impl@plt>
   15924:	b	1584c <vc_tv_register_callback@@Base+0x28>
   15928:	ldr	r1, [pc, #120]	; 159a8 <vc_tv_register_callback@@Base+0x184>
   1592c:	movw	r2, #386	; 0x182
   15930:	ldr	r0, [pc, #116]	; 159ac <vc_tv_register_callback@@Base+0x188>
   15934:	ldr	r3, [pc, #116]	; 159b0 <vc_tv_register_callback@@Base+0x18c>
   15938:	add	r1, pc, r1
   1593c:	add	r0, pc, r0
   15940:	add	r1, r1, #380	; 0x17c
   15944:	add	r3, pc, r3
   15948:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   1594c:	b	15838 <vc_tv_register_callback@@Base+0x14>
   15950:	ldr	r3, [pc, #92]	; 159b4 <vc_tv_register_callback@@Base+0x190>
   15954:	movw	r2, #402	; 0x192
   15958:	ldr	r1, [pc, #88]	; 159b8 <vc_tv_register_callback@@Base+0x194>
   1595c:	add	r3, pc, r3
   15960:	ldr	r0, [pc, #84]	; 159bc <vc_tv_register_callback@@Base+0x198>
   15964:	str	r3, [sp]
   15968:	add	r1, pc, r1
   1596c:	ldr	r3, [pc, #76]	; 159c0 <vc_tv_register_callback@@Base+0x19c>
   15970:	add	r0, pc, r0
   15974:	add	r1, r1, #380	; 0x17c
   15978:	add	r3, pc, r3
   1597c:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15980:	b	158c8 <vc_tv_register_callback@@Base+0xa4>
   15984:	mov	r0, r8
   15988:	b	158f4 <vc_tv_register_callback@@Base+0xd0>
   1598c:	andeq	r6, r1, r4, lsl #10
   15990:	strdeq	r6, [r1], -r0
   15994:	andeq	r6, r1, r8, lsl #9
   15998:	andeq	r6, r1, r4, ror r4
   1599c:	andeq	r6, r1, r8, asr r4
   159a0:	andeq	r3, r0, ip, lsl fp
   159a4:	andeq	r4, r0, r0, asr #8
   159a8:	strdeq	r3, [r0], -r8
   159ac:	andeq	r4, r0, r8, asr #1
   159b0:	andeq	r4, r0, r4, lsl #7
   159b4:	andeq	r4, r0, r4, lsr #7
   159b8:	andeq	r3, r0, r8, asr #21
   159bc:	muleq	r0, r4, r0
   159c0:	andeq	r4, r0, ip, lsr r2

000159c4 <vc_tv_unregister_callback@@Base>:
   159c4:	push	{r4, r5, r6, r7, lr}
   159c8:	subs	r5, r0, #0
   159cc:	sub	sp, sp, #12
   159d0:	beq	15ac8 <vc_tv_unregister_callback@@Base+0x104>
   159d4:	ldr	r0, [pc, #348]	; 15b38 <vc_tv_unregister_callback@@Base+0x174>
   159d8:	add	r0, pc, r0
   159dc:	ldr	r3, [r0]
   159e0:	cmp	r3, #4
   159e4:	bhi	15aa8 <vc_tv_unregister_callback@@Base+0xe4>
   159e8:	ldr	r4, [pc, #332]	; 15b3c <vc_tv_unregister_callback@@Base+0x178>
   159ec:	add	r4, pc, r4
   159f0:	ldr	r3, [r4, #3208]	; 0xc88
   159f4:	cmp	r3, #0
   159f8:	beq	15aa0 <vc_tv_unregister_callback@@Base+0xdc>
   159fc:	add	r6, r4, #24
   15a00:	add	r7, r6, #3120	; 0xc30
   15a04:	mov	r0, r7
   15a08:	bl	11904 <pthread_mutex_lock@plt>
   15a0c:	ldr	r3, [r4, #3208]	; 0xc88
   15a10:	cmp	r3, #0
   15a14:	beq	15b30 <vc_tv_unregister_callback@@Base+0x16c>
   15a18:	ldr	r0, [r4, #24]
   15a1c:	bl	11a84 <vchi_service_use@plt>
   15a20:	mov	r3, r6
   15a24:	mov	r2, #0
   15a28:	b	15a38 <vc_tv_unregister_callback@@Base+0x74>
   15a2c:	add	r2, r2, #1
   15a30:	cmp	r2, #5
   15a34:	beq	15afc <vc_tv_unregister_callback@@Base+0x138>
   15a38:	ldr	r1, [r3, #3144]	; 0xc48
   15a3c:	add	r3, r3, #8
   15a40:	cmp	r1, r5
   15a44:	bne	15a2c <vc_tv_unregister_callback@@Base+0x68>
   15a48:	add	r2, r2, #392	; 0x188
   15a4c:	ldr	r1, [pc, #236]	; 15b40 <vc_tv_unregister_callback@@Base+0x17c>
   15a50:	add	r2, r2, #1
   15a54:	mov	r3, #0
   15a58:	add	r1, pc, r1
   15a5c:	add	r2, r1, r2, lsl #3
   15a60:	str	r3, [r2, #24]
   15a64:	str	r3, [r2, #28]
   15a68:	ldr	r3, [pc, #212]	; 15b44 <vc_tv_unregister_callback@@Base+0x180>
   15a6c:	add	r3, pc, r3
   15a70:	ldr	r2, [r3, #3208]	; 0xc88
   15a74:	cmp	r2, #0
   15a78:	beq	15a84 <vc_tv_unregister_callback@@Base+0xc0>
   15a7c:	ldr	r0, [r3, #24]
   15a80:	bl	118a4 <vchi_service_release@plt>
   15a84:	ldr	r0, [pc, #188]	; 15b48 <vc_tv_unregister_callback@@Base+0x184>
   15a88:	add	r0, pc, r0
   15a8c:	add	r0, r0, #3136	; 0xc40
   15a90:	add	r0, r0, #8
   15a94:	add	sp, sp, #12
   15a98:	pop	{r4, r5, r6, r7, lr}
   15a9c:	b	11868 <pthread_mutex_unlock@plt>
   15aa0:	add	sp, sp, #12
   15aa4:	pop	{r4, r5, r6, r7, pc}
   15aa8:	ldr	r3, [pc, #156]	; 15b4c <vc_tv_unregister_callback@@Base+0x188>
   15aac:	mov	r1, #5
   15ab0:	ldr	r2, [pc, #152]	; 15b50 <vc_tv_unregister_callback@@Base+0x18c>
   15ab4:	add	r3, pc, r3
   15ab8:	add	r2, pc, r2
   15abc:	add	r3, r3, #456	; 0x1c8
   15ac0:	bl	11874 <vcos_log_impl@plt>
   15ac4:	b	159e8 <vc_tv_unregister_callback@@Base+0x24>
   15ac8:	ldr	r3, [pc, #132]	; 15b54 <vc_tv_unregister_callback@@Base+0x190>
   15acc:	mov	r2, #420	; 0x1a4
   15ad0:	ldr	r1, [pc, #128]	; 15b58 <vc_tv_unregister_callback@@Base+0x194>
   15ad4:	add	r3, pc, r3
   15ad8:	ldr	r0, [pc, #124]	; 15b5c <vc_tv_unregister_callback@@Base+0x198>
   15adc:	str	r3, [sp]
   15ae0:	add	r1, pc, r1
   15ae4:	ldr	r3, [pc, #116]	; 15b60 <vc_tv_unregister_callback@@Base+0x19c>
   15ae8:	add	r0, pc, r0
   15aec:	add	r1, r1, #428	; 0x1ac
   15af0:	add	r3, pc, r3
   15af4:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15af8:	b	159d4 <vc_tv_unregister_callback@@Base+0x10>
   15afc:	ldr	r3, [pc, #96]	; 15b64 <vc_tv_unregister_callback@@Base+0x1a0>
   15b00:	mov	r2, #436	; 0x1b4
   15b04:	ldr	r1, [pc, #92]	; 15b68 <vc_tv_unregister_callback@@Base+0x1a4>
   15b08:	add	r3, pc, r3
   15b0c:	ldr	r0, [pc, #88]	; 15b6c <vc_tv_unregister_callback@@Base+0x1a8>
   15b10:	str	r3, [sp]
   15b14:	add	r1, pc, r1
   15b18:	ldr	r3, [pc, #80]	; 15b70 <vc_tv_unregister_callback@@Base+0x1ac>
   15b1c:	add	r0, pc, r0
   15b20:	add	r1, r1, #428	; 0x1ac
   15b24:	add	r3, pc, r3
   15b28:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15b2c:	b	15a68 <vc_tv_unregister_callback@@Base+0xa4>
   15b30:	mov	r0, r7
   15b34:	b	15a94 <vc_tv_unregister_callback@@Base+0xd0>
   15b38:	andeq	r6, r1, r8, ror #6
   15b3c:	andeq	r6, r1, r4, asr r3
   15b40:	andeq	r6, r1, r8, ror #5
   15b44:	ldrdeq	r6, [r1], -r4
   15b48:			; <UNDEFINED> instruction: 0x000162b8
   15b4c:	andeq	r3, r0, ip, ror r9
   15b50:	andeq	r4, r0, r0, lsr #5
   15b54:	andeq	r4, r0, r4, lsr r2
   15b58:	andeq	r3, r0, r0, asr r9
   15b5c:	andeq	r3, r0, ip, lsl pc
   15b60:	andeq	r4, r0, r4, asr #1
   15b64:	strdeq	r4, [r0], -r8
   15b68:	andeq	r3, r0, ip, lsl r9
   15b6c:	andeq	r3, r0, r8, ror #29
   15b70:	muleq	r0, r0, r0

00015b74 <vc_tv_unregister_callback_full@@Base>:
   15b74:	push	{r4, r5, r6, r7, r8, lr}
   15b78:	subs	r5, r0, #0
   15b7c:	sub	sp, sp, #8
   15b80:	mov	r7, r1
   15b84:	beq	15cbc <vc_tv_unregister_callback_full@@Base+0x148>
   15b88:	ldr	r0, [pc, #360]	; 15cf8 <vc_tv_unregister_callback_full@@Base+0x184>
   15b8c:	add	r0, pc, r0
   15b90:	ldr	r3, [r0]
   15b94:	cmp	r3, #4
   15b98:	bhi	15c9c <vc_tv_unregister_callback_full@@Base+0x128>
   15b9c:	ldr	r4, [pc, #344]	; 15cfc <vc_tv_unregister_callback_full@@Base+0x188>
   15ba0:	add	r4, pc, r4
   15ba4:	ldr	r3, [r4, #3208]	; 0xc88
   15ba8:	cmp	r3, #0
   15bac:	beq	15c94 <vc_tv_unregister_callback_full@@Base+0x120>
   15bb0:	add	r6, r4, #24
   15bb4:	add	r8, r6, #3120	; 0xc30
   15bb8:	mov	r0, r8
   15bbc:	bl	11904 <pthread_mutex_lock@plt>
   15bc0:	ldr	r3, [r4, #3208]	; 0xc88
   15bc4:	cmp	r3, #0
   15bc8:	beq	15cf0 <vc_tv_unregister_callback_full@@Base+0x17c>
   15bcc:	ldr	r0, [r4, #24]
   15bd0:	bl	11a84 <vchi_service_use@plt>
   15bd4:	mov	r3, r6
   15bd8:	mov	r2, #0
   15bdc:	b	15bf0 <vc_tv_unregister_callback_full@@Base+0x7c>
   15be0:	add	r2, r2, #1
   15be4:	add	r3, r3, #8
   15be8:	cmp	r2, #5
   15bec:	beq	15c2c <vc_tv_unregister_callback_full@@Base+0xb8>
   15bf0:	ldr	ip, [r3, #3144]	; 0xc48
   15bf4:	cmp	ip, r5
   15bf8:	bne	15be0 <vc_tv_unregister_callback_full@@Base+0x6c>
   15bfc:	ldr	r1, [r3, #3148]	; 0xc4c
   15c00:	cmp	r1, r7
   15c04:	bne	15be0 <vc_tv_unregister_callback_full@@Base+0x6c>
   15c08:	add	r2, r2, #392	; 0x188
   15c0c:	ldr	r1, [pc, #236]	; 15d00 <vc_tv_unregister_callback_full@@Base+0x18c>
   15c10:	add	r2, r2, #1
   15c14:	mov	r3, #0
   15c18:	add	r1, pc, r1
   15c1c:	add	r2, r1, r2, lsl #3
   15c20:	str	r3, [r2, #24]
   15c24:	str	r3, [r2, #28]
   15c28:	b	15c5c <vc_tv_unregister_callback_full@@Base+0xe8>
   15c2c:	ldr	r3, [pc, #208]	; 15d04 <vc_tv_unregister_callback_full@@Base+0x190>
   15c30:	mov	r2, #472	; 0x1d8
   15c34:	ldr	r1, [pc, #204]	; 15d08 <vc_tv_unregister_callback_full@@Base+0x194>
   15c38:	add	r3, pc, r3
   15c3c:	ldr	r0, [pc, #200]	; 15d0c <vc_tv_unregister_callback_full@@Base+0x198>
   15c40:	str	r3, [sp]
   15c44:	add	r1, pc, r1
   15c48:	ldr	r3, [pc, #192]	; 15d10 <vc_tv_unregister_callback_full@@Base+0x19c>
   15c4c:	add	r0, pc, r0
   15c50:	add	r1, r1, #484	; 0x1e4
   15c54:	add	r3, pc, r3
   15c58:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15c5c:	ldr	r3, [pc, #176]	; 15d14 <vc_tv_unregister_callback_full@@Base+0x1a0>
   15c60:	add	r3, pc, r3
   15c64:	ldr	r2, [r3, #3208]	; 0xc88
   15c68:	cmp	r2, #0
   15c6c:	beq	15c78 <vc_tv_unregister_callback_full@@Base+0x104>
   15c70:	ldr	r0, [r3, #24]
   15c74:	bl	118a4 <vchi_service_release@plt>
   15c78:	ldr	r0, [pc, #152]	; 15d18 <vc_tv_unregister_callback_full@@Base+0x1a4>
   15c7c:	add	r0, pc, r0
   15c80:	add	r0, r0, #3136	; 0xc40
   15c84:	add	r0, r0, #8
   15c88:	add	sp, sp, #8
   15c8c:	pop	{r4, r5, r6, r7, r8, lr}
   15c90:	b	11868 <pthread_mutex_unlock@plt>
   15c94:	add	sp, sp, #8
   15c98:	pop	{r4, r5, r6, r7, r8, pc}
   15c9c:	ldr	r3, [pc, #120]	; 15d1c <vc_tv_unregister_callback_full@@Base+0x1a8>
   15ca0:	mov	r1, #5
   15ca4:	ldr	r2, [pc, #116]	; 15d20 <vc_tv_unregister_callback_full@@Base+0x1ac>
   15ca8:	add	r3, pc, r3
   15cac:	add	r2, pc, r2
   15cb0:	add	r3, r3, #516	; 0x204
   15cb4:	bl	11874 <vcos_log_impl@plt>
   15cb8:	b	15b9c <vc_tv_unregister_callback_full@@Base+0x28>
   15cbc:	ldr	r3, [pc, #96]	; 15d24 <vc_tv_unregister_callback_full@@Base+0x1b0>
   15cc0:	movw	r2, #455	; 0x1c7
   15cc4:	ldr	r1, [pc, #92]	; 15d28 <vc_tv_unregister_callback_full@@Base+0x1b4>
   15cc8:	add	r3, pc, r3
   15ccc:	ldr	r0, [pc, #88]	; 15d2c <vc_tv_unregister_callback_full@@Base+0x1b8>
   15cd0:	str	r3, [sp]
   15cd4:	add	r1, pc, r1
   15cd8:	ldr	r3, [pc, #80]	; 15d30 <vc_tv_unregister_callback_full@@Base+0x1bc>
   15cdc:	add	r0, pc, r0
   15ce0:	add	r1, r1, #484	; 0x1e4
   15ce4:	add	r3, pc, r3
   15ce8:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15cec:	b	15b88 <vc_tv_unregister_callback_full@@Base+0x14>
   15cf0:	mov	r0, r8
   15cf4:	b	15c88 <vc_tv_unregister_callback_full@@Base+0x114>
   15cf8:			; <UNDEFINED> instruction: 0x000161b4
   15cfc:	andeq	r6, r1, r0, lsr #3
   15d00:	andeq	r6, r1, r8, lsr #2
   15d04:	andeq	r4, r0, r8, asr #1
   15d08:	andeq	r3, r0, ip, ror #15
   15d0c:			; <UNDEFINED> instruction: 0x00003db8
   15d10:	andeq	r3, r0, r0, ror #30
   15d14:	andeq	r6, r1, r0, ror #1
   15d18:	andeq	r6, r1, r4, asr #1
   15d1c:	andeq	r3, r0, r8, lsl #15
   15d20:	andeq	r4, r0, ip, lsr #1
   15d24:	andeq	r4, r0, r0, asr #32
   15d28:	andeq	r3, r0, ip, asr r7
   15d2c:	andeq	r3, r0, r8, lsr #26
   15d30:	ldrdeq	r3, [r0], -r0

00015d34 <vc_tv_get_state@@Base>:
   15d34:	ldr	r2, [pc, #164]	; 15de0 <vc_tv_get_state@@Base+0xac>
   15d38:	push	{r4, lr}
   15d3c:	add	r2, pc, r2
   15d40:	sub	sp, sp, #8
   15d44:	mov	r4, r0
   15d48:	ldr	r3, [r2]
   15d4c:	cmp	r3, #4
   15d50:	bhi	15d80 <vc_tv_get_state@@Base+0x4c>
   15d54:	cmp	r4, #0
   15d58:	beq	15da4 <vc_tv_get_state@@Base+0x70>
   15d5c:	mov	r0, #0
   15d60:	mov	ip, #16
   15d64:	mov	r3, r4
   15d68:	mov	r1, r0
   15d6c:	mov	r2, r0
   15d70:	str	ip, [sp]
   15d74:	bl	149e4 <_start@@Base+0x7f8>
   15d78:	add	sp, sp, #8
   15d7c:	pop	{r4, pc}
   15d80:	ldr	r3, [pc, #92]	; 15de4 <vc_tv_get_state@@Base+0xb0>
   15d84:	mov	r0, r2
   15d88:	ldr	r2, [pc, #88]	; 15de8 <vc_tv_get_state@@Base+0xb4>
   15d8c:	mov	r1, #5
   15d90:	add	r3, pc, r3
   15d94:	add	r2, pc, r2
   15d98:	add	r3, r3, #548	; 0x224
   15d9c:	bl	11874 <vcos_log_impl@plt>
   15da0:	b	15d54 <vc_tv_get_state@@Base+0x20>
   15da4:	ldr	r3, [pc, #64]	; 15dec <vc_tv_get_state@@Base+0xb8>
   15da8:	movw	r2, #890	; 0x37a
   15dac:	ldr	r1, [pc, #60]	; 15df0 <vc_tv_get_state@@Base+0xbc>
   15db0:	add	r3, pc, r3
   15db4:	ldr	r0, [pc, #56]	; 15df4 <vc_tv_get_state@@Base+0xc0>
   15db8:	str	r3, [sp]
   15dbc:	add	r1, pc, r1
   15dc0:	ldr	r3, [pc, #48]	; 15df8 <vc_tv_get_state@@Base+0xc4>
   15dc4:	add	r0, pc, r0
   15dc8:	add	r1, r1, #564	; 0x234
   15dcc:	add	r3, pc, r3
   15dd0:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15dd4:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   15dd8:	mvn	r0, #0
   15ddc:	b	15d78 <vc_tv_get_state@@Base+0x44>
   15de0:	andeq	r6, r1, r4
   15de4:	andeq	r3, r0, r0, lsr #13
   15de8:	andeq	r3, r0, r4, asr #31
   15dec:	andeq	r3, r0, ip, ror #30
   15df0:	andeq	r3, r0, r4, ror r6
   15df4:	andeq	r3, r0, r0, asr #24
   15df8:	andeq	r3, r0, r8, ror #27

00015dfc <vc_tv_get_display_state@@Base>:
   15dfc:	ldr	r2, [pc, #164]	; 15ea8 <vc_tv_get_display_state@@Base+0xac>
   15e00:	push	{r4, lr}
   15e04:	add	r2, pc, r2
   15e08:	sub	sp, sp, #8
   15e0c:	mov	r4, r0
   15e10:	ldr	r3, [r2]
   15e14:	cmp	r3, #4
   15e18:	bhi	15e48 <vc_tv_get_display_state@@Base+0x4c>
   15e1c:	cmp	r4, #0
   15e20:	beq	15e6c <vc_tv_get_display_state@@Base+0x70>
   15e24:	mov	r1, #0
   15e28:	mov	ip, #52	; 0x34
   15e2c:	mov	r3, r4
   15e30:	mov	r2, r1
   15e34:	mov	r0, #23
   15e38:	str	ip, [sp]
   15e3c:	bl	149e4 <_start@@Base+0x7f8>
   15e40:	add	sp, sp, #8
   15e44:	pop	{r4, pc}
   15e48:	ldr	r3, [pc, #92]	; 15eac <vc_tv_get_display_state@@Base+0xb0>
   15e4c:	mov	r0, r2
   15e50:	ldr	r2, [pc, #88]	; 15eb0 <vc_tv_get_display_state@@Base+0xb4>
   15e54:	mov	r1, #5
   15e58:	add	r3, pc, r3
   15e5c:	add	r2, pc, r2
   15e60:	add	r3, r3, #580	; 0x244
   15e64:	bl	11874 <vcos_log_impl@plt>
   15e68:	b	15e1c <vc_tv_get_display_state@@Base+0x20>
   15e6c:	ldr	r3, [pc, #64]	; 15eb4 <vc_tv_get_display_state@@Base+0xb8>
   15e70:	mov	r2, #920	; 0x398
   15e74:	ldr	r1, [pc, #60]	; 15eb8 <vc_tv_get_display_state@@Base+0xbc>
   15e78:	add	r3, pc, r3
   15e7c:	ldr	r0, [pc, #56]	; 15ebc <vc_tv_get_display_state@@Base+0xc0>
   15e80:	str	r3, [sp]
   15e84:	add	r1, pc, r1
   15e88:	ldr	r3, [pc, #48]	; 15ec0 <vc_tv_get_display_state@@Base+0xc4>
   15e8c:	add	r0, pc, r0
   15e90:	add	r1, r1, #604	; 0x25c
   15e94:	add	r3, pc, r3
   15e98:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   15e9c:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   15ea0:	mvn	r0, #0
   15ea4:	b	15e40 <vc_tv_get_display_state@@Base+0x44>
   15ea8:	andeq	r5, r1, ip, lsr pc
   15eac:	ldrdeq	r3, [r0], -r8
   15eb0:	strdeq	r3, [r0], -ip
   15eb4:	andeq	r3, r0, r4, lsr #29
   15eb8:	andeq	r3, r0, ip, lsr #11
   15ebc:	andeq	r3, r0, r8, ror fp
   15ec0:	andeq	r3, r0, r0, lsr #26

00015ec4 <vc_tv_hdmi_power_on_preferred@@Base>:
   15ec4:	ldr	r0, [pc, #56]	; 15f04 <vc_tv_hdmi_power_on_preferred@@Base+0x40>
   15ec8:	push	{r3, lr}
   15ecc:	add	r0, pc, r0
   15ed0:	ldr	r3, [r0]
   15ed4:	cmp	r3, #4
   15ed8:	bls	15ef8 <vc_tv_hdmi_power_on_preferred@@Base+0x34>
   15edc:	ldr	r3, [pc, #36]	; 15f08 <vc_tv_hdmi_power_on_preferred@@Base+0x44>
   15ee0:	mov	r1, #5
   15ee4:	ldr	r2, [pc, #32]	; 15f0c <vc_tv_hdmi_power_on_preferred@@Base+0x48>
   15ee8:	add	r3, pc, r3
   15eec:	add	r2, pc, r2
   15ef0:	add	r3, r3, #628	; 0x274
   15ef4:	bl	11874 <vcos_log_impl@plt>
   15ef8:	mov	r0, #0
   15efc:	pop	{r3, lr}
   15f00:	b	14e3c <_start@@Base+0xc50>
   15f04:	andeq	r5, r1, r4, ror lr
   15f08:	andeq	r3, r0, r8, asr #10
   15f0c:	andeq	r3, r0, ip, ror #28

00015f10 <vc_tv_hdmi_power_on_preferred_3d@@Base>:
   15f10:	ldr	r0, [pc, #56]	; 15f50 <vc_tv_hdmi_power_on_preferred_3d@@Base+0x40>
   15f14:	push	{r3, lr}
   15f18:	add	r0, pc, r0
   15f1c:	ldr	r3, [r0]
   15f20:	cmp	r3, #4
   15f24:	bls	15f44 <vc_tv_hdmi_power_on_preferred_3d@@Base+0x34>
   15f28:	ldr	r3, [pc, #36]	; 15f54 <vc_tv_hdmi_power_on_preferred_3d@@Base+0x44>
   15f2c:	mov	r1, #5
   15f30:	ldr	r2, [pc, #32]	; 15f58 <vc_tv_hdmi_power_on_preferred_3d@@Base+0x48>
   15f34:	add	r3, pc, r3
   15f38:	add	r2, pc, r2
   15f3c:	add	r3, r3, #660	; 0x294
   15f40:	bl	11874 <vcos_log_impl@plt>
   15f44:	mov	r0, #1
   15f48:	pop	{r3, lr}
   15f4c:	b	14e3c <_start@@Base+0xc50>
   15f50:	andeq	r5, r1, r8, lsr #28
   15f54:	strdeq	r3, [r0], -ip
   15f58:	andeq	r3, r0, r0, lsr #28

00015f5c <vc_tv_hdmi_power_on_best@@Base>:
   15f5c:	ldr	ip, [pc, #112]	; 15fd4 <vc_tv_hdmi_power_on_best@@Base+0x78>
   15f60:	push	{r4, r5, r6, r7, r8, lr}
   15f64:	add	ip, pc, ip
   15f68:	mov	r5, r3
   15f6c:	sub	sp, sp, #8
   15f70:	ldr	r3, [ip]
   15f74:	mov	r8, r0
   15f78:	mov	r7, r1
   15f7c:	mov	r6, r2
   15f80:	cmp	r3, #4
   15f84:	ldr	r4, [sp, #32]
   15f88:	bls	15fac <vc_tv_hdmi_power_on_best@@Base+0x50>
   15f8c:	ldr	r3, [pc, #68]	; 15fd8 <vc_tv_hdmi_power_on_best@@Base+0x7c>
   15f90:	mov	r0, ip
   15f94:	ldr	r2, [pc, #64]	; 15fdc <vc_tv_hdmi_power_on_best@@Base+0x80>
   15f98:	mov	r1, #5
   15f9c:	add	r3, pc, r3
   15fa0:	add	r2, pc, r2
   15fa4:	add	r3, r3, #696	; 0x2b8
   15fa8:	bl	11874 <vcos_log_impl@plt>
   15fac:	mov	ip, #0
   15fb0:	str	r4, [sp]
   15fb4:	mov	r0, r8
   15fb8:	mov	r1, r7
   15fbc:	mov	r2, r6
   15fc0:	mov	r3, r5
   15fc4:	str	ip, [sp, #4]
   15fc8:	bl	14edc <_start@@Base+0xcf0>
   15fcc:	add	sp, sp, #8
   15fd0:	pop	{r4, r5, r6, r7, r8, pc}
   15fd4:	ldrdeq	r5, [r1], -ip
   15fd8:	muleq	r0, r4, r4
   15fdc:			; <UNDEFINED> instruction: 0x00003db8

00015fe0 <vc_tv_hdmi_power_on_best_3d@@Base>:
   15fe0:	ldr	ip, [pc, #112]	; 16058 <vc_tv_hdmi_power_on_best_3d@@Base+0x78>
   15fe4:	push	{r4, r5, r6, r7, r8, lr}
   15fe8:	add	ip, pc, ip
   15fec:	mov	r5, r3
   15ff0:	sub	sp, sp, #8
   15ff4:	ldr	r3, [ip]
   15ff8:	mov	r8, r0
   15ffc:	mov	r7, r1
   16000:	mov	r6, r2
   16004:	cmp	r3, #4
   16008:	ldr	r4, [sp, #32]
   1600c:	bls	16030 <vc_tv_hdmi_power_on_best_3d@@Base+0x50>
   16010:	ldr	r3, [pc, #68]	; 1605c <vc_tv_hdmi_power_on_best_3d@@Base+0x7c>
   16014:	mov	r0, ip
   16018:	ldr	r2, [pc, #64]	; 16060 <vc_tv_hdmi_power_on_best_3d@@Base+0x80>
   1601c:	mov	r1, #5
   16020:	add	r3, pc, r3
   16024:	add	r2, pc, r2
   16028:	add	r3, r3, #724	; 0x2d4
   1602c:	bl	11874 <vcos_log_impl@plt>
   16030:	mov	ip, #1
   16034:	str	r4, [sp]
   16038:	mov	r0, r8
   1603c:	mov	r1, r7
   16040:	mov	r2, r6
   16044:	mov	r3, r5
   16048:	str	ip, [sp, #4]
   1604c:	bl	14edc <_start@@Base+0xcf0>
   16050:	add	sp, sp, #8
   16054:	pop	{r4, r5, r6, r7, r8, pc}
   16058:	andeq	r5, r1, r8, asr sp
   1605c:	andeq	r3, r0, r0, lsl r4
   16060:	andeq	r3, r0, r4, lsr sp

00016064 <vc_tv_hdmi_power_on_explicit_new@@Base>:
   16064:	ldr	r3, [pc, #156]	; 16108 <vc_tv_hdmi_power_on_explicit_new@@Base+0xa4>
   16068:	ldr	ip, [pc, #156]	; 1610c <vc_tv_hdmi_power_on_explicit_new@@Base+0xa8>
   1606c:	push	{r4, r5, r6, r7, lr}
   16070:	add	r3, pc, r3
   16074:	mov	r7, r0
   16078:	ldr	r0, [pc, #144]	; 16110 <vc_tv_hdmi_power_on_explicit_new@@Base+0xac>
   1607c:	ldr	r4, [r3, ip]
   16080:	mov	r5, r2
   16084:	add	r0, pc, r0
   16088:	sub	sp, sp, #36	; 0x24
   1608c:	mov	r6, r1
   16090:	ldr	r2, [r0]
   16094:	ldr	r3, [r4]
   16098:	cmp	r2, #4
   1609c:	str	r3, [sp, #28]
   160a0:	bls	160cc <vc_tv_hdmi_power_on_explicit_new@@Base+0x68>
   160a4:	ldr	r3, [pc, #104]	; 16114 <vc_tv_hdmi_power_on_explicit_new@@Base+0xb0>
   160a8:	mov	r1, #5
   160ac:	ldr	r2, [pc, #100]	; 16118 <vc_tv_hdmi_power_on_explicit_new@@Base+0xb4>
   160b0:	add	r3, pc, r3
   160b4:	str	r7, [sp]
   160b8:	str	r6, [sp, #4]
   160bc:	add	r3, r3, #752	; 0x2f0
   160c0:	str	r5, [sp, #8]
   160c4:	add	r2, pc, r2
   160c8:	bl	11874 <vcos_log_impl@plt>
   160cc:	mov	r2, #12
   160d0:	mov	r3, #1
   160d4:	mov	r0, #3
   160d8:	add	r1, sp, #16
   160dc:	str	r7, [sp, #16]
   160e0:	str	r6, [sp, #20]
   160e4:	str	r5, [sp, #24]
   160e8:	bl	14ba8 <_start@@Base+0x9bc>
   160ec:	ldr	r2, [sp, #28]
   160f0:	ldr	r3, [r4]
   160f4:	cmp	r2, r3
   160f8:	bne	16104 <vc_tv_hdmi_power_on_explicit_new@@Base+0xa0>
   160fc:	add	sp, sp, #36	; 0x24
   16100:	pop	{r4, r5, r6, r7, pc}
   16104:	bl	11940 <__stack_chk_fail@plt>
   16108:	andeq	r4, r1, r8, lsl #31
   1610c:	andeq	r0, r0, r4, ror #1
   16110:			; <UNDEFINED> instruction: 0x00015cbc
   16114:	andeq	r3, r0, r0, lsl #7
   16118:	andeq	r3, r0, r0, ror #24

0001611c <vc_tv_sdtv_power_on@@Base>:
   1611c:	ldr	r3, [pc, #156]	; 161c0 <vc_tv_sdtv_power_on@@Base+0xa4>
   16120:	push	{r4, r5, r6, lr}
   16124:	mov	r6, r0
   16128:	ldr	r0, [pc, #148]	; 161c4 <vc_tv_sdtv_power_on@@Base+0xa8>
   1612c:	add	r3, pc, r3
   16130:	ldr	r2, [pc, #144]	; 161c8 <vc_tv_sdtv_power_on@@Base+0xac>
   16134:	mov	r5, r1
   16138:	sub	sp, sp, #16
   1613c:	ldr	r4, [r3, r0]
   16140:	add	r2, pc, r2
   16144:	ldr	r1, [r2]
   16148:	ldr	r3, [r4]
   1614c:	cmp	r1, #4
   16150:	str	r3, [sp, #12]
   16154:	bhi	16198 <vc_tv_sdtv_power_on@@Base+0x7c>
   16158:	cmp	r5, #0
   1615c:	mov	r0, #4
   16160:	mov	r2, #8
   16164:	mov	r3, #1
   16168:	ldrne	ip, [r5]
   1616c:	add	r1, sp, r0
   16170:	moveq	ip, #1
   16174:	str	r6, [sp, #4]
   16178:	str	ip, [sp, #8]
   1617c:	bl	14ba8 <_start@@Base+0x9bc>
   16180:	ldr	r2, [sp, #12]
   16184:	ldr	r3, [r4]
   16188:	cmp	r2, r3
   1618c:	bne	161bc <vc_tv_sdtv_power_on@@Base+0xa0>
   16190:	add	sp, sp, #16
   16194:	pop	{r4, r5, r6, pc}
   16198:	ldr	r3, [pc, #44]	; 161cc <vc_tv_sdtv_power_on@@Base+0xb0>
   1619c:	mov	r0, r2
   161a0:	ldr	r2, [pc, #40]	; 161d0 <vc_tv_sdtv_power_on@@Base+0xb4>
   161a4:	mov	r1, #5
   161a8:	add	r3, pc, r3
   161ac:	add	r2, pc, r2
   161b0:	add	r3, r3, #788	; 0x314
   161b4:	bl	11874 <vcos_log_impl@plt>
   161b8:	b	16158 <vc_tv_sdtv_power_on@@Base+0x3c>
   161bc:	bl	11940 <__stack_chk_fail@plt>
   161c0:	andeq	r4, r1, ip, asr #29
   161c4:	andeq	r0, r0, r4, ror #1
   161c8:	andeq	r5, r1, r0, lsl #24
   161cc:	andeq	r3, r0, r8, lsl #5
   161d0:	andeq	r3, r0, ip, lsr #23

000161d4 <vc_tv_power_off@@Base>:
   161d4:	ldr	r0, [pc, #68]	; 16220 <vc_tv_power_off@@Base+0x4c>
   161d8:	push	{r4, lr}
   161dc:	add	r0, pc, r0
   161e0:	ldr	r3, [r0]
   161e4:	cmp	r3, #4
   161e8:	bls	16208 <vc_tv_power_off@@Base+0x34>
   161ec:	ldr	r3, [pc, #48]	; 16224 <vc_tv_power_off@@Base+0x50>
   161f0:	mov	r1, #5
   161f4:	ldr	r2, [pc, #44]	; 16228 <vc_tv_power_off@@Base+0x54>
   161f8:	add	r3, pc, r3
   161fc:	add	r2, pc, r2
   16200:	add	r3, r3, #808	; 0x328
   16204:	bl	11874 <vcos_log_impl@plt>
   16208:	mov	r1, #0
   1620c:	mov	r0, #5
   16210:	mov	r2, r1
   16214:	mov	r3, r1
   16218:	pop	{r4, lr}
   1621c:	b	14ba8 <_start@@Base+0x9bc>
   16220:	andeq	r5, r1, r4, ror #22
   16224:	andeq	r3, r0, r8, lsr r2
   16228:	andeq	r3, r0, ip, asr fp

0001622c <vc_tv_hdmi_get_supported_modes_new@@Base>:
   1622c:	ldr	ip, [pc, #1796]	; 16938 <vc_tv_hdmi_get_supported_modes_new@@Base+0x70c>
   16230:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16234:	mov	r4, r0
   16238:	ldr	r0, [pc, #1788]	; 1693c <vc_tv_hdmi_get_supported_modes_new@@Base+0x710>
   1623c:	add	ip, pc, ip
   16240:	ldr	r5, [pc, #1784]	; 16940 <vc_tv_hdmi_get_supported_modes_new@@Base+0x714>
   16244:	mov	r7, r3
   16248:	mov	r3, ip
   1624c:	mov	sl, r2
   16250:	ldr	r6, [ip, r0]
   16254:	add	r5, pc, r5
   16258:	sub	sp, sp, #44	; 0x2c
   1625c:	mov	r9, r1
   16260:	ldr	r3, [r5]
   16264:	mov	r1, #0
   16268:	ldr	r2, [r6]
   1626c:	cmp	r3, #4
   16270:	str	r4, [sp, #16]
   16274:	str	r1, [sp, #20]
   16278:	ldr	r8, [sp, #80]	; 0x50
   1627c:	str	r2, [sp, #36]	; 0x24
   16280:	bhi	163ac <vc_tv_hdmi_get_supported_modes_new@@Base+0x180>
   16284:	cmp	r4, #1
   16288:	beq	16360 <vc_tv_hdmi_get_supported_modes_new@@Base+0x134>
   1628c:	cmp	r4, #2
   16290:	bne	16320 <vc_tv_hdmi_get_supported_modes_new@@Base+0xf4>
   16294:	ldr	r5, [pc, #1704]	; 16944 <vc_tv_hdmi_get_supported_modes_new@@Base+0x718>
   16298:	cmp	r3, #4
   1629c:	add	r5, pc, r5
   162a0:	add	r5, r5, #3248	; 0xcb0
   162a4:	add	r5, r5, #4
   162a8:	bhi	16378 <vc_tv_hdmi_get_supported_modes_new@@Base+0x14c>
   162ac:	ldr	r2, [r5]
   162b0:	mov	r3, #0
   162b4:	add	fp, sp, #24
   162b8:	str	r3, [sp, #24]
   162bc:	cmp	r2, r3
   162c0:	str	r3, [sp, #28]
   162c4:	str	r3, [sp, #32]
   162c8:	beq	163d4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x1a8>
   162cc:	cmp	r9, #0
   162d0:	cmpne	sl, #0
   162d4:	ldreq	sl, [r5, #8]
   162d8:	bne	16588 <vc_tv_hdmi_get_supported_modes_new@@Base+0x35c>
   162dc:	cmp	r7, #0
   162e0:	cmpne	r8, #0
   162e4:	moveq	r0, sl
   162e8:	beq	16308 <vc_tv_hdmi_get_supported_modes_new@@Base+0xdc>
   162ec:	ldr	r3, [pc, #1620]	; 16948 <vc_tv_hdmi_get_supported_modes_new@@Base+0x71c>
   162f0:	mov	r0, sl
   162f4:	add	r3, pc, r3
   162f8:	ldr	r2, [r3, #3244]	; 0xcac
   162fc:	str	r2, [r7]
   16300:	ldr	r3, [r3, #3248]	; 0xcb0
   16304:	str	r3, [r8]
   16308:	ldr	r2, [sp, #36]	; 0x24
   1630c:	ldr	r3, [r6]
   16310:	cmp	r2, r3
   16314:	bne	168f8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x6cc>
   16318:	add	sp, sp, #44	; 0x2c
   1631c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16320:	cmp	r3, #1
   16324:	mvnls	r0, #0
   16328:	bls	16308 <vc_tv_hdmi_get_supported_modes_new@@Base+0xdc>
   1632c:	ldr	ip, [pc, #1560]	; 1694c <vc_tv_hdmi_get_supported_modes_new@@Base+0x720>
   16330:	mov	r3, r4
   16334:	ldr	r0, [pc, #1556]	; 16950 <vc_tv_hdmi_get_supported_modes_new@@Base+0x724>
   16338:	mov	r1, #2
   1633c:	ldr	r2, [pc, #1552]	; 16954 <vc_tv_hdmi_get_supported_modes_new@@Base+0x728>
   16340:	add	ip, pc, ip
   16344:	add	r0, pc, r0
   16348:	add	ip, ip, #824	; 0x338
   1634c:	add	r2, pc, r2
   16350:	str	ip, [sp]
   16354:	bl	11874 <vcos_log_impl@plt>
   16358:	mvn	r0, #0
   1635c:	b	16308 <vc_tv_hdmi_get_supported_modes_new@@Base+0xdc>
   16360:	ldr	r5, [pc, #1520]	; 16958 <vc_tv_hdmi_get_supported_modes_new@@Base+0x72c>
   16364:	cmp	r3, #4
   16368:	add	r5, pc, r5
   1636c:	add	r5, r5, #3264	; 0xcc0
   16370:	add	r5, r5, #4
   16374:	bls	162ac <vc_tv_hdmi_get_supported_modes_new@@Base+0x80>
   16378:	str	r4, [sp]
   1637c:	mov	r1, #5
   16380:	ldr	r2, [r5]
   16384:	ldr	r3, [pc, #1488]	; 1695c <vc_tv_hdmi_get_supported_modes_new@@Base+0x730>
   16388:	ldr	r0, [pc, #1488]	; 16960 <vc_tv_hdmi_get_supported_modes_new@@Base+0x734>
   1638c:	str	r2, [sp, #4]
   16390:	add	r3, pc, r3
   16394:	ldr	r2, [pc, #1480]	; 16964 <vc_tv_hdmi_get_supported_modes_new@@Base+0x738>
   16398:	add	r0, pc, r0
   1639c:	add	r3, r3, #824	; 0x338
   163a0:	add	r2, pc, r2
   163a4:	bl	11874 <vcos_log_impl@plt>
   163a8:	b	162ac <vc_tv_hdmi_get_supported_modes_new@@Base+0x80>
   163ac:	ldr	r3, [pc, #1460]	; 16968 <vc_tv_hdmi_get_supported_modes_new@@Base+0x73c>
   163b0:	mov	r0, r5
   163b4:	ldr	r2, [pc, #1456]	; 1696c <vc_tv_hdmi_get_supported_modes_new@@Base+0x740>
   163b8:	mov	r1, #5
   163bc:	add	r3, pc, r3
   163c0:	add	r3, r3, #824	; 0x338
   163c4:	add	r2, pc, r2
   163c8:	bl	11874 <vcos_log_impl@plt>
   163cc:	ldr	r3, [r5]
   163d0:	b	16284 <vc_tv_hdmi_get_supported_modes_new@@Base+0x58>
   163d4:	ldr	ip, [pc, #1428]	; 16970 <vc_tv_hdmi_get_supported_modes_new@@Base+0x744>
   163d8:	add	r3, sp, #16
   163dc:	str	r3, [sp, #12]
   163e0:	add	ip, pc, ip
   163e4:	ldr	r0, [ip, #24]
   163e8:	str	ip, [sp, #8]
   163ec:	bl	11a84 <vchi_service_use@plt>
   163f0:	mov	r3, #12
   163f4:	mov	r2, #4
   163f8:	str	r3, [sp]
   163fc:	add	r1, sp, #16
   16400:	mov	r0, #6
   16404:	mov	r3, fp
   16408:	bl	149e4 <_start@@Base+0x7f8>
   1640c:	ldr	ip, [sp, #8]
   16410:	subs	r2, r0, #0
   16414:	bne	16520 <vc_tv_hdmi_get_supported_modes_new@@Base+0x2f4>
   16418:	ldr	r3, [sp, #24]
   1641c:	cmp	r3, #0
   16420:	bne	165ac <vc_tv_hdmi_get_supported_modes_new@@Base+0x380>
   16424:	ldr	r3, [ip]
   16428:	cmp	r3, #4
   1642c:	bls	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   16430:	ldr	r3, [pc, #1340]	; 16974 <vc_tv_hdmi_get_supported_modes_new@@Base+0x748>
   16434:	cmp	r4, #0
   16438:	add	r3, pc, r3
   1643c:	beq	1645c <vc_tv_hdmi_get_supported_modes_new@@Base+0x230>
   16440:	cmp	r4, #1
   16444:	beq	16754 <vc_tv_hdmi_get_supported_modes_new@@Base+0x528>
   16448:	ldr	r3, [pc, #1320]	; 16978 <vc_tv_hdmi_get_supported_modes_new@@Base+0x74c>
   1644c:	cmp	r4, #2
   16450:	add	r3, pc, r3
   16454:	ldrne	r3, [pc, #1312]	; 1697c <vc_tv_hdmi_get_supported_modes_new@@Base+0x750>
   16458:	addne	r3, pc, r3
   1645c:	ldr	ip, [pc, #1308]	; 16980 <vc_tv_hdmi_get_supported_modes_new@@Base+0x754>
   16460:	mov	r1, #5
   16464:	ldr	r0, [pc, #1304]	; 16984 <vc_tv_hdmi_get_supported_modes_new@@Base+0x758>
   16468:	ldr	r2, [pc, #1304]	; 16988 <vc_tv_hdmi_get_supported_modes_new@@Base+0x75c>
   1646c:	add	ip, pc, ip
   16470:	add	ip, ip, #824	; 0x338
   16474:	add	r0, pc, r0
   16478:	add	r2, pc, r2
   1647c:	str	ip, [sp]
   16480:	bl	11874 <vcos_log_impl@plt>
   16484:	ldr	fp, [pc, #1280]	; 1698c <vc_tv_hdmi_get_supported_modes_new@@Base+0x760>
   16488:	add	fp, pc, fp
   1648c:	ldr	r0, [fp, #24]
   16490:	bl	118a4 <vchi_service_release@plt>
   16494:	ldr	r3, [fp]
   16498:	mov	r2, #1
   1649c:	str	r2, [r5]
   164a0:	cmp	r3, #4
   164a4:	bls	16504 <vc_tv_hdmi_get_supported_modes_new@@Base+0x2d8>
   164a8:	ldr	r0, [pc, #1248]	; 16990 <vc_tv_hdmi_get_supported_modes_new@@Base+0x764>
   164ac:	cmp	r4, #0
   164b0:	ldr	r2, [sp, #24]
   164b4:	add	r0, pc, r0
   164b8:	beq	164d8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x2ac>
   164bc:	cmp	r4, #1
   164c0:	beq	16748 <vc_tv_hdmi_get_supported_modes_new@@Base+0x51c>
   164c4:	ldr	r0, [pc, #1224]	; 16994 <vc_tv_hdmi_get_supported_modes_new@@Base+0x768>
   164c8:	cmp	r4, #2
   164cc:	add	r0, pc, r0
   164d0:	ldrne	r0, [pc, #1216]	; 16998 <vc_tv_hdmi_get_supported_modes_new@@Base+0x76c>
   164d4:	addne	r0, pc, r0
   164d8:	ldr	r3, [pc, #1212]	; 1699c <vc_tv_hdmi_get_supported_modes_new@@Base+0x770>
   164dc:	mov	r1, #5
   164e0:	str	r2, [sp]
   164e4:	str	r0, [sp, #4]
   164e8:	add	r3, pc, r3
   164ec:	ldr	r0, [pc, #1196]	; 169a0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x774>
   164f0:	add	r3, r3, #824	; 0x338
   164f4:	ldr	r2, [pc, #1192]	; 169a4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x778>
   164f8:	add	r0, pc, r0
   164fc:	add	r2, pc, r2
   16500:	bl	11874 <vcos_log_impl@plt>
   16504:	ldr	r3, [pc, #1180]	; 169a8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x77c>
   16508:	ldr	r1, [sp, #28]
   1650c:	ldr	r2, [sp, #32]
   16510:	add	r3, pc, r3
   16514:	str	r1, [r3, #3244]	; 0xcac
   16518:	str	r2, [r3, #3248]	; 0xcb0
   1651c:	b	16574 <vc_tv_hdmi_get_supported_modes_new@@Base+0x348>
   16520:	ldr	r3, [ip]
   16524:	cmp	r3, #1
   16528:	bls	16564 <vc_tv_hdmi_get_supported_modes_new@@Base+0x338>
   1652c:	ldr	r3, [pc, #1144]	; 169ac <vc_tv_hdmi_get_supported_modes_new@@Base+0x780>
   16530:	cmp	r4, #0
   16534:	add	r3, pc, r3
   16538:	bne	16680 <vc_tv_hdmi_get_supported_modes_new@@Base+0x454>
   1653c:	ldr	ip, [pc, #1132]	; 169b0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x784>
   16540:	mov	r1, #2
   16544:	ldr	r0, [pc, #1128]	; 169b4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x788>
   16548:	ldr	r2, [pc, #1128]	; 169b8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x78c>
   1654c:	add	ip, pc, ip
   16550:	add	ip, ip, #824	; 0x338
   16554:	add	r0, pc, r0
   16558:	add	r2, pc, r2
   1655c:	str	ip, [sp]
   16560:	bl	11874 <vcos_log_impl@plt>
   16564:	ldr	r3, [pc, #1104]	; 169bc <vc_tv_hdmi_get_supported_modes_new@@Base+0x790>
   16568:	add	r3, pc, r3
   1656c:	ldr	r0, [r3, #24]
   16570:	bl	118a4 <vchi_service_release@plt>
   16574:	ldr	r0, [r5]
   16578:	cmp	r0, #0
   1657c:	bne	162cc <vc_tv_hdmi_get_supported_modes_new@@Base+0xa0>
   16580:	mov	sl, r0
   16584:	b	162dc <vc_tv_hdmi_get_supported_modes_new@@Base+0xb0>
   16588:	ldr	r3, [r5, #8]
   1658c:	mov	r0, r9
   16590:	ldr	r1, [r5, #12]
   16594:	cmp	sl, r3
   16598:	movcs	sl, r3
   1659c:	add	r2, sl, sl, lsl #2
   165a0:	lsl	r2, r2, #2
   165a4:	bl	11910 <memcpy@plt>
   165a8:	b	162dc <vc_tv_hdmi_get_supported_modes_new@@Base+0xb0>
   165ac:	ldr	r1, [r5, #4]
   165b0:	ldr	r0, [r5, #12]
   165b4:	cmp	r3, r1
   165b8:	bls	1669c <vc_tv_hdmi_get_supported_modes_new@@Base+0x470>
   165bc:	cmp	r0, #0
   165c0:	str	r3, [r5, #4]
   165c4:	moveq	r0, r3
   165c8:	beq	165e0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x3b4>
   165cc:	str	r2, [sp, #8]
   165d0:	bl	1188c <vcos_generic_mem_free@plt>
   165d4:	ldr	r2, [sp, #8]
   165d8:	ldr	r0, [r5, #4]
   165dc:	str	r2, [r5, #12]
   165e0:	ldr	r2, [pc, #984]	; 169c0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x794>
   165e4:	mov	r1, #20
   165e8:	add	r2, pc, r2
   165ec:	bl	11a18 <vcos_generic_mem_calloc@plt>
   165f0:	cmp	r0, #0
   165f4:	str	r0, [r5, #12]
   165f8:	beq	16760 <vc_tv_hdmi_get_supported_modes_new@@Base+0x534>
   165fc:	ldr	ip, [sp, #24]
   16600:	mov	r2, #12
   16604:	add	r1, sp, #16
   16608:	str	r2, [sp]
   1660c:	mov	r3, fp
   16610:	mov	r0, #24
   16614:	mov	r2, #8
   16618:	str	ip, [sp, #20]
   1661c:	bl	149e4 <_start@@Base+0x7f8>
   16620:	cmp	r0, #0
   16624:	bne	166e0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x4b4>
   16628:	ldr	r3, [sp, #24]
   1662c:	ldr	r2, [sp, #20]
   16630:	cmp	r3, r2
   16634:	str	r3, [r5, #8]
   16638:	bhi	16884 <vc_tv_hdmi_get_supported_modes_new@@Base+0x658>
   1663c:	cmp	r3, #0
   16640:	bne	1680c <vc_tv_hdmi_get_supported_modes_new@@Base+0x5e0>
   16644:	ldr	r0, [pc, #888]	; 169c4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x798>
   16648:	add	r0, pc, r0
   1664c:	ldr	r3, [r0]
   16650:	cmp	r3, #1
   16654:	bls	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   16658:	ldr	ip, [pc, #872]	; 169c8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x79c>
   1665c:	mov	r1, #2
   16660:	ldr	r2, [pc, #868]	; 169cc <vc_tv_hdmi_get_supported_modes_new@@Base+0x7a0>
   16664:	add	ip, pc, ip
   16668:	ldr	r3, [sp, #20]
   1666c:	add	ip, ip, #824	; 0x338
   16670:	add	r2, pc, r2
   16674:	str	ip, [sp]
   16678:	bl	11874 <vcos_log_impl@plt>
   1667c:	b	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   16680:	cmp	r4, #1
   16684:	beq	166c8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x49c>
   16688:	cmp	r4, #2
   1668c:	beq	166d4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x4a8>
   16690:	ldr	r3, [pc, #824]	; 169d0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7a4>
   16694:	add	r3, pc, r3
   16698:	b	1653c <vc_tv_hdmi_get_supported_modes_new@@Base+0x310>
   1669c:	cmp	r0, #0
   166a0:	beq	168bc <vc_tv_hdmi_get_supported_modes_new@@Base+0x690>
   166a4:	add	r2, r1, r1, lsl #2
   166a8:	mov	r1, #0
   166ac:	lsl	r2, r2, #2
   166b0:	bl	11a30 <memset@plt>
   166b4:	ldr	r3, [r5, #12]
   166b8:	cmp	r3, #0
   166bc:	bne	165fc <vc_tv_hdmi_get_supported_modes_new@@Base+0x3d0>
   166c0:	ldr	r0, [r5, #4]
   166c4:	b	165e0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x3b4>
   166c8:	ldr	r3, [pc, #772]	; 169d4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7a8>
   166cc:	add	r3, pc, r3
   166d0:	b	1653c <vc_tv_hdmi_get_supported_modes_new@@Base+0x310>
   166d4:	ldr	r3, [pc, #764]	; 169d8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7ac>
   166d8:	add	r3, pc, r3
   166dc:	b	1653c <vc_tv_hdmi_get_supported_modes_new@@Base+0x310>
   166e0:	ldr	r3, [pc, #756]	; 169dc <vc_tv_hdmi_get_supported_modes_new@@Base+0x7b0>
   166e4:	add	r3, pc, r3
   166e8:	ldr	r3, [r3]
   166ec:	cmp	r3, #1
   166f0:	bls	16564 <vc_tv_hdmi_get_supported_modes_new@@Base+0x338>
   166f4:	ldr	r3, [pc, #740]	; 169e0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7b4>
   166f8:	cmp	r4, #0
   166fc:	add	r3, pc, r3
   16700:	beq	1671c <vc_tv_hdmi_get_supported_modes_new@@Base+0x4f0>
   16704:	cmp	r4, #1
   16708:	beq	168fc <vc_tv_hdmi_get_supported_modes_new@@Base+0x6d0>
   1670c:	cmp	r4, #2
   16710:	beq	16908 <vc_tv_hdmi_get_supported_modes_new@@Base+0x6dc>
   16714:	ldr	r3, [pc, #712]	; 169e4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7b8>
   16718:	add	r3, pc, r3
   1671c:	ldr	ip, [pc, #708]	; 169e8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7bc>
   16720:	mov	r1, #2
   16724:	ldr	r0, [pc, #704]	; 169ec <vc_tv_hdmi_get_supported_modes_new@@Base+0x7c0>
   16728:	ldr	r2, [pc, #704]	; 169f0 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7c4>
   1672c:	add	ip, pc, ip
   16730:	add	ip, ip, #824	; 0x338
   16734:	add	r0, pc, r0
   16738:	add	r2, pc, r2
   1673c:	str	ip, [sp]
   16740:	bl	11874 <vcos_log_impl@plt>
   16744:	b	16564 <vc_tv_hdmi_get_supported_modes_new@@Base+0x338>
   16748:	ldr	r0, [pc, #676]	; 169f4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7c8>
   1674c:	add	r0, pc, r0
   16750:	b	164d8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x2ac>
   16754:	ldr	r3, [pc, #668]	; 169f8 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7cc>
   16758:	add	r3, pc, r3
   1675c:	b	1645c <vc_tv_hdmi_get_supported_modes_new@@Base+0x230>
   16760:	ldr	r3, [pc, #660]	; 169fc <vc_tv_hdmi_get_supported_modes_new@@Base+0x7d0>
   16764:	movw	r2, #1149	; 0x47d
   16768:	ldr	r1, [pc, #656]	; 16a00 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7d4>
   1676c:	add	r3, pc, r3
   16770:	ldr	r0, [pc, #652]	; 16a04 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7d8>
   16774:	str	r3, [sp]
   16778:	add	r1, pc, r1
   1677c:	ldr	r3, [pc, #644]	; 16a08 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7dc>
   16780:	add	r0, pc, r0
   16784:	add	r1, r1, #860	; 0x35c
   16788:	add	r3, pc, r3
   1678c:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   16790:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   16794:	ldr	r3, [pc, #624]	; 16a0c <vc_tv_hdmi_get_supported_modes_new@@Base+0x7e0>
   16798:	add	r3, pc, r3
   1679c:	ldr	r3, [r3]
   167a0:	cmp	r3, #1
   167a4:	bls	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   167a8:	ldr	r3, [pc, #608]	; 16a10 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7e4>
   167ac:	cmp	r4, #0
   167b0:	add	r3, pc, r3
   167b4:	beq	167d4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x5a8>
   167b8:	cmp	r4, #1
   167bc:	beq	16800 <vc_tv_hdmi_get_supported_modes_new@@Base+0x5d4>
   167c0:	ldr	r3, [pc, #588]	; 16a14 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7e8>
   167c4:	cmp	r4, #2
   167c8:	add	r3, pc, r3
   167cc:	ldrne	r3, [pc, #580]	; 16a18 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7ec>
   167d0:	addne	r3, pc, r3
   167d4:	ldr	ip, [pc, #576]	; 16a1c <vc_tv_hdmi_get_supported_modes_new@@Base+0x7f0>
   167d8:	mov	r1, #2
   167dc:	ldr	r0, [pc, #572]	; 16a20 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7f4>
   167e0:	ldr	r2, [pc, #572]	; 16a24 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7f8>
   167e4:	add	ip, pc, ip
   167e8:	add	ip, ip, #824	; 0x338
   167ec:	add	r0, pc, r0
   167f0:	add	r2, pc, r2
   167f4:	str	ip, [sp]
   167f8:	bl	11874 <vcos_log_impl@plt>
   167fc:	b	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   16800:	ldr	r3, [pc, #544]	; 16a28 <vc_tv_hdmi_get_supported_modes_new@@Base+0x7fc>
   16804:	add	r3, pc, r3
   16808:	b	167d4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x5a8>
   1680c:	add	r1, r3, r3, lsl #2
   16810:	ldr	r0, [r5, #12]
   16814:	lsl	r1, r1, #2
   16818:	bl	1457c <_start@@Base+0x390>
   1681c:	cmp	r0, #0
   16820:	beq	16484 <vc_tv_hdmi_get_supported_modes_new@@Base+0x258>
   16824:	ldr	r3, [pc, #512]	; 16a2c <vc_tv_hdmi_get_supported_modes_new@@Base+0x800>
   16828:	add	r3, pc, r3
   1682c:	ldr	r3, [r3]
   16830:	cmp	r3, #1
   16834:	bls	16564 <vc_tv_hdmi_get_supported_modes_new@@Base+0x338>
   16838:	cmp	r4, #0
   1683c:	beq	16914 <vc_tv_hdmi_get_supported_modes_new@@Base+0x6e8>
   16840:	cmp	r4, #1
   16844:	beq	1692c <vc_tv_hdmi_get_supported_modes_new@@Base+0x700>
   16848:	cmp	r4, #2
   1684c:	beq	16920 <vc_tv_hdmi_get_supported_modes_new@@Base+0x6f4>
   16850:	ldr	r3, [pc, #472]	; 16a30 <vc_tv_hdmi_get_supported_modes_new@@Base+0x804>
   16854:	add	r3, pc, r3
   16858:	ldr	ip, [pc, #468]	; 16a34 <vc_tv_hdmi_get_supported_modes_new@@Base+0x808>
   1685c:	mov	r1, #2
   16860:	ldr	r0, [pc, #464]	; 16a38 <vc_tv_hdmi_get_supported_modes_new@@Base+0x80c>
   16864:	ldr	r2, [pc, #464]	; 16a3c <vc_tv_hdmi_get_supported_modes_new@@Base+0x810>
   16868:	add	ip, pc, ip
   1686c:	add	ip, ip, #824	; 0x338
   16870:	add	r0, pc, r0
   16874:	add	r2, pc, r2
   16878:	str	ip, [sp]
   1687c:	bl	11874 <vcos_log_impl@plt>
   16880:	b	16564 <vc_tv_hdmi_get_supported_modes_new@@Base+0x338>
   16884:	ldr	r3, [pc, #436]	; 16a40 <vc_tv_hdmi_get_supported_modes_new@@Base+0x814>
   16888:	movw	r2, #1159	; 0x487
   1688c:	ldr	r1, [pc, #432]	; 16a44 <vc_tv_hdmi_get_supported_modes_new@@Base+0x818>
   16890:	add	r3, pc, r3
   16894:	ldr	r0, [pc, #428]	; 16a48 <vc_tv_hdmi_get_supported_modes_new@@Base+0x81c>
   16898:	str	r3, [sp]
   1689c:	add	r1, pc, r1
   168a0:	ldr	r3, [pc, #420]	; 16a4c <vc_tv_hdmi_get_supported_modes_new@@Base+0x820>
   168a4:	add	r0, pc, r0
   168a8:	add	r1, r1, #860	; 0x35c
   168ac:	add	r3, pc, r3
   168b0:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   168b4:	ldr	r3, [r5, #8]
   168b8:	b	1663c <vc_tv_hdmi_get_supported_modes_new@@Base+0x410>
   168bc:	ldr	r3, [pc, #396]	; 16a50 <vc_tv_hdmi_get_supported_modes_new@@Base+0x824>
   168c0:	movw	r2, #1143	; 0x477
   168c4:	ldr	r1, [pc, #392]	; 16a54 <vc_tv_hdmi_get_supported_modes_new@@Base+0x828>
   168c8:	add	r3, pc, r3
   168cc:	ldr	r0, [pc, #388]	; 16a58 <vc_tv_hdmi_get_supported_modes_new@@Base+0x82c>
   168d0:	str	r3, [sp]
   168d4:	add	r1, pc, r1
   168d8:	ldr	r3, [pc, #380]	; 16a5c <vc_tv_hdmi_get_supported_modes_new@@Base+0x830>
   168dc:	add	r0, pc, r0
   168e0:	add	r1, r1, #860	; 0x35c
   168e4:	add	r3, pc, r3
   168e8:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   168ec:	ldr	r0, [r5, #12]
   168f0:	ldr	r1, [r5, #4]
   168f4:	b	166a4 <vc_tv_hdmi_get_supported_modes_new@@Base+0x478>
   168f8:	bl	11940 <__stack_chk_fail@plt>
   168fc:	ldr	r3, [pc, #348]	; 16a60 <vc_tv_hdmi_get_supported_modes_new@@Base+0x834>
   16900:	add	r3, pc, r3
   16904:	b	1671c <vc_tv_hdmi_get_supported_modes_new@@Base+0x4f0>
   16908:	ldr	r3, [pc, #340]	; 16a64 <vc_tv_hdmi_get_supported_modes_new@@Base+0x838>
   1690c:	add	r3, pc, r3
   16910:	b	1671c <vc_tv_hdmi_get_supported_modes_new@@Base+0x4f0>
   16914:	ldr	r3, [pc, #332]	; 16a68 <vc_tv_hdmi_get_supported_modes_new@@Base+0x83c>
   16918:	add	r3, pc, r3
   1691c:	b	16858 <vc_tv_hdmi_get_supported_modes_new@@Base+0x62c>
   16920:	ldr	r3, [pc, #324]	; 16a6c <vc_tv_hdmi_get_supported_modes_new@@Base+0x840>
   16924:	add	r3, pc, r3
   16928:	b	16858 <vc_tv_hdmi_get_supported_modes_new@@Base+0x62c>
   1692c:	ldr	r3, [pc, #316]	; 16a70 <vc_tv_hdmi_get_supported_modes_new@@Base+0x844>
   16930:	add	r3, pc, r3
   16934:	b	16858 <vc_tv_hdmi_get_supported_modes_new@@Base+0x62c>
   16938:			; <UNDEFINED> instruction: 0x00014dbc
   1693c:	andeq	r0, r0, r4, ror #1
   16940:	andeq	r5, r1, ip, ror #21
   16944:	andeq	r5, r1, r4, lsr #21
   16948:	andeq	r5, r1, ip, asr #20
   1694c:	strdeq	r3, [r0], -r0
   16950:	strdeq	r5, [r1], -ip
   16954:	strdeq	r3, [r0], -r8
   16958:	ldrdeq	r5, [r1], -r8
   1695c:	andeq	r3, r0, r0, lsr #1
   16960:	andeq	r5, r1, r8, lsr #19
   16964:	andeq	r3, r0, r0, asr #19
   16968:	andeq	r3, r0, r4, ror r0
   1696c:	muleq	r0, r4, r9
   16970:	andeq	r5, r1, r0, ror #18
   16974:	andeq	r2, r0, r0, lsr #6
   16978:	andeq	r2, r0, ip, lsl r3
   1697c:	andeq	r2, r0, r8, lsl #6
   16980:	andeq	r2, r0, r4, asr #31
   16984:	andeq	r5, r1, ip, asr #17
   16988:	andeq	r3, r0, ip, lsr sl
   1698c:			; <UNDEFINED> instruction: 0x000158b8
   16990:	andeq	r2, r0, r4, lsr #5
   16994:	andeq	r2, r0, r0, lsr #5
   16998:	andeq	r2, r0, ip, lsl #5
   1699c:	andeq	r2, r0, r8, asr #30
   169a0:	andeq	r5, r1, r8, asr #16
   169a4:	andeq	r3, r0, r4, lsr #20
   169a8:	andeq	r5, r1, r0, lsr r8
   169ac:	andeq	r2, r0, r4, lsr #4
   169b0:	andeq	r2, r0, r4, ror #29
   169b4:	andeq	r5, r1, ip, ror #15
   169b8:	muleq	r0, r0, r9
   169bc:	ldrdeq	r5, [r1], -r8
   169c0:	andeq	r3, r0, r8, lsr #15
   169c4:	strdeq	r5, [r1], -r8
   169c8:	andeq	r2, r0, ip, asr #27
   169cc:	andeq	r3, r0, r0, lsl #15
   169d0:	andeq	r2, r0, ip, asr #1
   169d4:	muleq	r0, ip, r0
   169d8:	muleq	r0, r4, r0
   169dc:	andeq	r5, r1, ip, asr r6
   169e0:	andeq	r2, r0, ip, asr r0
   169e4:	andeq	r2, r0, r8, asr #32
   169e8:	andeq	r2, r0, r4, lsl #26
   169ec:	andeq	r5, r1, ip, lsl #12
   169f0:	andeq	r3, r0, r8, lsr #14
   169f4:	andeq	r2, r0, ip, lsl r0
   169f8:	andeq	r2, r0, r0, lsl r0
   169fc:	andeq	r3, r0, r4, lsl r6
   16a00:			; <UNDEFINED> instruction: 0x00002cb8
   16a04:	andeq	r3, r0, r4, lsl #5
   16a08:	andeq	r3, r0, ip, lsr #8
   16a0c:	andeq	r5, r1, r8, lsr #11
   16a10:	andeq	r1, r0, r8, lsr #31
   16a14:	andeq	r1, r0, r4, lsr #31
   16a18:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   16a1c:	andeq	r2, r0, ip, asr #24
   16a20:	andeq	r5, r1, r4, asr r5
   16a24:	muleq	r0, r4, r6
   16a28:	andeq	r1, r0, r4, ror #30
   16a2c:	andeq	r5, r1, r8, lsl r5
   16a30:	andeq	r1, r0, ip, lsl #30
   16a34:	andeq	r2, r0, r8, asr #23
   16a38:	ldrdeq	r5, [r1], -r0
   16a3c:	andeq	r3, r0, r8, asr r5
   16a40:	andeq	r3, r0, r0, lsl r5
   16a44:	muleq	r0, r4, fp
   16a48:	andeq	r3, r0, r0, ror #2
   16a4c:	andeq	r3, r0, r8, lsl #6
   16a50:			; <UNDEFINED> instruction: 0x000034b8
   16a54:	andeq	r2, r0, ip, asr fp
   16a58:	andeq	r3, r0, r8, lsr #2
   16a5c:	ldrdeq	r3, [r0], -r0
   16a60:	andeq	r1, r0, r8, ror #28
   16a64:	andeq	r1, r0, r0, ror #28
   16a68:	andeq	r1, r0, r0, asr #28
   16a6c:	andeq	r1, r0, r8, asr #28
   16a70:	andeq	r1, r0, r8, lsr lr

00016a74 <vc_tv_hdmi_mode_supported@@Base>:
   16a74:	ldr	r3, [pc, #132]	; 16b00 <vc_tv_hdmi_mode_supported@@Base+0x8c>
   16a78:	ldr	ip, [pc, #132]	; 16b04 <vc_tv_hdmi_mode_supported@@Base+0x90>
   16a7c:	add	r3, pc, r3
   16a80:	ldr	r2, [pc, #128]	; 16b08 <vc_tv_hdmi_mode_supported@@Base+0x94>
   16a84:	push	{r4, lr}
   16a88:	add	r2, pc, r2
   16a8c:	ldr	r4, [r3, ip]
   16a90:	sub	sp, sp, #16
   16a94:	ldr	r3, [r2]
   16a98:	str	r0, [sp, #4]
   16a9c:	ldr	r0, [r4]
   16aa0:	cmp	r3, #4
   16aa4:	str	r1, [sp, #8]
   16aa8:	str	r0, [sp, #12]
   16aac:	bls	16ad0 <vc_tv_hdmi_mode_supported@@Base+0x5c>
   16ab0:	ldr	r3, [pc, #84]	; 16b0c <vc_tv_hdmi_mode_supported@@Base+0x98>
   16ab4:	mov	r0, r2
   16ab8:	ldr	r2, [pc, #80]	; 16b10 <vc_tv_hdmi_mode_supported@@Base+0x9c>
   16abc:	mov	r1, #5
   16ac0:	add	r3, pc, r3
   16ac4:	add	r2, pc, r2
   16ac8:	add	r3, r3, #896	; 0x380
   16acc:	bl	11874 <vcos_log_impl@plt>
   16ad0:	mov	r2, #8
   16ad4:	mov	r3, #1
   16ad8:	mov	r0, #7
   16adc:	add	r1, sp, #4
   16ae0:	bl	14ba8 <_start@@Base+0x9bc>
   16ae4:	ldr	r2, [sp, #12]
   16ae8:	ldr	r3, [r4]
   16aec:	cmp	r2, r3
   16af0:	bne	16afc <vc_tv_hdmi_mode_supported@@Base+0x88>
   16af4:	add	sp, sp, #16
   16af8:	pop	{r4, pc}
   16afc:	bl	11940 <__stack_chk_fail@plt>
   16b00:	andeq	r4, r1, ip, ror r5
   16b04:	andeq	r0, r0, r4, ror #1
   16b08:			; <UNDEFINED> instruction: 0x000152b8
   16b0c:	andeq	r2, r0, r0, ror r9
   16b10:	muleq	r0, r4, r2

00016b14 <vc_tv_hdmi_audio_supported@@Base>:
   16b14:	ldr	ip, [pc, #236]	; 16c08 <vc_tv_hdmi_audio_supported@@Base+0xf4>
   16b18:	push	{r4, r5, r6, lr}
   16b1c:	add	ip, pc, ip
   16b20:	ldr	lr, [pc, #228]	; 16c0c <vc_tv_hdmi_audio_supported@@Base+0xf8>
   16b24:	mov	r6, r2
   16b28:	ldr	r2, [pc, #224]	; 16c10 <vc_tv_hdmi_audio_supported@@Base+0xfc>
   16b2c:	mov	r5, r1
   16b30:	mov	r1, ip
   16b34:	sub	sp, sp, #32
   16b38:	ldr	r4, [ip, lr]
   16b3c:	add	r2, pc, r2
   16b40:	str	r5, [sp, #16]
   16b44:	ldr	ip, [r2]
   16b48:	ldr	r1, [r4]
   16b4c:	cmp	ip, #4
   16b50:	str	r6, [sp, #20]
   16b54:	str	r0, [sp, #12]
   16b58:	str	r3, [sp, #24]
   16b5c:	str	r1, [sp, #28]
   16b60:	bhi	16be0 <vc_tv_hdmi_audio_supported@@Base+0xcc>
   16b64:	sub	r5, r5, #1
   16b68:	cmp	r5, #7
   16b6c:	bhi	16b78 <vc_tv_hdmi_audio_supported@@Base+0x64>
   16b70:	cmp	r6, #0
   16b74:	bne	16bc8 <vc_tv_hdmi_audio_supported@@Base+0xb4>
   16b78:	ldr	r3, [pc, #148]	; 16c14 <vc_tv_hdmi_audio_supported@@Base+0x100>
   16b7c:	movw	r2, #1252	; 0x4e4
   16b80:	ldr	r1, [pc, #144]	; 16c18 <vc_tv_hdmi_audio_supported@@Base+0x104>
   16b84:	add	r3, pc, r3
   16b88:	ldr	r0, [pc, #140]	; 16c1c <vc_tv_hdmi_audio_supported@@Base+0x108>
   16b8c:	str	r3, [sp]
   16b90:	add	r1, pc, r1
   16b94:	ldr	r3, [pc, #132]	; 16c20 <vc_tv_hdmi_audio_supported@@Base+0x10c>
   16b98:	add	r0, pc, r0
   16b9c:	add	r1, r1, #952	; 0x3b8
   16ba0:	add	r3, pc, r3
   16ba4:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   16ba8:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   16bac:	mvn	r0, #0
   16bb0:	ldr	r2, [sp, #28]
   16bb4:	ldr	r3, [r4]
   16bb8:	cmp	r2, r3
   16bbc:	bne	16c04 <vc_tv_hdmi_audio_supported@@Base+0xf0>
   16bc0:	add	sp, sp, #32
   16bc4:	pop	{r4, r5, r6, pc}
   16bc8:	add	r1, sp, #12
   16bcc:	mov	r2, #16
   16bd0:	mov	r3, #1
   16bd4:	mov	r0, #8
   16bd8:	bl	14ba8 <_start@@Base+0x9bc>
   16bdc:	b	16bb0 <vc_tv_hdmi_audio_supported@@Base+0x9c>
   16be0:	ldr	r3, [pc, #60]	; 16c24 <vc_tv_hdmi_audio_supported@@Base+0x110>
   16be4:	mov	r0, r2
   16be8:	ldr	r2, [pc, #56]	; 16c28 <vc_tv_hdmi_audio_supported@@Base+0x114>
   16bec:	mov	r1, #5
   16bf0:	add	r3, pc, r3
   16bf4:	add	r2, pc, r2
   16bf8:	add	r3, r3, #924	; 0x39c
   16bfc:	bl	11874 <vcos_log_impl@plt>
   16c00:	b	16b64 <vc_tv_hdmi_audio_supported@@Base+0x50>
   16c04:	bl	11940 <__stack_chk_fail@plt>
   16c08:	ldrdeq	r4, [r1], -ip
   16c0c:	andeq	r0, r0, r4, ror #1
   16c10:	andeq	r5, r1, r4, lsl #4
   16c14:			; <UNDEFINED> instruction: 0x000033bc
   16c18:	andeq	r2, r0, r0, lsr #17
   16c1c:	andeq	r2, r0, ip, ror #28
   16c20:	andeq	r3, r0, r4, lsl r0
   16c24:	andeq	r2, r0, r0, asr #16
   16c28:	andeq	r3, r0, r4, ror #2

00016c2c <vc_tv_enable_copyprotect@@Base>:
   16c2c:	ldr	r3, [pc, #132]	; 16cb8 <vc_tv_enable_copyprotect@@Base+0x8c>
   16c30:	ldr	ip, [pc, #132]	; 16cbc <vc_tv_enable_copyprotect@@Base+0x90>
   16c34:	add	r3, pc, r3
   16c38:	ldr	r2, [pc, #128]	; 16cc0 <vc_tv_enable_copyprotect@@Base+0x94>
   16c3c:	push	{r4, lr}
   16c40:	add	r2, pc, r2
   16c44:	ldr	r4, [r3, ip]
   16c48:	sub	sp, sp, #16
   16c4c:	ldr	r3, [r2]
   16c50:	str	r0, [sp, #4]
   16c54:	ldr	r0, [r4]
   16c58:	cmp	r3, #4
   16c5c:	str	r1, [sp, #8]
   16c60:	str	r0, [sp, #12]
   16c64:	bls	16c88 <vc_tv_enable_copyprotect@@Base+0x5c>
   16c68:	ldr	r3, [pc, #84]	; 16cc4 <vc_tv_enable_copyprotect@@Base+0x98>
   16c6c:	mov	r0, r2
   16c70:	ldr	r2, [pc, #80]	; 16cc8 <vc_tv_enable_copyprotect@@Base+0x9c>
   16c74:	mov	r1, #5
   16c78:	add	r3, pc, r3
   16c7c:	add	r2, pc, r2
   16c80:	add	r3, r3, #980	; 0x3d4
   16c84:	bl	11874 <vcos_log_impl@plt>
   16c88:	mov	r2, #8
   16c8c:	mov	r3, #1
   16c90:	mov	r0, #9
   16c94:	add	r1, sp, #4
   16c98:	bl	14ba8 <_start@@Base+0x9bc>
   16c9c:	ldr	r2, [sp, #12]
   16ca0:	ldr	r3, [r4]
   16ca4:	cmp	r2, r3
   16ca8:	bne	16cb4 <vc_tv_enable_copyprotect@@Base+0x88>
   16cac:	add	sp, sp, #16
   16cb0:	pop	{r4, pc}
   16cb4:	bl	11940 <__stack_chk_fail@plt>
   16cb8:	andeq	r4, r1, r4, asr #7
   16cbc:	andeq	r0, r0, r4, ror #1
   16cc0:	andeq	r5, r1, r0, lsl #2
   16cc4:			; <UNDEFINED> instruction: 0x000027b8
   16cc8:	ldrdeq	r3, [r0], -ip

00016ccc <vc_tv_disable_copyprotect@@Base>:
   16ccc:	ldr	r0, [pc, #68]	; 16d18 <vc_tv_disable_copyprotect@@Base+0x4c>
   16cd0:	push	{r4, lr}
   16cd4:	add	r0, pc, r0
   16cd8:	ldr	r3, [r0]
   16cdc:	cmp	r3, #4
   16ce0:	bls	16d00 <vc_tv_disable_copyprotect@@Base+0x34>
   16ce4:	ldr	r3, [pc, #48]	; 16d1c <vc_tv_disable_copyprotect@@Base+0x50>
   16ce8:	mov	r1, #5
   16cec:	ldr	r2, [pc, #44]	; 16d20 <vc_tv_disable_copyprotect@@Base+0x54>
   16cf0:	add	r3, pc, r3
   16cf4:	add	r2, pc, r2
   16cf8:	add	r3, r3, #1008	; 0x3f0
   16cfc:	bl	11874 <vcos_log_impl@plt>
   16d00:	mov	r1, #0
   16d04:	mov	r0, #10
   16d08:	mov	r2, r1
   16d0c:	mov	r3, #1
   16d10:	pop	{r4, lr}
   16d14:	b	14ba8 <_start@@Base+0x9bc>
   16d18:	andeq	r5, r1, ip, rrx
   16d1c:	andeq	r2, r0, r0, asr #14
   16d20:	andeq	r3, r0, r4, rrx

00016d24 <vc_tv_show_info@@Base>:
   16d24:	ldr	r3, [pc, #132]	; 16db0 <vc_tv_show_info@@Base+0x8c>
   16d28:	ldr	r1, [pc, #132]	; 16db4 <vc_tv_show_info@@Base+0x90>
   16d2c:	add	r3, pc, r3
   16d30:	ldr	r2, [pc, #128]	; 16db8 <vc_tv_show_info@@Base+0x94>
   16d34:	push	{r4, lr}
   16d38:	add	r2, pc, r2
   16d3c:	ldr	r4, [r3, r1]
   16d40:	sub	sp, sp, #8
   16d44:	ldr	r3, [r2]
   16d48:	str	r0, [sp]
   16d4c:	ldr	r1, [r4]
   16d50:	cmp	r3, #4
   16d54:	str	r1, [sp, #4]
   16d58:	bls	16d80 <vc_tv_show_info@@Base+0x5c>
   16d5c:	ldr	r3, [pc, #88]	; 16dbc <vc_tv_show_info@@Base+0x98>
   16d60:	mov	r0, r2
   16d64:	ldr	r2, [pc, #84]	; 16dc0 <vc_tv_show_info@@Base+0x9c>
   16d68:	mov	r1, #5
   16d6c:	add	r3, pc, r3
   16d70:	add	r3, r3, #1024	; 0x400
   16d74:	add	r2, pc, r2
   16d78:	add	r3, r3, #12
   16d7c:	bl	11874 <vcos_log_impl@plt>
   16d80:	mov	r2, #4
   16d84:	mov	r3, #0
   16d88:	mov	r0, #11
   16d8c:	mov	r1, sp
   16d90:	bl	14ba8 <_start@@Base+0x9bc>
   16d94:	ldr	r2, [sp, #4]
   16d98:	ldr	r3, [r4]
   16d9c:	cmp	r2, r3
   16da0:	bne	16dac <vc_tv_show_info@@Base+0x88>
   16da4:	add	sp, sp, #8
   16da8:	pop	{r4, pc}
   16dac:	bl	11940 <__stack_chk_fail@plt>
   16db0:	andeq	r4, r1, ip, asr #5
   16db4:	andeq	r0, r0, r4, ror #1
   16db8:	andeq	r5, r1, r8
   16dbc:	andeq	r2, r0, r4, asr #13
   16dc0:	andeq	r2, r0, r4, ror #31

00016dc4 <vc_tv_hdmi_get_av_latency@@Base>:
   16dc4:	ldr	r0, [pc, #72]	; 16e14 <vc_tv_hdmi_get_av_latency@@Base+0x50>
   16dc8:	push	{r4, lr}
   16dcc:	add	r0, pc, r0
   16dd0:	ldr	r3, [r0]
   16dd4:	cmp	r3, #4
   16dd8:	bls	16dfc <vc_tv_hdmi_get_av_latency@@Base+0x38>
   16ddc:	ldr	r3, [pc, #52]	; 16e18 <vc_tv_hdmi_get_av_latency@@Base+0x54>
   16de0:	mov	r1, #5
   16de4:	ldr	r2, [pc, #48]	; 16e1c <vc_tv_hdmi_get_av_latency@@Base+0x58>
   16de8:	add	r3, pc, r3
   16dec:	add	r3, r3, #1040	; 0x410
   16df0:	add	r2, pc, r2
   16df4:	add	r3, r3, #12
   16df8:	bl	11874 <vcos_log_impl@plt>
   16dfc:	mov	r1, #0
   16e00:	mov	r0, #12
   16e04:	mov	r2, r1
   16e08:	mov	r3, #1
   16e0c:	pop	{r4, lr}
   16e10:	b	14ba8 <_start@@Base+0x9bc>
   16e14:	andeq	r4, r1, r4, ror pc
   16e18:	andeq	r2, r0, r8, asr #12
   16e1c:	andeq	r2, r0, r8, ror #30

00016e20 <vc_tv_hdmi_set_hdcp_key@@Base>:
   16e20:	ldr	r3, [pc, #220]	; 16f04 <vc_tv_hdmi_set_hdcp_key@@Base+0xe4>
   16e24:	ldr	r2, [pc, #220]	; 16f08 <vc_tv_hdmi_set_hdcp_key@@Base+0xe8>
   16e28:	push	{r4, r5, lr}
   16e2c:	add	r3, pc, r3
   16e30:	mov	r5, r0
   16e34:	ldr	r0, [pc, #208]	; 16f0c <vc_tv_hdmi_set_hdcp_key@@Base+0xec>
   16e38:	ldr	r4, [r3, r2]
   16e3c:	sub	sp, sp, #348	; 0x15c
   16e40:	add	r0, pc, r0
   16e44:	ldr	r2, [r0]
   16e48:	ldr	r3, [r4]
   16e4c:	cmp	r2, #4
   16e50:	str	r3, [sp, #340]	; 0x154
   16e54:	bhi	16ea0 <vc_tv_hdmi_set_hdcp_key@@Base+0x80>
   16e58:	cmp	r5, #0
   16e5c:	beq	16ec4 <vc_tv_hdmi_set_hdcp_key@@Base+0xa4>
   16e60:	add	r3, sp, #12
   16e64:	mov	r1, r5
   16e68:	mov	r2, #328	; 0x148
   16e6c:	mov	r0, r3
   16e70:	bl	11910 <memcpy@plt>
   16e74:	mov	r2, #328	; 0x148
   16e78:	mov	r3, #0
   16e7c:	mov	r1, r0
   16e80:	mov	r0, #13
   16e84:	bl	14ba8 <_start@@Base+0x9bc>
   16e88:	ldr	r2, [sp, #340]	; 0x154
   16e8c:	ldr	r3, [r4]
   16e90:	cmp	r2, r3
   16e94:	bne	16f00 <vc_tv_hdmi_set_hdcp_key@@Base+0xe0>
   16e98:	add	sp, sp, #348	; 0x15c
   16e9c:	pop	{r4, r5, pc}
   16ea0:	ldr	r3, [pc, #104]	; 16f10 <vc_tv_hdmi_set_hdcp_key@@Base+0xf0>
   16ea4:	mov	r1, #5
   16ea8:	ldr	r2, [pc, #100]	; 16f14 <vc_tv_hdmi_set_hdcp_key@@Base+0xf4>
   16eac:	add	r3, pc, r3
   16eb0:	add	r3, r3, #1072	; 0x430
   16eb4:	add	r2, pc, r2
   16eb8:	add	r3, r3, #8
   16ebc:	bl	11874 <vcos_log_impl@plt>
   16ec0:	b	16e58 <vc_tv_hdmi_set_hdcp_key@@Base+0x38>
   16ec4:	ldr	r3, [pc, #76]	; 16f18 <vc_tv_hdmi_set_hdcp_key@@Base+0xf8>
   16ec8:	movw	r2, #1343	; 0x53f
   16ecc:	ldr	r1, [pc, #72]	; 16f1c <vc_tv_hdmi_set_hdcp_key@@Base+0xfc>
   16ed0:	add	r3, pc, r3
   16ed4:	ldr	r0, [pc, #68]	; 16f20 <vc_tv_hdmi_set_hdcp_key@@Base+0x100>
   16ed8:	str	r3, [sp]
   16edc:	add	r1, pc, r1
   16ee0:	ldr	r3, [pc, #60]	; 16f24 <vc_tv_hdmi_set_hdcp_key@@Base+0x104>
   16ee4:	add	r0, pc, r0
   16ee8:	add	r1, r1, #1104	; 0x450
   16eec:	add	r3, pc, r3
   16ef0:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   16ef4:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   16ef8:	mvn	r0, #0
   16efc:	b	16e88 <vc_tv_hdmi_set_hdcp_key@@Base+0x68>
   16f00:	bl	11940 <__stack_chk_fail@plt>
   16f04:	andeq	r4, r1, ip, asr #3
   16f08:	andeq	r0, r0, r4, ror #1
   16f0c:	andeq	r4, r1, r0, lsl #30
   16f10:	andeq	r2, r0, r4, lsl #11
   16f14:	andeq	r2, r0, r4, lsr #29
   16f18:	andeq	r3, r0, r4, asr #1
   16f1c:	andeq	r2, r0, r4, asr r5
   16f20:	andeq	r2, r0, r0, lsr #22
   16f24:	andeq	r2, r0, r8, asr #25

00016f28 <vc_tv_hdmi_set_hdcp_revoked_list@@Base>:
   16f28:	push	{r4, r5, r6, r7, r8, lr}
   16f2c:	sub	sp, sp, #16
   16f30:	ldr	lr, [pc, #324]	; 1707c <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x154>
   16f34:	add	ip, sp, #16
   16f38:	ldr	r5, [pc, #320]	; 17080 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x158>
   16f3c:	mov	r4, r1
   16f40:	add	lr, pc, lr
   16f44:	mov	r3, #0
   16f48:	mov	r8, r0
   16f4c:	mov	r2, #4
   16f50:	ldr	r7, [lr, r5]
   16f54:	mov	r0, #14
   16f58:	str	r1, [ip, #-8]!
   16f5c:	mov	r1, ip
   16f60:	ldr	ip, [r7]
   16f64:	str	ip, [sp, #12]
   16f68:	bl	14ba8 <_start@@Base+0x9bc>
   16f6c:	mov	r5, r0
   16f70:	ldr	r0, [pc, #268]	; 17084 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x15c>
   16f74:	add	r0, pc, r0
   16f78:	ldr	r3, [r0]
   16f7c:	cmp	r3, #4
   16f80:	bhi	17044 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x11c>
   16f84:	rsbs	r3, r5, #1
   16f88:	movcc	r3, #0
   16f8c:	cmp	r4, #0
   16f90:	moveq	r3, #0
   16f94:	cmp	r3, #0
   16f98:	beq	17028 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x100>
   16f9c:	cmp	r8, #0
   16fa0:	moveq	r5, r8
   16fa4:	beq	17028 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x100>
   16fa8:	ldr	r6, [pc, #216]	; 17088 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x160>
   16fac:	add	r6, pc, r6
   16fb0:	ldr	r3, [r6, #3208]	; 0xc88
   16fb4:	cmp	r3, #0
   16fb8:	beq	17070 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x148>
   16fbc:	add	r5, r6, #3136	; 0xc40
   16fc0:	add	r5, r5, #8
   16fc4:	mov	r0, r5
   16fc8:	bl	11904 <pthread_mutex_lock@plt>
   16fcc:	ldr	r3, [r6, #3208]	; 0xc88
   16fd0:	cmp	r3, #0
   16fd4:	beq	17068 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x140>
   16fd8:	ldr	r0, [r6, #24]
   16fdc:	bl	11a84 <vchi_service_use@plt>
   16fe0:	ldr	r0, [r6, #24]
   16fe4:	mov	ip, #0
   16fe8:	mov	r3, #4
   16fec:	mov	r1, r8
   16ff0:	add	r2, r4, r4, lsl #2
   16ff4:	str	ip, [sp]
   16ff8:	bl	11aa8 <vchi_bulk_queue_transmit@plt>
   16ffc:	ldr	r3, [r6, #3208]	; 0xc88
   17000:	cmp	r3, #0
   17004:	mov	r5, r0
   17008:	beq	17014 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0xec>
   1700c:	ldr	r0, [r6, #24]
   17010:	bl	118a4 <vchi_service_release@plt>
   17014:	ldr	r0, [pc, #112]	; 1708c <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x164>
   17018:	add	r0, pc, r0
   1701c:	add	r0, r0, #3136	; 0xc40
   17020:	add	r0, r0, #8
   17024:	bl	11868 <pthread_mutex_unlock@plt>
   17028:	ldr	r2, [sp, #12]
   1702c:	mov	r0, r5
   17030:	ldr	r3, [r7]
   17034:	cmp	r2, r3
   17038:	bne	17078 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x150>
   1703c:	add	sp, sp, #16
   17040:	pop	{r4, r5, r6, r7, r8, pc}
   17044:	ldr	r3, [pc, #68]	; 17090 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x168>
   17048:	mov	r1, #5
   1704c:	ldr	r2, [pc, #64]	; 17094 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x16c>
   17050:	add	r3, pc, r3
   17054:	add	r3, r3, #1120	; 0x460
   17058:	add	r2, pc, r2
   1705c:	add	r3, r3, #8
   17060:	bl	11874 <vcos_log_impl@plt>
   17064:	b	16f84 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x5c>
   17068:	mov	r0, r5
   1706c:	bl	11868 <pthread_mutex_unlock@plt>
   17070:	mvn	r5, #0
   17074:	b	17028 <vc_tv_hdmi_set_hdcp_revoked_list@@Base+0x100>
   17078:	bl	11940 <__stack_chk_fail@plt>
   1707c:	strheq	r4, [r1], -r8
   17080:	andeq	r0, r0, r4, ror #1
   17084:	andeq	r4, r1, ip, asr #27
   17088:	muleq	r1, r4, sp
   1708c:	andeq	r4, r1, r8, lsr #26
   17090:	andeq	r2, r0, r0, ror #7
   17094:	andeq	r2, r0, r0, lsl #26

00017098 <vc_tv_hdmi_set_spd@@Base>:
   17098:	ldr	r3, [pc, #264]	; 171a8 <vc_tv_hdmi_set_spd@@Base+0x110>
   1709c:	ldr	ip, [pc, #264]	; 171ac <vc_tv_hdmi_set_spd@@Base+0x114>
   170a0:	push	{r4, r5, r6, r7, r8, lr}
   170a4:	add	r3, pc, r3
   170a8:	mov	r5, r0
   170ac:	ldr	r0, [pc, #252]	; 171b0 <vc_tv_hdmi_set_spd@@Base+0x118>
   170b0:	ldr	r6, [r3, ip]
   170b4:	mov	r7, r2
   170b8:	add	r0, pc, r0
   170bc:	sub	sp, sp, #40	; 0x28
   170c0:	mov	r4, r1
   170c4:	ldr	r2, [r0]
   170c8:	ldr	r3, [r6]
   170cc:	cmp	r2, #4
   170d0:	str	r3, [sp, #36]	; 0x24
   170d4:	bhi	17144 <vc_tv_hdmi_set_spd@@Base+0xac>
   170d8:	cmp	r4, #0
   170dc:	cmpne	r5, #0
   170e0:	movne	r8, #0
   170e4:	moveq	r8, #1
   170e8:	beq	17168 <vc_tv_hdmi_set_spd@@Base+0xd0>
   170ec:	ldr	r0, [r5]
   170f0:	add	lr, sp, #8
   170f4:	ldr	r1, [r5, #4]
   170f8:	add	ip, sp, #16
   170fc:	ldr	r2, [r4, #8]
   17100:	ldr	r3, [r4, #12]
   17104:	stmia	lr!, {r0, r1}
   17108:	ldr	r0, [r4]
   1710c:	ldr	r1, [r4, #4]
   17110:	stmia	ip!, {r0, r1, r2, r3}
   17114:	mov	r3, r8
   17118:	mov	r0, #15
   1711c:	add	r1, sp, #8
   17120:	mov	r2, #28
   17124:	str	r7, [sp, #32]
   17128:	bl	14ba8 <_start@@Base+0x9bc>
   1712c:	ldr	r2, [sp, #36]	; 0x24
   17130:	ldr	r3, [r6]
   17134:	cmp	r2, r3
   17138:	bne	171a4 <vc_tv_hdmi_set_spd@@Base+0x10c>
   1713c:	add	sp, sp, #40	; 0x28
   17140:	pop	{r4, r5, r6, r7, r8, pc}
   17144:	ldr	r3, [pc, #104]	; 171b4 <vc_tv_hdmi_set_spd@@Base+0x11c>
   17148:	mov	r1, #5
   1714c:	ldr	r2, [pc, #100]	; 171b8 <vc_tv_hdmi_set_spd@@Base+0x120>
   17150:	add	r3, pc, r3
   17154:	add	r3, r3, #1152	; 0x480
   17158:	add	r2, pc, r2
   1715c:	add	r3, r3, #12
   17160:	bl	11874 <vcos_log_impl@plt>
   17164:	b	170d8 <vc_tv_hdmi_set_spd@@Base+0x40>
   17168:	ldr	r3, [pc, #76]	; 171bc <vc_tv_hdmi_set_spd@@Base+0x124>
   1716c:	movw	r2, #1399	; 0x577
   17170:	ldr	r1, [pc, #72]	; 171c0 <vc_tv_hdmi_set_spd@@Base+0x128>
   17174:	add	r3, pc, r3
   17178:	ldr	r0, [pc, #68]	; 171c4 <vc_tv_hdmi_set_spd@@Base+0x12c>
   1717c:	str	r3, [sp]
   17180:	add	r1, pc, r1
   17184:	ldr	r3, [pc, #60]	; 171c8 <vc_tv_hdmi_set_spd@@Base+0x130>
   17188:	add	r0, pc, r0
   1718c:	add	r1, r1, #1184	; 0x4a0
   17190:	add	r3, pc, r3
   17194:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   17198:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   1719c:	mvn	r0, #0
   171a0:	b	1712c <vc_tv_hdmi_set_spd@@Base+0x94>
   171a4:	bl	11940 <__stack_chk_fail@plt>
   171a8:	andeq	r3, r1, r4, asr pc
   171ac:	andeq	r0, r0, r4, ror #1
   171b0:	andeq	r4, r1, r8, lsl #25
   171b4:	andeq	r2, r0, r0, ror #5
   171b8:	andeq	r2, r0, r0, lsl #24
   171bc:	andeq	r2, r0, r4, lsr #28
   171c0:			; <UNDEFINED> instruction: 0x000022b0
   171c4:	andeq	r2, r0, ip, ror r8
   171c8:	andeq	r2, r0, r4, lsr #20

000171cc <vc_tv_hdmi_set_display_options@@Base>:
   171cc:	ldr	ip, [pc, #212]	; 172a8 <vc_tv_hdmi_set_display_options@@Base+0xdc>
   171d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   171d4:	mov	sl, r0
   171d8:	ldr	r0, [pc, #204]	; 172ac <vc_tv_hdmi_set_display_options@@Base+0xe0>
   171dc:	add	ip, pc, ip
   171e0:	mov	r8, r1
   171e4:	ldr	r1, [pc, #196]	; 172b0 <vc_tv_hdmi_set_display_options@@Base+0xe4>
   171e8:	mov	r7, r2
   171ec:	mov	r6, r3
   171f0:	ldr	r4, [ip, r0]
   171f4:	add	r1, pc, r1
   171f8:	mov	r3, ip
   171fc:	sub	sp, sp, #40	; 0x28
   17200:	ldr	r2, [r1]
   17204:	ldr	r3, [r4]
   17208:	cmp	r2, #4
   1720c:	ldr	r5, [sp, #72]	; 0x48
   17210:	ldr	r9, [sp, #76]	; 0x4c
   17214:	str	r3, [sp, #36]	; 0x24
   17218:	bls	17240 <vc_tv_hdmi_set_display_options@@Base+0x74>
   1721c:	ldr	r3, [pc, #144]	; 172b4 <vc_tv_hdmi_set_display_options@@Base+0xe8>
   17220:	mov	r0, r1
   17224:	ldr	r2, [pc, #140]	; 172b8 <vc_tv_hdmi_set_display_options@@Base+0xec>
   17228:	mov	r1, #5
   1722c:	add	r3, pc, r3
   17230:	add	r3, r3, #1200	; 0x4b0
   17234:	add	r2, pc, r2
   17238:	add	r3, r3, #4
   1723c:	bl	11874 <vcos_log_impl@plt>
   17240:	orrs	r3, r8, r7
   17244:	mov	r2, #32
   17248:	mov	r0, #16
   1724c:	add	r1, sp, #4
   17250:	moveq	lr, #0
   17254:	movne	lr, #1
   17258:	orrs	r3, r6, r5
   1725c:	mov	r3, #0
   17260:	str	sl, [sp, #4]
   17264:	moveq	ip, #0
   17268:	movne	ip, #1
   1726c:	str	r8, [sp, #12]
   17270:	str	r7, [sp, #16]
   17274:	str	r6, [sp, #24]
   17278:	str	r5, [sp, #28]
   1727c:	str	r9, [sp, #32]
   17280:	str	lr, [sp, #8]
   17284:	str	ip, [sp, #20]
   17288:	bl	14ba8 <_start@@Base+0x9bc>
   1728c:	ldr	r2, [sp, #36]	; 0x24
   17290:	ldr	r3, [r4]
   17294:	cmp	r2, r3
   17298:	bne	172a4 <vc_tv_hdmi_set_display_options@@Base+0xd8>
   1729c:	add	sp, sp, #40	; 0x28
   172a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   172a4:	bl	11940 <__stack_chk_fail@plt>
   172a8:	andeq	r3, r1, ip, lsl lr
   172ac:	andeq	r0, r0, r4, ror #1
   172b0:	andeq	r4, r1, ip, asr #22
   172b4:	andeq	r2, r0, r4, lsl #4
   172b8:	andeq	r2, r0, r4, lsr #22

000172bc <vc_tv_test_mode_start@@Base>:
   172bc:	ldr	r3, [pc, #136]	; 1734c <vc_tv_test_mode_start@@Base+0x90>
   172c0:	ldr	ip, [pc, #136]	; 17350 <vc_tv_test_mode_start@@Base+0x94>
   172c4:	add	r3, pc, r3
   172c8:	ldr	r2, [pc, #132]	; 17354 <vc_tv_test_mode_start@@Base+0x98>
   172cc:	push	{r4, lr}
   172d0:	add	r2, pc, r2
   172d4:	ldr	r4, [r3, ip]
   172d8:	sub	sp, sp, #16
   172dc:	ldr	r3, [r2]
   172e0:	str	r0, [sp, #4]
   172e4:	ldr	r0, [r4]
   172e8:	cmp	r3, #4
   172ec:	str	r1, [sp, #8]
   172f0:	str	r0, [sp, #12]
   172f4:	bls	1731c <vc_tv_test_mode_start@@Base+0x60>
   172f8:	ldr	r3, [pc, #88]	; 17358 <vc_tv_test_mode_start@@Base+0x9c>
   172fc:	mov	r0, r2
   17300:	ldr	r2, [pc, #84]	; 1735c <vc_tv_test_mode_start@@Base+0xa0>
   17304:	mov	r1, #5
   17308:	add	r3, pc, r3
   1730c:	add	r3, r3, #1232	; 0x4d0
   17310:	add	r2, pc, r2
   17314:	add	r3, r3, #4
   17318:	bl	11874 <vcos_log_impl@plt>
   1731c:	mov	r2, #8
   17320:	mov	r3, #0
   17324:	mov	r0, #17
   17328:	add	r1, sp, #4
   1732c:	bl	14ba8 <_start@@Base+0x9bc>
   17330:	ldr	r2, [sp, #12]
   17334:	ldr	r3, [r4]
   17338:	cmp	r2, r3
   1733c:	bne	17348 <vc_tv_test_mode_start@@Base+0x8c>
   17340:	add	sp, sp, #16
   17344:	pop	{r4, pc}
   17348:	bl	11940 <__stack_chk_fail@plt>
   1734c:	andeq	r3, r1, r4, lsr sp
   17350:	andeq	r0, r0, r4, ror #1
   17354:	andeq	r4, r1, r0, ror sl
   17358:	andeq	r2, r0, r8, lsr #2
   1735c:	andeq	r2, r0, r8, asr #20

00017360 <vc_tv_test_mode_stop@@Base>:
   17360:	ldr	r0, [pc, #72]	; 173b0 <vc_tv_test_mode_stop@@Base+0x50>
   17364:	push	{r4, lr}
   17368:	add	r0, pc, r0
   1736c:	ldr	r3, [r0]
   17370:	cmp	r3, #4
   17374:	bls	17398 <vc_tv_test_mode_stop@@Base+0x38>
   17378:	ldr	r3, [pc, #52]	; 173b4 <vc_tv_test_mode_stop@@Base+0x54>
   1737c:	mov	r1, #5
   17380:	ldr	r2, [pc, #48]	; 173b8 <vc_tv_test_mode_stop@@Base+0x58>
   17384:	add	r3, pc, r3
   17388:	add	r3, r3, #1248	; 0x4e0
   1738c:	add	r2, pc, r2
   17390:	add	r3, r3, #12
   17394:	bl	11874 <vcos_log_impl@plt>
   17398:	mov	r1, #0
   1739c:	mov	r0, #18
   173a0:	mov	r2, r1
   173a4:	mov	r3, r1
   173a8:	pop	{r4, lr}
   173ac:	b	14ba8 <_start@@Base+0x9bc>
   173b0:	ldrdeq	r4, [r1], -r8
   173b4:	andeq	r2, r0, ip, lsr #1
   173b8:	andeq	r2, r0, ip, asr #19

000173bc <vc_tv_hdmi_ddc_read@@Base>:
   173bc:	ldr	r3, [pc, #224]	; 174a4 <vc_tv_hdmi_ddc_read@@Base+0xe8>
   173c0:	ldr	ip, [pc, #224]	; 174a8 <vc_tv_hdmi_ddc_read@@Base+0xec>
   173c4:	push	{r4, r5, r6, r7, lr}
   173c8:	add	r3, pc, r3
   173cc:	mov	r6, r1
   173d0:	ldr	r1, [pc, #212]	; 174ac <vc_tv_hdmi_ddc_read@@Base+0xf0>
   173d4:	ldr	r4, [r3, ip]
   173d8:	mov	r7, r2
   173dc:	add	r1, pc, r1
   173e0:	sub	sp, sp, #20
   173e4:	ldr	r2, [r1]
   173e8:	ldr	r3, [r4]
   173ec:	cmp	r2, #4
   173f0:	str	r6, [sp, #8]
   173f4:	str	r0, [sp, #4]
   173f8:	str	r3, [sp, #12]
   173fc:	bhi	17450 <vc_tv_hdmi_ddc_read@@Base+0x94>
   17400:	ldr	r5, [pc, #168]	; 174b0 <vc_tv_hdmi_ddc_read@@Base+0xf4>
   17404:	add	r5, pc, r5
   17408:	ldr	r0, [r5, #24]
   1740c:	bl	11a84 <vchi_service_use@plt>
   17410:	mov	r0, #19
   17414:	add	r1, sp, #4
   17418:	mov	r2, #8
   1741c:	mov	r3, #1
   17420:	bl	14ba8 <_start@@Base+0x9bc>
   17424:	cmp	r0, #0
   17428:	beq	17478 <vc_tv_hdmi_ddc_read@@Base+0xbc>
   1742c:	ldr	r0, [r5, #24]
   17430:	bl	118a4 <vchi_service_release@plt>
   17434:	mov	r0, #0
   17438:	ldr	r2, [sp, #12]
   1743c:	ldr	r3, [r4]
   17440:	cmp	r2, r3
   17444:	bne	174a0 <vc_tv_hdmi_ddc_read@@Base+0xe4>
   17448:	add	sp, sp, #20
   1744c:	pop	{r4, r5, r6, r7, pc}
   17450:	ldr	r3, [pc, #92]	; 174b4 <vc_tv_hdmi_ddc_read@@Base+0xf8>
   17454:	mov	r0, r1
   17458:	ldr	r2, [pc, #88]	; 174b8 <vc_tv_hdmi_ddc_read@@Base+0xfc>
   1745c:	mov	r1, #5
   17460:	add	r3, pc, r3
   17464:	add	r3, r3, #1280	; 0x500
   17468:	add	r2, pc, r2
   1746c:	add	r3, r3, #4
   17470:	bl	11874 <vcos_log_impl@plt>
   17474:	b	17400 <vc_tv_hdmi_ddc_read@@Base+0x44>
   17478:	mov	r0, r7
   1747c:	mov	r1, r6
   17480:	bl	1457c <_start@@Base+0x390>
   17484:	mov	r7, r0
   17488:	ldr	r0, [r5, #24]
   1748c:	bl	118a4 <vchi_service_release@plt>
   17490:	cmp	r7, #0
   17494:	moveq	r0, r6
   17498:	movne	r0, #0
   1749c:	b	17438 <vc_tv_hdmi_ddc_read@@Base+0x7c>
   174a0:	bl	11940 <__stack_chk_fail@plt>
   174a4:	andeq	r3, r1, r0, lsr ip
   174a8:	andeq	r0, r0, r4, ror #1
   174ac:	andeq	r4, r1, r4, ror #18
   174b0:	andeq	r4, r1, ip, lsr r9
   174b4:	ldrdeq	r1, [r0], -r0
   174b8:	strdeq	r2, [r0], -r0

000174bc <vc_tv_hdmi_set_attached@@Base>:
   174bc:	ldr	r2, [pc, #92]	; 17520 <vc_tv_hdmi_set_attached@@Base+0x64>
   174c0:	push	{lr}		; (str lr, [sp, #-4]!)
   174c4:	add	r2, pc, r2
   174c8:	sub	sp, sp, #20
   174cc:	ldr	r3, [r2]
   174d0:	str	r0, [sp, #12]
   174d4:	cmp	r3, #4
   174d8:	bls	17504 <vc_tv_hdmi_set_attached@@Base+0x48>
   174dc:	ldr	r3, [pc, #64]	; 17524 <vc_tv_hdmi_set_attached@@Base+0x68>
   174e0:	mov	r1, #5
   174e4:	str	r0, [sp]
   174e8:	mov	r0, r2
   174ec:	add	r3, pc, r3
   174f0:	ldr	r2, [pc, #48]	; 17528 <vc_tv_hdmi_set_attached@@Base+0x6c>
   174f4:	add	r3, r3, #1296	; 0x510
   174f8:	add	r2, pc, r2
   174fc:	add	r3, r3, #8
   17500:	bl	11874 <vcos_log_impl@plt>
   17504:	add	r1, sp, #12
   17508:	mov	r2, #4
   1750c:	mov	r3, #0
   17510:	mov	r0, #20
   17514:	bl	14ba8 <_start@@Base+0x9bc>
   17518:	add	sp, sp, #20
   1751c:	pop	{pc}		; (ldr pc, [sp], #4)
   17520:	andeq	r4, r1, ip, ror r8
   17524:	andeq	r1, r0, r4, asr #30
   17528:			; <UNDEFINED> instruction: 0x00002abc

0001752c <vc_tv_hdmi_set_property@@Base>:
   1752c:	ldr	r3, [pc, #248]	; 1762c <vc_tv_hdmi_set_property@@Base+0x100>
   17530:	subs	ip, r0, #0
   17534:	ldr	r2, [pc, #244]	; 17630 <vc_tv_hdmi_set_property@@Base+0x104>
   17538:	add	r3, pc, r3
   1753c:	push	{r4, r5, r6, lr}
   17540:	sub	sp, sp, #32
   17544:	ldr	r4, [r3, r2]
   17548:	ldr	r3, [r4]
   1754c:	str	r3, [sp, #28]
   17550:	beq	175ec <vc_tv_hdmi_set_property@@Base+0xc0>
   17554:	ldr	lr, [pc, #216]	; 17634 <vc_tv_hdmi_set_property@@Base+0x108>
   17558:	add	r5, sp, #16
   1755c:	ldr	r0, [ip]
   17560:	add	lr, pc, lr
   17564:	ldr	r1, [ip, #4]
   17568:	ldr	r2, [ip, #8]
   1756c:	mov	r3, r5
   17570:	ldr	r6, [lr]
   17574:	cmp	r6, #4
   17578:	stmia	r3!, {r0, r1, r2}
   1757c:	bhi	175ac <vc_tv_hdmi_set_property@@Base+0x80>
   17580:	mov	r1, r5
   17584:	mov	r0, #21
   17588:	mov	r2, #12
   1758c:	mov	r3, #1
   17590:	bl	14ba8 <_start@@Base+0x9bc>
   17594:	ldr	r2, [sp, #28]
   17598:	ldr	r3, [r4]
   1759c:	cmp	r2, r3
   175a0:	bne	17628 <vc_tv_hdmi_set_property@@Base+0xfc>
   175a4:	add	sp, sp, #32
   175a8:	pop	{r4, r5, r6, pc}
   175ac:	ldr	r6, [ip]
   175b0:	mov	r0, lr
   175b4:	ldr	r3, [pc, #124]	; 17638 <vc_tv_hdmi_set_property@@Base+0x10c>
   175b8:	mov	r1, #5
   175bc:	ldr	r2, [pc, #120]	; 1763c <vc_tv_hdmi_set_property@@Base+0x110>
   175c0:	str	r6, [sp]
   175c4:	add	r3, pc, r3
   175c8:	ldr	lr, [ip, #4]
   175cc:	add	r3, r3, #1344	; 0x540
   175d0:	add	r2, pc, r2
   175d4:	add	r3, r3, #8
   175d8:	str	lr, [sp, #4]
   175dc:	ldr	ip, [ip, #8]
   175e0:	str	ip, [sp, #8]
   175e4:	bl	11874 <vcos_log_impl@plt>
   175e8:	b	17580 <vc_tv_hdmi_set_property@@Base+0x54>
   175ec:	ldr	r3, [pc, #76]	; 17640 <vc_tv_hdmi_set_property@@Base+0x114>
   175f0:	movw	r2, #1517	; 0x5ed
   175f4:	ldr	r1, [pc, #72]	; 17644 <vc_tv_hdmi_set_property@@Base+0x118>
   175f8:	add	r3, pc, r3
   175fc:	ldr	r0, [pc, #68]	; 17648 <vc_tv_hdmi_set_property@@Base+0x11c>
   17600:	str	r3, [sp]
   17604:	add	r1, pc, r1
   17608:	ldr	r3, [pc, #60]	; 1764c <vc_tv_hdmi_set_property@@Base+0x120>
   1760c:	add	r0, pc, r0
   17610:	add	r1, r1, #1328	; 0x530
   17614:	add	r3, pc, r3
   17618:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   1761c:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   17620:	mvn	r0, #0
   17624:	b	17594 <vc_tv_hdmi_set_property@@Base+0x68>
   17628:	bl	11940 <__stack_chk_fail@plt>
   1762c:	andeq	r3, r1, r0, asr #21
   17630:	andeq	r0, r0, r4, ror #1
   17634:	andeq	r4, r1, r0, ror #15
   17638:	andeq	r1, r0, ip, ror #28
   1763c:	strdeq	r2, [r0], -r8
   17640:	andeq	r2, r0, r0, lsl sp
   17644:	andeq	r1, r0, ip, lsr #28
   17648:	strdeq	r2, [r0], -r8
   1764c:	andeq	r2, r0, r0, lsr #11

00017650 <vc_tv_hdmi_get_property@@Base>:
   17650:	ldr	r3, [pc, #260]	; 1775c <vc_tv_hdmi_get_property@@Base+0x10c>
   17654:	ldr	r2, [pc, #260]	; 17760 <vc_tv_hdmi_get_property@@Base+0x110>
   17658:	add	r3, pc, r3
   1765c:	push	{r4, r5, lr}
   17660:	subs	r4, r0, #0
   17664:	ldr	r5, [r3, r2]
   17668:	sub	sp, sp, #36	; 0x24
   1766c:	ldr	r3, [r5]
   17670:	str	r3, [sp, #28]
   17674:	beq	1771c <vc_tv_hdmi_get_property@@Base+0xcc>
   17678:	ldr	r0, [pc, #228]	; 17764 <vc_tv_hdmi_get_property@@Base+0x114>
   1767c:	mov	r3, #0
   17680:	ldr	r2, [r4]
   17684:	mov	r1, #5
   17688:	add	r0, pc, r0
   1768c:	str	r3, [sp, #12]
   17690:	str	r3, [sp, #20]
   17694:	ldr	ip, [r0]
   17698:	str	r2, [sp, #8]
   1769c:	cmp	ip, #4
   176a0:	str	r3, [sp, #24]
   176a4:	str	r3, [r4, #8]
   176a8:	str	r3, [r4, #4]
   176ac:	str	r1, [sp, #16]
   176b0:	bhi	176f8 <vc_tv_hdmi_get_property@@Base+0xa8>
   176b4:	mov	r2, #4
   176b8:	mov	r3, #16
   176bc:	mov	r0, #22
   176c0:	str	r3, [sp]
   176c4:	add	r1, sp, #8
   176c8:	add	r3, sp, #12
   176cc:	bl	149e4 <_start@@Base+0x7f8>
   176d0:	cmp	r0, #0
   176d4:	ldreq	r2, [sp, #20]
   176d8:	ldreq	r3, [sp, #24]
   176dc:	stmibeq	r4, {r2, r3}
   176e0:	ldr	r2, [sp, #28]
   176e4:	ldr	r3, [r5]
   176e8:	cmp	r2, r3
   176ec:	bne	17758 <vc_tv_hdmi_get_property@@Base+0x108>
   176f0:	add	sp, sp, #36	; 0x24
   176f4:	pop	{r4, r5, pc}
   176f8:	ldr	r3, [pc, #104]	; 17768 <vc_tv_hdmi_get_property@@Base+0x118>
   176fc:	str	r2, [sp]
   17700:	add	r3, pc, r3
   17704:	ldr	r2, [pc, #96]	; 1776c <vc_tv_hdmi_get_property@@Base+0x11c>
   17708:	add	r3, r3, #1392	; 0x570
   1770c:	add	r2, pc, r2
   17710:	add	r3, r3, #8
   17714:	bl	11874 <vcos_log_impl@plt>
   17718:	b	176b4 <vc_tv_hdmi_get_property@@Base+0x64>
   1771c:	ldr	r3, [pc, #76]	; 17770 <vc_tv_hdmi_get_property@@Base+0x120>
   17720:	movw	r2, #1530	; 0x5fa
   17724:	ldr	r1, [pc, #72]	; 17774 <vc_tv_hdmi_get_property@@Base+0x124>
   17728:	add	r3, pc, r3
   1772c:	ldr	r0, [pc, #68]	; 17778 <vc_tv_hdmi_get_property@@Base+0x128>
   17730:	str	r3, [sp]
   17734:	add	r1, pc, r1
   17738:	ldr	r3, [pc, #60]	; 1777c <vc_tv_hdmi_get_property@@Base+0x12c>
   1773c:	add	r0, pc, r0
   17740:	add	r1, r1, #1376	; 0x560
   17744:	add	r3, pc, r3
   17748:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   1774c:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   17750:	mvn	r0, #0
   17754:	b	176e0 <vc_tv_hdmi_get_property@@Base+0x90>
   17758:	bl	11940 <__stack_chk_fail@plt>
   1775c:	andeq	r3, r1, r0, lsr #19
   17760:	andeq	r0, r0, r4, ror #1
   17764:			; <UNDEFINED> instruction: 0x000146b8
   17768:	andeq	r1, r0, r0, lsr sp
   1776c:	ldrdeq	r2, [r0], -ip
   17770:	andeq	r2, r0, r0, ror #23
   17774:	strdeq	r1, [r0], -ip
   17778:	andeq	r2, r0, r8, asr #5
   1777c:	andeq	r2, r0, r0, ror r4

00017780 <vc_tv_notification_name@@Base>:
   17780:	cmp	r0, #16
   17784:	beq	17828 <vc_tv_notification_name@@Base+0xa8>
   17788:	bls	177b4 <vc_tv_notification_name@@Base+0x34>
   1778c:	cmp	r0, #64	; 0x40
   17790:	beq	17834 <vc_tv_notification_name@@Base+0xb4>
   17794:	bls	17808 <vc_tv_notification_name@@Base+0x88>
   17798:	cmp	r0, #128	; 0x80
   1779c:	beq	177e8 <vc_tv_notification_name@@Base+0x68>
   177a0:	cmp	r0, #256	; 0x100
   177a4:	bne	17840 <vc_tv_notification_name@@Base+0xc0>
   177a8:	ldr	r0, [pc, #156]	; 1784c <vc_tv_notification_name@@Base+0xcc>
   177ac:	add	r0, pc, r0
   177b0:	bx	lr
   177b4:	cmp	r0, #2
   177b8:	beq	1781c <vc_tv_notification_name@@Base+0x9c>
   177bc:	bls	177f4 <vc_tv_notification_name@@Base+0x74>
   177c0:	cmp	r0, #4
   177c4:	beq	177dc <vc_tv_notification_name@@Base+0x5c>
   177c8:	cmp	r0, #8
   177cc:	bne	17840 <vc_tv_notification_name@@Base+0xc0>
   177d0:	ldr	r0, [pc, #120]	; 17850 <vc_tv_notification_name@@Base+0xd0>
   177d4:	add	r0, pc, r0
   177d8:	bx	lr
   177dc:	ldr	r0, [pc, #112]	; 17854 <vc_tv_notification_name@@Base+0xd4>
   177e0:	add	r0, pc, r0
   177e4:	bx	lr
   177e8:	ldr	r0, [pc, #104]	; 17858 <vc_tv_notification_name@@Base+0xd8>
   177ec:	add	r0, pc, r0
   177f0:	bx	lr
   177f4:	cmp	r0, #1
   177f8:	bne	17840 <vc_tv_notification_name@@Base+0xc0>
   177fc:	ldr	r0, [pc, #88]	; 1785c <vc_tv_notification_name@@Base+0xdc>
   17800:	add	r0, pc, r0
   17804:	bx	lr
   17808:	cmp	r0, #32
   1780c:	bne	17840 <vc_tv_notification_name@@Base+0xc0>
   17810:	ldr	r0, [pc, #72]	; 17860 <vc_tv_notification_name@@Base+0xe0>
   17814:	add	r0, pc, r0
   17818:	bx	lr
   1781c:	ldr	r0, [pc, #64]	; 17864 <vc_tv_notification_name@@Base+0xe4>
   17820:	add	r0, pc, r0
   17824:	bx	lr
   17828:	ldr	r0, [pc, #56]	; 17868 <vc_tv_notification_name@@Base+0xe8>
   1782c:	add	r0, pc, r0
   17830:	bx	lr
   17834:	ldr	r0, [pc, #48]	; 1786c <vc_tv_notification_name@@Base+0xec>
   17838:	add	r0, pc, r0
   1783c:	bx	lr
   17840:	ldr	r0, [pc, #40]	; 17870 <vc_tv_notification_name@@Base+0xf0>
   17844:	add	r0, pc, r0
   17848:	bx	lr
   1784c:	strdeq	r2, [r0], -r4
   17850:	andeq	r2, r0, ip, asr r8
   17854:	andeq	r2, r0, r4, asr #16
   17858:	muleq	r0, r8, r8
   1785c:	strdeq	r2, [r0], -ip
   17860:	andeq	r2, r0, r0, asr #16
   17864:	strdeq	r2, [r0], -r0
   17868:	andeq	r2, r0, r4, lsl r8
   1786c:	andeq	r2, r0, r0, lsr r8
   17870:	andeq	r2, r0, r4, ror r8
   17874:	ldr	r3, [pc, #1556]	; 17e90 <vc_tv_notification_name@@Base+0x710>
   17878:	ldr	r2, [pc, #1556]	; 17e94 <vc_tv_notification_name@@Base+0x714>
   1787c:	add	r3, pc, r3
   17880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17884:	sub	sp, sp, #108	; 0x6c
   17888:	ldr	r2, [r3, r2]
   1788c:	mov	r9, r0
   17890:	ldr	r0, [pc, #1536]	; 17e98 <vc_tv_notification_name@@Base+0x718>
   17894:	str	r2, [sp, #44]	; 0x2c
   17898:	add	r0, pc, r0
   1789c:	ldr	r1, [sp, #44]	; 0x2c
   178a0:	ldr	r2, [r0]
   178a4:	ldr	r3, [r1]
   178a8:	cmp	r2, #4
   178ac:	str	r3, [sp, #100]	; 0x64
   178b0:	bhi	17e78 <vc_tv_notification_name@@Base+0x6f8>
   178b4:	mov	r1, #0
   178b8:	mov	r3, #52	; 0x34
   178bc:	mov	r2, r1
   178c0:	str	r3, [sp]
   178c4:	mov	r0, #23
   178c8:	add	r3, sp, #48	; 0x30
   178cc:	bl	149e4 <_start@@Base+0x7f8>
   178d0:	cmp	r0, #0
   178d4:	bne	17e30 <vc_tv_notification_name@@Base+0x6b0>
   178d8:	ldr	r3, [sp, #48]	; 0x30
   178dc:	tst	r3, #2
   178e0:	bne	17e60 <vc_tv_notification_name@@Base+0x6e0>
   178e4:	tst	r3, #3
   178e8:	ldr	sl, [pc, #1452]	; 17e9c <vc_tv_notification_name@@Base+0x71c>
   178ec:	bicne	r3, r3, #12
   178f0:	strne	r3, [sp, #48]	; 0x30
   178f4:	ldr	r3, [pc, #1444]	; 17ea0 <vc_tv_notification_name@@Base+0x720>
   178f8:	add	sl, pc, sl
   178fc:	add	r3, pc, r3
   17900:	add	r3, r3, #3360	; 0xd20
   17904:	str	r3, [sp, #40]	; 0x28
   17908:	ldr	r1, [sp, #40]	; 0x28
   1790c:	add	r3, sl, #3136	; 0xc40
   17910:	add	r3, r3, #8
   17914:	str	r3, [sp, #28]
   17918:	add	r1, r1, #4
   1791c:	str	r1, [sp, #40]	; 0x28
   17920:	ldr	r3, [pc, #1404]	; 17ea4 <vc_tv_notification_name@@Base+0x724>
   17924:	add	r3, pc, r3
   17928:	add	r3, r3, #1440	; 0x5a0
   1792c:	str	r3, [sp, #36]	; 0x24
   17930:	ldr	r0, [sp, #40]	; 0x28
   17934:	bl	11898 <sem_wait@plt>
   17938:	cmn	r0, #1
   1793c:	bne	17d54 <vc_tv_notification_name@@Base+0x5d4>
   17940:	bl	11a00 <__errno_location@plt>
   17944:	ldr	r3, [r0]
   17948:	cmp	r3, #4
   1794c:	beq	17920 <vc_tv_notification_name@@Base+0x1a0>
   17950:	cmp	r3, #0
   17954:	bne	17e00 <vc_tv_notification_name@@Base+0x680>
   17958:	ldr	r3, [r9, #3184]	; 0xc70
   1795c:	cmp	r3, #0
   17960:	beq	17e00 <vc_tv_notification_name@@Base+0x680>
   17964:	ldr	r3, [r9, #3188]	; 0xc74
   17968:	cmp	r3, #0
   1796c:	bne	17e0c <vc_tv_notification_name@@Base+0x68c>
   17970:	add	r3, r9, #2080	; 0x820
   17974:	add	r1, r9, #3104	; 0xc20
   17978:	add	r3, r3, #8
   1797c:	str	r3, [sp, #24]
   17980:	ldr	r3, [sp, #36]	; 0x24
   17984:	add	r1, r1, #8
   17988:	str	r1, [sp, #20]
   1798c:	add	r3, r3, #8
   17990:	str	r3, [sp, #32]
   17994:	ldr	r0, [r9, #12]
   17998:	mov	r3, #0
   1799c:	ldr	r1, [sp, #24]
   179a0:	mov	r2, #1024	; 0x400
   179a4:	str	r3, [sp]
   179a8:	ldr	r3, [sp, #20]
   179ac:	bl	11970 <vchi_msg_dequeue@plt>
   179b0:	ldr	r3, [r9, #3112]	; 0xc28
   179b4:	cmp	r0, #0
   179b8:	bne	17dc4 <vc_tv_notification_name@@Base+0x644>
   179bc:	cmp	r3, #11
   179c0:	bls	17dcc <vc_tv_notification_name@@Base+0x64c>
   179c4:	ldr	r3, [sl, #3208]	; 0xc88
   179c8:	cmp	r3, #0
   179cc:	beq	17930 <vc_tv_notification_name@@Base+0x1b0>
   179d0:	ldr	r0, [sp, #28]
   179d4:	bl	11904 <pthread_mutex_lock@plt>
   179d8:	ldr	r3, [sl, #3208]	; 0xc88
   179dc:	cmp	r3, #0
   179e0:	beq	17d3c <vc_tv_notification_name@@Base+0x5bc>
   179e4:	ldr	r0, [sl, #24]
   179e8:	bl	11a84 <vchi_service_use@plt>
   179ec:	ldr	r3, [sl]
   179f0:	ldr	r6, [r9, #2088]	; 0x828
   179f4:	cmp	r3, #4
   179f8:	ldr	r7, [r9, #2092]	; 0x82c
   179fc:	ldr	r8, [r9, #2096]	; 0x830
   17a00:	bhi	17b10 <vc_tv_notification_name@@Base+0x390>
   17a04:	cmp	r6, #32
   17a08:	beq	17b40 <vc_tv_notification_name@@Base+0x3c0>
   17a0c:	bls	17ad0 <vc_tv_notification_name@@Base+0x350>
   17a10:	cmp	r6, #262144	; 0x40000
   17a14:	beq	17bd8 <vc_tv_notification_name@@Base+0x458>
   17a18:	bls	17b5c <vc_tv_notification_name@@Base+0x3dc>
   17a1c:	cmp	r6, #1048576	; 0x100000
   17a20:	beq	17c5c <vc_tv_notification_name@@Base+0x4dc>
   17a24:	cmp	r6, #2097152	; 0x200000
   17a28:	beq	17c7c <vc_tv_notification_name@@Base+0x4fc>
   17a2c:	cmp	r6, #524288	; 0x80000
   17a30:	beq	17c28 <vc_tv_notification_name@@Base+0x4a8>
   17a34:	ldr	r3, [pc, #1132]	; 17ea8 <vc_tv_notification_name@@Base+0x728>
   17a38:	add	r3, pc, r3
   17a3c:	ldr	r2, [r3, #3208]	; 0xc88
   17a40:	cmp	r2, #0
   17a44:	beq	17a50 <vc_tv_notification_name@@Base+0x2d0>
   17a48:	ldr	r0, [r3, #24]
   17a4c:	bl	118a4 <vchi_service_release@plt>
   17a50:	ldr	r0, [pc, #1108]	; 17eac <vc_tv_notification_name@@Base+0x72c>
   17a54:	mov	fp, #0
   17a58:	mov	r5, fp
   17a5c:	mov	r4, r9
   17a60:	add	r0, pc, r0
   17a64:	add	r0, r0, #3136	; 0xc40
   17a68:	add	r0, r0, #8
   17a6c:	bl	11868 <pthread_mutex_unlock@plt>
   17a70:	ldr	ip, [r4, #3144]	; 0xc48
   17a74:	cmp	ip, #0
   17a78:	beq	17a94 <vc_tv_notification_name@@Base+0x314>
   17a7c:	ldr	r0, [r4, #3148]	; 0xc4c
   17a80:	mov	r1, r6
   17a84:	mov	r2, r7
   17a88:	mov	r3, r8
   17a8c:	add	fp, fp, #1
   17a90:	blx	ip
   17a94:	add	r5, r5, #1
   17a98:	add	r4, r4, #8
   17a9c:	cmp	r5, #5
   17aa0:	bne	17a70 <vc_tv_notification_name@@Base+0x2f0>
   17aa4:	cmp	fp, #0
   17aa8:	bne	17ac0 <vc_tv_notification_name@@Base+0x340>
   17aac:	ldr	r4, [pc, #1020]	; 17eb0 <vc_tv_notification_name@@Base+0x730>
   17ab0:	add	r4, pc, r4
   17ab4:	ldr	r3, [r4]
   17ab8:	cmp	r3, #3
   17abc:	bhi	17bb4 <vc_tv_notification_name@@Base+0x434>
   17ac0:	ldr	r3, [r9, #3112]	; 0xc28
   17ac4:	cmp	r3, #11
   17ac8:	bhi	17994 <vc_tv_notification_name@@Base+0x214>
   17acc:	b	17920 <vc_tv_notification_name@@Base+0x1a0>
   17ad0:	cmp	r6, #4
   17ad4:	beq	17cf0 <vc_tv_notification_name@@Base+0x570>
   17ad8:	bhi	17b88 <vc_tv_notification_name@@Base+0x408>
   17adc:	cmp	r6, #1
   17ae0:	beq	17c9c <vc_tv_notification_name@@Base+0x51c>
   17ae4:	cmp	r6, #2
   17ae8:	bne	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17aec:	ldr	r3, [sp, #48]	; 0x30
   17af0:	tst	r3, #12
   17af4:	bne	17d78 <vc_tv_notification_name@@Base+0x5f8>
   17af8:	bic	r3, r3, #45	; 0x2d
   17afc:	str	r7, [r9, #3220]	; 0xc94
   17b00:	orr	r3, r3, #2
   17b04:	str	r8, [r9, #3224]	; 0xc98
   17b08:	str	r3, [sp, #48]	; 0x30
   17b0c:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17b10:	mov	r0, r6
   17b14:	bl	17780 <vc_tv_notification_name@@Base>
   17b18:	ldr	r2, [pc, #916]	; 17eb4 <vc_tv_notification_name@@Base+0x734>
   17b1c:	stmib	sp, {r7, r8}
   17b20:	mov	r1, #5
   17b24:	add	r2, pc, r2
   17b28:	ldr	r3, [sp, #32]
   17b2c:	str	r0, [sp]
   17b30:	mov	r0, sl
   17b34:	bl	11874 <vcos_log_impl@plt>
   17b38:	cmp	r6, #32
   17b3c:	bne	17a0c <vc_tv_notification_name@@Base+0x28c>
   17b40:	ldr	r3, [sp, #48]	; 0x30
   17b44:	mov	r2, #1
   17b48:	str	r2, [r9, #3192]	; 0xc78
   17b4c:	bic	r3, r3, #16
   17b50:	orr	r3, r3, #32
   17b54:	str	r3, [sp, #48]	; 0x30
   17b58:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17b5c:	cmp	r6, #65536	; 0x10000
   17b60:	beq	17d14 <vc_tv_notification_name@@Base+0x594>
   17b64:	cmp	r6, #131072	; 0x20000
   17b68:	bne	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17b6c:	ldr	r3, [sp, #48]	; 0x30
   17b70:	mov	r2, #128	; 0x80
   17b74:	str	r2, [r9, #3264]	; 0xcc0
   17b78:	bic	r3, r3, #851968	; 0xd0000
   17b7c:	orr	r3, r3, #131072	; 0x20000
   17b80:	str	r3, [sp, #48]	; 0x30
   17b84:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17b88:	cmp	r6, #8
   17b8c:	beq	17c04 <vc_tv_notification_name@@Base+0x484>
   17b90:	cmp	r6, #16
   17b94:	bne	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17b98:	ldr	r3, [sp, #48]	; 0x30
   17b9c:	mov	r2, #0
   17ba0:	str	r2, [r9, #3192]	; 0xc78
   17ba4:	bic	r3, r3, #32
   17ba8:	orr	r3, r3, #16
   17bac:	str	r3, [sp, #48]	; 0x30
   17bb0:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17bb4:	mov	r0, r6
   17bb8:	bl	17780 <vc_tv_notification_name@@Base>
   17bbc:	ldr	r2, [pc, #756]	; 17eb8 <vc_tv_notification_name@@Base+0x738>
   17bc0:	mov	r1, #4
   17bc4:	add	r2, pc, r2
   17bc8:	mov	r3, r0
   17bcc:	mov	r0, r4
   17bd0:	bl	11874 <vcos_log_impl@plt>
   17bd4:	b	17ac0 <vc_tv_notification_name@@Base+0x340>
   17bd8:	ldr	r3, [sp, #48]	; 0x30
   17bdc:	tst	r7, #4
   17be0:	str	r7, [r9, #3264]	; 0xcc0
   17be4:	bic	r3, r3, #720896	; 0xb0000
   17be8:	str	r8, [r9, #3268]	; 0xcc4
   17bec:	orr	r3, r3, #262144	; 0x40000
   17bf0:	str	r3, [sp, #48]	; 0x30
   17bf4:	beq	17c48 <vc_tv_notification_name@@Base+0x4c8>
   17bf8:	mov	r3, #4
   17bfc:	str	r3, [r9, #3260]	; 0xcbc
   17c00:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17c04:	ldr	r3, [sp, #48]	; 0x30
   17c08:	tst	r3, #3
   17c0c:	bne	17d68 <vc_tv_notification_name@@Base+0x5e8>
   17c10:	bic	r3, r3, #7
   17c14:	str	r7, [r9, #3196]	; 0xc7c
   17c18:	orr	r3, r3, #8
   17c1c:	str	r8, [r9, #3200]	; 0xc80
   17c20:	str	r3, [sp, #48]	; 0x30
   17c24:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17c28:	ldr	r3, [sp, #48]	; 0x30
   17c2c:	tst	r7, #4
   17c30:	str	r7, [r9, #3264]	; 0xcc0
   17c34:	bic	r3, r3, #458752	; 0x70000
   17c38:	str	r8, [r9, #3268]	; 0xcc4
   17c3c:	orr	r3, r3, #524288	; 0x80000
   17c40:	str	r3, [sp, #48]	; 0x30
   17c44:	bne	17bf8 <vc_tv_notification_name@@Base+0x478>
   17c48:	tst	r7, #8
   17c4c:	movne	r3, #8
   17c50:	moveq	r3, #0
   17c54:	str	r3, [r9, #3260]	; 0xcbc
   17c58:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17c5c:	ldr	r2, [sp, #48]	; 0x30
   17c60:	mov	r3, #0
   17c64:	str	r3, [r9, #3192]	; 0xc78
   17c68:	bic	r2, r2, #2097152	; 0x200000
   17c6c:	str	r3, [r9, #3272]	; 0xcc8
   17c70:	orr	r3, r2, #1048576	; 0x100000
   17c74:	str	r3, [sp, #48]	; 0x30
   17c78:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17c7c:	ldr	r3, [sp, #48]	; 0x30
   17c80:	mov	r2, #1
   17c84:	str	r7, [r9, #3272]	; 0xcc8
   17c88:	bic	r3, r3, #1048576	; 0x100000
   17c8c:	str	r2, [r9, #3192]	; 0xc78
   17c90:	orr	r3, r3, #2097152	; 0x200000
   17c94:	str	r3, [sp, #48]	; 0x30
   17c98:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17c9c:	ldr	r3, [sp, #48]	; 0x30
   17ca0:	tst	r3, #12
   17ca4:	beq	17cb8 <vc_tv_notification_name@@Base+0x538>
   17ca8:	tst	r3, #2
   17cac:	mov	r2, #0
   17cb0:	str	r2, [r9, #3192]	; 0xc78
   17cb4:	beq	17e50 <vc_tv_notification_name@@Base+0x6d0>
   17cb8:	ldr	r0, [pc, #508]	; 17ebc <vc_tv_notification_name@@Base+0x73c>
   17cbc:	bic	r3, r3, #46	; 0x2e
   17cc0:	orr	r3, r3, #17
   17cc4:	str	r3, [sp, #48]	; 0x30
   17cc8:	add	r0, pc, r0
   17ccc:	ldr	r3, [r0]
   17cd0:	cmp	r3, #4
   17cd4:	bhi	17d90 <vc_tv_notification_name@@Base+0x610>
   17cd8:	mov	r3, #0
   17cdc:	str	r3, [r9, #3252]	; 0xcb4
   17ce0:	str	r3, [r9, #3244]	; 0xcac
   17ce4:	str	r3, [r9, #3236]	; 0xca4
   17ce8:	str	r3, [r9, #3228]	; 0xc9c
   17cec:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17cf0:	ldr	r3, [sp, #48]	; 0x30
   17cf4:	tst	r3, #3
   17cf8:	bne	17db4 <vc_tv_notification_name@@Base+0x634>
   17cfc:	bic	r3, r3, #11
   17d00:	str	r7, [r9, #3196]	; 0xc7c
   17d04:	orr	r3, r3, #4
   17d08:	str	r8, [r9, #3200]	; 0xc80
   17d0c:	str	r3, [sp, #48]	; 0x30
   17d10:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17d14:	ldr	r3, [sp, #48]	; 0x30
   17d18:	tst	r3, #786432	; 0xc0000
   17d1c:	bic	r3, r3, #917504	; 0xe0000
   17d20:	orr	r3, r3, #1114112	; 0x110000
   17d24:	str	r3, [sp, #48]	; 0x30
   17d28:	movne	r2, #0
   17d2c:	strne	r2, [r9, #3192]	; 0xc78
   17d30:	mov	r2, #128	; 0x80
   17d34:	str	r2, [r9, #3264]	; 0xcc0
   17d38:	b	17a34 <vc_tv_notification_name@@Base+0x2b4>
   17d3c:	ldr	r0, [sp, #28]
   17d40:	bl	11868 <pthread_mutex_unlock@plt>
   17d44:	ldr	r0, [sp, #40]	; 0x28
   17d48:	bl	11898 <sem_wait@plt>
   17d4c:	cmn	r0, #1
   17d50:	beq	17940 <vc_tv_notification_name@@Base+0x1c0>
   17d54:	cmp	r0, #0
   17d58:	beq	17958 <vc_tv_notification_name@@Base+0x1d8>
   17d5c:	bl	11a00 <__errno_location@plt>
   17d60:	ldr	r3, [r0]
   17d64:	b	17950 <vc_tv_notification_name@@Base+0x1d0>
   17d68:	ldr	r0, [r9, #12]
   17d6c:	bl	11a84 <vchi_service_use@plt>
   17d70:	ldr	r3, [sp, #48]	; 0x30
   17d74:	b	17c10 <vc_tv_notification_name@@Base+0x490>
   17d78:	mov	r3, #0
   17d7c:	ldr	r0, [r9, #12]
   17d80:	str	r3, [r9, #3192]	; 0xc78
   17d84:	bl	118a4 <vchi_service_release@plt>
   17d88:	ldr	r3, [sp, #48]	; 0x30
   17d8c:	b	17af8 <vc_tv_notification_name@@Base+0x378>
   17d90:	ldr	r3, [pc, #296]	; 17ec0 <vc_tv_notification_name@@Base+0x740>
   17d94:	mov	r1, #5
   17d98:	ldr	r2, [pc, #292]	; 17ec4 <vc_tv_notification_name@@Base+0x744>
   17d9c:	add	r3, pc, r3
   17da0:	add	r3, r3, #1440	; 0x5a0
   17da4:	add	r2, pc, r2
   17da8:	add	r3, r3, #8
   17dac:	bl	11874 <vcos_log_impl@plt>
   17db0:	b	17cd8 <vc_tv_notification_name@@Base+0x558>
   17db4:	ldr	r0, [r9, #12]
   17db8:	bl	11a84 <vchi_service_use@plt>
   17dbc:	ldr	r3, [sp, #48]	; 0x30
   17dc0:	b	17cfc <vc_tv_notification_name@@Base+0x57c>
   17dc4:	cmp	r3, #12
   17dc8:	beq	17920 <vc_tv_notification_name@@Base+0x1a0>
   17dcc:	ldr	r3, [pc, #244]	; 17ec8 <vc_tv_notification_name@@Base+0x748>
   17dd0:	movw	r2, #710	; 0x2c6
   17dd4:	ldr	r1, [pc, #240]	; 17ecc <vc_tv_notification_name@@Base+0x74c>
   17dd8:	add	r3, pc, r3
   17ddc:	ldr	r0, [pc, #236]	; 17ed0 <vc_tv_notification_name@@Base+0x750>
   17de0:	str	r3, [sp]
   17de4:	add	r1, pc, r1
   17de8:	ldr	r3, [pc, #228]	; 17ed4 <vc_tv_notification_name@@Base+0x754>
   17dec:	add	r0, pc, r0
   17df0:	add	r1, r1, #1424	; 0x590
   17df4:	add	r3, pc, r3
   17df8:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   17dfc:	b	17930 <vc_tv_notification_name@@Base+0x1b0>
   17e00:	ldr	r3, [r9, #3188]	; 0xc74
   17e04:	cmp	r3, #0
   17e08:	beq	17e30 <vc_tv_notification_name@@Base+0x6b0>
   17e0c:	ldr	r0, [pc, #196]	; 17ed8 <vc_tv_notification_name@@Base+0x758>
   17e10:	add	r0, pc, r0
   17e14:	ldr	r3, [r0]
   17e18:	cmp	r3, #4
   17e1c:	bls	17e30 <vc_tv_notification_name@@Base+0x6b0>
   17e20:	ldr	r2, [pc, #180]	; 17edc <vc_tv_notification_name@@Base+0x75c>
   17e24:	mov	r1, #5
   17e28:	add	r2, pc, r2
   17e2c:	bl	11874 <vcos_log_impl@plt>
   17e30:	ldr	r1, [sp, #44]	; 0x2c
   17e34:	mov	r0, #0
   17e38:	ldr	r2, [sp, #100]	; 0x64
   17e3c:	ldr	r3, [r1]
   17e40:	cmp	r2, r3
   17e44:	bne	17e8c <vc_tv_notification_name@@Base+0x70c>
   17e48:	add	sp, sp, #108	; 0x6c
   17e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e50:	ldr	r0, [r9, #12]
   17e54:	bl	118a4 <vchi_service_release@plt>
   17e58:	ldr	r3, [sp, #48]	; 0x30
   17e5c:	b	17cb8 <vc_tv_notification_name@@Base+0x538>
   17e60:	tst	r3, #12
   17e64:	beq	178e4 <vc_tv_notification_name@@Base+0x164>
   17e68:	ldr	r0, [r9, #12]
   17e6c:	bl	11a84 <vchi_service_use@plt>
   17e70:	ldr	r3, [sp, #48]	; 0x30
   17e74:	b	178e4 <vc_tv_notification_name@@Base+0x164>
   17e78:	ldr	r2, [pc, #96]	; 17ee0 <vc_tv_notification_name@@Base+0x760>
   17e7c:	mov	r1, #5
   17e80:	add	r2, pc, r2
   17e84:	bl	11874 <vcos_log_impl@plt>
   17e88:	b	178b4 <vc_tv_notification_name@@Base+0x134>
   17e8c:	bl	11940 <__stack_chk_fail@plt>
   17e90:	andeq	r3, r1, ip, ror r7
   17e94:	andeq	r0, r0, r4, ror #1
   17e98:	andeq	r4, r1, r8, lsr #9
   17e9c:	andeq	r4, r1, r8, asr #8
   17ea0:	andeq	r4, r1, r4, asr #8
   17ea4:	andeq	r1, r0, ip, lsl #22
   17ea8:	andeq	r4, r1, r8, lsl #6
   17eac:	andeq	r4, r1, r0, ror #5
   17eb0:	muleq	r1, r0, r2
   17eb4:	strdeq	r2, [r0], -r0
   17eb8:	andeq	r2, r0, ip, ror r5
   17ebc:	andeq	r4, r1, r8, ror r0
   17ec0:	muleq	r0, r4, r6
   17ec4:	andeq	r2, r0, r0, lsl #7
   17ec8:	andeq	r2, r0, r0, lsl r3
   17ecc:	andeq	r1, r0, ip, asr #12
   17ed0:	andeq	r1, r0, r8, lsl ip
   17ed4:	andeq	r1, r0, r0, asr #27
   17ed8:	andeq	r3, r1, r0, lsr pc
   17edc:	andeq	r2, r0, ip, asr r3
   17ee0:	andeq	r2, r0, r8, asr #4

00017ee4 <vc_tv_hdmi_get_supported_modes@@Base>:
   17ee4:	push	{r4, r5, r6, r7, r8, r9, lr}
   17ee8:	mov	r5, r2
   17eec:	add	r2, r2, r2, lsl #2
   17ef0:	sub	sp, sp, #12
   17ef4:	mov	r6, r0
   17ef8:	mov	r4, r1
   17efc:	lsl	r0, r2, #2
   17f00:	ldr	r8, [sp, #40]	; 0x28
   17f04:	mov	r9, r3
   17f08:	bl	11994 <malloc@plt>
   17f0c:	cmp	r6, #3
   17f10:	mov	r2, r5
   17f14:	str	r8, [sp]
   17f18:	mov	r3, r9
   17f1c:	mov	r7, r0
   17f20:	movne	r0, r6
   17f24:	moveq	r0, #1
   17f28:	mov	r1, r7
   17f2c:	bl	1622c <vc_tv_hdmi_get_supported_modes_new@@Base>
   17f30:	cmp	r0, #0
   17f34:	ble	17fc8 <vc_tv_hdmi_get_supported_modes@@Base+0xe4>
   17f38:	add	r0, r0, r0, lsl #2
   17f3c:	mov	r3, r7
   17f40:	mov	lr, #0
   17f44:	add	r0, r7, r0, lsl #2
   17f48:	b	17fa0 <vc_tv_hdmi_get_supported_modes@@Base+0xbc>
   17f4c:	ldrb	r1, [r3]
   17f50:	add	r3, r3, #20
   17f54:	ldrb	r5, [r4, r2]
   17f58:	add	lr, lr, #1
   17f5c:	ubfx	r8, r1, #1, #1
   17f60:	bfi	r5, r1, #0, #1
   17f64:	bfi	r5, r8, #1, #1
   17f68:	strb	r5, [r4, r2]
   17f6c:	ldrh	r1, [r3, #-20]	; 0xffffffec
   17f70:	ldrh	r5, [r4, r2]
   17f74:	ubfx	r1, r1, #5, #7
   17f78:	bfi	r5, r1, #2, #7
   17f7c:	strh	r5, [r4, r2]
   17f80:	ldrh	r2, [r3, #-16]
   17f84:	strh	r2, [ip, #2]
   17f88:	ldrh	r2, [r3, #-14]
   17f8c:	strh	r2, [ip, #4]
   17f90:	ldrh	r2, [r3, #-12]
   17f94:	cmp	r3, r0
   17f98:	strh	r2, [ip, #6]
   17f9c:	beq	17fc8 <vc_tv_hdmi_get_supported_modes@@Base+0xe4>
   17fa0:	cmp	r6, #3
   17fa4:	lsl	r2, lr, #3
   17fa8:	add	ip, r4, r2
   17fac:	bne	17f4c <vc_tv_hdmi_get_supported_modes@@Base+0x68>
   17fb0:	ldr	r1, [r3, #16]
   17fb4:	tst	r1, #128	; 0x80
   17fb8:	bne	17f4c <vc_tv_hdmi_get_supported_modes@@Base+0x68>
   17fbc:	add	r3, r3, #20
   17fc0:	cmp	r3, r0
   17fc4:	bne	17fa0 <vc_tv_hdmi_get_supported_modes@@Base+0xbc>
   17fc8:	mov	r0, r7
   17fcc:	bl	118f8 <free@plt>
   17fd0:	mov	r0, #0
   17fd4:	add	sp, sp, #12
   17fd8:	pop	{r4, r5, r6, r7, r8, r9, pc}

00017fdc <vc_tv_get_device_id@@Base>:
   17fdc:	ldr	r2, [pc, #240]	; 180d4 <vc_tv_get_device_id@@Base+0xf8>
   17fe0:	ldr	r3, [pc, #240]	; 180d8 <vc_tv_get_device_id@@Base+0xfc>
   17fe4:	add	r2, pc, r2
   17fe8:	push	{r4, r5, r6, r7, lr}
   17fec:	subs	r5, r0, #0
   17ff0:	ldr	r6, [r2, r3]
   17ff4:	sub	sp, sp, #44	; 0x2c
   17ff8:	mov	r4, #0
   17ffc:	add	r7, sp, #12
   18000:	str	r4, [sp, #12]
   18004:	ldr	r3, [r6]
   18008:	str	r4, [sp, #16]
   1800c:	str	r4, [sp, #20]
   18010:	str	r4, [sp, #24]
   18014:	str	r3, [sp, #36]	; 0x24
   18018:	str	r4, [sp, #28]
   1801c:	str	r4, [sp, #32]
   18020:	beq	18094 <vc_tv_get_device_id@@Base+0xb8>
   18024:	mov	r3, #24
   18028:	mov	r0, #25
   1802c:	str	r3, [sp]
   18030:	mov	r1, r4
   18034:	mov	r2, r4
   18038:	mov	r3, r7
   1803c:	bl	149e4 <_start@@Base+0x7f8>
   18040:	subs	ip, r0, #0
   18044:	strbne	r4, [r5]
   18048:	strbne	r4, [r5, #4]
   1804c:	strne	r4, [r5, #20]
   18050:	beq	18070 <vc_tv_get_device_id@@Base+0x94>
   18054:	ldr	r2, [sp, #36]	; 0x24
   18058:	mov	r0, ip
   1805c:	ldr	r3, [r6]
   18060:	cmp	r2, r3
   18064:	bne	180d0 <vc_tv_get_device_id@@Base+0xf4>
   18068:	add	sp, sp, #44	; 0x2c
   1806c:	pop	{r4, r5, r6, r7, pc}
   18070:	ldm	r7!, {r0, r1, r2, r3}
   18074:	str	r0, [r5]
   18078:	str	r1, [r5, #4]
   1807c:	ldm	r7!, {r0, r1}
   18080:	str	r2, [r5, #8]
   18084:	str	r3, [r5, #12]
   18088:	str	r0, [r5, #16]
   1808c:	str	r1, [r5, #20]
   18090:	b	18054 <vc_tv_get_device_id@@Base+0x78>
   18094:	ldr	r3, [pc, #64]	; 180dc <vc_tv_get_device_id@@Base+0x100>
   18098:	movw	r2, #1614	; 0x64e
   1809c:	ldr	r1, [pc, #60]	; 180e0 <vc_tv_get_device_id@@Base+0x104>
   180a0:	add	r3, pc, r3
   180a4:	ldr	r0, [pc, #56]	; 180e4 <vc_tv_get_device_id@@Base+0x108>
   180a8:	str	r3, [sp]
   180ac:	add	r1, pc, r1
   180b0:	ldr	r3, [pc, #48]	; 180e8 <vc_tv_get_device_id@@Base+0x10c>
   180b4:	add	r0, pc, r0
   180b8:	add	r1, r1, #1472	; 0x5c0
   180bc:	add	r3, pc, r3
   180c0:	bl	11a6c <vcos_pthreads_logging_assert@plt>
   180c4:	bl	11ae4 <vcos_verify_bkpts_enabled@plt>
   180c8:	mvn	ip, #0
   180cc:	b	18054 <vc_tv_get_device_id@@Base+0x78>
   180d0:	bl	11940 <__stack_chk_fail@plt>
   180d4:	andeq	r3, r1, r4, lsl r0
   180d8:	andeq	r0, r0, r4, ror #1
   180dc:	andeq	r2, r0, r4, lsl #2
   180e0:	andeq	r1, r0, r4, lsl #7
   180e4:	andeq	r1, r0, r0, asr r9
   180e8:	strdeq	r1, [r0], -r8

000180ec <vc_tv_hdmi_power_on_explicit@@Base>:
   180ec:	ldr	r3, [pc, #120]	; 1816c <vc_tv_hdmi_power_on_explicit@@Base+0x80>
   180f0:	cmp	r1, #3
   180f4:	ldr	ip, [pc, #116]	; 18170 <vc_tv_hdmi_power_on_explicit@@Base+0x84>
   180f8:	add	r3, pc, r3
   180fc:	push	{r4, r5, r6, lr}
   18100:	sub	sp, sp, #24
   18104:	ldr	r4, [r3, ip]
   18108:	mov	r5, r0
   1810c:	ldr	r3, [r4]
   18110:	str	r3, [sp, #20]
   18114:	beq	18138 <vc_tv_hdmi_power_on_explicit@@Base+0x4c>
   18118:	mov	r0, r5
   1811c:	bl	16064 <vc_tv_hdmi_power_on_explicit_new@@Base>
   18120:	ldr	r2, [sp, #20]
   18124:	ldr	r3, [r4]
   18128:	cmp	r2, r3
   1812c:	bne	18168 <vc_tv_hdmi_power_on_explicit@@Base+0x7c>
   18130:	add	sp, sp, #24
   18134:	pop	{r4, r5, r6, pc}
   18138:	mov	r6, #1
   1813c:	add	r0, sp, #8
   18140:	mov	r1, #4
   18144:	mov	r3, #0
   18148:	str	r1, [sp, #8]
   1814c:	str	r2, [sp, #4]
   18150:	str	r6, [sp, #12]
   18154:	str	r3, [sp, #16]
   18158:	bl	1752c <vc_tv_hdmi_set_property@@Base>
   1815c:	mov	r1, r6
   18160:	ldr	r2, [sp, #4]
   18164:	b	18118 <vc_tv_hdmi_power_on_explicit@@Base+0x2c>
   18168:	bl	11940 <__stack_chk_fail@plt>
   1816c:	andeq	r2, r1, r0, lsl #30
   18170:	andeq	r0, r0, r4, ror #1
   18174:	subs	r2, r1, #1
   18178:	bxeq	lr
   1817c:	bcc	18354 <vc_tv_hdmi_power_on_explicit@@Base+0x268>
   18180:	cmp	r0, r1
   18184:	bls	18338 <vc_tv_hdmi_power_on_explicit@@Base+0x24c>
   18188:	tst	r1, r2
   1818c:	beq	18344 <vc_tv_hdmi_power_on_explicit@@Base+0x258>
   18190:	clz	r3, r0
   18194:	clz	r2, r1
   18198:	sub	r3, r2, r3
   1819c:	rsbs	r3, r3, #31
   181a0:	addne	r3, r3, r3, lsl #1
   181a4:	mov	r2, #0
   181a8:	addne	pc, pc, r3, lsl #2
   181ac:	nop	{0}
   181b0:	cmp	r0, r1, lsl #31
   181b4:	adc	r2, r2, r2
   181b8:	subcs	r0, r0, r1, lsl #31
   181bc:	cmp	r0, r1, lsl #30
   181c0:	adc	r2, r2, r2
   181c4:	subcs	r0, r0, r1, lsl #30
   181c8:	cmp	r0, r1, lsl #29
   181cc:	adc	r2, r2, r2
   181d0:	subcs	r0, r0, r1, lsl #29
   181d4:	cmp	r0, r1, lsl #28
   181d8:	adc	r2, r2, r2
   181dc:	subcs	r0, r0, r1, lsl #28
   181e0:	cmp	r0, r1, lsl #27
   181e4:	adc	r2, r2, r2
   181e8:	subcs	r0, r0, r1, lsl #27
   181ec:	cmp	r0, r1, lsl #26
   181f0:	adc	r2, r2, r2
   181f4:	subcs	r0, r0, r1, lsl #26
   181f8:	cmp	r0, r1, lsl #25
   181fc:	adc	r2, r2, r2
   18200:	subcs	r0, r0, r1, lsl #25
   18204:	cmp	r0, r1, lsl #24
   18208:	adc	r2, r2, r2
   1820c:	subcs	r0, r0, r1, lsl #24
   18210:	cmp	r0, r1, lsl #23
   18214:	adc	r2, r2, r2
   18218:	subcs	r0, r0, r1, lsl #23
   1821c:	cmp	r0, r1, lsl #22
   18220:	adc	r2, r2, r2
   18224:	subcs	r0, r0, r1, lsl #22
   18228:	cmp	r0, r1, lsl #21
   1822c:	adc	r2, r2, r2
   18230:	subcs	r0, r0, r1, lsl #21
   18234:	cmp	r0, r1, lsl #20
   18238:	adc	r2, r2, r2
   1823c:	subcs	r0, r0, r1, lsl #20
   18240:	cmp	r0, r1, lsl #19
   18244:	adc	r2, r2, r2
   18248:	subcs	r0, r0, r1, lsl #19
   1824c:	cmp	r0, r1, lsl #18
   18250:	adc	r2, r2, r2
   18254:	subcs	r0, r0, r1, lsl #18
   18258:	cmp	r0, r1, lsl #17
   1825c:	adc	r2, r2, r2
   18260:	subcs	r0, r0, r1, lsl #17
   18264:	cmp	r0, r1, lsl #16
   18268:	adc	r2, r2, r2
   1826c:	subcs	r0, r0, r1, lsl #16
   18270:	cmp	r0, r1, lsl #15
   18274:	adc	r2, r2, r2
   18278:	subcs	r0, r0, r1, lsl #15
   1827c:	cmp	r0, r1, lsl #14
   18280:	adc	r2, r2, r2
   18284:	subcs	r0, r0, r1, lsl #14
   18288:	cmp	r0, r1, lsl #13
   1828c:	adc	r2, r2, r2
   18290:	subcs	r0, r0, r1, lsl #13
   18294:	cmp	r0, r1, lsl #12
   18298:	adc	r2, r2, r2
   1829c:	subcs	r0, r0, r1, lsl #12
   182a0:	cmp	r0, r1, lsl #11
   182a4:	adc	r2, r2, r2
   182a8:	subcs	r0, r0, r1, lsl #11
   182ac:	cmp	r0, r1, lsl #10
   182b0:	adc	r2, r2, r2
   182b4:	subcs	r0, r0, r1, lsl #10
   182b8:	cmp	r0, r1, lsl #9
   182bc:	adc	r2, r2, r2
   182c0:	subcs	r0, r0, r1, lsl #9
   182c4:	cmp	r0, r1, lsl #8
   182c8:	adc	r2, r2, r2
   182cc:	subcs	r0, r0, r1, lsl #8
   182d0:	cmp	r0, r1, lsl #7
   182d4:	adc	r2, r2, r2
   182d8:	subcs	r0, r0, r1, lsl #7
   182dc:	cmp	r0, r1, lsl #6
   182e0:	adc	r2, r2, r2
   182e4:	subcs	r0, r0, r1, lsl #6
   182e8:	cmp	r0, r1, lsl #5
   182ec:	adc	r2, r2, r2
   182f0:	subcs	r0, r0, r1, lsl #5
   182f4:	cmp	r0, r1, lsl #4
   182f8:	adc	r2, r2, r2
   182fc:	subcs	r0, r0, r1, lsl #4
   18300:	cmp	r0, r1, lsl #3
   18304:	adc	r2, r2, r2
   18308:	subcs	r0, r0, r1, lsl #3
   1830c:	cmp	r0, r1, lsl #2
   18310:	adc	r2, r2, r2
   18314:	subcs	r0, r0, r1, lsl #2
   18318:	cmp	r0, r1, lsl #1
   1831c:	adc	r2, r2, r2
   18320:	subcs	r0, r0, r1, lsl #1
   18324:	cmp	r0, r1
   18328:	adc	r2, r2, r2
   1832c:	subcs	r0, r0, r1
   18330:	mov	r0, r2
   18334:	bx	lr
   18338:	moveq	r0, #1
   1833c:	movne	r0, #0
   18340:	bx	lr
   18344:	clz	r2, r1
   18348:	rsb	r2, r2, #31
   1834c:	lsr	r0, r0, r2
   18350:	bx	lr
   18354:	cmp	r0, #0
   18358:	mvnne	r0, #0
   1835c:	b	18380 <vc_tv_hdmi_power_on_explicit@@Base+0x294>
   18360:	cmp	r1, #0
   18364:	beq	18354 <vc_tv_hdmi_power_on_explicit@@Base+0x268>
   18368:	push	{r0, r1, lr}
   1836c:	bl	18174 <vc_tv_hdmi_power_on_explicit@@Base+0x88>
   18370:	pop	{r1, r2, lr}
   18374:	mul	r3, r2, r0
   18378:	sub	r1, r1, r3
   1837c:	bx	lr
   18380:	push	{r1, lr}
   18384:	mov	r0, #8
   18388:	bl	11880 <raise@plt>
   1838c:	pop	{r1, pc}

00018390 <__libc_csu_init@@Base>:
   18390:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   18394:	mov	r7, r0
   18398:	ldr	r6, [pc, #76]	; 183ec <__libc_csu_init@@Base+0x5c>
   1839c:	mov	r8, r1
   183a0:	ldr	r5, [pc, #72]	; 183f0 <__libc_csu_init@@Base+0x60>
   183a4:	mov	r9, r2
   183a8:	add	r6, pc, r6
   183ac:	bl	11848 <_init@@Base>
   183b0:	add	r5, pc, r5
   183b4:	rsb	r6, r5, r6
   183b8:	asrs	r6, r6, #2
   183bc:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   183c0:	sub	r5, r5, #4
   183c4:	mov	r4, #0
   183c8:	add	r4, r4, #1
   183cc:	ldr	r3, [r5, #4]!
   183d0:	mov	r0, r7
   183d4:	mov	r1, r8
   183d8:	mov	r2, r9
   183dc:	blx	r3
   183e0:	cmp	r4, r6
   183e4:	bne	183c8 <__libc_csu_init@@Base+0x38>
   183e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   183ec:	andeq	r2, r1, ip, lsl #21
   183f0:	andeq	r2, r1, r0, lsl #21

000183f4 <__libc_csu_fini@@Base>:
   183f4:	bx	lr

Disassembly of section .fini:

000183f8 <_fini@@Base>:
   183f8:	push	{r3, lr}
   183fc:	pop	{r3, pc}
