// Seed: 19726731
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri0 id_8
);
  wire id_10;
  assign id_7 = 1 - 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    id_10,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5#(
        .id_11(1),
        .id_12(1)
    ),
    input wand id_6,
    input supply0 id_7,
    output wand id_8
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7,
      id_4,
      id_8,
      id_6,
      id_2,
      id_8,
      id_4
  );
  assign modCall_1.id_6 = 0;
  wire id_13;
  logic [7:0] id_14, id_15, id_16;
  assign id_15[1'b0 : 1] = id_2;
  wire id_17, id_18;
  assign id_10 = -1;
  always #id_19;
  string id_20 = "";
  parameter id_21 = 1;
  parameter id_22 = 1 && 1;
endmodule
