

================================================================
== Vivado HLS Report for 'xfChannelCombine'
================================================================
* Date:           Wed Mar 18 11:34:50 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57961|    57961| 2.898 ms | 2.898 ms |  57961|  57961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop   |    57960|    57960|       322|          -|          -|   180|    no    |
        | + ColLoop  |      320|      320|         1|          -|          -|   320|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_src1_cols_load7_loc_1 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src1_cols_load7_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 9 'read' 'p_src1_cols_load7_loc_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i10 %p_src1_cols_load7_loc_1 to i16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 10 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i8 [ 0, %entry ], [ %i, %RowLoop_end ]"   --->   Operation 12 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %i_0_i_i_i, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 13 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.exit, label %RowLoop_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str86) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str86)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 17 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 18 'speclooptripcount' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 19 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i16 [ 0, %RowLoop_begin ], [ %j, %ColLoop ]"   --->   Operation 21 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln118 = icmp eq i16 %j_0_i_i_i, %sext_ln330" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 22 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.07ns)   --->   "%j = add i16 %j_0_i_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %RowLoop_end, label %ColLoop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str87) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:119->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str87)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:119->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 26 'specregionbegin' 'tmp_12_i_i_i' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 27 'speclooptripcount' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in1_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:123->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 28 'read' 'tmp_V_1' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in2_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:124->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 29 'read' 'tmp_V_2' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in3_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:125->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 30 'read' 'tmp_V_3' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:139->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 31 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %p_out_V_V, i24 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:141->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 32 'write' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str87, i32 %tmp_12_i_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:142->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 34 'br' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str86, i32 %tmp_i_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:143->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 35 'specregionend' 'empty_88' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 36 'br' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'p_src1_cols_load7_loc' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330) [11]  (3.63 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330) [15]  (0 ns)
	'add' operation ('i', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330) [17]  (1.92 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'p_in1_V_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:123->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330) [33]  (3.63 ns)
	fifo write on port 'p_out_V_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:141->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330) [37]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
