Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 16:42:25 2020
| Host         : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           59 |
| No           | No                    | Yes                    |              40 |           19 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              31 |           14 |
| Yes          | No                    | Yes                    |              28 |            8 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                   Enable Signal                   |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clock_inst/inst/clk_out100 | hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count | hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clock_inst/inst/clk_out100 | hdmi_inst/inst/my_sccb/initial_INDEX              |                                                              |                4 |              7 |         1.75 |
|  clock_inst/inst/clk_out100 |                                                   | hdmi_inst/inst/my_sccb/clear                                 |                3 |             10 |         3.33 |
|  clock_inst/inst/clk_out100 |                                                   |                                                              |                6 |             11 |         1.83 |
|  clock_inst/inst/clk_out40  | create_color_inst/v_cnt                           | rst_IBUF                                                     |                4 |             12 |         3.00 |
|  clock_inst/inst/clk_out40  | create_color_inst/addra[0]_i_1_n_0                | rst_IBUF                                                     |                4 |             16 |         4.00 |
|  clock_inst/inst/clk_out40  | hdmi_inst/inst/my_convert_444_422/b2_out_r        |                                                              |               10 |             24 |         2.40 |
|  clock_inst/inst/clk_out40  |                                                   | rst_IBUF                                                     |               19 |             40 |         2.11 |
|  clock_inst/inst/clk_out40  |                                                   |                                                              |               53 |             99 |         1.87 |
+-----------------------------+---------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


