<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_uart.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="up_uart.v"></a><a name="Topic29"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">up_uart.v</div>
</div>

<a name="Authors"></a><a name="Topic42"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic43"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic44"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2024/02/29"></a><a name="Topic45"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2024/02/29</div>
</div>

<a name="Information"></a><a name="Topic46"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic47"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>uP Core for interfacing with axis uart.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic48"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2024 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="up_1553"></a><a name="Topic49"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">up_1553</div>
 <div class="CBody"><p>uP based 1553 communications device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH</td><td class="CDLDefinition"><p>Width of the uP address port.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH</td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED</td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">BAUD_RATE</td><td class="CDLDefinition"><p>Serial Baud, this can be any value including non-standard.</p></td></tr><tr><td class="CDLEntry">PARITY_ENA</td><td class="CDLDefinition"><p>Enable Parity for the data in and out.</p></td></tr><tr><td class="CDLEntry">PARITY_TYPE</td><td class="CDLDefinition"><p>Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.</p></td></tr><tr><td class="CDLEntry">STOP_BITS</td><td class="CDLDefinition"><p>Number of stop bits, 0 to crazy non-standard amounts.</p></td></tr><tr><td class="CDLEntry">DATA_BITS</td><td class="CDLDefinition"><p>Number of data bits, 1 to crazy non-standard amounts.</p></td></tr><tr><td class="CDLEntry">RX_DELAY</td><td class="CDLDefinition"><p>Delay in rx data input.</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).</p></td></tr><tr><td class="CDLEntry">TX_DELAY</td><td class="CDLDefinition"><p>Delay in tx data output. Delays the time to output of the data.</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in tx baud enable. This will delay the time the bit output starts.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">tx</td><td class="CDLDefinition"><p>transmit for UART (output to RX)</p></td></tr><tr><td class="CDLEntry">rx</td><td class="CDLDefinition"><p>receive for UART (input from TX)</p></td></tr><tr><td class="CDLEntry">rts</td><td class="CDLDefinition"><p>request to send is a loop with CTS</p></td></tr><tr><td class="CDLEntry">cts</td><td class="CDLDefinition"><p>clear to send is a loop with RTS</p></td></tr></table></div>
</div>

<a name="up_1553.FIFO_DEPTH"></a><a name="Topic50"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">FIFO_DEPTH</div>
 <div id="NDPrototype50" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> FIFO_DEPTH = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</p></div>
</div>

<a name="up_1553.Register_Information"></a><a name="Topic51"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../index.html#File:up_uart.v:up_1553.RX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,52);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_FIFO_REG</a></td><td class="CDLDefinition"><p>h0</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_uart.v:up_1553.TX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,55);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_FIFO_REG</a></td><td class="CDLDefinition"><p>h4</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_uart.v:up_1553.STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,54);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h8</p></td></tr><tr><td class="CDLEntry"><a href="../index.html#File:up_uart.v:up_1553.CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,64);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>hC</p></td></tr></table></div>
</div>

<a name="up_1553.RX_FIFO_REG"></a><a name="Topic52"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_FIFO_REG</div>
 <div id="NDPrototype52" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_FIFO_REG = <span class="SHNumber">4'h0</span></div></div>
 <div class="CBody"><p>Defines the address offset for RX FIFO</p><div class="CImage"><a href="../images/diagrams/reg_RX_FIFO.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_RX_FIFO.png" loading="lazy" class="KnownDimensions" width="607" height="156" style="max-width: 607px" alt="reg_RX_FIFO" /></a></div><p>Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="up_1553.TX_FIFO_REG"></a><a name="Topic55"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_FIFO_REG</div>
 <div id="NDPrototype55" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_FIFO_REG = <span class="SHNumber">4'h4</span></div></div>
 <div class="CBody"><p>Defines the address offset to write the TX FIFO.</p><div class="CImage"><a href="../images/diagrams/reg_TX_FIFO.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_TX_FIFO.png" loading="lazy" class="KnownDimensions" width="609" height="156" style="max-width: 609px" alt="reg_TX_FIFO" /></a></div><p>Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="up_1553.STATUS_REG"></a><a name="Topic54"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype54" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">4'h8</span></div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1520" height="156" style="max-width: 1520px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="up_1553.Status_Register_Bits"></a><a name="Topic73"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="up_1553.PE"></a><a name="Topic74"></a>PE</td><td class="CDLDefinition"><p>7, Parity error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.FE"></a><a name="Topic75"></a>FE</td><td class="CDLDefinition"><p>6, Frame error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.OE"></a><a name="Topic76"></a>OE</td><td class="CDLDefinition"><p>5, Overrun error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.irq_en"></a><a name="Topic59"></a>irq_en</td><td class="CDLDefinition"><p>4, 1 when the IRQ is enabled by <a href="../index.html#File:up_uart.v:up_1553.CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,64);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="up_1553.tx_full"></a><a name="Topic60"></a>tx_full</td><td class="CDLDefinition"><p>3, When 1 the tx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.tx_empty"></a><a name="Topic61"></a>tx_empty</td><td class="CDLDefinition"><p>2, When 1 the tx fifo is empty.</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.rx_full"></a><a name="Topic62"></a>rx_full</td><td class="CDLDefinition"><p>1, When 1 the rx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.rx_valid"></a><a name="Topic63"></a>rx_valid</td><td class="CDLDefinition"><p>0, When 1 the rx fifo contains valid data.</p></td></tr></table></div>
</div>

<a name="up_1553.CONTROL_REG"></a><a name="Topic64"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype64" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">4'hC</span></div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1381" height="156" style="max-width: 1381px" alt="reg_CONTROL" /></a></div><p>See Also: <a href="../index.html#File:up_uart.v:up_1553.ENABLE_INTR_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,66);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >ENABLE_INTR_BIT</a>, <a href="../index.html#File:up_uart.v:up_1553.RESET_RX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,67);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_RX_BIT</a>, <a href="../index.html#File:up_uart.v:up_1553.RESET_TX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,68);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_TX_BIT</a></p></div>
</div>

<a name="up_1553.Control_Register_Bits"></a><a name="Topic65"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Control Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="up_1553.ENABLE_INTR_BIT"></a><a name="Topic66"></a>ENABLE_INTR_BIT</td><td class="CDLDefinition"><p>4, Control Register offset bit for enabling the interrupt.</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.RESET_RX_BIT"></a><a name="Topic67"></a>RESET_RX_BIT</td><td class="CDLDefinition"><p>1, Control Register offset bit for resetting the RX FIFO.</p></td></tr><tr><td class="CDLEntry"><a name="up_1553.RESET_TX_BIT"></a><a name="Topic68"></a>RESET_TX_BIT</td><td class="CDLDefinition"><p>0, Control Register offset bit for resetting the TX FIFO.</p></td></tr></table></div>
</div>

<a name="up_1553.Instantiated_Modules"></a><a name="Topic69"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantiated Modules</div>
</div>

<a name="inst_axis_uart"></a><a name="Topic70"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_axis_uart</div>
 <div id="NDPrototype70" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/11/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/11/2">axis_uart #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">BAUD_CLOCK_SPEED(CLOCK_SPEED),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BAUD_RATE(BAUD_RATE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">PARITY_ENA(PARITY_ENA),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">PARITY_TYPE(PARITY_TYPE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">STOP_BITS(STOP_BITS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DATA_BITS(DATA_BITS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">RX_DELAY(RX_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">RX_BAUD_DELAY(RX_BAUD_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">TX_DELAY(TX_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">TX_BAUD_DELAY(TX_BAUD_DELAY)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="10/4/11/5" data-NarrowGridArea="12/1/13/4" style="grid-area:10/4/11/5">) inst_axis_uart ( .aclk(clk), .arstn(rstn), .parity_err(s_parity_err), .frame_err(s_frame_err), .s_axis_tdata(tx_rdata[DATA_BITS-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]), .s_axis_tvalid(tx_valid), .s_axis_tready(s_axis_tready), .m_axis_tdata(m_axis_tdata), .m_axis_tvalid(m_axis_tvalid), .m_axis_tready(~rx_full), .uart_clk(clk), .uart_rstn(rstn), .tx(tx), .rx(rx), .rts(rts), .cts(cts) )</div></div></div></div>
 <div class="CBody"><p>UART instance with AXIS interface for TX/RX</p></div>
</div>

<a name="inst_rx_fifo"></a><a name="Topic71"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_rx_fifo</div>
 <div id="NDPrototype71" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/13/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/13/2">fifo #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FIFO_DEPTH(FIFO_DEPTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BYTE_WIDTH(BUS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">COUNT_WIDTH(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">FWFT(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">RD_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">WR_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DC_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">COUNT_DELAY(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">COUNT_ENA(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">DATA_ZERO(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">ACK_ENA(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">RAM_TYPE(<span class="SHString">&quot;block&quot;</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="12/4/13/5" data-NarrowGridArea="14/1/15/4" style="grid-area:12/4/13/5">) inst_rx_fifo ( .rd_clk(clk), .rd_rstn(rstn &amp; r_rstn_rx_delay[<span class="SHNumber">0</span>]), .rd_en(s_rx_ren), .rd_valid(rx_valid), .rd_data(rx_rdata), .rd_empty(rx_empty), .wr_clk(clk), .wr_rstn(rstn &amp; r_rstn_rx_delay[<span class="SHNumber">0</span>]), .wr_en(m_axis_tvalid), .wr_ack(), .wr_data({{(BUS_WIDTH*<span class="SHNumber">8</span>-DATA_BITS){<span class="SHNumber">1'b0</span>}}, m_axis_tdata}), .wr_full(rx_full), .data_count_clk(clk), .data_count_rstn(rstn &amp; r_rstn_rx_delay[<span class="SHNumber">0</span>]), .data_count() )</div></div></div></div>
 <div class="CBody"><p>Buffer up to 16 items output from the axis_1553_encoder.</p></div>
</div>

<a name="inst_tx_fifo"></a><a name="Topic72"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_tx_fifo</div>
 <div id="NDPrototype72" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/13/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/13/2">fifo #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FIFO_DEPTH(FIFO_DEPTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BYTE_WIDTH(BUS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">COUNT_WIDTH(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">FWFT(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">RD_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">WR_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DC_SYNC_DEPTH(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">COUNT_DELAY(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">COUNT_ENA(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">DATA_ZERO(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">ACK_ENA(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">RAM_TYPE(<span class="SHString">&quot;block&quot;</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="12/4/13/5" data-NarrowGridArea="14/1/15/4" style="grid-area:12/4/13/5">) inst_tx_fifo ( .rd_clk(clk), .rd_rstn(rstn &amp; r_rstn_tx_delay[<span class="SHNumber">0</span>]), .rd_en(s_axis_tready), .rd_valid(tx_valid), .rd_data(tx_rdata), .rd_empty(tx_empty), .wr_clk(clk), .wr_rstn(rstn &amp; r_rstn_tx_delay[<span class="SHNumber">0</span>]), .wr_en(r_tx_wen), .wr_ack(), .wr_data(r_tx_wdata), .wr_full(tx_full), .data_count_clk(clk), .data_count_rstn(rstn &amp; r_rstn_tx_delay[<span class="SHNumber">0</span>]), .data_count() )</div></div></div></div>
 <div class="CBody"><p>Buffer up to 16 items to input to the axis_1553_decoder.</p></div>
</div>

</body></html>