<stg><name>aes_expandEncKey</name>


<trans_list>

<trans id="469" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="768" op_0_bw="32">
<![CDATA[
entry:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %k_idx_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %k_idx

]]></Node>
<StgValue><ssdm name="k_idx_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %add_ln114 = add i10 %k_idx_read, i10 232

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:109 %store_ln120 = store i5 4, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:4 %p_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="768" op_0_bw="10">
<![CDATA[
entry:6 %zext_ln114 = zext i10 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:7 %lshr_ln114 = lshr i768 %p_read_1, i768 %zext_ln114

]]></Node>
<StgValue><ssdm name="lshr_ln114"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="768">
<![CDATA[
entry:8 %trunc_ln114 = trunc i768 %lshr_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %tmp = call i8 @rj_sbox, i8 %trunc_ln114

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read

]]></Node>
<StgValue><ssdm name="rc_read_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %tmp = call i8 @rj_sbox, i8 %trunc_ln114

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="768" op_0_bw="10">
<![CDATA[
entry:10 %zext_ln114_1 = zext i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="520" op_0_bw="10">
<![CDATA[
entry:11 %zext_ln114_2 = zext i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:12 %lshr_ln114_1 = lshr i768 %p_read_1, i768 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="lshr_ln114_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="768">
<![CDATA[
entry:13 %trunc_ln114_1 = trunc i768 %lshr_ln114_1

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %xor_ln114 = xor i8 %trunc_ln114_1, i8 %rc_read_1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %xor_ln114_1 = xor i8 %xor_ln114, i8 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:16 %shl_ln114 = shl i520 255, i520 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="shl_ln114"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="521" op_0_bw="520">
<![CDATA[
entry:17 %zext_ln114_3 = zext i520 %shl_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="520" op_0_bw="8">
<![CDATA[
entry:18 %zext_ln114_4 = zext i8 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:19 %shl_ln114_1 = shl i520 %zext_ln114_4, i520 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="shl_ln114_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="521" op_0_bw="521" op_1_bw="521">
<![CDATA[
entry:20 %xor_ln114_2 = xor i521 %zext_ln114_3, i521 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057151

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="768" op_0_bw="521">
<![CDATA[
entry:21 %sext_ln114 = sext i521 %xor_ln114_2

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="520" op_0_bw="768">
<![CDATA[
entry:22 %trunc_ln114_2 = trunc i768 %p_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln114_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="520" op_0_bw="521">
<![CDATA[
entry:23 %trunc_ln114_3 = trunc i521 %xor_ln114_2

]]></Node>
<StgValue><ssdm name="trunc_ln114_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:24 %and_ln114 = and i768 %sext_ln114, i768 %p_read_1

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:25 %and_ln114_1 = and i520 %trunc_ln114_3, i520 %trunc_ln114_2

]]></Node>
<StgValue><ssdm name="and_ln114_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:26 %or_ln114 = or i520 %and_ln114_1, i520 %shl_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="248" op_0_bw="248" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %tmp_8 = partselect i248 @_ssdm_op_PartSelect.i248.i768.i32.i32, i768 %and_ln114, i32 520, i32 767

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:30 %add_ln115 = add i10 %k_idx_read, i10 240

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:104 %shl_ln118 = shl i8 %rc_read_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln118"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:105 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:106 %select_ln118 = select i1 %tmp_17, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:107 %xor_ln118 = xor i8 %select_ln118, i8 %shl_ln118

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="768" op_0_bw="768" op_1_bw="248" op_2_bw="520">
<![CDATA[
entry:29 %or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i248.i520, i248 %tmp_8, i520 %or_ln114

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="768" op_0_bw="10">
<![CDATA[
entry:31 %zext_ln115 = zext i10 %add_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:32 %lshr_ln115 = lshr i768 %or_ln, i768 %zext_ln115

]]></Node>
<StgValue><ssdm name="lshr_ln115"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="768">
<![CDATA[
entry:33 %trunc_ln115 = trunc i768 %lshr_ln115

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:34 %tmp_1 = call i8 @rj_sbox, i8 %trunc_ln115

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln114, i32 520, i32 527

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:34 %tmp_1 = call i8 @rj_sbox, i8 %trunc_ln115

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:35 %add_ln115_1 = add i10 %k_idx_read, i10 8

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="768" op_0_bw="10">
<![CDATA[
entry:36 %zext_ln115_1 = zext i10 %add_ln115_1

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="528" op_0_bw="10">
<![CDATA[
entry:37 %zext_ln115_2 = zext i10 %add_ln115_1

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:38 %lshr_ln115_1 = lshr i768 %or_ln, i768 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="lshr_ln115_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="768">
<![CDATA[
entry:39 %trunc_ln115_1 = trunc i768 %lshr_ln115_1

]]></Node>
<StgValue><ssdm name="trunc_ln115_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:40 %xor_ln115 = xor i8 %trunc_ln115_1, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:41 %shl_ln115 = shl i528 255, i528 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="shl_ln115"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="529" op_0_bw="528">
<![CDATA[
entry:42 %zext_ln115_3 = zext i528 %shl_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="528" op_0_bw="8">
<![CDATA[
entry:43 %zext_ln115_4 = zext i8 %xor_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:44 %shl_ln115_1 = shl i528 %zext_ln115_4, i528 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="529" op_0_bw="529" op_1_bw="529">
<![CDATA[
entry:45 %xor_ln115_1 = xor i529 %zext_ln115_3, i529 1757388200993436087035366604564836663620975436836686184804982645551499054949799949343375268009332366074187855716219099657503228927927460816018951242525454630911

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="768" op_0_bw="529">
<![CDATA[
entry:46 %sext_ln115 = sext i529 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="528" op_0_bw="529">
<![CDATA[
entry:47 %trunc_ln115_2 = trunc i529 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="trunc_ln115_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="528" op_0_bw="528" op_1_bw="8" op_2_bw="520">
<![CDATA[
entry:48 %tmp_s = bitconcatenate i528 @_ssdm_op_BitConcatenate.i528.i8.i520, i8 %tmp_9, i520 %or_ln114

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:49 %and_ln115 = and i768 %or_ln, i768 %sext_ln115

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:50 %and_ln115_1 = and i528 %tmp_s, i528 %trunc_ln115_2

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:51 %or_ln115 = or i528 %and_ln115_1, i528 %shl_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="240" op_0_bw="240" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %tmp_10 = partselect i240 @_ssdm_op_PartSelect.i240.i768.i32.i32, i768 %and_ln115, i32 528, i32 767

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:55 %add_ln116 = add i10 %k_idx_read, i10 248

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="768" op_0_bw="768" op_1_bw="240" op_2_bw="528">
<![CDATA[
entry:54 %or_ln1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i240.i528, i240 %tmp_10, i528 %or_ln115

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="768" op_0_bw="10">
<![CDATA[
entry:56 %zext_ln116 = zext i10 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:57 %lshr_ln116 = lshr i768 %or_ln1, i768 %zext_ln116

]]></Node>
<StgValue><ssdm name="lshr_ln116"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="768">
<![CDATA[
entry:58 %trunc_ln116 = trunc i768 %lshr_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %tmp_2 = call i8 @rj_sbox, i8 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115, i32 528, i32 535

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %tmp_2 = call i8 @rj_sbox, i8 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:60 %add_ln116_1 = add i10 %k_idx_read, i10 16

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="768" op_0_bw="10">
<![CDATA[
entry:61 %zext_ln116_1 = zext i10 %add_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="536" op_0_bw="10">
<![CDATA[
entry:62 %zext_ln116_2 = zext i10 %add_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:63 %lshr_ln116_1 = lshr i768 %or_ln1, i768 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="lshr_ln116_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="768">
<![CDATA[
entry:64 %trunc_ln116_1 = trunc i768 %lshr_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %xor_ln116 = xor i8 %trunc_ln116_1, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:66 %shl_ln116 = shl i536 255, i536 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="537" op_0_bw="536">
<![CDATA[
entry:67 %zext_ln116_3 = zext i536 %shl_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="536" op_0_bw="8">
<![CDATA[
entry:68 %zext_ln116_4 = zext i8 %xor_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:69 %shl_ln116_1 = shl i536 %zext_ln116_4, i536 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="537" op_0_bw="537" op_1_bw="537">
<![CDATA[
entry:70 %xor_ln116_1 = xor i537 %zext_ln116_3, i537 449891379454319638281053850768598185886969711830191663310075557261183758067148787031904068610389085714992091063352089512320826605549429968900851518086516385513471

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="768" op_0_bw="537">
<![CDATA[
entry:71 %sext_ln116 = sext i537 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="536" op_0_bw="537">
<![CDATA[
entry:72 %trunc_ln116_2 = trunc i537 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="536" op_0_bw="536" op_1_bw="8" op_2_bw="528">
<![CDATA[
entry:73 %tmp_12 = bitconcatenate i536 @_ssdm_op_BitConcatenate.i536.i8.i528, i8 %tmp_11, i528 %or_ln115

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:74 %and_ln116 = and i768 %or_ln1, i768 %sext_ln116

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:75 %and_ln116_1 = and i536 %tmp_12, i536 %trunc_ln116_2

]]></Node>
<StgValue><ssdm name="and_ln116_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:76 %or_ln116 = or i536 %and_ln116_1, i536 %shl_ln116_1

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="232" op_0_bw="232" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:77 %tmp_13 = partselect i232 @_ssdm_op_PartSelect.i232.i768.i32.i32, i768 %and_ln116, i32 536, i32 767

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:80 %add_ln117 = add i10 %k_idx_read, i10 224

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="768" op_0_bw="768" op_1_bw="232" op_2_bw="536">
<![CDATA[
entry:79 %or_ln2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i232.i536, i232 %tmp_13, i536 %or_ln116

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="768" op_0_bw="10">
<![CDATA[
entry:81 %zext_ln117 = zext i10 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:82 %lshr_ln117 = lshr i768 %or_ln2, i768 %zext_ln117

]]></Node>
<StgValue><ssdm name="lshr_ln117"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="768">
<![CDATA[
entry:83 %trunc_ln117 = trunc i768 %lshr_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %tmp_3 = call i8 @rj_sbox, i8 %trunc_ln117

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116, i32 536, i32 543

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %tmp_3 = call i8 @rj_sbox, i8 %trunc_ln117

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:85 %add_ln117_1 = add i10 %k_idx_read, i10 24

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="768" op_0_bw="10">
<![CDATA[
entry:86 %zext_ln117_1 = zext i10 %add_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="544" op_0_bw="10">
<![CDATA[
entry:87 %zext_ln117_2 = zext i10 %add_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:88 %lshr_ln117_1 = lshr i768 %or_ln2, i768 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="lshr_ln117_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="768">
<![CDATA[
entry:89 %trunc_ln117_1 = trunc i768 %lshr_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:90 %xor_ln117 = xor i8 %trunc_ln117_1, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:91 %shl_ln117 = shl i544 255, i544 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="shl_ln117"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="545" op_0_bw="544">
<![CDATA[
entry:92 %zext_ln117_3 = zext i544 %shl_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_3"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="544" op_0_bw="8">
<![CDATA[
entry:93 %zext_ln117_4 = zext i8 %xor_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_4"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:94 %shl_ln117_1 = shl i544 %zext_ln117_4, i544 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="shl_ln117_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="545" op_0_bw="545" op_1_bw="545">
<![CDATA[
entry:95 %xor_ln117_1 = xor i545 %zext_ln117_3, i545 115172193140305827399949785796761135587064246228529065807379342658863042065190089480167441564259605943037975312218134915154131611020654072038617988630148194691448831

]]></Node>
<StgValue><ssdm name="xor_ln117_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="768" op_0_bw="545">
<![CDATA[
entry:96 %sext_ln117 = sext i545 %xor_ln117_1

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="544" op_0_bw="545">
<![CDATA[
entry:97 %trunc_ln117_2 = trunc i545 %xor_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="544" op_0_bw="544" op_1_bw="8" op_2_bw="536">
<![CDATA[
entry:98 %tmp_15 = bitconcatenate i544 @_ssdm_op_BitConcatenate.i544.i8.i536, i8 %tmp_14, i536 %or_ln116

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:99 %and_ln117 = and i768 %or_ln2, i768 %sext_ln117

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:100 %and_ln117_1 = and i544 %tmp_15, i544 %trunc_ln117_2

]]></Node>
<StgValue><ssdm name="and_ln117_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:101 %or_ln117 = or i544 %and_ln117_1, i544 %shl_ln117_1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="224" op_0_bw="224" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:102 %tmp_16 = partselect i224 @_ssdm_op_PartSelect.i224.i768.i32.i32, i768 %and_ln117, i32 544, i32 767

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="768" op_0_bw="768" op_1_bw="224" op_2_bw="544">
<![CDATA[
entry:103 %or_ln3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i224.i544, i224 %tmp_16, i544 %or_ln117

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:108 %store_ln120 = store i768 %or_ln3, i768 %empty

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
entry:110 %br_ln120 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln120 = br i1 %tmp_32, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_load10 = load i768 %empty

]]></Node>
<StgValue><ssdm name="p_load10"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="5">
<![CDATA[
for.inc.split:2 %trunc_ln120 = trunc i5 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:3 %add_ln120 = add i4 %trunc_ln120, i4 12

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:4 %shl_ln120_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln120, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln120_4"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln120_2 = zext i7 %shl_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %add_ln120_1 = add i10 %zext_ln120_2, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:7 %zext_ln120 = zext i10 %add_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:8 %lshr_ln120 = lshr i768 %p_load10, i768 %zext_ln120

]]></Node>
<StgValue><ssdm name="lshr_ln120"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:9 %trunc_ln120_1 = trunc i768 %lshr_ln120

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:10 %shl_ln120_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln120, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln120_5"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:11 %zext_ln120_5 = zext i7 %shl_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:12 %add_ln120_2 = add i10 %zext_ln120_5, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:13 %zext_ln120_1 = zext i10 %add_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="640" op_0_bw="10">
<![CDATA[
for.inc.split:14 %zext_ln120_6 = zext i10 %add_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_6"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:15 %lshr_ln120_1 = lshr i768 %p_load10, i768 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="lshr_ln120_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:16 %trunc_ln120_2 = trunc i768 %lshr_ln120_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:17 %xor_ln120 = xor i8 %trunc_ln120_1, i8 %trunc_ln120_2

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:18 %shl_ln120 = shl i640 255, i640 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="shl_ln120"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="641" op_0_bw="640">
<![CDATA[
for.inc.split:19 %zext_ln120_7 = zext i640 %shl_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_7"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="640" op_0_bw="8">
<![CDATA[
for.inc.split:20 %zext_ln120_8 = zext i8 %xor_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_8"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:21 %shl_ln120_1 = shl i640 %zext_ln120_8, i640 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="641" op_0_bw="641" op_1_bw="641">
<![CDATA[
for.inc.split:22 %xor_ln120_1 = xor i641 %zext_ln120_7, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="768" op_0_bw="641">
<![CDATA[
for.inc.split:23 %sext_ln120 = sext i641 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="640" op_0_bw="641">
<![CDATA[
for.inc.split:24 %trunc_ln120_3 = trunc i641 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="640" op_0_bw="768">
<![CDATA[
for.inc.split:25 %trunc_ln120_4 = trunc i768 %p_load10

]]></Node>
<StgValue><ssdm name="trunc_ln120_4"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:26 %and_ln120 = and i768 %p_load10, i768 %sext_ln120

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:27 %and_ln120_2 = and i640 %trunc_ln120_4, i640 %trunc_ln120_3

]]></Node>
<StgValue><ssdm name="and_ln120_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:28 %or_ln120_3 = or i640 %and_ln120_2, i640 %shl_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:29 %tmp_18 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln120, i32 640, i32 767

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:31 %add_ln120_3 = add i4 %trunc_ln120, i4 13

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:32 %shl_ln120_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln120_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln120_6"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:33 %zext_ln120_9 = zext i7 %shl_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_9"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:34 %add_ln120_4 = add i10 %zext_ln120_9, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:38 %or_ln120_1 = or i4 %trunc_ln120, i4 1

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:39 %shl_ln120_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln120_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln120_7"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:40 %zext_ln120_10 = zext i7 %shl_ln120_7

]]></Node>
<StgValue><ssdm name="zext_ln120_10"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:41 %add_ln120_5 = add i10 %zext_ln120_10, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:115 %add_ln120_6 = add i5 %i_7, i5 4

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:117 %store_ln120 = store i5 %add_ln120_6, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32">
<![CDATA[
for.end:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="768" op_0_bw="32">
<![CDATA[
for.end:1 %empty_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:3 %add_ln122 = add i10 %k_idx_read, i10 96

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:103 %store_ln127 = store i6 20, i6 %i_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="640">
<![CDATA[
for.inc.split:30 %or_ln4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_18, i640 %or_ln120_3

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:35 %zext_ln120_3 = zext i10 %add_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:36 %lshr_ln120_2 = lshr i768 %or_ln4, i768 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="lshr_ln120_2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:37 %trunc_ln120_5 = trunc i768 %lshr_ln120_2

]]></Node>
<StgValue><ssdm name="trunc_ln120_5"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:42 %zext_ln120_4 = zext i10 %add_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="640" op_0_bw="10">
<![CDATA[
for.inc.split:43 %zext_ln120_11 = zext i10 %add_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_11"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:44 %lshr_ln120_3 = lshr i768 %or_ln4, i768 %zext_ln120_4

]]></Node>
<StgValue><ssdm name="lshr_ln120_3"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:45 %trunc_ln120_6 = trunc i768 %lshr_ln120_3

]]></Node>
<StgValue><ssdm name="trunc_ln120_6"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:46 %xor_ln120_2 = xor i8 %trunc_ln120_6, i8 %trunc_ln120_5

]]></Node>
<StgValue><ssdm name="xor_ln120_2"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:47 %shl_ln120_2 = shl i640 255, i640 %zext_ln120_11

]]></Node>
<StgValue><ssdm name="shl_ln120_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="641" op_0_bw="640">
<![CDATA[
for.inc.split:48 %zext_ln120_12 = zext i640 %shl_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_12"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="640" op_0_bw="8">
<![CDATA[
for.inc.split:49 %zext_ln120_13 = zext i8 %xor_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_13"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:50 %shl_ln120_3 = shl i640 %zext_ln120_13, i640 %zext_ln120_11

]]></Node>
<StgValue><ssdm name="shl_ln120_3"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="641" op_0_bw="641" op_1_bw="641">
<![CDATA[
for.inc.split:51 %xor_ln120_3 = xor i641 %zext_ln120_12, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551

]]></Node>
<StgValue><ssdm name="xor_ln120_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="768" op_0_bw="641">
<![CDATA[
for.inc.split:52 %sext_ln120_1 = sext i641 %xor_ln120_3

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="640" op_0_bw="641">
<![CDATA[
for.inc.split:53 %trunc_ln120_7 = trunc i641 %xor_ln120_3

]]></Node>
<StgValue><ssdm name="trunc_ln120_7"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:54 %and_ln120_1 = and i768 %or_ln4, i768 %sext_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:55 %and_ln120_3 = and i640 %or_ln120_3, i640 %trunc_ln120_7

]]></Node>
<StgValue><ssdm name="and_ln120_3"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:56 %or_ln120 = or i640 %and_ln120_3, i640 %shl_ln120_3

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:57 %tmp_19 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln120_1, i32 640, i32 767

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="640">
<![CDATA[
for.inc.split:58 %or_ln120_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_19, i640 %or_ln120

]]></Node>
<StgValue><ssdm name="or_ln120_2"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:59 %add_ln121 = add i4 %trunc_ln120, i4 14

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:60 %shl_ln121_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln121, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln121_4"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:61 %zext_ln121_2 = zext i7 %shl_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:62 %add_ln121_1 = add i10 %zext_ln121_2, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:63 %zext_ln121 = zext i10 %add_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:64 %lshr_ln121 = lshr i768 %or_ln120_2, i768 %zext_ln121

]]></Node>
<StgValue><ssdm name="lshr_ln121"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:65 %trunc_ln121 = trunc i768 %lshr_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:66 %or_ln121 = or i4 %trunc_ln120, i4 2

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:67 %shl_ln121_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln121, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln121_5"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:68 %zext_ln121_5 = zext i7 %shl_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:69 %add_ln121_2 = add i10 %zext_ln121_5, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:70 %zext_ln121_1 = zext i10 %add_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="640" op_0_bw="10">
<![CDATA[
for.inc.split:71 %zext_ln121_6 = zext i10 %add_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_6"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:72 %lshr_ln121_1 = lshr i768 %or_ln120_2, i768 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="lshr_ln121_1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:73 %trunc_ln121_1 = trunc i768 %lshr_ln121_1

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:74 %xor_ln121 = xor i8 %trunc_ln121_1, i8 %trunc_ln121

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:75 %shl_ln121 = shl i640 255, i640 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="641" op_0_bw="640">
<![CDATA[
for.inc.split:76 %zext_ln121_7 = zext i640 %shl_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="640" op_0_bw="8">
<![CDATA[
for.inc.split:77 %zext_ln121_8 = zext i8 %xor_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_8"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:78 %shl_ln121_1 = shl i640 %zext_ln121_8, i640 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="641" op_0_bw="641" op_1_bw="641">
<![CDATA[
for.inc.split:79 %xor_ln121_1 = xor i641 %zext_ln121_7, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551

]]></Node>
<StgValue><ssdm name="xor_ln121_1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="768" op_0_bw="641">
<![CDATA[
for.inc.split:80 %sext_ln121 = sext i641 %xor_ln121_1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="640" op_0_bw="641">
<![CDATA[
for.inc.split:81 %trunc_ln121_2 = trunc i641 %xor_ln121_1

]]></Node>
<StgValue><ssdm name="trunc_ln121_2"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:82 %and_ln121 = and i768 %or_ln120_2, i768 %sext_ln121

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:83 %and_ln121_2 = and i640 %or_ln120, i640 %trunc_ln121_2

]]></Node>
<StgValue><ssdm name="and_ln121_2"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:84 %or_ln121_4 = or i640 %and_ln121_2, i640 %shl_ln121_1

]]></Node>
<StgValue><ssdm name="or_ln121_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:85 %tmp_20 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln121, i32 640, i32 767

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="640">
<![CDATA[
for.inc.split:86 %or_ln121_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_20, i640 %or_ln121_4

]]></Node>
<StgValue><ssdm name="or_ln121_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:87 %add_ln121_3 = add i4 %trunc_ln120, i4 15

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:88 %shl_ln121_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln121_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln121_6"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:89 %zext_ln121_9 = zext i7 %shl_ln121_6

]]></Node>
<StgValue><ssdm name="zext_ln121_9"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:90 %add_ln121_4 = add i10 %zext_ln121_9, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln121_4"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:91 %zext_ln121_3 = zext i10 %add_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:92 %lshr_ln121_2 = lshr i768 %or_ln121_1, i768 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="lshr_ln121_2"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:93 %trunc_ln121_3 = trunc i768 %lshr_ln121_2

]]></Node>
<StgValue><ssdm name="trunc_ln121_3"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:94 %or_ln121_2 = or i4 %trunc_ln120, i4 3

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:95 %shl_ln121_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln121_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln121_7"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:96 %zext_ln121_10 = zext i7 %shl_ln121_7

]]></Node>
<StgValue><ssdm name="zext_ln121_10"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:97 %add_ln121_5 = add i10 %zext_ln121_10, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln121_5"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:98 %zext_ln121_4 = zext i10 %add_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="640" op_0_bw="10">
<![CDATA[
for.inc.split:99 %zext_ln121_11 = zext i10 %add_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_11"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:100 %lshr_ln121_3 = lshr i768 %or_ln121_1, i768 %zext_ln121_4

]]></Node>
<StgValue><ssdm name="lshr_ln121_3"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="768">
<![CDATA[
for.inc.split:101 %trunc_ln121_4 = trunc i768 %lshr_ln121_3

]]></Node>
<StgValue><ssdm name="trunc_ln121_4"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:102 %xor_ln121_2 = xor i8 %trunc_ln121_4, i8 %trunc_ln121_3

]]></Node>
<StgValue><ssdm name="xor_ln121_2"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:103 %shl_ln121_2 = shl i640 255, i640 %zext_ln121_11

]]></Node>
<StgValue><ssdm name="shl_ln121_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="641" op_0_bw="640">
<![CDATA[
for.inc.split:104 %zext_ln121_12 = zext i640 %shl_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_12"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="640" op_0_bw="8">
<![CDATA[
for.inc.split:105 %zext_ln121_13 = zext i8 %xor_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_13"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:106 %shl_ln121_3 = shl i640 %zext_ln121_13, i640 %zext_ln121_11

]]></Node>
<StgValue><ssdm name="shl_ln121_3"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="641" op_0_bw="641" op_1_bw="641">
<![CDATA[
for.inc.split:107 %xor_ln121_3 = xor i641 %zext_ln121_12, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551

]]></Node>
<StgValue><ssdm name="xor_ln121_3"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="768" op_0_bw="641">
<![CDATA[
for.inc.split:108 %sext_ln121_1 = sext i641 %xor_ln121_3

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="640" op_0_bw="641">
<![CDATA[
for.inc.split:109 %trunc_ln121_5 = trunc i641 %xor_ln121_3

]]></Node>
<StgValue><ssdm name="trunc_ln121_5"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:110 %and_ln121_1 = and i768 %or_ln121_1, i768 %sext_ln121_1

]]></Node>
<StgValue><ssdm name="and_ln121_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:111 %and_ln121_3 = and i640 %or_ln121_4, i640 %trunc_ln121_5

]]></Node>
<StgValue><ssdm name="and_ln121_3"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
for.inc.split:112 %or_ln121_5 = or i640 %and_ln121_3, i640 %shl_ln121_3

]]></Node>
<StgValue><ssdm name="or_ln121_5"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:113 %tmp_21 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln121_1, i32 640, i32 767

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="640">
<![CDATA[
for.inc.split:114 %or_ln121_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_21, i640 %or_ln121_5

]]></Node>
<StgValue><ssdm name="or_ln121_3"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:116 %store_ln120 = store i768 %or_ln121_3, i768 %empty

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:118 %br_ln120 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.end:2 %p_load = load i768 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="768" op_0_bw="10">
<![CDATA[
for.end:4 %zext_ln122 = zext i10 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:5 %lshr_ln122 = lshr i768 %p_load, i768 %zext_ln122

]]></Node>
<StgValue><ssdm name="lshr_ln122"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="768">
<![CDATA[
for.end:6 %trunc_ln122 = trunc i768 %lshr_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:7 %tmp_4 = call i8 @rj_sbox, i8 %trunc_ln122

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="271" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:7 %tmp_4 = call i8 @rj_sbox, i8 %trunc_ln122

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:8 %add_ln122_1 = add i10 %k_idx_read, i10 128

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="768" op_0_bw="10">
<![CDATA[
for.end:9 %zext_ln122_1 = zext i10 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="648" op_0_bw="10">
<![CDATA[
for.end:10 %zext_ln122_2 = zext i10 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:11 %lshr_ln122_1 = lshr i768 %p_load, i768 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="lshr_ln122_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="768">
<![CDATA[
for.end:12 %trunc_ln122_1 = trunc i768 %lshr_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:13 %xor_ln122 = xor i8 %trunc_ln122_1, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
for.end:14 %shl_ln122 = shl i648 255, i648 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="shl_ln122"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="649" op_0_bw="648">
<![CDATA[
for.end:15 %zext_ln122_3 = zext i648 %shl_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_3"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="648" op_0_bw="8">
<![CDATA[
for.end:16 %zext_ln122_4 = zext i8 %xor_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_4"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
for.end:17 %shl_ln122_1 = shl i648 %zext_ln122_4, i648 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="shl_ln122_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="649" op_0_bw="649" op_1_bw="649">
<![CDATA[
for.end:18 %xor_ln122_1 = xor i649 %zext_ln122_3, i649 2335969596222563951944279862118549158345332995711262684456546569164428885610842821891027359394494156686664862501680336543072616817344224255105362595697773664385021273272455654442431586430261133311

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="768" op_0_bw="649">
<![CDATA[
for.end:19 %sext_ln122 = sext i649 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="648" op_0_bw="649">
<![CDATA[
for.end:20 %trunc_ln122_2 = trunc i649 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_2"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="648" op_0_bw="768">
<![CDATA[
for.end:21 %trunc_ln122_3 = trunc i768 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln122_3"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:22 %and_ln122 = and i768 %p_load, i768 %sext_ln122

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
for.end:23 %and_ln122_1 = and i648 %trunc_ln122_3, i648 %trunc_ln122_2

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
for.end:24 %or_ln122 = or i648 %and_ln122_1, i648 %shl_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="120" op_0_bw="120" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:25 %tmp_22 = partselect i120 @_ssdm_op_PartSelect.i120.i768.i32.i32, i768 %and_ln122, i32 648, i32 767

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:28 %add_ln123 = add i10 %k_idx_read, i10 104

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="768" op_0_bw="768" op_1_bw="120" op_2_bw="648">
<![CDATA[
for.end:27 %or_ln5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i120.i648, i120 %tmp_22, i648 %or_ln122

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="768" op_0_bw="10">
<![CDATA[
for.end:29 %zext_ln123 = zext i10 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:30 %lshr_ln123 = lshr i768 %or_ln5, i768 %zext_ln123

]]></Node>
<StgValue><ssdm name="lshr_ln123"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="768">
<![CDATA[
for.end:31 %trunc_ln123 = trunc i768 %lshr_ln123

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:32 %tmp_5 = call i8 @rj_sbox, i8 %trunc_ln123

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:26 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122, i32 648, i32 655

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:32 %tmp_5 = call i8 @rj_sbox, i8 %trunc_ln123

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:33 %add_ln123_1 = add i10 %k_idx_read, i10 136

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="768" op_0_bw="10">
<![CDATA[
for.end:34 %zext_ln123_1 = zext i10 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="656" op_0_bw="10">
<![CDATA[
for.end:35 %zext_ln123_2 = zext i10 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:36 %lshr_ln123_1 = lshr i768 %or_ln5, i768 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="lshr_ln123_1"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="768">
<![CDATA[
for.end:37 %trunc_ln123_1 = trunc i768 %lshr_ln123_1

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:38 %xor_ln123 = xor i8 %trunc_ln123_1, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
for.end:39 %shl_ln123 = shl i656 255, i656 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="shl_ln123"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="657" op_0_bw="656">
<![CDATA[
for.end:40 %zext_ln123_3 = zext i656 %shl_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="656" op_0_bw="8">
<![CDATA[
for.end:41 %zext_ln123_4 = zext i8 %xor_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
for.end:42 %shl_ln123_1 = shl i656 %zext_ln123_4, i656 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="shl_ln123_1"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="657" op_0_bw="657" op_1_bw="657">
<![CDATA[
for.end:43 %xor_ln123_1 = xor i657 %zext_ln123_3, i657 598008216632976371697735644702348584536405246902083247220875921706093794716375762404103004004990504111786204800430166155026589905240121409306972824498630058082565445957748647537262486126146850127871

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="768" op_0_bw="657">
<![CDATA[
for.end:44 %sext_ln123 = sext i657 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="656" op_0_bw="657">
<![CDATA[
for.end:45 %trunc_ln123_2 = trunc i657 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="trunc_ln123_2"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="656" op_0_bw="656" op_1_bw="8" op_2_bw="648">
<![CDATA[
for.end:46 %tmp_24 = bitconcatenate i656 @_ssdm_op_BitConcatenate.i656.i8.i648, i8 %tmp_23, i648 %or_ln122

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:47 %and_ln123 = and i768 %or_ln5, i768 %sext_ln123

]]></Node>
<StgValue><ssdm name="and_ln123"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
for.end:48 %and_ln123_1 = and i656 %tmp_24, i656 %trunc_ln123_2

]]></Node>
<StgValue><ssdm name="and_ln123_1"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
for.end:49 %or_ln123 = or i656 %and_ln123_1, i656 %shl_ln123_1

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="112" op_0_bw="112" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:50 %tmp_25 = partselect i112 @_ssdm_op_PartSelect.i112.i768.i32.i32, i768 %and_ln123, i32 656, i32 767

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:53 %add_ln124 = add i10 %k_idx_read, i10 112

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="768" op_0_bw="768" op_1_bw="112" op_2_bw="656">
<![CDATA[
for.end:52 %or_ln6 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i112.i656, i112 %tmp_25, i656 %or_ln123

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="768" op_0_bw="10">
<![CDATA[
for.end:54 %zext_ln124 = zext i10 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:55 %lshr_ln124 = lshr i768 %or_ln6, i768 %zext_ln124

]]></Node>
<StgValue><ssdm name="lshr_ln124"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="768">
<![CDATA[
for.end:56 %trunc_ln124 = trunc i768 %lshr_ln124

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:57 %tmp_6 = call i8 @rj_sbox, i8 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:51 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123, i32 656, i32 663

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:57 %tmp_6 = call i8 @rj_sbox, i8 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:58 %add_ln124_1 = add i10 %k_idx_read, i10 144

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="768" op_0_bw="10">
<![CDATA[
for.end:59 %zext_ln124_1 = zext i10 %add_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="664" op_0_bw="10">
<![CDATA[
for.end:60 %zext_ln124_2 = zext i10 %add_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:61 %lshr_ln124_1 = lshr i768 %or_ln6, i768 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="lshr_ln124_1"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="768">
<![CDATA[
for.end:62 %trunc_ln124_1 = trunc i768 %lshr_ln124_1

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:63 %xor_ln124 = xor i8 %trunc_ln124_1, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
for.end:64 %shl_ln124 = shl i664 255, i664 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="shl_ln124"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="665" op_0_bw="664">
<![CDATA[
for.end:65 %zext_ln124_3 = zext i664 %shl_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="664" op_0_bw="8">
<![CDATA[
for.end:66 %zext_ln124_4 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
for.end:67 %shl_ln124_1 = shl i664 %zext_ln124_4, i664 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="shl_ln124_1"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="665" op_0_bw="665" op_1_bw="665">
<![CDATA[
for.end:68 %xor_ln124_1 = xor i665 %zext_ln124_3, i665 153090103458041951154620325043801237641319743206933311288544235956760011447392195175450369025277569052617268428910122535686807015741471080782585043071649294869136754165183653769539196448293593632735231

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="768" op_0_bw="665">
<![CDATA[
for.end:69 %sext_ln124 = sext i665 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="664" op_0_bw="665">
<![CDATA[
for.end:70 %trunc_ln124_2 = trunc i665 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="trunc_ln124_2"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="664" op_0_bw="664" op_1_bw="8" op_2_bw="656">
<![CDATA[
for.end:71 %tmp_27 = bitconcatenate i664 @_ssdm_op_BitConcatenate.i664.i8.i656, i8 %tmp_26, i656 %or_ln123

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:72 %and_ln124 = and i768 %or_ln6, i768 %sext_ln124

]]></Node>
<StgValue><ssdm name="and_ln124"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
for.end:73 %and_ln124_1 = and i664 %tmp_27, i664 %trunc_ln124_2

]]></Node>
<StgValue><ssdm name="and_ln124_1"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
for.end:74 %or_ln124 = or i664 %and_ln124_1, i664 %shl_ln124_1

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="104" op_0_bw="104" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:75 %tmp_28 = partselect i104 @_ssdm_op_PartSelect.i104.i768.i32.i32, i768 %and_ln124, i32 664, i32 767

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:78 %add_ln125 = add i10 %k_idx_read, i10 120

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="768" op_0_bw="768" op_1_bw="104" op_2_bw="664">
<![CDATA[
for.end:77 %or_ln7 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i104.i664, i104 %tmp_28, i664 %or_ln124

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="768" op_0_bw="10">
<![CDATA[
for.end:79 %zext_ln125 = zext i10 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:80 %lshr_ln125 = lshr i768 %or_ln7, i768 %zext_ln125

]]></Node>
<StgValue><ssdm name="lshr_ln125"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="768">
<![CDATA[
for.end:81 %trunc_ln125 = trunc i768 %lshr_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:82 %tmp_7 = call i8 @rj_sbox, i8 %trunc_ln125

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:76 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln124, i32 664, i32 671

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:82 %tmp_7 = call i8 @rj_sbox, i8 %trunc_ln125

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:83 %add_ln125_1 = add i10 %k_idx_read, i10 152

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="768" op_0_bw="10">
<![CDATA[
for.end:84 %zext_ln125_1 = zext i10 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="672" op_0_bw="10">
<![CDATA[
for.end:85 %zext_ln125_2 = zext i10 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:86 %lshr_ln125_1 = lshr i768 %or_ln7, i768 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="lshr_ln125_1"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="768">
<![CDATA[
for.end:87 %trunc_ln125_1 = trunc i768 %lshr_ln125_1

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:88 %xor_ln125 = xor i8 %trunc_ln125_1, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
for.end:89 %shl_ln125 = shl i672 255, i672 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="shl_ln125"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="673" op_0_bw="672">
<![CDATA[
for.end:90 %zext_ln125_3 = zext i672 %shl_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="672" op_0_bw="8">
<![CDATA[
for.end:91 %zext_ln125_4 = zext i8 %xor_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
for.end:92 %shl_ln125_1 = shl i672 %zext_ln125_4, i672 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="673" op_0_bw="673" op_1_bw="673">
<![CDATA[
for.end:93 %xor_ln125_1 = xor i673 %zext_ln125_3, i673 39191066485258739495582803211213116836177854260974927689867324404930562930532401964915294470471057677470020717800991369135822596029816596680341771026342219486499009066287015365002034290763159969980219391

]]></Node>
<StgValue><ssdm name="xor_ln125_1"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="768" op_0_bw="673">
<![CDATA[
for.end:94 %sext_ln125 = sext i673 %xor_ln125_1

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="672" op_0_bw="673">
<![CDATA[
for.end:95 %trunc_ln125_2 = trunc i673 %xor_ln125_1

]]></Node>
<StgValue><ssdm name="trunc_ln125_2"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="672" op_0_bw="672" op_1_bw="8" op_2_bw="664">
<![CDATA[
for.end:96 %tmp_30 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i8.i664, i8 %tmp_29, i664 %or_ln124

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:97 %and_ln125 = and i768 %or_ln7, i768 %sext_ln125

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
for.end:98 %and_ln125_1 = and i672 %tmp_30, i672 %trunc_ln125_2

]]></Node>
<StgValue><ssdm name="and_ln125_1"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
for.end:99 %or_ln125 = or i672 %and_ln125_1, i672 %shl_ln125_1

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="96" op_0_bw="96" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:100 %tmp_31 = partselect i96 @_ssdm_op_PartSelect.i96.i768.i32.i32, i768 %and_ln125, i32 672, i32 767

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="768" op_0_bw="768" op_1_bw="96" op_2_bw="672">
<![CDATA[
for.end:101 %or_ln8 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i96.i672, i96 %tmp_31, i672 %or_ln125

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.end:102 %store_ln127 = store i768 %or_ln8, i768 %empty_22

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
for.end:104 %br_ln127 = br void %for.inc156

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc156:0 %i_8 = load i6 %i_6

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc156:1 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_8, i32 5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc156:2 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc156:3 %br_ln127 = br i1 %tmp_33, void %for.inc156.split, void %for.end160

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.inc156.split:0 %p_load11 = load i768 %empty_22

]]></Node>
<StgValue><ssdm name="p_load11"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="6">
<![CDATA[
for.inc156.split:2 %trunc_ln127 = trunc i6 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:3 %add_ln127 = add i5 %trunc_ln127, i5 28

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:4 %shl_ln127_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln127_4"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:5 %zext_ln127_6 = zext i8 %shl_ln127_4

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:6 %add_ln127_1 = add i10 %zext_ln127_6, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:7 %zext_ln127 = zext i10 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:8 %lshr_ln127 = lshr i768 %p_load11, i768 %zext_ln127

]]></Node>
<StgValue><ssdm name="lshr_ln127"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:9 %trunc_ln127_1 = trunc i768 %lshr_ln127

]]></Node>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:10 %shl_ln127_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln127, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln127_5"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:11 %zext_ln127_7 = zext i8 %shl_ln127_5

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:12 %add_ln127_2 = add i10 %zext_ln127_7, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:13 %zext_ln127_1 = zext i10 %add_ln127_2

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:14 %lshr_ln127_1 = lshr i768 %p_load11, i768 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="lshr_ln127_1"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:15 %trunc_ln127_2 = trunc i768 %lshr_ln127_1

]]></Node>
<StgValue><ssdm name="trunc_ln127_2"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc156.split:16 %xor_ln127 = xor i8 %trunc_ln127_1, i8 %trunc_ln127_2

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:17 %shl_ln127 = shl i768 255, i768 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="shl_ln127"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="768" op_0_bw="8">
<![CDATA[
for.inc156.split:18 %zext_ln127_2 = zext i8 %xor_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:19 %shl_ln127_1 = shl i768 %zext_ln127_2, i768 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="shl_ln127_1"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:20 %xor_ln127_1 = xor i768 %shl_ln127, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln127_1"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:21 %and_ln127 = and i768 %p_load11, i768 %xor_ln127_1

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:22 %or_ln127 = or i768 %shl_ln127_1, i768 %and_ln127

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:23 %add_ln127_3 = add i5 %trunc_ln127, i5 29

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:24 %shl_ln127_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln127_6"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:25 %zext_ln127_8 = zext i8 %shl_ln127_6

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:26 %add_ln127_4 = add i10 %zext_ln127_8, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:30 %or_ln127_1 = or i5 %trunc_ln127, i5 1

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:31 %shl_ln127_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln127_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln127_7"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:32 %zext_ln127_9 = zext i8 %shl_ln127_7

]]></Node>
<StgValue><ssdm name="zext_ln127_9"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:33 %add_ln127_5 = add i10 %zext_ln127_9, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:34 %zext_ln127_4 = zext i10 %add_ln127_5

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:38 %shl_ln127_2 = shl i768 255, i768 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="shl_ln127_2"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:41 %xor_ln127_3 = xor i768 %shl_ln127_2, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln127_3"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:42 %and_ln127_1 = and i768 %or_ln127, i768 %xor_ln127_3

]]></Node>
<StgValue><ssdm name="and_ln127_1"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc156.split:86 %add_ln127_6 = add i6 %i_8, i6 4

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc156.split:88 %store_ln127 = store i6 %add_ln127_6, i6 %i_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.end160:0 %p_load12 = load i768 %empty_22

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="776" op_0_bw="776" op_1_bw="768">
<![CDATA[
for.end160:1 %mrv = insertvalue i776 <undef>, i768 %p_load12

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="776" op_0_bw="776" op_1_bw="8">
<![CDATA[
for.end160:2 %mrv_1 = insertvalue i776 %mrv, i8 %xor_ln118

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="776">
<![CDATA[
for.end160:3 %ret_ln130 = ret i776 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:27 %zext_ln127_3 = zext i10 %add_ln127_4

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:28 %lshr_ln127_2 = lshr i768 %or_ln127, i768 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="lshr_ln127_2"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:29 %trunc_ln127_3 = trunc i768 %lshr_ln127_2

]]></Node>
<StgValue><ssdm name="trunc_ln127_3"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:35 %lshr_ln127_3 = lshr i768 %or_ln127, i768 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="lshr_ln127_3"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:36 %trunc_ln127_4 = trunc i768 %lshr_ln127_3

]]></Node>
<StgValue><ssdm name="trunc_ln127_4"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc156.split:37 %xor_ln127_2 = xor i8 %trunc_ln127_4, i8 %trunc_ln127_3

]]></Node>
<StgValue><ssdm name="xor_ln127_2"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="768" op_0_bw="8">
<![CDATA[
for.inc156.split:39 %zext_ln127_5 = zext i8 %xor_ln127_2

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:40 %shl_ln127_3 = shl i768 %zext_ln127_5, i768 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="shl_ln127_3"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:43 %or_ln127_2 = or i768 %shl_ln127_3, i768 %and_ln127_1

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:44 %add_ln128 = add i5 %trunc_ln127, i5 30

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:45 %shl_ln128_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln128, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_4"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:46 %zext_ln128_6 = zext i8 %shl_ln128_4

]]></Node>
<StgValue><ssdm name="zext_ln128_6"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:47 %add_ln128_1 = add i10 %zext_ln128_6, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:48 %zext_ln128 = zext i10 %add_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:49 %lshr_ln128 = lshr i768 %or_ln127_2, i768 %zext_ln128

]]></Node>
<StgValue><ssdm name="lshr_ln128"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:50 %trunc_ln128 = trunc i768 %lshr_ln128

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:51 %or_ln128 = or i5 %trunc_ln127, i5 2

]]></Node>
<StgValue><ssdm name="or_ln128"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:52 %shl_ln128_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln128, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_5"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:53 %zext_ln128_7 = zext i8 %shl_ln128_5

]]></Node>
<StgValue><ssdm name="zext_ln128_7"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:54 %add_ln128_2 = add i10 %zext_ln128_7, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:55 %zext_ln128_1 = zext i10 %add_ln128_2

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:56 %lshr_ln128_1 = lshr i768 %or_ln127_2, i768 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="lshr_ln128_1"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:57 %trunc_ln128_1 = trunc i768 %lshr_ln128_1

]]></Node>
<StgValue><ssdm name="trunc_ln128_1"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc156.split:58 %xor_ln128 = xor i8 %trunc_ln128_1, i8 %trunc_ln128

]]></Node>
<StgValue><ssdm name="xor_ln128"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:59 %shl_ln128 = shl i768 255, i768 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="shl_ln128"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="768" op_0_bw="8">
<![CDATA[
for.inc156.split:60 %zext_ln128_2 = zext i8 %xor_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:61 %shl_ln128_1 = shl i768 %zext_ln128_2, i768 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="shl_ln128_1"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:62 %xor_ln128_1 = xor i768 %shl_ln128, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln128_1"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:63 %and_ln128 = and i768 %or_ln127_2, i768 %xor_ln128_1

]]></Node>
<StgValue><ssdm name="and_ln128"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:64 %or_ln128_1 = or i768 %shl_ln128_1, i768 %and_ln128

]]></Node>
<StgValue><ssdm name="or_ln128_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc156.split:1 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:65 %add_ln128_3 = add i5 %trunc_ln127, i5 31

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:66 %shl_ln128_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln128_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_6"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:67 %zext_ln128_8 = zext i8 %shl_ln128_6

]]></Node>
<StgValue><ssdm name="zext_ln128_8"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:68 %add_ln128_4 = add i10 %zext_ln128_8, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln128_4"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:69 %zext_ln128_3 = zext i10 %add_ln128_4

]]></Node>
<StgValue><ssdm name="zext_ln128_3"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:70 %lshr_ln128_2 = lshr i768 %or_ln128_1, i768 %zext_ln128_3

]]></Node>
<StgValue><ssdm name="lshr_ln128_2"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:71 %trunc_ln128_2 = trunc i768 %lshr_ln128_2

]]></Node>
<StgValue><ssdm name="trunc_ln128_2"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc156.split:72 %or_ln128_2 = or i5 %trunc_ln127, i5 3

]]></Node>
<StgValue><ssdm name="or_ln128_2"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc156.split:73 %shl_ln128_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln128_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_7"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="8">
<![CDATA[
for.inc156.split:74 %zext_ln128_9 = zext i8 %shl_ln128_7

]]></Node>
<StgValue><ssdm name="zext_ln128_9"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc156.split:75 %add_ln128_5 = add i10 %zext_ln128_9, i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="add_ln128_5"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="768" op_0_bw="10">
<![CDATA[
for.inc156.split:76 %zext_ln128_4 = zext i10 %add_ln128_5

]]></Node>
<StgValue><ssdm name="zext_ln128_4"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:77 %lshr_ln128_3 = lshr i768 %or_ln128_1, i768 %zext_ln128_4

]]></Node>
<StgValue><ssdm name="lshr_ln128_3"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="768">
<![CDATA[
for.inc156.split:78 %trunc_ln128_3 = trunc i768 %lshr_ln128_3

]]></Node>
<StgValue><ssdm name="trunc_ln128_3"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc156.split:79 %xor_ln128_2 = xor i8 %trunc_ln128_3, i8 %trunc_ln128_2

]]></Node>
<StgValue><ssdm name="xor_ln128_2"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:80 %shl_ln128_2 = shl i768 255, i768 %zext_ln128_4

]]></Node>
<StgValue><ssdm name="shl_ln128_2"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="768" op_0_bw="8">
<![CDATA[
for.inc156.split:81 %zext_ln128_5 = zext i8 %xor_ln128_2

]]></Node>
<StgValue><ssdm name="zext_ln128_5"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:82 %shl_ln128_3 = shl i768 %zext_ln128_5, i768 %zext_ln128_4

]]></Node>
<StgValue><ssdm name="shl_ln128_3"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:83 %xor_ln128_3 = xor i768 %shl_ln128_2, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln128_3"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:84 %and_ln128_1 = and i768 %or_ln128_1, i768 %xor_ln128_3

]]></Node>
<StgValue><ssdm name="and_ln128_1"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc156.split:85 %or_ln128_3 = or i768 %shl_ln128_3, i768 %and_ln128_1

]]></Node>
<StgValue><ssdm name="or_ln128_3"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc156.split:87 %store_ln127 = store i768 %or_ln128_3, i768 %empty_22

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
for.inc156.split:89 %br_ln127 = br void %for.inc156

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
