# RTL-synthesis-VSD-workshop
This is a RTL to FPGA workflow using Yosys synthesis Tool. This is a 10 days Project by VSDIAT.

![Alt Text](workshop_snaps/1.png)
![Alt Text](workshop_snaps/2.png)
![Alt Text](workshop_snaps/3.png)
![Alt Text](workshop_snaps/4.png)
![Alt Text](workshop_snaps/run_good_mux_commands.png)
![Alt Text](workshop_snaps/run_good_mux_opwaveform.png)
