
pts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fa4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00036e4c  08005188  08005188  00015188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803bfd4  0803bfd4  00050070  2**0
                  CONTENTS
  4 .ARM          00000000  0803bfd4  0803bfd4  00050070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0803bfd4  0803bfd4  00050070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803bfd4  0803bfd4  0004bfd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803bfd8  0803bfd8  0004bfd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0803bfdc  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  0803c04c  00050070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  0803c04c  000501a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00050070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c706  00000000  00000000  00050099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022c4  00000000  00000000  0005c79f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b00  00000000  00000000  0005ea68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009d8  00000000  00000000  0005f568  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b77e  00000000  00000000  0005ff40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a9ae  00000000  00000000  0007b6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009aa75  00000000  00000000  0008606c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120ae1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  00120b5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08005170 	.word	0x08005170

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08005170 	.word	0x08005170

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <HAL_Init+0x28>)
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 fb61 	bl	80008fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f003 fda0 	bl	8003d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 fb79 	bl	8000966 <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 fb41 	bl	8000912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000008 	.word	0x20000008
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	200000a0 	.word	0x200000a0

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	200000a0 	.word	0x200000a0

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b086      	sub	sp, #24
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000334:	2300      	movs	r3, #0
 8000336:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000338:	2300      	movs	r3, #0
 800033a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800033c:	2300      	movs	r3, #0
 800033e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d101      	bne.n	800034e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800034a:	2301      	movs	r3, #1
 800034c:	e0ce      	b.n	80004ec <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000358:	2b00      	cmp	r3, #0
 800035a:	d109      	bne.n	8000370 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f003 fd3c 	bl	8003de8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000370:	6878      	ldr	r0, [r7, #4]
 8000372:	f000 f9bd 	bl	80006f0 <ADC_ConversionStop_Disable>
 8000376:	4603      	mov	r3, r0
 8000378:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800037e:	f003 0310 	and.w	r3, r3, #16
 8000382:	2b00      	cmp	r3, #0
 8000384:	f040 80a9 	bne.w	80004da <HAL_ADC_Init+0x1ae>
 8000388:	7dfb      	ldrb	r3, [r7, #23]
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 80a5 	bne.w	80004da <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000394:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000398:	f023 0302 	bic.w	r3, r3, #2
 800039c:	f043 0202 	orr.w	r2, r3, #2
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4951      	ldr	r1, [pc, #324]	; (80004f4 <HAL_ADC_Init+0x1c8>)
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d10a      	bne.n	80003c8 <HAL_ADC_Init+0x9c>
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80003ba:	d002      	beq.n	80003c2 <HAL_ADC_Init+0x96>
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	69db      	ldr	r3, [r3, #28]
 80003c0:	e004      	b.n	80003cc <HAL_ADC_Init+0xa0>
 80003c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003c6:	e001      	b.n	80003cc <HAL_ADC_Init+0xa0>
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	7b1b      	ldrb	r3, [r3, #12]
 80003d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80003d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003d6:	68ba      	ldr	r2, [r7, #8]
 80003d8:	4313      	orrs	r3, r2
 80003da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003e4:	d003      	beq.n	80003ee <HAL_ADC_Init+0xc2>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	2b01      	cmp	r3, #1
 80003ec:	d102      	bne.n	80003f4 <HAL_ADC_Init+0xc8>
 80003ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003f2:	e000      	b.n	80003f6 <HAL_ADC_Init+0xca>
 80003f4:	2300      	movs	r3, #0
 80003f6:	693a      	ldr	r2, [r7, #16]
 80003f8:	4313      	orrs	r3, r2
 80003fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	7d1b      	ldrb	r3, [r3, #20]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d119      	bne.n	8000438 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	7b1b      	ldrb	r3, [r3, #12]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d109      	bne.n	8000420 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	3b01      	subs	r3, #1
 8000412:	035a      	lsls	r2, r3, #13
 8000414:	693b      	ldr	r3, [r7, #16]
 8000416:	4313      	orrs	r3, r2
 8000418:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800041c:	613b      	str	r3, [r7, #16]
 800041e:	e00b      	b.n	8000438 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000424:	f043 0220 	orr.w	r2, r3, #32
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000430:	f043 0201 	orr.w	r2, r3, #1
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	685b      	ldr	r3, [r3, #4]
 800043e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	693a      	ldr	r2, [r7, #16]
 8000448:	430a      	orrs	r2, r1
 800044a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	689a      	ldr	r2, [r3, #8]
 8000452:	4b29      	ldr	r3, [pc, #164]	; (80004f8 <HAL_ADC_Init+0x1cc>)
 8000454:	4013      	ands	r3, r2
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	6812      	ldr	r2, [r2, #0]
 800045a:	68b9      	ldr	r1, [r7, #8]
 800045c:	430b      	orrs	r3, r1
 800045e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000468:	d003      	beq.n	8000472 <HAL_ADC_Init+0x146>
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d104      	bne.n	800047c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	691b      	ldr	r3, [r3, #16]
 8000476:	3b01      	subs	r3, #1
 8000478:	051b      	lsls	r3, r3, #20
 800047a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000482:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	68fa      	ldr	r2, [r7, #12]
 800048c:	430a      	orrs	r2, r1
 800048e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	689a      	ldr	r2, [r3, #8]
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <HAL_ADC_Init+0x1d0>)
 8000498:	4013      	ands	r3, r2
 800049a:	68ba      	ldr	r2, [r7, #8]
 800049c:	429a      	cmp	r2, r3
 800049e:	d10b      	bne.n	80004b8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2200      	movs	r2, #0
 80004a4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004aa:	f023 0303 	bic.w	r3, r3, #3
 80004ae:	f043 0201 	orr.w	r2, r3, #1
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004b6:	e018      	b.n	80004ea <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004bc:	f023 0312 	bic.w	r3, r3, #18
 80004c0:	f043 0210 	orr.w	r2, r3, #16
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004cc:	f043 0201 	orr.w	r2, r3, #1
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80004d4:	2301      	movs	r3, #1
 80004d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004d8:	e007      	b.n	80004ea <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004de:	f043 0210 	orr.w	r2, r3, #16
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80004ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3718      	adds	r7, #24
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40013c00 	.word	0x40013c00
 80004f8:	ffe1f7fd 	.word	0xffe1f7fd
 80004fc:	ff1f0efe 	.word	0xff1f0efe

08000500 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800050e:	2300      	movs	r3, #0
 8000510:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000518:	2b01      	cmp	r3, #1
 800051a:	d101      	bne.n	8000520 <HAL_ADC_ConfigChannel+0x20>
 800051c:	2302      	movs	r3, #2
 800051e:	e0dc      	b.n	80006da <HAL_ADC_ConfigChannel+0x1da>
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2201      	movs	r2, #1
 8000524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	2b06      	cmp	r3, #6
 800052e:	d81c      	bhi.n	800056a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	685a      	ldr	r2, [r3, #4]
 800053a:	4613      	mov	r3, r2
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	4413      	add	r3, r2
 8000540:	3b05      	subs	r3, #5
 8000542:	221f      	movs	r2, #31
 8000544:	fa02 f303 	lsl.w	r3, r2, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	4019      	ands	r1, r3
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	6818      	ldr	r0, [r3, #0]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685a      	ldr	r2, [r3, #4]
 8000554:	4613      	mov	r3, r2
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	4413      	add	r3, r2
 800055a:	3b05      	subs	r3, #5
 800055c:	fa00 f203 	lsl.w	r2, r0, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	430a      	orrs	r2, r1
 8000566:	635a      	str	r2, [r3, #52]	; 0x34
 8000568:	e03c      	b.n	80005e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	2b0c      	cmp	r3, #12
 8000570:	d81c      	bhi.n	80005ac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685a      	ldr	r2, [r3, #4]
 800057c:	4613      	mov	r3, r2
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	4413      	add	r3, r2
 8000582:	3b23      	subs	r3, #35	; 0x23
 8000584:	221f      	movs	r2, #31
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	43db      	mvns	r3, r3
 800058c:	4019      	ands	r1, r3
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	6818      	ldr	r0, [r3, #0]
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685a      	ldr	r2, [r3, #4]
 8000596:	4613      	mov	r3, r2
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	4413      	add	r3, r2
 800059c:	3b23      	subs	r3, #35	; 0x23
 800059e:	fa00 f203 	lsl.w	r2, r0, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	430a      	orrs	r2, r1
 80005a8:	631a      	str	r2, [r3, #48]	; 0x30
 80005aa:	e01b      	b.n	80005e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	685a      	ldr	r2, [r3, #4]
 80005b6:	4613      	mov	r3, r2
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	4413      	add	r3, r2
 80005bc:	3b41      	subs	r3, #65	; 0x41
 80005be:	221f      	movs	r2, #31
 80005c0:	fa02 f303 	lsl.w	r3, r2, r3
 80005c4:	43db      	mvns	r3, r3
 80005c6:	4019      	ands	r1, r3
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	685a      	ldr	r2, [r3, #4]
 80005d0:	4613      	mov	r3, r2
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4413      	add	r3, r2
 80005d6:	3b41      	subs	r3, #65	; 0x41
 80005d8:	fa00 f203 	lsl.w	r2, r0, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	430a      	orrs	r2, r1
 80005e2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b09      	cmp	r3, #9
 80005ea:	d91c      	bls.n	8000626 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	68d9      	ldr	r1, [r3, #12]
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	4613      	mov	r3, r2
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	4413      	add	r3, r2
 80005fc:	3b1e      	subs	r3, #30
 80005fe:	2207      	movs	r2, #7
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	43db      	mvns	r3, r3
 8000606:	4019      	ands	r1, r3
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	6898      	ldr	r0, [r3, #8]
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4613      	mov	r3, r2
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	4413      	add	r3, r2
 8000616:	3b1e      	subs	r3, #30
 8000618:	fa00 f203 	lsl.w	r2, r0, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	430a      	orrs	r2, r1
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	e019      	b.n	800065a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	6919      	ldr	r1, [r3, #16]
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4613      	mov	r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	4413      	add	r3, r2
 8000636:	2207      	movs	r2, #7
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	43db      	mvns	r3, r3
 800063e:	4019      	ands	r1, r3
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	6898      	ldr	r0, [r3, #8]
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4613      	mov	r3, r2
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	4413      	add	r3, r2
 800064e:	fa00 f203 	lsl.w	r2, r0, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	430a      	orrs	r2, r1
 8000658:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b10      	cmp	r3, #16
 8000660:	d003      	beq.n	800066a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000666:	2b11      	cmp	r3, #17
 8000668:	d132      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a1d      	ldr	r2, [pc, #116]	; (80006e4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d125      	bne.n	80006c0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	689b      	ldr	r3, [r3, #8]
 800067a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800067e:	2b00      	cmp	r3, #0
 8000680:	d126      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000690:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2b10      	cmp	r3, #16
 8000698:	d11a      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <HAL_ADC_ConfigChannel+0x1e8>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a13      	ldr	r2, [pc, #76]	; (80006ec <HAL_ADC_ConfigChannel+0x1ec>)
 80006a0:	fba2 2303 	umull	r2, r3, r2, r3
 80006a4:	0c9a      	lsrs	r2, r3, #18
 80006a6:	4613      	mov	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4413      	add	r3, r2
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006b0:	e002      	b.n	80006b8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	3b01      	subs	r3, #1
 80006b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d1f9      	bne.n	80006b2 <HAL_ADC_ConfigChannel+0x1b2>
 80006be:	e007      	b.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c4:	f043 0220 	orr.w	r2, r3, #32
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80006cc:	2301      	movs	r3, #1
 80006ce:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr
 80006e4:	40012400 	.word	0x40012400
 80006e8:	20000008 	.word	0x20000008
 80006ec:	431bde83 	.word	0x431bde83

080006f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	2b01      	cmp	r3, #1
 8000708:	d127      	bne.n	800075a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f022 0201 	bic.w	r2, r2, #1
 8000718:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800071a:	f7ff fddb 	bl	80002d4 <HAL_GetTick>
 800071e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000720:	e014      	b.n	800074c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000722:	f7ff fdd7 	bl	80002d4 <HAL_GetTick>
 8000726:	4602      	mov	r2, r0
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	1ad3      	subs	r3, r2, r3
 800072c:	2b02      	cmp	r3, #2
 800072e:	d90d      	bls.n	800074c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000734:	f043 0210 	orr.w	r2, r3, #16
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000740:	f043 0201 	orr.w	r2, r3, #1
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	e007      	b.n	800075c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	689b      	ldr	r3, [r3, #8]
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	2b01      	cmp	r3, #1
 8000758:	d0e3      	beq.n	8000722 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800078c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000796:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <__NVIC_GetPriorityGrouping+0x18>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	db0b      	blt.n	80007f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	f003 021f 	and.w	r2, r3, #31
 80007e0:	4906      	ldr	r1, [pc, #24]	; (80007fc <__NVIC_EnableIRQ+0x34>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	095b      	lsrs	r3, r3, #5
 80007e8:	2001      	movs	r0, #1
 80007ea:	fa00 f202 	lsl.w	r2, r0, r2
 80007ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr
 80007fc:	e000e100 	.word	0xe000e100

08000800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	6039      	str	r1, [r7, #0]
 800080a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000810:	2b00      	cmp	r3, #0
 8000812:	db0a      	blt.n	800082a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	b2da      	uxtb	r2, r3
 8000818:	490c      	ldr	r1, [pc, #48]	; (800084c <__NVIC_SetPriority+0x4c>)
 800081a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081e:	0112      	lsls	r2, r2, #4
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	440b      	add	r3, r1
 8000824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000828:	e00a      	b.n	8000840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4908      	ldr	r1, [pc, #32]	; (8000850 <__NVIC_SetPriority+0x50>)
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	f003 030f 	and.w	r3, r3, #15
 8000836:	3b04      	subs	r3, #4
 8000838:	0112      	lsls	r2, r2, #4
 800083a:	b2d2      	uxtb	r2, r2
 800083c:	440b      	add	r3, r1
 800083e:	761a      	strb	r2, [r3, #24]
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	e000e100 	.word	0xe000e100
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000854:	b480      	push	{r7}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	f1c3 0307 	rsb	r3, r3, #7
 800086e:	2b04      	cmp	r3, #4
 8000870:	bf28      	it	cs
 8000872:	2304      	movcs	r3, #4
 8000874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3304      	adds	r3, #4
 800087a:	2b06      	cmp	r3, #6
 800087c:	d902      	bls.n	8000884 <NVIC_EncodePriority+0x30>
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3b03      	subs	r3, #3
 8000882:	e000      	b.n	8000886 <NVIC_EncodePriority+0x32>
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000888:	f04f 32ff 	mov.w	r2, #4294967295
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	43da      	mvns	r2, r3
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	401a      	ands	r2, r3
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800089c:	f04f 31ff 	mov.w	r1, #4294967295
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	fa01 f303 	lsl.w	r3, r1, r3
 80008a6:	43d9      	mvns	r1, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	4313      	orrs	r3, r2
         );
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3724      	adds	r7, #36	; 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr

080008b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c8:	d301      	bcc.n	80008ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00f      	b.n	80008ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ce:	4a0a      	ldr	r2, [pc, #40]	; (80008f8 <SysTick_Config+0x40>)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3b01      	subs	r3, #1
 80008d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008d6:	210f      	movs	r1, #15
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	f7ff ff90 	bl	8000800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <SysTick_Config+0x40>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <SysTick_Config+0x40>)
 80008e8:	2207      	movs	r2, #7
 80008ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	e000e010 	.word	0xe000e010

080008fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff2d 	bl	8000764 <__NVIC_SetPriorityGrouping>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000912:	b580      	push	{r7, lr}
 8000914:	b086      	sub	sp, #24
 8000916:	af00      	add	r7, sp, #0
 8000918:	4603      	mov	r3, r0
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
 800091e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000924:	f7ff ff42 	bl	80007ac <__NVIC_GetPriorityGrouping>
 8000928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	68b9      	ldr	r1, [r7, #8]
 800092e:	6978      	ldr	r0, [r7, #20]
 8000930:	f7ff ff90 	bl	8000854 <NVIC_EncodePriority>
 8000934:	4602      	mov	r2, r0
 8000936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff5f 	bl	8000800 <__NVIC_SetPriority>
}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	4603      	mov	r3, r0
 8000952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff35 	bl	80007c8 <__NVIC_EnableIRQ>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ffa2 	bl	80008b8 <SysTick_Config>
 8000974:	4603      	mov	r3, r0
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000988:	2300      	movs	r3, #0
 800098a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d101      	bne.n	8000996 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
 8000994:	e059      	b.n	8000a4a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	461a      	mov	r2, r3
 800099c:	4b2d      	ldr	r3, [pc, #180]	; (8000a54 <HAL_DMA_Init+0xd4>)
 800099e:	429a      	cmp	r2, r3
 80009a0:	d80f      	bhi.n	80009c2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	461a      	mov	r2, r3
 80009a8:	4b2b      	ldr	r3, [pc, #172]	; (8000a58 <HAL_DMA_Init+0xd8>)
 80009aa:	4413      	add	r3, r2
 80009ac:	4a2b      	ldr	r2, [pc, #172]	; (8000a5c <HAL_DMA_Init+0xdc>)
 80009ae:	fba2 2303 	umull	r2, r3, r2, r3
 80009b2:	091b      	lsrs	r3, r3, #4
 80009b4:	009a      	lsls	r2, r3, #2
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a28      	ldr	r2, [pc, #160]	; (8000a60 <HAL_DMA_Init+0xe0>)
 80009be:	63da      	str	r2, [r3, #60]	; 0x3c
 80009c0:	e00e      	b.n	80009e0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	461a      	mov	r2, r3
 80009c8:	4b26      	ldr	r3, [pc, #152]	; (8000a64 <HAL_DMA_Init+0xe4>)
 80009ca:	4413      	add	r3, r2
 80009cc:	4a23      	ldr	r2, [pc, #140]	; (8000a5c <HAL_DMA_Init+0xdc>)
 80009ce:	fba2 2303 	umull	r2, r3, r2, r3
 80009d2:	091b      	lsrs	r3, r3, #4
 80009d4:	009a      	lsls	r2, r3, #2
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a22      	ldr	r2, [pc, #136]	; (8000a68 <HAL_DMA_Init+0xe8>)
 80009de:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2202      	movs	r2, #2
 80009e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80009f6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a24:	68fa      	ldr	r2, [r7, #12]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2200      	movs	r2, #0
 8000a36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	40020407 	.word	0x40020407
 8000a58:	bffdfff8 	.word	0xbffdfff8
 8000a5c:	cccccccd 	.word	0xcccccccd
 8000a60:	40020000 	.word	0x40020000
 8000a64:	bffdfbf8 	.word	0xbffdfbf8
 8000a68:	40020400 	.word	0x40020400

08000a6c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	d005      	beq.n	8000a8e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2204      	movs	r2, #4
 8000a86:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	73fb      	strb	r3, [r7, #15]
 8000a8c:	e0d6      	b.n	8000c3c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f022 020e 	bic.w	r2, r2, #14
 8000a9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f022 0201 	bic.w	r2, r2, #1
 8000aac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4b64      	ldr	r3, [pc, #400]	; (8000c48 <HAL_DMA_Abort_IT+0x1dc>)
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	d958      	bls.n	8000b6c <HAL_DMA_Abort_IT+0x100>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a63      	ldr	r2, [pc, #396]	; (8000c4c <HAL_DMA_Abort_IT+0x1e0>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d04f      	beq.n	8000b64 <HAL_DMA_Abort_IT+0xf8>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a61      	ldr	r2, [pc, #388]	; (8000c50 <HAL_DMA_Abort_IT+0x1e4>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d048      	beq.n	8000b60 <HAL_DMA_Abort_IT+0xf4>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a60      	ldr	r2, [pc, #384]	; (8000c54 <HAL_DMA_Abort_IT+0x1e8>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d040      	beq.n	8000b5a <HAL_DMA_Abort_IT+0xee>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a5e      	ldr	r2, [pc, #376]	; (8000c58 <HAL_DMA_Abort_IT+0x1ec>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d038      	beq.n	8000b54 <HAL_DMA_Abort_IT+0xe8>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4a5d      	ldr	r2, [pc, #372]	; (8000c5c <HAL_DMA_Abort_IT+0x1f0>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d030      	beq.n	8000b4e <HAL_DMA_Abort_IT+0xe2>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a5b      	ldr	r2, [pc, #364]	; (8000c60 <HAL_DMA_Abort_IT+0x1f4>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d028      	beq.n	8000b48 <HAL_DMA_Abort_IT+0xdc>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a53      	ldr	r2, [pc, #332]	; (8000c48 <HAL_DMA_Abort_IT+0x1dc>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d020      	beq.n	8000b42 <HAL_DMA_Abort_IT+0xd6>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a57      	ldr	r2, [pc, #348]	; (8000c64 <HAL_DMA_Abort_IT+0x1f8>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d019      	beq.n	8000b3e <HAL_DMA_Abort_IT+0xd2>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a56      	ldr	r2, [pc, #344]	; (8000c68 <HAL_DMA_Abort_IT+0x1fc>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d012      	beq.n	8000b3a <HAL_DMA_Abort_IT+0xce>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a54      	ldr	r2, [pc, #336]	; (8000c6c <HAL_DMA_Abort_IT+0x200>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d00a      	beq.n	8000b34 <HAL_DMA_Abort_IT+0xc8>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a53      	ldr	r2, [pc, #332]	; (8000c70 <HAL_DMA_Abort_IT+0x204>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d102      	bne.n	8000b2e <HAL_DMA_Abort_IT+0xc2>
 8000b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2c:	e01b      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b32:	e018      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b38:	e015      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b3a:	2310      	movs	r3, #16
 8000b3c:	e013      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e011      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b46:	e00e      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000b4c:	e00b      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b52:	e008      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b58:	e005      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b5e:	e002      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b60:	2310      	movs	r3, #16
 8000b62:	e000      	b.n	8000b66 <HAL_DMA_Abort_IT+0xfa>
 8000b64:	2301      	movs	r3, #1
 8000b66:	4a43      	ldr	r2, [pc, #268]	; (8000c74 <HAL_DMA_Abort_IT+0x208>)
 8000b68:	6053      	str	r3, [r2, #4]
 8000b6a:	e057      	b.n	8000c1c <HAL_DMA_Abort_IT+0x1b0>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a36      	ldr	r2, [pc, #216]	; (8000c4c <HAL_DMA_Abort_IT+0x1e0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d04f      	beq.n	8000c16 <HAL_DMA_Abort_IT+0x1aa>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a35      	ldr	r2, [pc, #212]	; (8000c50 <HAL_DMA_Abort_IT+0x1e4>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d048      	beq.n	8000c12 <HAL_DMA_Abort_IT+0x1a6>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a33      	ldr	r2, [pc, #204]	; (8000c54 <HAL_DMA_Abort_IT+0x1e8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d040      	beq.n	8000c0c <HAL_DMA_Abort_IT+0x1a0>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a32      	ldr	r2, [pc, #200]	; (8000c58 <HAL_DMA_Abort_IT+0x1ec>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d038      	beq.n	8000c06 <HAL_DMA_Abort_IT+0x19a>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a30      	ldr	r2, [pc, #192]	; (8000c5c <HAL_DMA_Abort_IT+0x1f0>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d030      	beq.n	8000c00 <HAL_DMA_Abort_IT+0x194>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a2f      	ldr	r2, [pc, #188]	; (8000c60 <HAL_DMA_Abort_IT+0x1f4>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d028      	beq.n	8000bfa <HAL_DMA_Abort_IT+0x18e>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a26      	ldr	r2, [pc, #152]	; (8000c48 <HAL_DMA_Abort_IT+0x1dc>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d020      	beq.n	8000bf4 <HAL_DMA_Abort_IT+0x188>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a2b      	ldr	r2, [pc, #172]	; (8000c64 <HAL_DMA_Abort_IT+0x1f8>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d019      	beq.n	8000bf0 <HAL_DMA_Abort_IT+0x184>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a29      	ldr	r2, [pc, #164]	; (8000c68 <HAL_DMA_Abort_IT+0x1fc>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d012      	beq.n	8000bec <HAL_DMA_Abort_IT+0x180>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a28      	ldr	r2, [pc, #160]	; (8000c6c <HAL_DMA_Abort_IT+0x200>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00a      	beq.n	8000be6 <HAL_DMA_Abort_IT+0x17a>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a26      	ldr	r2, [pc, #152]	; (8000c70 <HAL_DMA_Abort_IT+0x204>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d102      	bne.n	8000be0 <HAL_DMA_Abort_IT+0x174>
 8000bda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bde:	e01b      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000be0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000be4:	e018      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000be6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bea:	e015      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000bec:	2310      	movs	r3, #16
 8000bee:	e013      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e011      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000bf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bf8:	e00e      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000bfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000bfe:	e00b      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000c00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c04:	e008      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c0a:	e005      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000c0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c10:	e002      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000c12:	2310      	movs	r3, #16
 8000c14:	e000      	b.n	8000c18 <HAL_DMA_Abort_IT+0x1ac>
 8000c16:	2301      	movs	r3, #1
 8000c18:	4a17      	ldr	r2, [pc, #92]	; (8000c78 <HAL_DMA_Abort_IT+0x20c>)
 8000c1a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	4798      	blx	r3
    } 
  }
  return status;
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40020080 	.word	0x40020080
 8000c4c:	40020008 	.word	0x40020008
 8000c50:	4002001c 	.word	0x4002001c
 8000c54:	40020030 	.word	0x40020030
 8000c58:	40020044 	.word	0x40020044
 8000c5c:	40020058 	.word	0x40020058
 8000c60:	4002006c 	.word	0x4002006c
 8000c64:	40020408 	.word	0x40020408
 8000c68:	4002041c 	.word	0x4002041c
 8000c6c:	40020430 	.word	0x40020430
 8000c70:	40020444 	.word	0x40020444
 8000c74:	40020400 	.word	0x40020400
 8000c78:	40020000 	.word	0x40020000

08000c7c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c98:	2204      	movs	r2, #4
 8000c9a:	409a      	lsls	r2, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	f000 80d6 	beq.w	8000e52 <HAL_DMA_IRQHandler+0x1d6>
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	f003 0304 	and.w	r3, r3, #4
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f000 80d0 	beq.w	8000e52 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0320 	and.w	r3, r3, #32
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d107      	bne.n	8000cd0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f022 0204 	bic.w	r2, r2, #4
 8000cce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b9b      	ldr	r3, [pc, #620]	; (8000f44 <HAL_DMA_IRQHandler+0x2c8>)
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d958      	bls.n	8000d8e <HAL_DMA_IRQHandler+0x112>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a99      	ldr	r2, [pc, #612]	; (8000f48 <HAL_DMA_IRQHandler+0x2cc>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d04f      	beq.n	8000d86 <HAL_DMA_IRQHandler+0x10a>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a98      	ldr	r2, [pc, #608]	; (8000f4c <HAL_DMA_IRQHandler+0x2d0>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d048      	beq.n	8000d82 <HAL_DMA_IRQHandler+0x106>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a96      	ldr	r2, [pc, #600]	; (8000f50 <HAL_DMA_IRQHandler+0x2d4>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d040      	beq.n	8000d7c <HAL_DMA_IRQHandler+0x100>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a95      	ldr	r2, [pc, #596]	; (8000f54 <HAL_DMA_IRQHandler+0x2d8>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d038      	beq.n	8000d76 <HAL_DMA_IRQHandler+0xfa>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a93      	ldr	r2, [pc, #588]	; (8000f58 <HAL_DMA_IRQHandler+0x2dc>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d030      	beq.n	8000d70 <HAL_DMA_IRQHandler+0xf4>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a92      	ldr	r2, [pc, #584]	; (8000f5c <HAL_DMA_IRQHandler+0x2e0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d028      	beq.n	8000d6a <HAL_DMA_IRQHandler+0xee>
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a89      	ldr	r2, [pc, #548]	; (8000f44 <HAL_DMA_IRQHandler+0x2c8>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d020      	beq.n	8000d64 <HAL_DMA_IRQHandler+0xe8>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a8e      	ldr	r2, [pc, #568]	; (8000f60 <HAL_DMA_IRQHandler+0x2e4>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d019      	beq.n	8000d60 <HAL_DMA_IRQHandler+0xe4>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a8c      	ldr	r2, [pc, #560]	; (8000f64 <HAL_DMA_IRQHandler+0x2e8>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d012      	beq.n	8000d5c <HAL_DMA_IRQHandler+0xe0>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a8b      	ldr	r2, [pc, #556]	; (8000f68 <HAL_DMA_IRQHandler+0x2ec>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d00a      	beq.n	8000d56 <HAL_DMA_IRQHandler+0xda>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a89      	ldr	r2, [pc, #548]	; (8000f6c <HAL_DMA_IRQHandler+0x2f0>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d102      	bne.n	8000d50 <HAL_DMA_IRQHandler+0xd4>
 8000d4a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d4e:	e01b      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d54:	e018      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d5a:	e015      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d5c:	2340      	movs	r3, #64	; 0x40
 8000d5e:	e013      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d60:	2304      	movs	r3, #4
 8000d62:	e011      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d64:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d68:	e00e      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d6e:	e00b      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d74:	e008      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d7a:	e005      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d80:	e002      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d82:	2340      	movs	r3, #64	; 0x40
 8000d84:	e000      	b.n	8000d88 <HAL_DMA_IRQHandler+0x10c>
 8000d86:	2304      	movs	r3, #4
 8000d88:	4a79      	ldr	r2, [pc, #484]	; (8000f70 <HAL_DMA_IRQHandler+0x2f4>)
 8000d8a:	6053      	str	r3, [r2, #4]
 8000d8c:	e057      	b.n	8000e3e <HAL_DMA_IRQHandler+0x1c2>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a6d      	ldr	r2, [pc, #436]	; (8000f48 <HAL_DMA_IRQHandler+0x2cc>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d04f      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x1bc>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a6b      	ldr	r2, [pc, #428]	; (8000f4c <HAL_DMA_IRQHandler+0x2d0>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d048      	beq.n	8000e34 <HAL_DMA_IRQHandler+0x1b8>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a6a      	ldr	r2, [pc, #424]	; (8000f50 <HAL_DMA_IRQHandler+0x2d4>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d040      	beq.n	8000e2e <HAL_DMA_IRQHandler+0x1b2>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a68      	ldr	r2, [pc, #416]	; (8000f54 <HAL_DMA_IRQHandler+0x2d8>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d038      	beq.n	8000e28 <HAL_DMA_IRQHandler+0x1ac>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a67      	ldr	r2, [pc, #412]	; (8000f58 <HAL_DMA_IRQHandler+0x2dc>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d030      	beq.n	8000e22 <HAL_DMA_IRQHandler+0x1a6>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a65      	ldr	r2, [pc, #404]	; (8000f5c <HAL_DMA_IRQHandler+0x2e0>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d028      	beq.n	8000e1c <HAL_DMA_IRQHandler+0x1a0>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a5d      	ldr	r2, [pc, #372]	; (8000f44 <HAL_DMA_IRQHandler+0x2c8>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d020      	beq.n	8000e16 <HAL_DMA_IRQHandler+0x19a>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a61      	ldr	r2, [pc, #388]	; (8000f60 <HAL_DMA_IRQHandler+0x2e4>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d019      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x196>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a60      	ldr	r2, [pc, #384]	; (8000f64 <HAL_DMA_IRQHandler+0x2e8>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d012      	beq.n	8000e0e <HAL_DMA_IRQHandler+0x192>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a5e      	ldr	r2, [pc, #376]	; (8000f68 <HAL_DMA_IRQHandler+0x2ec>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d00a      	beq.n	8000e08 <HAL_DMA_IRQHandler+0x18c>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a5d      	ldr	r2, [pc, #372]	; (8000f6c <HAL_DMA_IRQHandler+0x2f0>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d102      	bne.n	8000e02 <HAL_DMA_IRQHandler+0x186>
 8000dfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e00:	e01b      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e02:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e06:	e018      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e0c:	e015      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e0e:	2340      	movs	r3, #64	; 0x40
 8000e10:	e013      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e12:	2304      	movs	r3, #4
 8000e14:	e011      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000e1a:	e00e      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e20:	e00b      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e22:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e26:	e008      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e2c:	e005      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e32:	e002      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e34:	2340      	movs	r3, #64	; 0x40
 8000e36:	e000      	b.n	8000e3a <HAL_DMA_IRQHandler+0x1be>
 8000e38:	2304      	movs	r3, #4
 8000e3a:	4a4e      	ldr	r2, [pc, #312]	; (8000f74 <HAL_DMA_IRQHandler+0x2f8>)
 8000e3c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f000 8136 	beq.w	80010b4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000e50:	e130      	b.n	80010b4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	2202      	movs	r2, #2
 8000e58:	409a      	lsls	r2, r3
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 80f8 	beq.w	8001054 <HAL_DMA_IRQHandler+0x3d8>
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 80f2 	beq.w	8001054 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0320 	and.w	r3, r3, #32
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d10b      	bne.n	8000e96 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f022 020a 	bic.w	r2, r2, #10
 8000e8c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2201      	movs	r2, #1
 8000e92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b29      	ldr	r3, [pc, #164]	; (8000f44 <HAL_DMA_IRQHandler+0x2c8>)
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d973      	bls.n	8000f8a <HAL_DMA_IRQHandler+0x30e>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a28      	ldr	r2, [pc, #160]	; (8000f48 <HAL_DMA_IRQHandler+0x2cc>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d06a      	beq.n	8000f82 <HAL_DMA_IRQHandler+0x306>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <HAL_DMA_IRQHandler+0x2d0>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d063      	beq.n	8000f7e <HAL_DMA_IRQHandler+0x302>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a25      	ldr	r2, [pc, #148]	; (8000f50 <HAL_DMA_IRQHandler+0x2d4>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d05b      	beq.n	8000f78 <HAL_DMA_IRQHandler+0x2fc>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a23      	ldr	r2, [pc, #140]	; (8000f54 <HAL_DMA_IRQHandler+0x2d8>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d038      	beq.n	8000f3c <HAL_DMA_IRQHandler+0x2c0>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a22      	ldr	r2, [pc, #136]	; (8000f58 <HAL_DMA_IRQHandler+0x2dc>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d030      	beq.n	8000f36 <HAL_DMA_IRQHandler+0x2ba>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a20      	ldr	r2, [pc, #128]	; (8000f5c <HAL_DMA_IRQHandler+0x2e0>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d028      	beq.n	8000f30 <HAL_DMA_IRQHandler+0x2b4>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a18      	ldr	r2, [pc, #96]	; (8000f44 <HAL_DMA_IRQHandler+0x2c8>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d020      	beq.n	8000f2a <HAL_DMA_IRQHandler+0x2ae>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a1c      	ldr	r2, [pc, #112]	; (8000f60 <HAL_DMA_IRQHandler+0x2e4>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d019      	beq.n	8000f26 <HAL_DMA_IRQHandler+0x2aa>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a1b      	ldr	r2, [pc, #108]	; (8000f64 <HAL_DMA_IRQHandler+0x2e8>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d012      	beq.n	8000f22 <HAL_DMA_IRQHandler+0x2a6>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a19      	ldr	r2, [pc, #100]	; (8000f68 <HAL_DMA_IRQHandler+0x2ec>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d00a      	beq.n	8000f1c <HAL_DMA_IRQHandler+0x2a0>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a18      	ldr	r2, [pc, #96]	; (8000f6c <HAL_DMA_IRQHandler+0x2f0>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d102      	bne.n	8000f16 <HAL_DMA_IRQHandler+0x29a>
 8000f10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f14:	e036      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f1a:	e033      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f20:	e030      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f22:	2320      	movs	r3, #32
 8000f24:	e02e      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f26:	2302      	movs	r3, #2
 8000f28:	e02c      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f2e:	e029      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f34:	e026      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f3a:	e023      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f40:	e020      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f42:	bf00      	nop
 8000f44:	40020080 	.word	0x40020080
 8000f48:	40020008 	.word	0x40020008
 8000f4c:	4002001c 	.word	0x4002001c
 8000f50:	40020030 	.word	0x40020030
 8000f54:	40020044 	.word	0x40020044
 8000f58:	40020058 	.word	0x40020058
 8000f5c:	4002006c 	.word	0x4002006c
 8000f60:	40020408 	.word	0x40020408
 8000f64:	4002041c 	.word	0x4002041c
 8000f68:	40020430 	.word	0x40020430
 8000f6c:	40020444 	.word	0x40020444
 8000f70:	40020400 	.word	0x40020400
 8000f74:	40020000 	.word	0x40020000
 8000f78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f7c:	e002      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f7e:	2320      	movs	r3, #32
 8000f80:	e000      	b.n	8000f84 <HAL_DMA_IRQHandler+0x308>
 8000f82:	2302      	movs	r3, #2
 8000f84:	4a4e      	ldr	r2, [pc, #312]	; (80010c0 <HAL_DMA_IRQHandler+0x444>)
 8000f86:	6053      	str	r3, [r2, #4]
 8000f88:	e057      	b.n	800103a <HAL_DMA_IRQHandler+0x3be>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a4d      	ldr	r2, [pc, #308]	; (80010c4 <HAL_DMA_IRQHandler+0x448>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d04f      	beq.n	8001034 <HAL_DMA_IRQHandler+0x3b8>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a4b      	ldr	r2, [pc, #300]	; (80010c8 <HAL_DMA_IRQHandler+0x44c>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d048      	beq.n	8001030 <HAL_DMA_IRQHandler+0x3b4>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a4a      	ldr	r2, [pc, #296]	; (80010cc <HAL_DMA_IRQHandler+0x450>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d040      	beq.n	800102a <HAL_DMA_IRQHandler+0x3ae>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a48      	ldr	r2, [pc, #288]	; (80010d0 <HAL_DMA_IRQHandler+0x454>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d038      	beq.n	8001024 <HAL_DMA_IRQHandler+0x3a8>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a47      	ldr	r2, [pc, #284]	; (80010d4 <HAL_DMA_IRQHandler+0x458>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d030      	beq.n	800101e <HAL_DMA_IRQHandler+0x3a2>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a45      	ldr	r2, [pc, #276]	; (80010d8 <HAL_DMA_IRQHandler+0x45c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d028      	beq.n	8001018 <HAL_DMA_IRQHandler+0x39c>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a44      	ldr	r2, [pc, #272]	; (80010dc <HAL_DMA_IRQHandler+0x460>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d020      	beq.n	8001012 <HAL_DMA_IRQHandler+0x396>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a42      	ldr	r2, [pc, #264]	; (80010e0 <HAL_DMA_IRQHandler+0x464>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d019      	beq.n	800100e <HAL_DMA_IRQHandler+0x392>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a41      	ldr	r2, [pc, #260]	; (80010e4 <HAL_DMA_IRQHandler+0x468>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d012      	beq.n	800100a <HAL_DMA_IRQHandler+0x38e>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a3f      	ldr	r2, [pc, #252]	; (80010e8 <HAL_DMA_IRQHandler+0x46c>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d00a      	beq.n	8001004 <HAL_DMA_IRQHandler+0x388>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a3e      	ldr	r2, [pc, #248]	; (80010ec <HAL_DMA_IRQHandler+0x470>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d102      	bne.n	8000ffe <HAL_DMA_IRQHandler+0x382>
 8000ff8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ffc:	e01b      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8000ffe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001002:	e018      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001008:	e015      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 800100a:	2320      	movs	r3, #32
 800100c:	e013      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 800100e:	2302      	movs	r3, #2
 8001010:	e011      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001012:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001016:	e00e      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001018:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800101c:	e00b      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 800101e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001022:	e008      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001024:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001028:	e005      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 800102a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800102e:	e002      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001030:	2320      	movs	r3, #32
 8001032:	e000      	b.n	8001036 <HAL_DMA_IRQHandler+0x3ba>
 8001034:	2302      	movs	r3, #2
 8001036:	4a2e      	ldr	r2, [pc, #184]	; (80010f0 <HAL_DMA_IRQHandler+0x474>)
 8001038:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001046:	2b00      	cmp	r3, #0
 8001048:	d034      	beq.n	80010b4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001052:	e02f      	b.n	80010b4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001058:	2208      	movs	r2, #8
 800105a:	409a      	lsls	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4013      	ands	r3, r2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d028      	beq.n	80010b6 <HAL_DMA_IRQHandler+0x43a>
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	f003 0308 	and.w	r3, r3, #8
 800106a:	2b00      	cmp	r3, #0
 800106c:	d023      	beq.n	80010b6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f022 020e 	bic.w	r2, r2, #14
 800107c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001086:	2101      	movs	r1, #1
 8001088:	fa01 f202 	lsl.w	r2, r1, r2
 800108c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2201      	movs	r2, #1
 8001092:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d004      	beq.n	80010b6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	4798      	blx	r3
    }
  }
  return;
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
}
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020400 	.word	0x40020400
 80010c4:	40020008 	.word	0x40020008
 80010c8:	4002001c 	.word	0x4002001c
 80010cc:	40020030 	.word	0x40020030
 80010d0:	40020044 	.word	0x40020044
 80010d4:	40020058 	.word	0x40020058
 80010d8:	4002006c 	.word	0x4002006c
 80010dc:	40020080 	.word	0x40020080
 80010e0:	40020408 	.word	0x40020408
 80010e4:	4002041c 	.word	0x4002041c
 80010e8:	40020430 	.word	0x40020430
 80010ec:	40020444 	.word	0x40020444
 80010f0:	40020000 	.word	0x40020000

080010f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b08b      	sub	sp, #44	; 0x2c
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001102:	2300      	movs	r3, #0
 8001104:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001106:	e133      	b.n	8001370 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001108:	2201      	movs	r2, #1
 800110a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	69fa      	ldr	r2, [r7, #28]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	429a      	cmp	r2, r3
 8001122:	f040 8122 	bne.w	800136a <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2b12      	cmp	r3, #18
 800112c:	d034      	beq.n	8001198 <HAL_GPIO_Init+0xa4>
 800112e:	2b12      	cmp	r3, #18
 8001130:	d80d      	bhi.n	800114e <HAL_GPIO_Init+0x5a>
 8001132:	2b02      	cmp	r3, #2
 8001134:	d02b      	beq.n	800118e <HAL_GPIO_Init+0x9a>
 8001136:	2b02      	cmp	r3, #2
 8001138:	d804      	bhi.n	8001144 <HAL_GPIO_Init+0x50>
 800113a:	2b00      	cmp	r3, #0
 800113c:	d031      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
 800113e:	2b01      	cmp	r3, #1
 8001140:	d01c      	beq.n	800117c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001142:	e048      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001144:	2b03      	cmp	r3, #3
 8001146:	d043      	beq.n	80011d0 <HAL_GPIO_Init+0xdc>
 8001148:	2b11      	cmp	r3, #17
 800114a:	d01b      	beq.n	8001184 <HAL_GPIO_Init+0x90>
          break;
 800114c:	e043      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800114e:	4a8f      	ldr	r2, [pc, #572]	; (800138c <HAL_GPIO_Init+0x298>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d026      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
 8001154:	4a8d      	ldr	r2, [pc, #564]	; (800138c <HAL_GPIO_Init+0x298>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d806      	bhi.n	8001168 <HAL_GPIO_Init+0x74>
 800115a:	4a8d      	ldr	r2, [pc, #564]	; (8001390 <HAL_GPIO_Init+0x29c>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d020      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
 8001160:	4a8c      	ldr	r2, [pc, #560]	; (8001394 <HAL_GPIO_Init+0x2a0>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d01d      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
          break;
 8001166:	e036      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001168:	4a8b      	ldr	r2, [pc, #556]	; (8001398 <HAL_GPIO_Init+0x2a4>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d019      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
 800116e:	4a8b      	ldr	r2, [pc, #556]	; (800139c <HAL_GPIO_Init+0x2a8>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d016      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
 8001174:	4a8a      	ldr	r2, [pc, #552]	; (80013a0 <HAL_GPIO_Init+0x2ac>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d013      	beq.n	80011a2 <HAL_GPIO_Init+0xae>
          break;
 800117a:	e02c      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	623b      	str	r3, [r7, #32]
          break;
 8001182:	e028      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	3304      	adds	r3, #4
 800118a:	623b      	str	r3, [r7, #32]
          break;
 800118c:	e023      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	3308      	adds	r3, #8
 8001194:	623b      	str	r3, [r7, #32]
          break;
 8001196:	e01e      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	330c      	adds	r3, #12
 800119e:	623b      	str	r3, [r7, #32]
          break;
 80011a0:	e019      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011aa:	2304      	movs	r3, #4
 80011ac:	623b      	str	r3, [r7, #32]
          break;
 80011ae:	e012      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d105      	bne.n	80011c4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011b8:	2308      	movs	r3, #8
 80011ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69fa      	ldr	r2, [r7, #28]
 80011c0:	611a      	str	r2, [r3, #16]
          break;
 80011c2:	e008      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011c4:	2308      	movs	r3, #8
 80011c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	615a      	str	r2, [r3, #20]
          break;
 80011ce:	e002      	b.n	80011d6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
          break;
 80011d4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	2bff      	cmp	r3, #255	; 0xff
 80011da:	d801      	bhi.n	80011e0 <HAL_GPIO_Init+0xec>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	e001      	b.n	80011e4 <HAL_GPIO_Init+0xf0>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3304      	adds	r3, #4
 80011e4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	2bff      	cmp	r3, #255	; 0xff
 80011ea:	d802      	bhi.n	80011f2 <HAL_GPIO_Init+0xfe>
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x104>
 80011f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f4:	3b08      	subs	r3, #8
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	210f      	movs	r1, #15
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	401a      	ands	r2, r3
 800120a:	6a39      	ldr	r1, [r7, #32]
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	431a      	orrs	r2, r3
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 80a2 	beq.w	800136a <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001226:	4b5f      	ldr	r3, [pc, #380]	; (80013a4 <HAL_GPIO_Init+0x2b0>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	4a5e      	ldr	r2, [pc, #376]	; (80013a4 <HAL_GPIO_Init+0x2b0>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6193      	str	r3, [r2, #24]
 8001232:	4b5c      	ldr	r3, [pc, #368]	; (80013a4 <HAL_GPIO_Init+0x2b0>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800123e:	4a5a      	ldr	r2, [pc, #360]	; (80013a8 <HAL_GPIO_Init+0x2b4>)
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	089b      	lsrs	r3, r3, #2
 8001244:	3302      	adds	r3, #2
 8001246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800124c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124e:	f003 0303 	and.w	r3, r3, #3
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	220f      	movs	r2, #15
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	4013      	ands	r3, r2
 8001260:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a51      	ldr	r2, [pc, #324]	; (80013ac <HAL_GPIO_Init+0x2b8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d01f      	beq.n	80012aa <HAL_GPIO_Init+0x1b6>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a50      	ldr	r2, [pc, #320]	; (80013b0 <HAL_GPIO_Init+0x2bc>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d019      	beq.n	80012a6 <HAL_GPIO_Init+0x1b2>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a4f      	ldr	r2, [pc, #316]	; (80013b4 <HAL_GPIO_Init+0x2c0>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d013      	beq.n	80012a2 <HAL_GPIO_Init+0x1ae>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a4e      	ldr	r2, [pc, #312]	; (80013b8 <HAL_GPIO_Init+0x2c4>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d00d      	beq.n	800129e <HAL_GPIO_Init+0x1aa>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4d      	ldr	r2, [pc, #308]	; (80013bc <HAL_GPIO_Init+0x2c8>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d007      	beq.n	800129a <HAL_GPIO_Init+0x1a6>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4c      	ldr	r2, [pc, #304]	; (80013c0 <HAL_GPIO_Init+0x2cc>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d101      	bne.n	8001296 <HAL_GPIO_Init+0x1a2>
 8001292:	2305      	movs	r3, #5
 8001294:	e00a      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 8001296:	2306      	movs	r3, #6
 8001298:	e008      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 800129a:	2304      	movs	r3, #4
 800129c:	e006      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 800129e:	2303      	movs	r3, #3
 80012a0:	e004      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 80012a2:	2302      	movs	r3, #2
 80012a4:	e002      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <HAL_GPIO_Init+0x1b8>
 80012aa:	2300      	movs	r3, #0
 80012ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012ae:	f002 0203 	and.w	r2, r2, #3
 80012b2:	0092      	lsls	r2, r2, #2
 80012b4:	4093      	lsls	r3, r2
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012bc:	493a      	ldr	r1, [pc, #232]	; (80013a8 <HAL_GPIO_Init+0x2b4>)
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	089b      	lsrs	r3, r3, #2
 80012c2:	3302      	adds	r3, #2
 80012c4:	68fa      	ldr	r2, [r7, #12]
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012d6:	4b3b      	ldr	r3, [pc, #236]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	493a      	ldr	r1, [pc, #232]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	600b      	str	r3, [r1, #0]
 80012e2:	e006      	b.n	80012f2 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012e4:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	4935      	ldr	r1, [pc, #212]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 80012ee:	4013      	ands	r3, r2
 80012f0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d006      	beq.n	800130c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012fe:	4b31      	ldr	r3, [pc, #196]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	4930      	ldr	r1, [pc, #192]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]
 800130a:	e006      	b.n	800131a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800130c:	4b2d      	ldr	r3, [pc, #180]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	43db      	mvns	r3, r3
 8001314:	492b      	ldr	r1, [pc, #172]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001316:	4013      	ands	r3, r2
 8001318:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d006      	beq.n	8001334 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001326:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001328:	689a      	ldr	r2, [r3, #8]
 800132a:	4926      	ldr	r1, [pc, #152]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	608b      	str	r3, [r1, #8]
 8001332:	e006      	b.n	8001342 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001334:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	43db      	mvns	r3, r3
 800133c:	4921      	ldr	r1, [pc, #132]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 800133e:	4013      	ands	r3, r2
 8001340:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d006      	beq.n	800135c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134e:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001350:	68da      	ldr	r2, [r3, #12]
 8001352:	491c      	ldr	r1, [pc, #112]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	4313      	orrs	r3, r2
 8001358:	60cb      	str	r3, [r1, #12]
 800135a:	e006      	b.n	800136a <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800135c:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 800135e:	68da      	ldr	r2, [r3, #12]
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	43db      	mvns	r3, r3
 8001364:	4917      	ldr	r1, [pc, #92]	; (80013c4 <HAL_GPIO_Init+0x2d0>)
 8001366:	4013      	ands	r3, r2
 8001368:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	3301      	adds	r3, #1
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001376:	fa22 f303 	lsr.w	r3, r2, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	f47f aec4 	bne.w	8001108 <HAL_GPIO_Init+0x14>
  }
}
 8001380:	bf00      	nop
 8001382:	372c      	adds	r7, #44	; 0x2c
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	10210000 	.word	0x10210000
 8001390:	10110000 	.word	0x10110000
 8001394:	10120000 	.word	0x10120000
 8001398:	10310000 	.word	0x10310000
 800139c:	10320000 	.word	0x10320000
 80013a0:	10220000 	.word	0x10220000
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010000 	.word	0x40010000
 80013ac:	40010800 	.word	0x40010800
 80013b0:	40010c00 	.word	0x40010c00
 80013b4:	40011000 	.word	0x40011000
 80013b8:	40011400 	.word	0x40011400
 80013bc:	40011800 	.word	0x40011800
 80013c0:	40011c00 	.word	0x40011c00
 80013c4:	40010400 	.word	0x40010400

080013c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	807b      	strh	r3, [r7, #2]
 80013d4:	4613      	mov	r3, r2
 80013d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013d8:	787b      	ldrb	r3, [r7, #1]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013de:	887a      	ldrh	r2, [r7, #2]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013e4:	e003      	b.n	80013ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	611a      	str	r2, [r3, #16]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e26c      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	2b00      	cmp	r3, #0
 8001414:	f000 8087 	beq.w	8001526 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001418:	4b92      	ldr	r3, [pc, #584]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 030c 	and.w	r3, r3, #12
 8001420:	2b04      	cmp	r3, #4
 8001422:	d00c      	beq.n	800143e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001424:	4b8f      	ldr	r3, [pc, #572]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 030c 	and.w	r3, r3, #12
 800142c:	2b08      	cmp	r3, #8
 800142e:	d112      	bne.n	8001456 <HAL_RCC_OscConfig+0x5e>
 8001430:	4b8c      	ldr	r3, [pc, #560]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800143c:	d10b      	bne.n	8001456 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800143e:	4b89      	ldr	r3, [pc, #548]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d06c      	beq.n	8001524 <HAL_RCC_OscConfig+0x12c>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d168      	bne.n	8001524 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e246      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800145e:	d106      	bne.n	800146e <HAL_RCC_OscConfig+0x76>
 8001460:	4b80      	ldr	r3, [pc, #512]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a7f      	ldr	r2, [pc, #508]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001466:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800146a:	6013      	str	r3, [r2, #0]
 800146c:	e02e      	b.n	80014cc <HAL_RCC_OscConfig+0xd4>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10c      	bne.n	8001490 <HAL_RCC_OscConfig+0x98>
 8001476:	4b7b      	ldr	r3, [pc, #492]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a7a      	ldr	r2, [pc, #488]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 800147c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	4b78      	ldr	r3, [pc, #480]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a77      	ldr	r2, [pc, #476]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001488:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	e01d      	b.n	80014cc <HAL_RCC_OscConfig+0xd4>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001498:	d10c      	bne.n	80014b4 <HAL_RCC_OscConfig+0xbc>
 800149a:	4b72      	ldr	r3, [pc, #456]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a71      	ldr	r2, [pc, #452]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	4b6f      	ldr	r3, [pc, #444]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a6e      	ldr	r2, [pc, #440]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	e00b      	b.n	80014cc <HAL_RCC_OscConfig+0xd4>
 80014b4:	4b6b      	ldr	r3, [pc, #428]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a6a      	ldr	r2, [pc, #424]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	4b68      	ldr	r3, [pc, #416]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a67      	ldr	r2, [pc, #412]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d013      	beq.n	80014fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d4:	f7fe fefe 	bl	80002d4 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014dc:	f7fe fefa 	bl	80002d4 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b64      	cmp	r3, #100	; 0x64
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e1fa      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ee:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0xe4>
 80014fa:	e014      	b.n	8001526 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fc:	f7fe feea 	bl	80002d4 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001504:	f7fe fee6 	bl	80002d4 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b64      	cmp	r3, #100	; 0x64
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e1e6      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001516:	4b53      	ldr	r3, [pc, #332]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f0      	bne.n	8001504 <HAL_RCC_OscConfig+0x10c>
 8001522:	e000      	b.n	8001526 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d063      	beq.n	80015fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001532:	4b4c      	ldr	r3, [pc, #304]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f003 030c 	and.w	r3, r3, #12
 800153a:	2b00      	cmp	r3, #0
 800153c:	d00b      	beq.n	8001556 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800153e:	4b49      	ldr	r3, [pc, #292]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	2b08      	cmp	r3, #8
 8001548:	d11c      	bne.n	8001584 <HAL_RCC_OscConfig+0x18c>
 800154a:	4b46      	ldr	r3, [pc, #280]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d116      	bne.n	8001584 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001556:	4b43      	ldr	r3, [pc, #268]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d005      	beq.n	800156e <HAL_RCC_OscConfig+0x176>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d001      	beq.n	800156e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e1ba      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156e:	4b3d      	ldr	r3, [pc, #244]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	695b      	ldr	r3, [r3, #20]
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	4939      	ldr	r1, [pc, #228]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 800157e:	4313      	orrs	r3, r2
 8001580:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001582:	e03a      	b.n	80015fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d020      	beq.n	80015ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800158c:	4b36      	ldr	r3, [pc, #216]	; (8001668 <HAL_RCC_OscConfig+0x270>)
 800158e:	2201      	movs	r2, #1
 8001590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001592:	f7fe fe9f 	bl	80002d4 <HAL_GetTick>
 8001596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001598:	e008      	b.n	80015ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800159a:	f7fe fe9b 	bl	80002d4 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e19b      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ac:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0f0      	beq.n	800159a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b8:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	4927      	ldr	r1, [pc, #156]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	600b      	str	r3, [r1, #0]
 80015cc:	e015      	b.n	80015fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ce:	4b26      	ldr	r3, [pc, #152]	; (8001668 <HAL_RCC_OscConfig+0x270>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7fe fe7e 	bl	80002d4 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015dc:	f7fe fe7a 	bl	80002d4 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e17a      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ee:	4b1d      	ldr	r3, [pc, #116]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	2b00      	cmp	r3, #0
 8001604:	d03a      	beq.n	800167c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d019      	beq.n	8001642 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800160e:	4b17      	ldr	r3, [pc, #92]	; (800166c <HAL_RCC_OscConfig+0x274>)
 8001610:	2201      	movs	r2, #1
 8001612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001614:	f7fe fe5e 	bl	80002d4 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800161c:	f7fe fe5a 	bl	80002d4 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e15a      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800162e:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <HAL_RCC_OscConfig+0x26c>)
 8001630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d0f0      	beq.n	800161c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800163a:	2001      	movs	r0, #1
 800163c:	f000 fada 	bl	8001bf4 <RCC_Delay>
 8001640:	e01c      	b.n	800167c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_RCC_OscConfig+0x274>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001648:	f7fe fe44 	bl	80002d4 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164e:	e00f      	b.n	8001670 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001650:	f7fe fe40 	bl	80002d4 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d908      	bls.n	8001670 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e140      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000
 8001668:	42420000 	.word	0x42420000
 800166c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001670:	4b9e      	ldr	r3, [pc, #632]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1e9      	bne.n	8001650 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 80a6 	beq.w	80017d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800168a:	2300      	movs	r3, #0
 800168c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800168e:	4b97      	ldr	r3, [pc, #604]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10d      	bne.n	80016b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800169a:	4b94      	ldr	r3, [pc, #592]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	4a93      	ldr	r2, [pc, #588]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80016a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a4:	61d3      	str	r3, [r2, #28]
 80016a6:	4b91      	ldr	r3, [pc, #580]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016b2:	2301      	movs	r3, #1
 80016b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b6:	4b8e      	ldr	r3, [pc, #568]	; (80018f0 <HAL_RCC_OscConfig+0x4f8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d118      	bne.n	80016f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016c2:	4b8b      	ldr	r3, [pc, #556]	; (80018f0 <HAL_RCC_OscConfig+0x4f8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a8a      	ldr	r2, [pc, #552]	; (80018f0 <HAL_RCC_OscConfig+0x4f8>)
 80016c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ce:	f7fe fe01 	bl	80002d4 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d6:	f7fe fdfd 	bl	80002d4 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b64      	cmp	r3, #100	; 0x64
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e0fd      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e8:	4b81      	ldr	r3, [pc, #516]	; (80018f0 <HAL_RCC_OscConfig+0x4f8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d106      	bne.n	800170a <HAL_RCC_OscConfig+0x312>
 80016fc:	4b7b      	ldr	r3, [pc, #492]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80016fe:	6a1b      	ldr	r3, [r3, #32]
 8001700:	4a7a      	ldr	r2, [pc, #488]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	6213      	str	r3, [r2, #32]
 8001708:	e02d      	b.n	8001766 <HAL_RCC_OscConfig+0x36e>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x334>
 8001712:	4b76      	ldr	r3, [pc, #472]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	4a75      	ldr	r2, [pc, #468]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	6213      	str	r3, [r2, #32]
 800171e:	4b73      	ldr	r3, [pc, #460]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	4a72      	ldr	r2, [pc, #456]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001724:	f023 0304 	bic.w	r3, r3, #4
 8001728:	6213      	str	r3, [r2, #32]
 800172a:	e01c      	b.n	8001766 <HAL_RCC_OscConfig+0x36e>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	2b05      	cmp	r3, #5
 8001732:	d10c      	bne.n	800174e <HAL_RCC_OscConfig+0x356>
 8001734:	4b6d      	ldr	r3, [pc, #436]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a6c      	ldr	r2, [pc, #432]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6213      	str	r3, [r2, #32]
 8001740:	4b6a      	ldr	r3, [pc, #424]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	4a69      	ldr	r2, [pc, #420]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6213      	str	r3, [r2, #32]
 800174c:	e00b      	b.n	8001766 <HAL_RCC_OscConfig+0x36e>
 800174e:	4b67      	ldr	r3, [pc, #412]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	4a66      	ldr	r2, [pc, #408]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001754:	f023 0301 	bic.w	r3, r3, #1
 8001758:	6213      	str	r3, [r2, #32]
 800175a:	4b64      	ldr	r3, [pc, #400]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800175c:	6a1b      	ldr	r3, [r3, #32]
 800175e:	4a63      	ldr	r2, [pc, #396]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001760:	f023 0304 	bic.w	r3, r3, #4
 8001764:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d015      	beq.n	800179a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176e:	f7fe fdb1 	bl	80002d4 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001774:	e00a      	b.n	800178c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7fe fdad 	bl	80002d4 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e0ab      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800178c:	4b57      	ldr	r3, [pc, #348]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0ee      	beq.n	8001776 <HAL_RCC_OscConfig+0x37e>
 8001798:	e014      	b.n	80017c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179a:	f7fe fd9b 	bl	80002d4 <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a2:	f7fe fd97 	bl	80002d4 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e095      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b8:	4b4c      	ldr	r3, [pc, #304]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1ee      	bne.n	80017a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80017c4:	7dfb      	ldrb	r3, [r7, #23]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d105      	bne.n	80017d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ca:	4b48      	ldr	r3, [pc, #288]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4a47      	ldr	r2, [pc, #284]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80017d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f000 8081 	beq.w	80018e2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017e0:	4b42      	ldr	r3, [pc, #264]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 030c 	and.w	r3, r3, #12
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d061      	beq.n	80018b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d146      	bne.n	8001882 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f4:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <HAL_RCC_OscConfig+0x4fc>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fa:	f7fe fd6b 	bl	80002d4 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001802:	f7fe fd67 	bl	80002d4 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e067      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001814:	4b35      	ldr	r3, [pc, #212]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1f0      	bne.n	8001802 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001828:	d108      	bne.n	800183c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800182a:	4b30      	ldr	r3, [pc, #192]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	492d      	ldr	r1, [pc, #180]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800183c:	4b2b      	ldr	r3, [pc, #172]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a19      	ldr	r1, [r3, #32]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184c:	430b      	orrs	r3, r1
 800184e:	4927      	ldr	r1, [pc, #156]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001850:	4313      	orrs	r3, r2
 8001852:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001854:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <HAL_RCC_OscConfig+0x4fc>)
 8001856:	2201      	movs	r2, #1
 8001858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185a:	f7fe fd3b 	bl	80002d4 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001862:	f7fe fd37 	bl	80002d4 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e037      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001874:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x46a>
 8001880:	e02f      	b.n	80018e2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_RCC_OscConfig+0x4fc>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001888:	f7fe fd24 	bl	80002d4 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001890:	f7fe fd20 	bl	80002d4 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e020      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x498>
 80018ae:	e018      	b.n	80018e2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d101      	bne.n	80018bc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e013      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <HAL_RCC_OscConfig+0x4f4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d106      	bne.n	80018de <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018da:	429a      	cmp	r2, r3
 80018dc:	d001      	beq.n	80018e2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40021000 	.word	0x40021000
 80018f0:	40007000 	.word	0x40007000
 80018f4:	42420060 	.word	0x42420060

080018f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e0d0      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800190c:	4b6a      	ldr	r3, [pc, #424]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0307 	and.w	r3, r3, #7
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d910      	bls.n	800193c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191a:	4b67      	ldr	r3, [pc, #412]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f023 0207 	bic.w	r2, r3, #7
 8001922:	4965      	ldr	r1, [pc, #404]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	4313      	orrs	r3, r2
 8001928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	4b63      	ldr	r3, [pc, #396]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0b8      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d020      	beq.n	800198a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001954:	4b59      	ldr	r3, [pc, #356]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	4a58      	ldr	r2, [pc, #352]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 800195a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800195e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	d005      	beq.n	8001978 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800196c:	4b53      	ldr	r3, [pc, #332]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	4a52      	ldr	r2, [pc, #328]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001972:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001976:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001978:	4b50      	ldr	r3, [pc, #320]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	494d      	ldr	r1, [pc, #308]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001986:	4313      	orrs	r3, r2
 8001988:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	d040      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d107      	bne.n	80019ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199e:	4b47      	ldr	r3, [pc, #284]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d115      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e07f      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d107      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b6:	4b41      	ldr	r3, [pc, #260]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d109      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e073      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c6:	4b3d      	ldr	r3, [pc, #244]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e06b      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019d6:	4b39      	ldr	r3, [pc, #228]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f023 0203 	bic.w	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4936      	ldr	r1, [pc, #216]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019e8:	f7fe fc74 	bl	80002d4 <HAL_GetTick>
 80019ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ee:	e00a      	b.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f0:	f7fe fc70 	bl	80002d4 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e053      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	4b2d      	ldr	r3, [pc, #180]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 020c 	and.w	r2, r3, #12
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d1eb      	bne.n	80019f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a18:	4b27      	ldr	r3, [pc, #156]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d210      	bcs.n	8001a48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b24      	ldr	r3, [pc, #144]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f023 0207 	bic.w	r2, r3, #7
 8001a2e:	4922      	ldr	r1, [pc, #136]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b20      	ldr	r3, [pc, #128]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d001      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e032      	b.n	8001aae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d008      	beq.n	8001a66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a54:	4b19      	ldr	r3, [pc, #100]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	4916      	ldr	r1, [pc, #88]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d009      	beq.n	8001a86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a72:	4b12      	ldr	r3, [pc, #72]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	490e      	ldr	r1, [pc, #56]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a86:	f000 f821 	bl	8001acc <HAL_RCC_GetSysClockFreq>
 8001a8a:	4601      	mov	r1, r0
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 030f 	and.w	r3, r3, #15
 8001a96:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8001a98:	5cd3      	ldrb	r3, [r2, r3]
 8001a9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001a9e:	4a09      	ldr	r2, [pc, #36]	; (8001ac4 <HAL_RCC_ClockConfig+0x1cc>)
 8001aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001aa2:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <HAL_RCC_ClockConfig+0x1d0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fbd2 	bl	8000250 <HAL_InitTick>

  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40022000 	.word	0x40022000
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	0803bf24 	.word	0x0803bf24
 8001ac4:	20000008 	.word	0x20000008
 8001ac8:	20000000 	.word	0x20000000

08001acc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001acc:	b490      	push	{r4, r7}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ad2:	4b2a      	ldr	r3, [pc, #168]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ad4:	1d3c      	adds	r4, r7, #4
 8001ad6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ad8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001adc:	4b28      	ldr	r3, [pc, #160]	; (8001b80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61bb      	str	r3, [r7, #24]
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001af2:	2300      	movs	r3, #0
 8001af4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001af6:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b04      	cmp	r3, #4
 8001b04:	d002      	beq.n	8001b0c <HAL_RCC_GetSysClockFreq+0x40>
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d003      	beq.n	8001b12 <HAL_RCC_GetSysClockFreq+0x46>
 8001b0a:	e02d      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b0c:	4b1e      	ldr	r3, [pc, #120]	; (8001b88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b0e:	623b      	str	r3, [r7, #32]
      break;
 8001b10:	e02d      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	0c9b      	lsrs	r3, r3, #18
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b1e:	4413      	add	r3, r2
 8001b20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001b24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d013      	beq.n	8001b58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	0c5b      	lsrs	r3, r3, #17
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b3e:	4413      	add	r3, r2
 8001b40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001b44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	4a0f      	ldr	r2, [pc, #60]	; (8001b88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b4a:	fb02 f203 	mul.w	r2, r2, r3
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
 8001b56:	e004      	b.n	8001b62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	4a0c      	ldr	r2, [pc, #48]	; (8001b8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b5c:	fb02 f303 	mul.w	r3, r2, r3
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	623b      	str	r3, [r7, #32]
      break;
 8001b66:	e002      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b68:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b6a:	623b      	str	r3, [r7, #32]
      break;
 8001b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3728      	adds	r7, #40	; 0x28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc90      	pop	{r4, r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	08005188 	.word	0x08005188
 8001b80:	08005198 	.word	0x08005198
 8001b84:	40021000 	.word	0x40021000
 8001b88:	007a1200 	.word	0x007a1200
 8001b8c:	003d0900 	.word	0x003d0900

08001b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b94:	4b02      	ldr	r3, [pc, #8]	; (8001ba0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	20000008 	.word	0x20000008

08001ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ba8:	f7ff fff2 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bac:	4601      	mov	r1, r0
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	0a1b      	lsrs	r3, r3, #8
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	4a03      	ldr	r2, [pc, #12]	; (8001bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bba:	5cd3      	ldrb	r3, [r2, r3]
 8001bbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	0803bf34 	.word	0x0803bf34

08001bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bd0:	f7ff ffde 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bd4:	4601      	mov	r1, r0
 8001bd6:	4b05      	ldr	r3, [pc, #20]	; (8001bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	0adb      	lsrs	r3, r3, #11
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	4a03      	ldr	r2, [pc, #12]	; (8001bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001be2:	5cd3      	ldrb	r3, [r2, r3]
 8001be4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	0803bf34 	.word	0x0803bf34

08001bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <RCC_Delay+0x34>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	; (8001c2c <RCC_Delay+0x38>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c10:	bf00      	nop
  }
  while (Delay --);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	1e5a      	subs	r2, r3, #1
 8001c16:	60fa      	str	r2, [r7, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1f9      	bne.n	8001c10 <RCC_Delay+0x1c>
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	10624dd3 	.word	0x10624dd3

08001c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d07d      	beq.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c50:	4b4f      	ldr	r3, [pc, #316]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10d      	bne.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5c:	4b4c      	ldr	r3, [pc, #304]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	4a4b      	ldr	r2, [pc, #300]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c66:	61d3      	str	r3, [r2, #28]
 8001c68:	4b49      	ldr	r3, [pc, #292]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c74:	2301      	movs	r3, #1
 8001c76:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c78:	4b46      	ldr	r3, [pc, #280]	; (8001d94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d118      	bne.n	8001cb6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c84:	4b43      	ldr	r3, [pc, #268]	; (8001d94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a42      	ldr	r2, [pc, #264]	; (8001d94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c90:	f7fe fb20 	bl	80002d4 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c96:	e008      	b.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c98:	f7fe fb1c 	bl	80002d4 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b64      	cmp	r3, #100	; 0x64
 8001ca4:	d901      	bls.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e06d      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001caa:	4b3a      	ldr	r3, [pc, #232]	; (8001d94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001cb6:	4b36      	ldr	r3, [pc, #216]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cbe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d02e      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d027      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cd4:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cdc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cde:	4b2e      	ldr	r3, [pc, #184]	; (8001d98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ce4:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001cea:	4a29      	ldr	r2, [pc, #164]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d014      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfa:	f7fe faeb 	bl	80002d4 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d00:	e00a      	b.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d02:	f7fe fae7 	bl	80002d4 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e036      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d18:	4b1d      	ldr	r3, [pc, #116]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0ee      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d24:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d26:	6a1b      	ldr	r3, [r3, #32]
 8001d28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	4917      	ldr	r1, [pc, #92]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d105      	bne.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d3c:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	4a13      	ldr	r2, [pc, #76]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d008      	beq.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d54:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	490b      	ldr	r1, [pc, #44]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0310 	and.w	r3, r3, #16
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d008      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001d72:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	4904      	ldr	r1, [pc, #16]	; (8001d90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40007000 	.word	0x40007000
 8001d98:	42420440 	.word	0x42420440

08001d9c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d004      	beq.n	8001db8 <HAL_SRAM_Init+0x1c>
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001db6:	d101      	bne.n	8001dbc <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e038      	b.n	8001e2e <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d106      	bne.n	8001dd6 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f002 f909 	bl	8003fe8 <HAL_SRAM_MspInit>
#endif
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3308      	adds	r3, #8
 8001dde:	4619      	mov	r1, r3
 8001de0:	4610      	mov	r0, r2
 8001de2:	f000 fc13 	bl	800260c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	461a      	mov	r2, r3
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	f000 fc75 	bl	80026e0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6858      	ldr	r0, [r3, #4]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	f000 fca0 	bl	8002748 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	6892      	ldr	r2, [r2, #8]
 8001e10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	6892      	ldr	r2, [r2, #8]
 8001e1c:	f041 0101 	orr.w	r1, r1, #1
 8001e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e03f      	b.n	8001ec8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d106      	bne.n	8001e62 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f002 f82b 	bl	8003eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2224      	movs	r2, #36	; 0x24
 8001e66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68da      	ldr	r2, [r3, #12]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e78:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 fb38 	bl	80024f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e8e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e9e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001eae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2220      	movs	r2, #32
 8001eba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af02      	add	r7, sp, #8
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	4613      	mov	r3, r2
 8001ede:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b20      	cmp	r3, #32
 8001eee:	d17c      	bne.n	8001fea <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <HAL_UART_Transmit+0x2c>
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e075      	b.n	8001fec <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d101      	bne.n	8001f0e <HAL_UART_Transmit+0x3e>
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	e06e      	b.n	8001fec <HAL_UART_Transmit+0x11c>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2201      	movs	r2, #1
 8001f12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2221      	movs	r2, #33	; 0x21
 8001f20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001f24:	f7fe f9d6 	bl	80002d4 <HAL_GetTick>
 8001f28:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	88fa      	ldrh	r2, [r7, #6]
 8001f2e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	88fa      	ldrh	r2, [r7, #6]
 8001f34:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f3e:	d108      	bne.n	8001f52 <HAL_UART_Transmit+0x82>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d104      	bne.n	8001f52 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	61bb      	str	r3, [r7, #24]
 8001f50:	e003      	b.n	8001f5a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001f62:	e02a      	b.n	8001fba <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2180      	movs	r1, #128	; 0x80
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f95b 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e036      	b.n	8001fec <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10b      	bne.n	8001f9c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f92:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	3302      	adds	r3, #2
 8001f98:	61bb      	str	r3, [r7, #24]
 8001f9a:	e007      	b.n	8001fac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	781a      	ldrb	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1cf      	bne.n	8001f64 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2140      	movs	r1, #64	; 0x40
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f92b 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e006      	b.n	8001fec <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
  }
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b088      	sub	sp, #32
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10d      	bne.n	8002046 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <HAL_UART_IRQHandler+0x52>
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f9d5 	bl	80023ee <UART_Receive_IT>
      return;
 8002044:	e0d1      	b.n	80021ea <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80b0 	beq.w	80021ae <HAL_UART_IRQHandler+0x1ba>
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <HAL_UART_IRQHandler+0x70>
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 80a5 	beq.w	80021ae <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00a      	beq.n	8002084 <HAL_UART_IRQHandler+0x90>
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002074:	2b00      	cmp	r3, #0
 8002076:	d005      	beq.n	8002084 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00a      	beq.n	80020a4 <HAL_UART_IRQHandler+0xb0>
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209c:	f043 0202 	orr.w	r2, r3, #2
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_UART_IRQHandler+0xd0>
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020bc:	f043 0204 	orr.w	r2, r3, #4
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00f      	beq.n	80020ee <HAL_UART_IRQHandler+0xfa>
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	f003 0320 	and.w	r3, r3, #32
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d104      	bne.n	80020e2 <HAL_UART_IRQHandler+0xee>
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d005      	beq.n	80020ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	f043 0208 	orr.w	r2, r3, #8
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d078      	beq.n	80021e8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	f003 0320 	and.w	r3, r3, #32
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d007      	beq.n	8002110 <HAL_UART_IRQHandler+0x11c>
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	f003 0320 	and.w	r3, r3, #32
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f96f 	bl	80023ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800211a:	2b00      	cmp	r3, #0
 800211c:	bf14      	ite	ne
 800211e:	2301      	movne	r3, #1
 8002120:	2300      	moveq	r3, #0
 8002122:	b2db      	uxtb	r3, r3
 8002124:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	2b00      	cmp	r3, #0
 8002130:	d102      	bne.n	8002138 <HAL_UART_IRQHandler+0x144>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d031      	beq.n	800219c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 f8c0 	bl	80022be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002148:	2b00      	cmp	r3, #0
 800214a:	d023      	beq.n	8002194 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800215a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002160:	2b00      	cmp	r3, #0
 8002162:	d013      	beq.n	800218c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002168:	4a21      	ldr	r2, [pc, #132]	; (80021f0 <HAL_UART_IRQHandler+0x1fc>)
 800216a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe fc7b 	bl	8000a6c <HAL_DMA_Abort_IT>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d016      	beq.n	80021aa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002186:	4610      	mov	r0, r2
 8002188:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800218a:	e00e      	b.n	80021aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 f843 	bl	8002218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002192:	e00a      	b.n	80021aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f83f 	bl	8002218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800219a:	e006      	b.n	80021aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 f83b 	bl	8002218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80021a8:	e01e      	b.n	80021e8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021aa:	bf00      	nop
    return;
 80021ac:	e01c      	b.n	80021e8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_UART_IRQHandler+0x1d6>
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f8ac 	bl	8002320 <UART_Transmit_IT>
    return;
 80021c8:	e00f      	b.n	80021ea <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d00a      	beq.n	80021ea <HAL_UART_IRQHandler+0x1f6>
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d005      	beq.n	80021ea <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f8ed 	bl	80023be <UART_EndTransmit_IT>
    return;
 80021e4:	bf00      	nop
 80021e6:	e000      	b.n	80021ea <HAL_UART_IRQHandler+0x1f6>
    return;
 80021e8:	bf00      	nop
  }
}
 80021ea:	3720      	adds	r7, #32
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	080022f9 	.word	0x080022f9

080021f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr

08002206 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr

0800222a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b084      	sub	sp, #16
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	4613      	mov	r3, r2
 8002238:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800223a:	e02c      	b.n	8002296 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002242:	d028      	beq.n	8002296 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0x30>
 800224a:	f7fe f843 	bl	80002d4 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	429a      	cmp	r2, r3
 8002258:	d21d      	bcs.n	8002296 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002268:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	695a      	ldr	r2, [r3, #20]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0201 	bic.w	r2, r2, #1
 8002278:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2220      	movs	r2, #32
 800227e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e00f      	b.n	80022b6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	4013      	ands	r3, r2
 80022a0:	68ba      	ldr	r2, [r7, #8]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d0c3      	beq.n	800223c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80022d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0201 	bic.w	r2, r2, #1
 80022e4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2220      	movs	r2, #32
 80022ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002304:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f7ff ff80 	bl	8002218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002318:	bf00      	nop
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b21      	cmp	r3, #33	; 0x21
 8002332:	d13e      	bne.n	80023b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800233c:	d114      	bne.n	8002368 <UART_Transmit_IT+0x48>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d110      	bne.n	8002368 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800235a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	1c9a      	adds	r2, r3, #2
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	621a      	str	r2, [r3, #32]
 8002366:	e008      	b.n	800237a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	1c59      	adds	r1, r3, #1
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6211      	str	r1, [r2, #32]
 8002372:	781a      	ldrb	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800237e:	b29b      	uxth	r3, r3
 8002380:	3b01      	subs	r3, #1
 8002382:	b29b      	uxth	r3, r3
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4619      	mov	r1, r3
 8002388:	84d1      	strh	r1, [r2, #38]	; 0x26
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10f      	bne.n	80023ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800239c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80023b2:	2302      	movs	r3, #2
  }
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2220      	movs	r2, #32
 80023da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff ff08 	bl	80021f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b22      	cmp	r3, #34	; 0x22
 8002400:	d170      	bne.n	80024e4 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800240a:	d117      	bne.n	800243c <UART_Receive_IT+0x4e>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d113      	bne.n	800243c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8002414:	2300      	movs	r3, #0
 8002416:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	b29b      	uxth	r3, r3
 8002426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800242a:	b29a      	uxth	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	1c9a      	adds	r2, r3, #2
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	629a      	str	r2, [r3, #40]	; 0x28
 800243a:	e026      	b.n	800248a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002440:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800244e:	d007      	beq.n	8002460 <UART_Receive_IT+0x72>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10a      	bne.n	800246e <UART_Receive_IT+0x80>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d106      	bne.n	800246e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	b2da      	uxtb	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	701a      	strb	r2, [r3, #0]
 800246c:	e008      	b.n	8002480 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800247a:	b2da      	uxtb	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002484:	1c5a      	adds	r2, r3, #1
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800248e:	b29b      	uxth	r3, r3
 8002490:	3b01      	subs	r3, #1
 8002492:	b29b      	uxth	r3, r3
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	4619      	mov	r1, r3
 8002498:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800249a:	2b00      	cmp	r3, #0
 800249c:	d120      	bne.n	80024e0 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0220 	bic.w	r2, r2, #32
 80024ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0201 	bic.w	r2, r2, #1
 80024cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2220      	movs	r2, #32
 80024d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff fe95 	bl	8002206 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	e002      	b.n	80024e6 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	e000      	b.n	80024e6 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80024e4:	2302      	movs	r3, #2
  }
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	4313      	orrs	r3, r2
 800251e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800252a:	f023 030c 	bic.w	r3, r3, #12
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6812      	ldr	r2, [r2, #0]
 8002532:	68b9      	ldr	r1, [r7, #8]
 8002534:	430b      	orrs	r3, r1
 8002536:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699a      	ldr	r2, [r3, #24]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a2c      	ldr	r2, [pc, #176]	; (8002604 <UART_SetConfig+0x114>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d103      	bne.n	8002560 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002558:	f7ff fb38 	bl	8001bcc <HAL_RCC_GetPCLK2Freq>
 800255c:	60f8      	str	r0, [r7, #12]
 800255e:	e002      	b.n	8002566 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002560:	f7ff fb20 	bl	8001ba4 <HAL_RCC_GetPCLK1Freq>
 8002564:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	4613      	mov	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	009a      	lsls	r2, r3, #2
 8002570:	441a      	add	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	4a22      	ldr	r2, [pc, #136]	; (8002608 <UART_SetConfig+0x118>)
 800257e:	fba2 2303 	umull	r2, r3, r2, r3
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	0119      	lsls	r1, r3, #4
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	4613      	mov	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4413      	add	r3, r2
 800258e:	009a      	lsls	r2, r3, #2
 8002590:	441a      	add	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	fbb2 f2f3 	udiv	r2, r2, r3
 800259c:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <UART_SetConfig+0x118>)
 800259e:	fba3 0302 	umull	r0, r3, r3, r2
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	2064      	movs	r0, #100	; 0x64
 80025a6:	fb00 f303 	mul.w	r3, r0, r3
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	3332      	adds	r3, #50	; 0x32
 80025b0:	4a15      	ldr	r2, [pc, #84]	; (8002608 <UART_SetConfig+0x118>)
 80025b2:	fba2 2303 	umull	r2, r3, r2, r3
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025bc:	4419      	add	r1, r3
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	009a      	lsls	r2, r3, #2
 80025c8:	441a      	add	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80025d4:	4b0c      	ldr	r3, [pc, #48]	; (8002608 <UART_SetConfig+0x118>)
 80025d6:	fba3 0302 	umull	r0, r3, r3, r2
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	2064      	movs	r0, #100	; 0x64
 80025de:	fb00 f303 	mul.w	r3, r0, r3
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	3332      	adds	r3, #50	; 0x32
 80025e8:	4a07      	ldr	r2, [pc, #28]	; (8002608 <UART_SetConfig+0x118>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	f003 020f 	and.w	r2, r3, #15
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	440a      	add	r2, r1
 80025fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80025fc:	bf00      	nop
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40013800 	.word	0x40013800
 8002608:	51eb851f 	.word	0x51eb851f

0800260c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	f023 0101 	bic.w	r1, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b08      	cmp	r3, #8
 8002634:	d102      	bne.n	800263c <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002636:	2340      	movs	r3, #64	; 0x40
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	e001      	b.n	8002640 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800264c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8002652:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8002658:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800265e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8002664:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800266a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8002670:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8002676:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800267c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	4313      	orrs	r3, r2
 8002698:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <FSMC_NORSRAM_Init+0xd0>)
 800269c:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026a4:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80026ac:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	ea02 0103 	and.w	r1, r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	4319      	orrs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	371c      	adds	r7, #28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	0008fb7f 	.word	0x0008fb7f

080026e0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026f6:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	431a      	orrs	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	021b      	lsls	r3, r3, #8
 800270c:	431a      	orrs	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	041b      	lsls	r3, r3, #16
 8002714:	431a      	orrs	r2, r3
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	3b01      	subs	r3, #1
 800271c:	051b      	lsls	r3, r3, #20
 800271e:	431a      	orrs	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	3b02      	subs	r3, #2
 8002726:	061b      	lsls	r3, r3, #24
 8002728:	431a      	orrs	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	3201      	adds	r2, #1
 8002734:	4319      	orrs	r1, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
 8002754:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800275c:	d11d      	bne.n	800279a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002766:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8002768:	4013      	ands	r3, r2
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	6811      	ldr	r1, [r2, #0]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	6852      	ldr	r2, [r2, #4]
 8002772:	0112      	lsls	r2, r2, #4
 8002774:	4311      	orrs	r1, r2
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	6892      	ldr	r2, [r2, #8]
 800277a:	0212      	lsls	r2, r2, #8
 800277c:	4311      	orrs	r1, r2
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	6992      	ldr	r2, [r2, #24]
 8002782:	4311      	orrs	r1, r2
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	68d2      	ldr	r2, [r2, #12]
 8002788:	0412      	lsls	r2, r2, #16
 800278a:	430a      	orrs	r2, r1
 800278c:	ea43 0102 	orr.w	r1, r3, r2
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002798:	e005      	b.n	80027a6 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80027a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	cff00000 	.word	0xcff00000

080027b8 <lcd_rst>:
unsigned int  BACK_COLOR=0XFFFF;



void lcd_rst(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	LCD_RESET_LOW();
 80027bc:	2200      	movs	r2, #0
 80027be:	2102      	movs	r1, #2
 80027c0:	480c      	ldr	r0, [pc, #48]	; (80027f4 <lcd_rst+0x3c>)
 80027c2:	f7fe fe01 	bl	80013c8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80027c6:	200a      	movs	r0, #10
 80027c8:	f7fd fd8e 	bl	80002e8 <HAL_Delay>
	HAL_Delay(10);
 80027cc:	200a      	movs	r0, #10
 80027ce:	f7fd fd8b 	bl	80002e8 <HAL_Delay>
	HAL_Delay(10);
 80027d2:	200a      	movs	r0, #10
 80027d4:	f7fd fd88 	bl	80002e8 <HAL_Delay>
	HAL_Delay(10);
 80027d8:	200a      	movs	r0, #10
 80027da:	f7fd fd85 	bl	80002e8 <HAL_Delay>
	HAL_Delay(10);
 80027de:	200a      	movs	r0, #10
 80027e0:	f7fd fd82 	bl	80002e8 <HAL_Delay>
    LCD_RESET_HIGH();	
 80027e4:	2201      	movs	r2, #1
 80027e6:	2102      	movs	r1, #2
 80027e8:	4802      	ldr	r0, [pc, #8]	; (80027f4 <lcd_rst+0x3c>)
 80027ea:	f7fe fded 	bl	80013c8 <HAL_GPIO_WritePin>
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40011800 	.word	0x40011800

080027f8 <lcd_wr_reg>:

void lcd_wr_reg(unsigned int index)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	*(__IO uint16_t *) (Bank1_LCD_C)= index;
 8002800:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	b292      	uxth	r2, r2
 8002808:	801a      	strh	r2, [r3, #0]

}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <lcd_wr_reg_value>:
}



void lcd_wr_reg_value(u16 LCD_Reg, u16 LCD_RegValue)
{	
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	460a      	mov	r2, r1
 800281e:	80fb      	strh	r3, [r7, #6]
 8002820:	4613      	mov	r3, r2
 8002822:	80bb      	strh	r3, [r7, #4]
	*(__IO uint16_t *) (Bank1_LCD_C)= LCD_Reg;	
 8002824:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	8013      	strh	r3, [r2, #0]
	*(__IO uint16_t *) (Bank1_LCD_D)= LCD_RegValue;
 800282c:	4a03      	ldr	r2, [pc, #12]	; (800283c <lcd_wr_reg_value+0x28>)
 800282e:	88bb      	ldrh	r3, [r7, #4]
 8002830:	8013      	strh	r3, [r2, #0]
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	60020000 	.word	0x60020000

08002840 <lcd_rd_data>:


unsigned int lcd_rd_data(void)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
	unsigned int a=0;
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
	//a=(*(__IO uint16_t *) (Bank1_LCD_D)); 	//Dummy
	//a= *(__IO uint16_t *) (Bank1_LCD_D);  	//H
	//a=a<<8;
	a=*(__IO uint16_t *) (Bank1_LCD_D); //L
 800284a:	4b05      	ldr	r3, [pc, #20]	; (8002860 <lcd_rd_data+0x20>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	607b      	str	r3, [r7, #4]

	return(a);	
 8002852:	687b      	ldr	r3, [r7, #4]
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	60020000 	.word	0x60020000

08002864 <lcd_wr_data>:

void lcd_wr_data(unsigned int val)
{   
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
	*(__IO uint16_t *) (Bank1_LCD_D)= val; 	
 800286c:	4b04      	ldr	r3, [pc, #16]	; (8002880 <lcd_wr_data+0x1c>)
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	b292      	uxth	r2, r2
 8002872:	801a      	strh	r2, [r3, #0]
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	60020000 	.word	0x60020000

08002884 <bsp_lcd32_init>:
extern unsigned int POINT_COLOR;
extern unsigned int BACK_COLOR;

extern u16 lcd_id;

void bsp_lcd32_init(void) {
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 8002888:	200a      	movs	r0, #10
 800288a:	f7fd fd2d 	bl	80002e8 <HAL_Delay>
	LCD_CS_HIGH();
 800288e:	2201      	movs	r2, #1
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	489f      	ldr	r0, [pc, #636]	; (8002b10 <bsp_lcd32_init+0x28c>)
 8002894:	f7fe fd98 	bl	80013c8 <HAL_GPIO_WritePin>

	// LCD Data(0 ~ 7)
	HAL_GPIO_WritePin(GPIOD,
 8002898:	2201      	movs	r2, #1
 800289a:	f24c 0103 	movw	r1, #49155	; 0xc003
 800289e:	489c      	ldr	r0, [pc, #624]	; (8002b10 <bsp_lcd32_init+0x28c>)
 80028a0:	f7fe fd92 	bl	80013c8 <HAL_GPIO_WritePin>
			GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10,
 80028a4:	2201      	movs	r2, #1
 80028a6:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 80028aa:	489a      	ldr	r0, [pc, #616]	; (8002b14 <bsp_lcd32_init+0x290>)
 80028ac:	f7fe fd8c 	bl	80013c8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOD,
 80028b0:	2201      	movs	r2, #1
 80028b2:	f24c 7103 	movw	r1, #50947	; 0xc703
 80028b6:	4896      	ldr	r0, [pc, #600]	; (8002b10 <bsp_lcd32_init+0x28c>)
 80028b8:	f7fe fd86 	bl	80013c8 <HAL_GPIO_WritePin>
			GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8
					| GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 80028bc:	2201      	movs	r2, #1
 80028be:	f64f 7180 	movw	r1, #65408	; 0xff80
 80028c2:	4894      	ldr	r0, [pc, #592]	; (8002b14 <bsp_lcd32_init+0x290>)
 80028c4:	f7fe fd80 	bl	80013c8 <HAL_GPIO_WritePin>
			GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
					| GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
			GPIO_PIN_SET);

	LCD_RESET_LOW();
 80028c8:	2200      	movs	r2, #0
 80028ca:	2102      	movs	r1, #2
 80028cc:	4891      	ldr	r0, [pc, #580]	; (8002b14 <bsp_lcd32_init+0x290>)
 80028ce:	f7fe fd7b 	bl	80013c8 <HAL_GPIO_WritePin>

	LCD_RD_HIGH();
 80028d2:	2201      	movs	r2, #1
 80028d4:	2110      	movs	r1, #16
 80028d6:	488e      	ldr	r0, [pc, #568]	; (8002b10 <bsp_lcd32_init+0x28c>)
 80028d8:	f7fe fd76 	bl	80013c8 <HAL_GPIO_WritePin>
	LCD_WR_HIGH();
 80028dc:	2201      	movs	r2, #1
 80028de:	2120      	movs	r1, #32
 80028e0:	488b      	ldr	r0, [pc, #556]	; (8002b10 <bsp_lcd32_init+0x28c>)
 80028e2:	f7fe fd71 	bl	80013c8 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 80028e6:	200a      	movs	r0, #10
 80028e8:	f7fd fcfe 	bl	80002e8 <HAL_Delay>

	HAL_Delay(10);
 80028ec:	200a      	movs	r0, #10
 80028ee:	f7fd fcfb 	bl	80002e8 <HAL_Delay>
	lcd_rst();
 80028f2:	f7ff ff61 	bl	80027b8 <lcd_rst>

	HAL_Delay(20);
 80028f6:	2014      	movs	r0, #20
 80028f8:	f7fd fcf6 	bl	80002e8 <HAL_Delay>
	HAL_Delay(20);
 80028fc:	2014      	movs	r0, #20
 80028fe:	f7fd fcf3 	bl	80002e8 <HAL_Delay>
	HAL_Delay(20);
 8002902:	2014      	movs	r0, #20
 8002904:	f7fd fcf0 	bl	80002e8 <HAL_Delay>
	HAL_Delay(20);
 8002908:	2014      	movs	r0, #20
 800290a:	f7fd fced 	bl	80002e8 <HAL_Delay>

	LCD_PWM_LIGHT_LOW();
 800290e:	2200      	movs	r2, #0
 8002910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002914:	487e      	ldr	r0, [pc, #504]	; (8002b10 <bsp_lcd32_init+0x28c>)
 8002916:	f7fe fd57 	bl	80013c8 <HAL_GPIO_WritePin>

	HAL_Delay(5);
 800291a:	2005      	movs	r0, #5
 800291c:	f7fd fce4 	bl	80002e8 <HAL_Delay>
	lcd_wr_reg_value(0x0000, 0x0001);
 8002920:	2101      	movs	r1, #1
 8002922:	2000      	movs	r0, #0
 8002924:	f7ff ff76 	bl	8002814 <lcd_wr_reg_value>
	HAL_Delay(10);
 8002928:	200a      	movs	r0, #10
 800292a:	f7fd fcdd 	bl	80002e8 <HAL_Delay>

	// HX8347A device id(Himax ID code)	= 0x0047
	lcd_wr_reg(0x0067);
 800292e:	2067      	movs	r0, #103	; 0x67
 8002930:	f7ff ff62 	bl	80027f8 <lcd_wr_reg>
	lcd_id = lcd_rd_data();
 8002934:	f7ff ff84 	bl	8002840 <lcd_rd_data>
 8002938:	4603      	mov	r3, r0
 800293a:	b29a      	uxth	r2, r3
 800293c:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <bsp_lcd32_init+0x294>)
 800293e:	801a      	strh	r2, [r3, #0]

	if (lcd_id != 0x0047) {
 8002940:	4b75      	ldr	r3, [pc, #468]	; (8002b18 <bsp_lcd32_init+0x294>)
 8002942:	881b      	ldrh	r3, [r3, #0]
 8002944:	2b47      	cmp	r3, #71	; 0x47
 8002946:	d00b      	beq.n	8002960 <bsp_lcd32_init+0xdc>
		// ILI93xx Series device id
		HAL_Delay(5);
 8002948:	2005      	movs	r0, #5
 800294a:	f7fd fccd 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg(0x0000);
 800294e:	2000      	movs	r0, #0
 8002950:	f7ff ff52 	bl	80027f8 <lcd_wr_reg>
		lcd_id = lcd_rd_data();
 8002954:	f7ff ff74 	bl	8002840 <lcd_rd_data>
 8002958:	4603      	mov	r3, r0
 800295a:	b29a      	uxth	r2, r3
 800295c:	4b6e      	ldr	r3, [pc, #440]	; (8002b18 <bsp_lcd32_init+0x294>)
 800295e:	801a      	strh	r2, [r3, #0]
	}

	if (lcd_id == 0x9220)	// ILI9220
 8002960:	4b6d      	ldr	r3, [pc, #436]	; (8002b18 <bsp_lcd32_init+0x294>)
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	f249 2220 	movw	r2, #37408	; 0x9220
 8002968:	4293      	cmp	r3, r2
 800296a:	f040 80d7 	bne.w	8002b1c <bsp_lcd32_init+0x298>
			{
		lcd_wr_reg_value(0x0001, 0x001B);
 800296e:	211b      	movs	r1, #27
 8002970:	2001      	movs	r0, #1
 8002972:	f7ff ff4f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0002, 0x0700);
 8002976:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800297a:	2002      	movs	r0, #2
 800297c:	f7ff ff4a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0003, 0x1030);
 8002980:	f241 0130 	movw	r1, #4144	; 0x1030
 8002984:	2003      	movs	r0, #3
 8002986:	f7ff ff45 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, 0x0000);
 800298a:	2100      	movs	r1, #0
 800298c:	2004      	movs	r0, #4
 800298e:	f7ff ff41 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0005, 0x0000);
 8002992:	2100      	movs	r1, #0
 8002994:	2005      	movs	r0, #5
 8002996:	f7ff ff3d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x0004);
 800299a:	2104      	movs	r1, #4
 800299c:	2007      	movs	r0, #7
 800299e:	f7ff ff39 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, 0x0202);
 80029a2:	f240 2102 	movw	r1, #514	; 0x202
 80029a6:	2008      	movs	r0, #8
 80029a8:	f7ff ff34 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0009, 0x0000);
 80029ac:	2100      	movs	r1, #0
 80029ae:	2009      	movs	r0, #9
 80029b0:	f7ff ff30 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000B, 0x0004);
 80029b4:	2104      	movs	r1, #4
 80029b6:	200b      	movs	r0, #11
 80029b8:	f7ff ff2c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000C, 0x0003);
 80029bc:	2103      	movs	r1, #3
 80029be:	200c      	movs	r0, #12
 80029c0:	f7ff ff28 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000B, 0x0004);
 80029c4:	2104      	movs	r1, #4
 80029c6:	200b      	movs	r0, #11
 80029c8:	f7ff ff24 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0021, 0x0000);
 80029cc:	2100      	movs	r1, #0
 80029ce:	2021      	movs	r0, #33	; 0x21
 80029d0:	f7ff ff20 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0040, 0x0000);
 80029d4:	2100      	movs	r1, #0
 80029d6:	2040      	movs	r0, #64	; 0x40
 80029d8:	f7ff ff1c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0041, 0x00EF);
 80029dc:	21ef      	movs	r1, #239	; 0xef
 80029de:	2041      	movs	r0, #65	; 0x41
 80029e0:	f7ff ff18 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0042, 0xDB00);
 80029e4:	f44f 415b 	mov.w	r1, #56064	; 0xdb00
 80029e8:	2042      	movs	r0, #66	; 0x42
 80029ea:	f7ff ff13 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0043, 0xDB00);
 80029ee:	f44f 415b 	mov.w	r1, #56064	; 0xdb00
 80029f2:	2043      	movs	r0, #67	; 0x43
 80029f4:	f7ff ff0e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0044, 0xAF00);
 80029f8:	f44f 412f 	mov.w	r1, #44800	; 0xaf00
 80029fc:	2044      	movs	r0, #68	; 0x44
 80029fe:	f7ff ff09 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0045, 0xDB00);
 8002a02:	f44f 415b 	mov.w	r1, #56064	; 0xdb00
 8002a06:	2045      	movs	r0, #69	; 0x45
 8002a08:	f7ff ff04 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8002a0c:	200a      	movs	r0, #10
 8002a0e:	f7fd fc6b 	bl	80002e8 <HAL_Delay>

		//################# void Gamma_Set(void) ####################//
		lcd_wr_reg_value(0x0030, 0x0000);
 8002a12:	2100      	movs	r1, #0
 8002a14:	2030      	movs	r0, #48	; 0x30
 8002a16:	f7ff fefd 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0031, 0x0704);
 8002a1a:	f240 7104 	movw	r1, #1796	; 0x704
 8002a1e:	2031      	movs	r0, #49	; 0x31
 8002a20:	f7ff fef8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0032, 0x0004);
 8002a24:	2104      	movs	r1, #4
 8002a26:	2032      	movs	r0, #50	; 0x32
 8002a28:	f7ff fef4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0033, 0x0604);
 8002a2c:	f240 6104 	movw	r1, #1540	; 0x604
 8002a30:	2033      	movs	r0, #51	; 0x33
 8002a32:	f7ff feef 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0034, 0x0307);
 8002a36:	f240 3107 	movw	r1, #775	; 0x307
 8002a3a:	2034      	movs	r0, #52	; 0x34
 8002a3c:	f7ff feea 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0035, 0x0103);
 8002a40:	f240 1103 	movw	r1, #259	; 0x103
 8002a44:	2035      	movs	r0, #53	; 0x35
 8002a46:	f7ff fee5 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0036, 0x0707);
 8002a4a:	f240 7107 	movw	r1, #1799	; 0x707
 8002a4e:	2036      	movs	r0, #54	; 0x36
 8002a50:	f7ff fee0 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0037, 0x0603);
 8002a54:	f240 6103 	movw	r1, #1539	; 0x603
 8002a58:	2037      	movs	r0, #55	; 0x37
 8002a5a:	f7ff fedb 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0038, 0x0000);
 8002a5e:	2100      	movs	r1, #0
 8002a60:	2038      	movs	r0, #56	; 0x38
 8002a62:	f7ff fed7 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0039, 0x0000);
 8002a66:	2100      	movs	r1, #0
 8002a68:	2039      	movs	r0, #57	; 0x39
 8002a6a:	f7ff fed3 	bl	8002814 <lcd_wr_reg_value>
		//############# void Power_Set(void) ################//
		lcd_wr_reg_value(0x0010, 0x0000);
 8002a6e:	2100      	movs	r1, #0
 8002a70:	2010      	movs	r0, #16
 8002a72:	f7ff fecf 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0011, 0x0000);
 8002a76:	2100      	movs	r1, #0
 8002a78:	2011      	movs	r0, #17
 8002a7a:	f7ff fecb 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0013, 0x1413);
 8002a7e:	f241 4113 	movw	r1, #5139	; 0x1413
 8002a82:	2013      	movs	r0, #19
 8002a84:	f7ff fec6 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0012, 0x0008);
 8002a88:	2108      	movs	r1, #8
 8002a8a:	2012      	movs	r0, #18
 8002a8c:	f7ff fec2 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8002a90:	200a      	movs	r0, #10
 8002a92:	f7fd fc29 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0012, 0x0018);
 8002a96:	2118      	movs	r1, #24
 8002a98:	2012      	movs	r0, #18
 8002a9a:	f7ff febb 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8002a9e:	200a      	movs	r0, #10
 8002aa0:	f7fd fc22 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0010, 0x0140);
 8002aa4:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8002aa8:	2010      	movs	r0, #16
 8002aaa:	f7ff feb3 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002aae:	2014      	movs	r0, #20
 8002ab0:	f7fd fc1a 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0013, 0x3414);
 8002ab4:	f243 4114 	movw	r1, #13332	; 0x3414
 8002ab8:	2013      	movs	r0, #19
 8002aba:	f7ff feab 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8002abe:	200a      	movs	r0, #10
 8002ac0:	f7fd fc12 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0010, 0x2140);
 8002ac4:	f44f 5105 	mov.w	r1, #8512	; 0x2140
 8002ac8:	2010      	movs	r0, #16
 8002aca:	f7ff fea3 	bl	8002814 <lcd_wr_reg_value>

		//################## void Display_ON(void) ####################//
		lcd_wr_reg_value(0x0010, 0x4040);
 8002ace:	f244 0140 	movw	r1, #16448	; 0x4040
 8002ad2:	2010      	movs	r0, #16
 8002ad4:	f7ff fe9e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x0005);
 8002ad8:	2105      	movs	r1, #5
 8002ada:	2007      	movs	r0, #7
 8002adc:	f7ff fe9a 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(4);
 8002ae0:	2004      	movs	r0, #4
 8002ae2:	f7fd fc01 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0007, 0x0025);
 8002ae6:	2125      	movs	r1, #37	; 0x25
 8002ae8:	2007      	movs	r0, #7
 8002aea:	f7ff fe93 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x0027);
 8002aee:	2127      	movs	r1, #39	; 0x27
 8002af0:	2007      	movs	r0, #7
 8002af2:	f7ff fe8f 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(4);
 8002af6:	2004      	movs	r0, #4
 8002af8:	f7fd fbf6 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0007, 0x0037);
 8002afc:	2137      	movs	r1, #55	; 0x37
 8002afe:	2007      	movs	r0, #7
 8002b00:	f7ff fe88 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(1);
 8002b04:	2001      	movs	r0, #1
 8002b06:	f7fd fbef 	bl	80002e8 <HAL_Delay>
 8002b0a:	f000 bcdc 	b.w	80034c6 <bsp_lcd32_init+0xc42>
 8002b0e:	bf00      	nop
 8002b10:	40011400 	.word	0x40011400
 8002b14:	40011800 	.word	0x40011800
 8002b18:	2000008c 	.word	0x2000008c

	} else if (lcd_id == 0x9325 || lcd_id == 0x9328)	//ILI9325
 8002b1c:	4bf6      	ldr	r3, [pc, #984]	; (8002ef8 <bsp_lcd32_init+0x674>)
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	f249 3225 	movw	r2, #37669	; 0x9325
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d006      	beq.n	8002b36 <bsp_lcd32_init+0x2b2>
 8002b28:	4bf3      	ldr	r3, [pc, #972]	; (8002ef8 <bsp_lcd32_init+0x674>)
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	f249 3228 	movw	r2, #37672	; 0x9328
 8002b30:	4293      	cmp	r3, r2
 8002b32:	f040 8105 	bne.w	8002d40 <bsp_lcd32_init+0x4bc>
			{
		lcd_wr_reg_value(0x00e7, 0x0010);
 8002b36:	2110      	movs	r1, #16
 8002b38:	20e7      	movs	r0, #231	; 0xe7
 8002b3a:	f7ff fe6b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0000, 0x0001); // opening internal clock
 8002b3e:	2101      	movs	r1, #1
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff fe67 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0001, 0x0100);
 8002b46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b4a:	2001      	movs	r0, #1
 8002b4c:	f7ff fe62 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0002, 0x0700); // power source opening
 8002b50:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002b54:	2002      	movs	r0, #2
 8002b56:	f7ff fe5d 	bl	8002814 <lcd_wr_reg_value>
		// 1 1 0 D->U L->R
		// 0 0 1 R->L U->D
		// 1 0 1 U->D R->L
		// 0 1 1 L->R U->D normal uses this.  	
		// 1 1 1 U->D L->R
		lcd_wr_reg_value(0x0003, (1 << 12) | (3 << 4) | (0 << 3)); //65K
 8002b5a:	f241 0130 	movw	r1, #4144	; 0x1030
 8002b5e:	2003      	movs	r0, #3
 8002b60:	f7ff fe58 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, 0x0000);
 8002b64:	2100      	movs	r1, #0
 8002b66:	2004      	movs	r0, #4
 8002b68:	f7ff fe54 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, 0x0207);
 8002b6c:	f240 2107 	movw	r1, #519	; 0x207
 8002b70:	2008      	movs	r0, #8
 8002b72:	f7ff fe4f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0009, 0x0000);
 8002b76:	2100      	movs	r1, #0
 8002b78:	2009      	movs	r0, #9
 8002b7a:	f7ff fe4b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000a, 0x0000); //display setting
 8002b7e:	2100      	movs	r1, #0
 8002b80:	200a      	movs	r0, #10
 8002b82:	f7ff fe47 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000c, 0x0001); //display setting
 8002b86:	2101      	movs	r1, #1
 8002b88:	200c      	movs	r0, #12
 8002b8a:	f7ff fe43 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000d, 0x0000); //0f3c
 8002b8e:	2100      	movs	r1, #0
 8002b90:	200d      	movs	r0, #13
 8002b92:	f7ff fe3f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000f, 0x0000);
 8002b96:	2100      	movs	r1, #0
 8002b98:	200f      	movs	r0, #15
 8002b9a:	f7ff fe3b 	bl	8002814 <lcd_wr_reg_value>
		// power source disposition
		lcd_wr_reg_value(0x0010, 0x0000);
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	2010      	movs	r0, #16
 8002ba2:	f7ff fe37 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0011, 0x0007);
 8002ba6:	2107      	movs	r1, #7
 8002ba8:	2011      	movs	r0, #17
 8002baa:	f7ff fe33 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0012, 0x0000);
 8002bae:	2100      	movs	r1, #0
 8002bb0:	2012      	movs	r0, #18
 8002bb2:	f7ff fe2f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0013, 0x0000);
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	2013      	movs	r0, #19
 8002bba:	f7ff fe2b 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002bbe:	2005      	movs	r0, #5
 8002bc0:	f7fd fb92 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0010, 0x1590);
 8002bc4:	f241 5190 	movw	r1, #5520	; 0x1590
 8002bc8:	2010      	movs	r0, #16
 8002bca:	f7ff fe23 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0011, 0x0227);
 8002bce:	f240 2127 	movw	r1, #551	; 0x227
 8002bd2:	2011      	movs	r0, #17
 8002bd4:	f7ff fe1e 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002bd8:	2005      	movs	r0, #5
 8002bda:	f7fd fb85 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0012, 0x009c);
 8002bde:	219c      	movs	r1, #156	; 0x9c
 8002be0:	2012      	movs	r0, #18
 8002be2:	f7ff fe17 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002be6:	2005      	movs	r0, #5
 8002be8:	f7fd fb7e 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0013, 0x1900);
 8002bec:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8002bf0:	2013      	movs	r0, #19
 8002bf2:	f7ff fe0f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0029, 0x0023);
 8002bf6:	2123      	movs	r1, #35	; 0x23
 8002bf8:	2029      	movs	r0, #41	; 0x29
 8002bfa:	f7ff fe0b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x002b, 0x000e);
 8002bfe:	210e      	movs	r1, #14
 8002c00:	202b      	movs	r0, #43	; 0x2b
 8002c02:	f7ff fe07 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002c06:	2005      	movs	r0, #5
 8002c08:	f7fd fb6e 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0020, 0x0000);
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	2020      	movs	r0, #32
 8002c10:	f7ff fe00 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0021, 0x013f);
 8002c14:	f240 113f 	movw	r1, #319	; 0x13f
 8002c18:	2021      	movs	r0, #33	; 0x21
 8002c1a:	f7ff fdfb 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002c1e:	2005      	movs	r0, #5
 8002c20:	f7fd fb62 	bl	80002e8 <HAL_Delay>
		// gamma adjustment
		lcd_wr_reg_value(0x0030, 0x0007);
 8002c24:	2107      	movs	r1, #7
 8002c26:	2030      	movs	r0, #48	; 0x30
 8002c28:	f7ff fdf4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0031, 0x0707);
 8002c2c:	f240 7107 	movw	r1, #1799	; 0x707
 8002c30:	2031      	movs	r0, #49	; 0x31
 8002c32:	f7ff fdef 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0032, 0x0006);
 8002c36:	2106      	movs	r1, #6
 8002c38:	2032      	movs	r0, #50	; 0x32
 8002c3a:	f7ff fdeb 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0035, 0x0704);
 8002c3e:	f240 7104 	movw	r1, #1796	; 0x704
 8002c42:	2035      	movs	r0, #53	; 0x35
 8002c44:	f7ff fde6 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0036, 0x1f04);
 8002c48:	f641 7104 	movw	r1, #7940	; 0x1f04
 8002c4c:	2036      	movs	r0, #54	; 0x36
 8002c4e:	f7ff fde1 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0037, 0x0004);
 8002c52:	2104      	movs	r1, #4
 8002c54:	2037      	movs	r0, #55	; 0x37
 8002c56:	f7ff fddd 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0038, 0x0000);
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	2038      	movs	r0, #56	; 0x38
 8002c5e:	f7ff fdd9 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0039, 0x0706);
 8002c62:	f240 7106 	movw	r1, #1798	; 0x706
 8002c66:	2039      	movs	r0, #57	; 0x39
 8002c68:	f7ff fdd4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003c, 0x0701);
 8002c6c:	f240 7101 	movw	r1, #1793	; 0x701
 8002c70:	203c      	movs	r0, #60	; 0x3c
 8002c72:	f7ff fdcf 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003d, 0x000f);
 8002c76:	210f      	movs	r1, #15
 8002c78:	203d      	movs	r0, #61	; 0x3d
 8002c7a:	f7ff fdcb 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8002c7e:	2005      	movs	r0, #5
 8002c80:	f7fd fb32 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0050, 0x0000); // level GRAM reference
 8002c84:	2100      	movs	r1, #0
 8002c86:	2050      	movs	r0, #80	; 0x50
 8002c88:	f7ff fdc4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0051, 0x00ef); // level GRAM terminated the position
 8002c8c:	21ef      	movs	r1, #239	; 0xef
 8002c8e:	2051      	movs	r0, #81	; 0x51
 8002c90:	f7ff fdc0 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0052, 0x0000); // vertical GRAM reference
 8002c94:	2100      	movs	r1, #0
 8002c96:	2052      	movs	r0, #82	; 0x52
 8002c98:	f7ff fdbc 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0053, 0x013f); // vertical GRAM terminated the position
 8002c9c:	f240 113f 	movw	r1, #319	; 0x13f
 8002ca0:	2053      	movs	r0, #83	; 0x53
 8002ca2:	f7ff fdb7 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0060, 0xa700);
 8002ca6:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8002caa:	2060      	movs	r0, #96	; 0x60
 8002cac:	f7ff fdb2 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0061, 0x0001);
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	2061      	movs	r0, #97	; 0x61
 8002cb4:	f7ff fdae 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x006a, 0x0000);
 8002cb8:	2100      	movs	r1, #0
 8002cba:	206a      	movs	r0, #106	; 0x6a
 8002cbc:	f7ff fdaa 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0080, 0x0000);
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	2080      	movs	r0, #128	; 0x80
 8002cc4:	f7ff fda6 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0081, 0x0000);
 8002cc8:	2100      	movs	r1, #0
 8002cca:	2081      	movs	r0, #129	; 0x81
 8002ccc:	f7ff fda2 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0082, 0x0000);
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	2082      	movs	r0, #130	; 0x82
 8002cd4:	f7ff fd9e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0083, 0x0000);
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2083      	movs	r0, #131	; 0x83
 8002cdc:	f7ff fd9a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0084, 0x0000);
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	2084      	movs	r0, #132	; 0x84
 8002ce4:	f7ff fd96 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0085, 0x0000);
 8002ce8:	2100      	movs	r1, #0
 8002cea:	2085      	movs	r0, #133	; 0x85
 8002cec:	f7ff fd92 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0090, 0x0010);
 8002cf0:	2110      	movs	r1, #16
 8002cf2:	2090      	movs	r0, #144	; 0x90
 8002cf4:	f7ff fd8e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0092, 0x0000);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	2092      	movs	r0, #146	; 0x92
 8002cfc:	f7ff fd8a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0093, 0x0003);
 8002d00:	2103      	movs	r1, #3
 8002d02:	2093      	movs	r0, #147	; 0x93
 8002d04:	f7ff fd86 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0095, 0x0110);
 8002d08:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002d0c:	2095      	movs	r0, #149	; 0x95
 8002d0e:	f7ff fd81 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0097, 0x0000);
 8002d12:	2100      	movs	r1, #0
 8002d14:	2097      	movs	r0, #151	; 0x97
 8002d16:	f7ff fd7d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0098, 0x0000);
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	2098      	movs	r0, #152	; 0x98
 8002d1e:	f7ff fd79 	bl	8002814 <lcd_wr_reg_value>
		// opens the demonstration establishment
		lcd_wr_reg_value(0x0007, 0x0133);
 8002d22:	f240 1133 	movw	r1, #307	; 0x133
 8002d26:	2007      	movs	r0, #7
 8002d28:	f7ff fd74 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0020, 0x0000);
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	2020      	movs	r0, #32
 8002d30:	f7ff fd70 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0021, 0x013f);
 8002d34:	f240 113f 	movw	r1, #319	; 0x13f
 8002d38:	2021      	movs	r0, #33	; 0x21
 8002d3a:	f7ff fd6b 	bl	8002814 <lcd_wr_reg_value>
 8002d3e:	e3c2      	b.n	80034c6 <bsp_lcd32_init+0xc42>
	} else if (lcd_id == 0x9320 || lcd_id == 0x9300) {
 8002d40:	4b6d      	ldr	r3, [pc, #436]	; (8002ef8 <bsp_lcd32_init+0x674>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	f249 3220 	movw	r2, #37664	; 0x9320
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d005      	beq.n	8002d58 <bsp_lcd32_init+0x4d4>
 8002d4c:	4b6a      	ldr	r3, [pc, #424]	; (8002ef8 <bsp_lcd32_init+0x674>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 8002d54:	f040 80d2 	bne.w	8002efc <bsp_lcd32_init+0x678>
		lcd_wr_reg_value(0x00, 0x0001);
 8002d58:	2101      	movs	r1, #1
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	f7ff fd5a 	bl	8002814 <lcd_wr_reg_value>

		HAL_Delay(50);
 8002d60:	2032      	movs	r0, #50	; 0x32
 8002d62:	f7fd fac1 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x01, 0x0100);	//Driver Output Contral.
 8002d66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d6a:	2001      	movs	r0, #1
 8002d6c:	f7ff fd52 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x02, 0x0700);	//LCD Driver Waveform Contral.
 8002d70:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002d74:	2002      	movs	r0, #2
 8002d76:	f7ff fd4d 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002d7a:	2014      	movs	r0, #20
 8002d7c:	f7fd fab4 	bl	80002e8 <HAL_Delay>

		// 
		lcd_wr_reg_value(0x03, 0x1010); //Entry Mode establishment
 8002d80:	f241 0110 	movw	r1, #4112	; 0x1010
 8002d84:	2003      	movs	r0, #3
 8002d86:	f7ff fd45 	bl	8002814 <lcd_wr_reg_value>
		// 
		//lcd_wr_reg_value(0x03,0x1018); 

		HAL_Delay(20);
 8002d8a:	2014      	movs	r0, #20
 8002d8c:	f7fd faac 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x04, 0x0000);	//Scalling Contral.
 8002d90:	2100      	movs	r1, #0
 8002d92:	2004      	movs	r0, #4
 8002d94:	f7ff fd3e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x08, 0x0202);	//Display Contral 2. (0x0207)
 8002d98:	f240 2102 	movw	r1, #514	; 0x202
 8002d9c:	2008      	movs	r0, #8
 8002d9e:	f7ff fd39 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x09, 0x0000);	//Display Contral 3. (0x0000)
 8002da2:	2100      	movs	r1, #0
 8002da4:	2009      	movs	r0, #9
 8002da6:	f7ff fd35 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0a, 0x0000);	//Frame Cycle Contal. (0x0000)
 8002daa:	2100      	movs	r1, #0
 8002dac:	200a      	movs	r0, #10
 8002dae:	f7ff fd31 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0c, (1 << 0));//Extern Display Interface Contral 1. (0x0000)
 8002db2:	2101      	movs	r1, #1
 8002db4:	200c      	movs	r0, #12
 8002db6:	f7ff fd2d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0d, 0x0000);	//Frame Maker Position.
 8002dba:	2100      	movs	r1, #0
 8002dbc:	200d      	movs	r0, #13
 8002dbe:	f7ff fd29 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0f, 0x0000);	//Extern Display Interface Contral 2.
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	200f      	movs	r0, #15
 8002dc6:	f7ff fd25 	bl	8002814 <lcd_wr_reg_value>

		HAL_Delay(20);
 8002dca:	2014      	movs	r0, #20
 8002dcc:	f7fd fa8c 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x07, 0x0101);	//Display Contral.
 8002dd0:	f240 1101 	movw	r1, #257	; 0x101
 8002dd4:	2007      	movs	r0, #7
 8002dd6:	f7ff fd1d 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002dda:	2014      	movs	r0, #20
 8002ddc:	f7fd fa84 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x10,
 8002de0:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8002de4:	2010      	movs	r0, #16
 8002de6:	f7ff fd15 	bl	8002814 <lcd_wr_reg_value>
				(1 << 12) | (0 << 8) | (1 << 7) | (1 << 6) | (0 << 4));	//Power Control 1. (0x16b0)
		HAL_Delay(20);
 8002dea:	2014      	movs	r0, #20
 8002dec:	f7fd fa7c 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x11, 0x0007);				//Power Control 2. (0x0001)
 8002df0:	2107      	movs	r1, #7
 8002df2:	2011      	movs	r0, #17
 8002df4:	f7ff fd0e 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(40);
 8002df8:	2028      	movs	r0, #40	; 0x28
 8002dfa:	f7fd fa75 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x12, (1 << 8) | (1 << 4) | (0 << 0));	//Power Control 3. (0x0138)
 8002dfe:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002e02:	2012      	movs	r0, #18
 8002e04:	f7ff fd06 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(40);
 8002e08:	2028      	movs	r0, #40	; 0x28
 8002e0a:	f7fd fa6d 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x13, 0x0b00);						//Power Control 4.
 8002e0e:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8002e12:	2013      	movs	r0, #19
 8002e14:	f7ff fcfe 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002e18:	2014      	movs	r0, #20
 8002e1a:	f7fd fa65 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x29, 0x0000);						//Power Control 7.
 8002e1e:	2100      	movs	r1, #0
 8002e20:	2029      	movs	r0, #41	; 0x29
 8002e22:	f7ff fcf7 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002e26:	2014      	movs	r0, #20
 8002e28:	f7fd fa5e 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x2b, (1 << 14) | (1 << 4));
 8002e2c:	f244 0110 	movw	r1, #16400	; 0x4010
 8002e30:	202b      	movs	r0, #43	; 0x2b
 8002e32:	f7ff fcef 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x50, 0);	//Set X Star
 8002e36:	2100      	movs	r1, #0
 8002e38:	2050      	movs	r0, #80	; 0x50
 8002e3a:	f7ff fceb 	bl	8002814 <lcd_wr_reg_value>
		// level GRAM terminated position Set X End.
		lcd_wr_reg_value(0x51, 239);	//Set Y Star
 8002e3e:	21ef      	movs	r1, #239	; 0xef
 8002e40:	2051      	movs	r0, #81	; 0x51
 8002e42:	f7ff fce7 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x52, 0);	//Set Y End.t.
 8002e46:	2100      	movs	r1, #0
 8002e48:	2052      	movs	r0, #82	; 0x52
 8002e4a:	f7ff fce3 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x53, 319);	//
 8002e4e:	f240 113f 	movw	r1, #319	; 0x13f
 8002e52:	2053      	movs	r0, #83	; 0x53
 8002e54:	f7ff fcde 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002e58:	2014      	movs	r0, #20
 8002e5a:	f7fd fa45 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x60, 0x2700);	//Driver Output Control.
 8002e5e:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8002e62:	2060      	movs	r0, #96	; 0x60
 8002e64:	f7ff fcd6 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x61, 0x0001);	//Driver Output Control.
 8002e68:	2101      	movs	r1, #1
 8002e6a:	2061      	movs	r0, #97	; 0x61
 8002e6c:	f7ff fcd2 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x6a, 0x0000);	//Vertical Srcoll Control.
 8002e70:	2100      	movs	r1, #0
 8002e72:	206a      	movs	r0, #106	; 0x6a
 8002e74:	f7ff fcce 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002e78:	2014      	movs	r0, #20
 8002e7a:	f7fd fa35 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x80, 0x0000);	//Display Position? Partial Display 1.
 8002e7e:	2100      	movs	r1, #0
 8002e80:	2080      	movs	r0, #128	; 0x80
 8002e82:	f7ff fcc7 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x81, 0x0000);	//RAM Address Start? Partial Display 1.
 8002e86:	2100      	movs	r1, #0
 8002e88:	2081      	movs	r0, #129	; 0x81
 8002e8a:	f7ff fcc3 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x82, 0x0000);	//RAM Address End-Partial Display 1.
 8002e8e:	2100      	movs	r1, #0
 8002e90:	2082      	movs	r0, #130	; 0x82
 8002e92:	f7ff fcbf 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x83, 0x0000);	//Displsy Position? Partial Display 2.
 8002e96:	2100      	movs	r1, #0
 8002e98:	2083      	movs	r0, #131	; 0x83
 8002e9a:	f7ff fcbb 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x84, 0x0000);	//RAM Address Start? Partial Display 2.
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	2084      	movs	r0, #132	; 0x84
 8002ea2:	f7ff fcb7 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x85, 0x0000);	//RAM Address End? Partial Display 2.
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	2085      	movs	r0, #133	; 0x85
 8002eaa:	f7ff fcb3 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002eae:	2014      	movs	r0, #20
 8002eb0:	f7fd fa1a 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x90, (0 << 7) | (16 << 0));//Frame Cycle Contral. (0x0013)
 8002eb4:	2110      	movs	r1, #16
 8002eb6:	2090      	movs	r0, #144	; 0x90
 8002eb8:	f7ff fcac 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x92, 0x0000);	//Panel Interface Contral 2. (0x0000)
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	2092      	movs	r0, #146	; 0x92
 8002ec0:	f7ff fca8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x93, 0x0001);	//Panel Interface Contral 3.
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	2093      	movs	r0, #147	; 0x93
 8002ec8:	f7ff fca4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x95, 0x0110);	//Frame Cycle Contral. (0x0110)
 8002ecc:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002ed0:	2095      	movs	r0, #149	; 0x95
 8002ed2:	f7ff fc9f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x97, (0 << 8));	//
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	2097      	movs	r0, #151	; 0x97
 8002eda:	f7ff fc9b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x98, 0x0000);	//Frame Cycle Contral.
 8002ede:	2100      	movs	r1, #0
 8002ee0:	2098      	movs	r0, #152	; 0x98
 8002ee2:	f7ff fc97 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x07, 0x0173);	// (0x0173)
 8002ee6:	f240 1173 	movw	r1, #371	; 0x173
 8002eea:	2007      	movs	r0, #7
 8002eec:	f7ff fc92 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(40);
 8002ef0:	2028      	movs	r0, #40	; 0x28
 8002ef2:	f7fd f9f9 	bl	80002e8 <HAL_Delay>
 8002ef6:	e2e6      	b.n	80034c6 <bsp_lcd32_init+0xc42>
 8002ef8:	2000008c 	.word	0x2000008c
	} else if (lcd_id == 0x5408) {
 8002efc:	4bdf      	ldr	r3, [pc, #892]	; (800327c <bsp_lcd32_init+0x9f8>)
 8002efe:	881b      	ldrh	r3, [r3, #0]
 8002f00:	f245 4208 	movw	r2, #21512	; 0x5408
 8002f04:	4293      	cmp	r3, r2
 8002f06:	f040 80a2 	bne.w	800304e <bsp_lcd32_init+0x7ca>
#if 1	
		lcd_wr_reg_value(0x01, 0x0100);
 8002f0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f0e:	2001      	movs	r0, #1
 8002f10:	f7ff fc80 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x02, 0x0700); //LCD Driving Waveform Contral
 8002f14:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002f18:	2002      	movs	r0, #2
 8002f1a:	f7ff fc7b 	bl	8002814 <lcd_wr_reg_value>

		// 
		//lcd_wr_reg_value(0x03,0x1030); //Entry Mode establishment 	   
		lcd_wr_reg_value(0x03, 0x1010);
 8002f1e:	f241 0110 	movw	r1, #4112	; 0x1010
 8002f22:	2003      	movs	r0, #3
 8002f24:	f7ff fc76 	bl	8002814 <lcd_wr_reg_value>

		// indicator top-down increases the pattern automatically from left to right
		//Normal Mode (Window Mode disable)
		//RGB form
		//16 bit data 2 transmission 8 main line establishments
		lcd_wr_reg_value(0x04, 0x0000); //Scalling Control register
 8002f28:	2100      	movs	r1, #0
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	f7ff fc72 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x08, 0x0207); //Display Control 2
 8002f30:	f240 2107 	movw	r1, #519	; 0x207
 8002f34:	2008      	movs	r0, #8
 8002f36:	f7ff fc6d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x09, 0x0000); //Display Control 3
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	2009      	movs	r0, #9
 8002f3e:	f7ff fc69 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0A, 0x0000); //Frame Cycle Control
 8002f42:	2100      	movs	r1, #0
 8002f44:	200a      	movs	r0, #10
 8002f46:	f7ff fc65 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0C, 0x0000); //External Display Interface Control 1
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	200c      	movs	r0, #12
 8002f4e:	f7ff fc61 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0D, 0x0000); //Frame Maker Position
 8002f52:	2100      	movs	r1, #0
 8002f54:	200d      	movs	r0, #13
 8002f56:	f7ff fc5d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0F, 0x0000); //External Display Interface Control 2
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	200f      	movs	r0, #15
 8002f5e:	f7ff fc59 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8002f62:	2014      	movs	r0, #20
 8002f64:	f7fd f9c0 	bl	80002e8 <HAL_Delay>
		//TFT liquid crystal color image display packing 14
		lcd_wr_reg_value(0x10, 0x16B0); //0x14B0 //Power Control 1
 8002f68:	f241 61b0 	movw	r1, #5808	; 0x16b0
 8002f6c:	2010      	movs	r0, #16
 8002f6e:	f7ff fc51 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x11, 0x0001); //0x0007 //Power Control 2
 8002f72:	2101      	movs	r1, #1
 8002f74:	2011      	movs	r0, #17
 8002f76:	f7ff fc4d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x17, 0x0001); //0x0000 //Power Control 3
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	2017      	movs	r0, #23
 8002f7e:	f7ff fc49 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x12, 0x0138); //0x013B //Power Control 4
 8002f82:	f44f 719c 	mov.w	r1, #312	; 0x138
 8002f86:	2012      	movs	r0, #18
 8002f88:	f7ff fc44 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x13, 0x0800); //0x0800 //Power Control 5
 8002f8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f90:	2013      	movs	r0, #19
 8002f92:	f7ff fc3f 	bl	8002814 <lcd_wr_reg_value>
		//   
		//lcd_wr_reg_value(0x0020,0x00ef);
		//lcd_wr_reg_value(0x0021,0x013f);
		//   

		lcd_wr_reg_value(0x29, 0x0009); //NVM read data 2
 8002f96:	2109      	movs	r1, #9
 8002f98:	2029      	movs	r0, #41	; 0x29
 8002f9a:	f7ff fc3b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x2a, 0x0009); //NVM read data 3
 8002f9e:	2109      	movs	r1, #9
 8002fa0:	202a      	movs	r0, #42	; 0x2a
 8002fa2:	f7ff fc37 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0xa4, 0x0000);
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	20a4      	movs	r0, #164	; 0xa4
 8002faa:	f7ff fc33 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x50, 0x0000); // establishes the operation window X axis to start the row
 8002fae:	2100      	movs	r1, #0
 8002fb0:	2050      	movs	r0, #80	; 0x50
 8002fb2:	f7ff fc2f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x51, 0x00EF); // establishes the operation window X axis conclusion row
 8002fb6:	21ef      	movs	r1, #239	; 0xef
 8002fb8:	2051      	movs	r0, #81	; 0x51
 8002fba:	f7ff fc2b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x52, 0x0000); // establishes the operation window the Y axis to start the line
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	2052      	movs	r0, #82	; 0x52
 8002fc2:	f7ff fc27 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x53, 0x013F); // establishes the operation window the Y axis conclusion line
 8002fc6:	f240 113f 	movw	r1, #319	; 0x13f
 8002fca:	2053      	movs	r0, #83	; 0x53
 8002fcc:	f7ff fc22 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x60, 0x2700); //Driver Output Control  --> original
 8002fd0:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8002fd4:	2060      	movs	r0, #96	; 0x60
 8002fd6:	f7ff fc1d 	bl	8002814 <lcd_wr_reg_value>
		//lcd_wr_reg_value(0x0060, 0xA700); // Gate Scan Line

		// establishes screen's points as well as the scanning outset line
		lcd_wr_reg_value(0x61, 0x0001); //Driver Output Control
 8002fda:	2101      	movs	r1, #1
 8002fdc:	2061      	movs	r0, #97	; 0x61
 8002fde:	f7ff fc19 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x6A, 0x0000); //Vertical Scroll Control
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	206a      	movs	r0, #106	; 0x6a
 8002fe6:	f7ff fc15 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x80, 0x0000); //Display Position - Partial Display 1
 8002fea:	2100      	movs	r1, #0
 8002fec:	2080      	movs	r0, #128	; 0x80
 8002fee:	f7ff fc11 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x81, 0x0000); //RAM Address Start - Partial Display 1
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	2081      	movs	r0, #129	; 0x81
 8002ff6:	f7ff fc0d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x82, 0x0000); //RAM address End - Partial Display 1
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	2082      	movs	r0, #130	; 0x82
 8002ffe:	f7ff fc09 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x83, 0x0000); //Display Position - Partial Display 2
 8003002:	2100      	movs	r1, #0
 8003004:	2083      	movs	r0, #131	; 0x83
 8003006:	f7ff fc05 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x84, 0x0000); //RAM Address Start - Partial Display 2
 800300a:	2100      	movs	r1, #0
 800300c:	2084      	movs	r0, #132	; 0x84
 800300e:	f7ff fc01 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x85, 0x0000); //RAM address End - Partail Display2
 8003012:	2100      	movs	r1, #0
 8003014:	2085      	movs	r0, #133	; 0x85
 8003016:	f7ff fbfd 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x90, 0x0013); //Frame Cycle Control
 800301a:	2113      	movs	r1, #19
 800301c:	2090      	movs	r0, #144	; 0x90
 800301e:	f7ff fbf9 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x92, 0x0000);  //Panel Interface Control 2
 8003022:	2100      	movs	r1, #0
 8003024:	2092      	movs	r0, #146	; 0x92
 8003026:	f7ff fbf5 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x93, 0x0003); //Panel Interface control 3
 800302a:	2103      	movs	r1, #3
 800302c:	2093      	movs	r0, #147	; 0x93
 800302e:	f7ff fbf1 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x95, 0x0110);  //Frame Cycle Control
 8003032:	f44f 7188 	mov.w	r1, #272	; 0x110
 8003036:	2095      	movs	r0, #149	; 0x95
 8003038:	f7ff fbec 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x07, 0x0173);
 800303c:	f240 1173 	movw	r1, #371	; 0x173
 8003040:	2007      	movs	r0, #7
 8003042:	f7ff fbe7 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8003046:	2005      	movs	r0, #5
 8003048:	f7fd f94e 	bl	80002e8 <HAL_Delay>
 800304c:	e23b      	b.n	80034c6 <bsp_lcd32_init+0xc42>
         lcd_wr_reg_value(0x98, 0x0000);
         lcd_wr_reg_value(0x07, 0x0173); // 262K color and display ON   0133

		 HAL_Delay(5);
#endif		 
	} else if (lcd_id == 0x1505) {
 800304e:	4b8b      	ldr	r3, [pc, #556]	; (800327c <bsp_lcd32_init+0x9f8>)
 8003050:	881b      	ldrh	r3, [r3, #0]
 8003052:	f241 5205 	movw	r2, #5381	; 0x1505
 8003056:	4293      	cmp	r3, r2
 8003058:	f040 8112 	bne.w	8003280 <bsp_lcd32_init+0x9fc>
		// second release on 3/5, luminance is acceptable, water wave appear during camera preview lcd_wr_reg_value(0x0007,0x0000);
		HAL_Delay(5);
 800305c:	2005      	movs	r0, #5
 800305e:	f7fd f943 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0012, 0x011C); //0x011A   why need to set several times?
 8003062:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8003066:	2012      	movs	r0, #18
 8003068:	f7ff fbd4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x00A4, 0x0001); //NVM
 800306c:	2101      	movs	r1, #1
 800306e:	20a4      	movs	r0, #164	; 0xa4
 8003070:	f7ff fbd0 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, 0x000F);
 8003074:	210f      	movs	r1, #15
 8003076:	2008      	movs	r0, #8
 8003078:	f7ff fbcc 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000A, 0x0008);
 800307c:	2108      	movs	r1, #8
 800307e:	200a      	movs	r0, #10
 8003080:	f7ff fbc8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000D, 0x0008);
 8003084:	2108      	movs	r1, #8
 8003086:	200d      	movs	r0, #13
 8003088:	f7ff fbc4 	bl	8002814 <lcd_wr_reg_value>
		// gamma adjustment
		lcd_wr_reg_value(0x0030, 0x0707);
 800308c:	f240 7107 	movw	r1, #1799	; 0x707
 8003090:	2030      	movs	r0, #48	; 0x30
 8003092:	f7ff fbbf 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0031, 0x0007); //0x0707
 8003096:	2107      	movs	r1, #7
 8003098:	2031      	movs	r0, #49	; 0x31
 800309a:	f7ff fbbb 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0032, 0x0603);
 800309e:	f240 6103 	movw	r1, #1539	; 0x603
 80030a2:	2032      	movs	r0, #50	; 0x32
 80030a4:	f7ff fbb6 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0033, 0x0700);
 80030a8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80030ac:	2033      	movs	r0, #51	; 0x33
 80030ae:	f7ff fbb1 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0034, 0x0202);
 80030b2:	f240 2102 	movw	r1, #514	; 0x202
 80030b6:	2034      	movs	r0, #52	; 0x34
 80030b8:	f7ff fbac 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0035, 0x0002); //? 0x0606
 80030bc:	2102      	movs	r1, #2
 80030be:	2035      	movs	r0, #53	; 0x35
 80030c0:	f7ff fba8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0036, 0x1F0F);
 80030c4:	f641 710f 	movw	r1, #7951	; 0x1f0f
 80030c8:	2036      	movs	r0, #54	; 0x36
 80030ca:	f7ff fba3 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0037, 0x0707); //0x0f0f 0x0105
 80030ce:	f240 7107 	movw	r1, #1799	; 0x707
 80030d2:	2037      	movs	r0, #55	; 0x37
 80030d4:	f7ff fb9e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0038, 0x0000);
 80030d8:	2100      	movs	r1, #0
 80030da:	2038      	movs	r0, #56	; 0x38
 80030dc:	f7ff fb9a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0039, 0x0000);
 80030e0:	2100      	movs	r1, #0
 80030e2:	2039      	movs	r0, #57	; 0x39
 80030e4:	f7ff fb96 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003A, 0x0707);
 80030e8:	f240 7107 	movw	r1, #1799	; 0x707
 80030ec:	203a      	movs	r0, #58	; 0x3a
 80030ee:	f7ff fb91 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003B, 0x0000); //0x0303
 80030f2:	2100      	movs	r1, #0
 80030f4:	203b      	movs	r0, #59	; 0x3b
 80030f6:	f7ff fb8d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003C, 0x0007); //0x0707
 80030fa:	2107      	movs	r1, #7
 80030fc:	203c      	movs	r0, #60	; 0x3c
 80030fe:	f7ff fb89 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x003D, 0x0000); //0x1313//0x1f08
 8003102:	2100      	movs	r1, #0
 8003104:	203d      	movs	r0, #61	; 0x3d
 8003106:	f7ff fb85 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 800310a:	2005      	movs	r0, #5
 800310c:	f7fd f8ec 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0007, 0x0001);
 8003110:	2101      	movs	r1, #1
 8003112:	2007      	movs	r0, #7
 8003114:	f7ff fb7e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0017, 0x0001); // opens the power source
 8003118:	2101      	movs	r1, #1
 800311a:	2017      	movs	r0, #23
 800311c:	f7ff fb7a 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(5);
 8003120:	2005      	movs	r0, #5
 8003122:	f7fd f8e1 	bl	80002e8 <HAL_Delay>
		// power source disposition
		lcd_wr_reg_value(0x0010, 0x17A0);
 8003126:	f44f 51bd 	mov.w	r1, #6048	; 0x17a0
 800312a:	2010      	movs	r0, #16
 800312c:	f7ff fb72 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0011, 0x0217); //reference voltage VC[2:0] Vciout = 1.00*Vcivl
 8003130:	f240 2117 	movw	r1, #535	; 0x217
 8003134:	2011      	movs	r0, #17
 8003136:	f7ff fb6d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0012, 0x011E); //0x011c //Vreg1out = Vcilvl*1.80 is it the same as Vgama1out?
 800313a:	f44f 718f 	mov.w	r1, #286	; 0x11e
 800313e:	2012      	movs	r0, #18
 8003140:	f7ff fb68 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0013, 0x0F00); //VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl
 8003144:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8003148:	2013      	movs	r0, #19
 800314a:	f7ff fb63 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x002A, 0x0000);
 800314e:	2100      	movs	r1, #0
 8003150:	202a      	movs	r0, #42	; 0x2a
 8003152:	f7ff fb5f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0029, 0x000A); //0x0001F Vcomh = VCM1[4:0]*Vreg1out gate source voltage??
 8003156:	210a      	movs	r1, #10
 8003158:	2029      	movs	r0, #41	; 0x29
 800315a:	f7ff fb5b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0012, 0x013E); // 0x013C  power supply on
 800315e:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8003162:	2012      	movs	r0, #18
 8003164:	f7ff fb56 	bl	8002814 <lcd_wr_reg_value>
		//Coordinates Control//
		lcd_wr_reg_value(0x0050, 0x0000); //0x0e00
 8003168:	2100      	movs	r1, #0
 800316a:	2050      	movs	r0, #80	; 0x50
 800316c:	f7ff fb52 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0051, 0x00EF);
 8003170:	21ef      	movs	r1, #239	; 0xef
 8003172:	2051      	movs	r0, #81	; 0x51
 8003174:	f7ff fb4e 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0052, 0x0000);
 8003178:	2100      	movs	r1, #0
 800317a:	2052      	movs	r0, #82	; 0x52
 800317c:	f7ff fb4a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0053, 0x013F);
 8003180:	f240 113f 	movw	r1, #319	; 0x13f
 8003184:	2053      	movs	r0, #83	; 0x53
 8003186:	f7ff fb45 	bl	8002814 <lcd_wr_reg_value>
		//Pannel Image Control//
		lcd_wr_reg_value(0x0060, 0x2700);
 800318a:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800318e:	2060      	movs	r0, #96	; 0x60
 8003190:	f7ff fb40 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0061, 0x0001);
 8003194:	2101      	movs	r1, #1
 8003196:	2061      	movs	r0, #97	; 0x61
 8003198:	f7ff fb3c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x006A, 0x0000);
 800319c:	2100      	movs	r1, #0
 800319e:	206a      	movs	r0, #106	; 0x6a
 80031a0:	f7ff fb38 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0080, 0x0000);
 80031a4:	2100      	movs	r1, #0
 80031a6:	2080      	movs	r0, #128	; 0x80
 80031a8:	f7ff fb34 	bl	8002814 <lcd_wr_reg_value>
		//Partial Image Control//
		lcd_wr_reg_value(0x0081, 0x0000);
 80031ac:	2100      	movs	r1, #0
 80031ae:	2081      	movs	r0, #129	; 0x81
 80031b0:	f7ff fb30 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0082, 0x0000);
 80031b4:	2100      	movs	r1, #0
 80031b6:	2082      	movs	r0, #130	; 0x82
 80031b8:	f7ff fb2c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0083, 0x0000);
 80031bc:	2100      	movs	r1, #0
 80031be:	2083      	movs	r0, #131	; 0x83
 80031c0:	f7ff fb28 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0084, 0x0000);
 80031c4:	2100      	movs	r1, #0
 80031c6:	2084      	movs	r0, #132	; 0x84
 80031c8:	f7ff fb24 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0085, 0x0000);
 80031cc:	2100      	movs	r1, #0
 80031ce:	2085      	movs	r0, #133	; 0x85
 80031d0:	f7ff fb20 	bl	8002814 <lcd_wr_reg_value>
		//Panel Interface Control//
		lcd_wr_reg_value(0x0090, 0x0013); //0x0010 frenqucy
 80031d4:	2113      	movs	r1, #19
 80031d6:	2090      	movs	r0, #144	; 0x90
 80031d8:	f7ff fb1c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0092, 0x0300);
 80031dc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80031e0:	2092      	movs	r0, #146	; 0x92
 80031e2:	f7ff fb17 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0093, 0x0005);
 80031e6:	2105      	movs	r1, #5
 80031e8:	2093      	movs	r0, #147	; 0x93
 80031ea:	f7ff fb13 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0095, 0x0000);
 80031ee:	2100      	movs	r1, #0
 80031f0:	2095      	movs	r0, #149	; 0x95
 80031f2:	f7ff fb0f 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0097, 0x0000);
 80031f6:	2100      	movs	r1, #0
 80031f8:	2097      	movs	r0, #151	; 0x97
 80031fa:	f7ff fb0b 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0098, 0x0000);
 80031fe:	2100      	movs	r1, #0
 8003200:	2098      	movs	r0, #152	; 0x98
 8003202:	f7ff fb07 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0001, 0x0100);
 8003206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800320a:	2001      	movs	r0, #1
 800320c:	f7ff fb02 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0002, 0x0700);
 8003210:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8003214:	2002      	movs	r0, #2
 8003216:	f7ff fafd 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0003, 0x1030);
 800321a:	f241 0130 	movw	r1, #4144	; 0x1030
 800321e:	2003      	movs	r0, #3
 8003220:	f7ff faf8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, 0x0000);
 8003224:	2100      	movs	r1, #0
 8003226:	2004      	movs	r0, #4
 8003228:	f7ff faf4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000C, 0x0000);
 800322c:	2100      	movs	r1, #0
 800322e:	200c      	movs	r0, #12
 8003230:	f7ff faf0 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x000F, 0x0000);
 8003234:	2100      	movs	r1, #0
 8003236:	200f      	movs	r0, #15
 8003238:	f7ff faec 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0020, 0x0000);
 800323c:	2100      	movs	r1, #0
 800323e:	2020      	movs	r0, #32
 8003240:	f7ff fae8 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0021, 0x0000);
 8003244:	2100      	movs	r1, #0
 8003246:	2021      	movs	r0, #33	; 0x21
 8003248:	f7ff fae4 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x0021);
 800324c:	2121      	movs	r1, #33	; 0x21
 800324e:	2007      	movs	r0, #7
 8003250:	f7ff fae0 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003254:	2014      	movs	r0, #20
 8003256:	f7fd f847 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0007, 0x0061);
 800325a:	2161      	movs	r1, #97	; 0x61
 800325c:	2007      	movs	r0, #7
 800325e:	f7ff fad9 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003262:	2014      	movs	r0, #20
 8003264:	f7fd f840 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0007, 0x0173);
 8003268:	f240 1173 	movw	r1, #371	; 0x173
 800326c:	2007      	movs	r0, #7
 800326e:	f7ff fad1 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003272:	2014      	movs	r0, #20
 8003274:	f7fd f838 	bl	80002e8 <HAL_Delay>
 8003278:	e125      	b.n	80034c6 <bsp_lcd32_init+0xc42>
 800327a:	bf00      	nop
 800327c:	2000008c 	.word	0x2000008c
	}

	else if (lcd_id == 0x0047)	// HX8347A(Himax)
 8003280:	4b98      	ldr	r3, [pc, #608]	; (80034e4 <bsp_lcd32_init+0xc60>)
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	2b47      	cmp	r3, #71	; 0x47
 8003286:	f040 811e 	bne.w	80034c6 <bsp_lcd32_init+0xc42>
			{
		lcd_wr_reg_value(0x0019, 0x0071);	//osc setting //71
 800328a:	2171      	movs	r1, #113	; 0x71
 800328c:	2019      	movs	r0, #25
 800328e:	f7ff fac1 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003292:	200a      	movs	r0, #10
 8003294:	f7fd f828 	bl	80002e8 <HAL_Delay>
		lcd_wr_reg_value(0x0093, 0x0000);   //0ff
 8003298:	2100      	movs	r1, #0
 800329a:	2093      	movs	r0, #147	; 0x93
 800329c:	f7ff faba 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x001B, 0x0018);   //exit sleep
 80032a0:	2118      	movs	r1, #24
 80032a2:	201b      	movs	r0, #27
 80032a4:	f7ff fab6 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032a8:	200a      	movs	r0, #10
 80032aa:	f7fd f81d 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x001B, 0x0014);   //exit sleep
 80032ae:	2114      	movs	r1, #20
 80032b0:	201b      	movs	r0, #27
 80032b2:	f7ff faaf 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(50);
 80032b6:	2032      	movs	r0, #50	; 0x32
 80032b8:	f7fd f816 	bl	80002e8 <HAL_Delay>

		/***************display setting*******************/

		lcd_wr_reg_value(0x0001, 0x0006);   //display control 3
 80032bc:	2106      	movs	r1, #6
 80032be:	2001      	movs	r0, #1
 80032c0:	f7ff faa8 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032c4:	200a      	movs	r0, #10
 80032c6:	f7fd f80f 	bl	80002e8 <HAL_Delay>

		//lcd_wr_reg_value(0x0016,0x00c8);//memory access control //c8
		lcd_wr_reg_value(0x0016, 0x0008);
 80032ca:	2108      	movs	r1, #8
 80032cc:	2016      	movs	r0, #22
 80032ce:	f7ff faa1 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032d2:	200a      	movs	r0, #10
 80032d4:	f7fd f808 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0018, 0x0000);   //memory access control
 80032d8:	2100      	movs	r1, #0
 80032da:	2018      	movs	r0, #24
 80032dc:	f7ff fa9a 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032e0:	200a      	movs	r0, #10
 80032e2:	f7fd f801 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0023, 0x0095);   //cycle control  //95
 80032e6:	2195      	movs	r1, #149	; 0x95
 80032e8:	2023      	movs	r0, #35	; 0x23
 80032ea:	f7ff fa93 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032ee:	200a      	movs	r0, #10
 80032f0:	f7fc fffa 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0024, 0x0095);   //cycle control
 80032f4:	2195      	movs	r1, #149	; 0x95
 80032f6:	2024      	movs	r0, #36	; 0x24
 80032f8:	f7ff fa8c 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 80032fc:	200a      	movs	r0, #10
 80032fe:	f7fc fff3 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0025, 0x00ff);   //cycle control
 8003302:	21ff      	movs	r1, #255	; 0xff
 8003304:	2025      	movs	r0, #37	; 0x25
 8003306:	f7ff fa85 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 800330a:	200a      	movs	r0, #10
 800330c:	f7fc ffec 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0027, 0x0002);   // BP/FP SETTING
 8003310:	2102      	movs	r1, #2
 8003312:	2027      	movs	r0, #39	; 0x27
 8003314:	f7ff fa7e 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003318:	200a      	movs	r0, #10
 800331a:	f7fc ffe5 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0028, 0x0002);   // BP/FP SETTING
 800331e:	2102      	movs	r1, #2
 8003320:	2028      	movs	r0, #40	; 0x28
 8003322:	f7ff fa77 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003326:	200a      	movs	r0, #10
 8003328:	f7fc ffde 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0029, 0x0002);   // BP/FP SETTING
 800332c:	2102      	movs	r1, #2
 800332e:	2029      	movs	r0, #41	; 0x29
 8003330:	f7ff fa70 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003334:	200a      	movs	r0, #10
 8003336:	f7fc ffd7 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x002a, 0x0002);   // BP/FP SETTING
 800333a:	2102      	movs	r1, #2
 800333c:	202a      	movs	r0, #42	; 0x2a
 800333e:	f7ff fa69 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003342:	200a      	movs	r0, #10
 8003344:	f7fc ffd0 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x002c, 0x0002);   // BP/FP SETTING
 8003348:	2102      	movs	r1, #2
 800334a:	202c      	movs	r0, #44	; 0x2c
 800334c:	f7ff fa62 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003350:	200a      	movs	r0, #10
 8003352:	f7fc ffc9 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x002d, 0x0002);   // BP/FP SETTING
 8003356:	2102      	movs	r1, #2
 8003358:	202d      	movs	r0, #45	; 0x2d
 800335a:	f7ff fa5b 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 800335e:	200a      	movs	r0, #10
 8003360:	f7fc ffc2 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x003a, 0x0000);   //cycle control 1
 8003364:	2100      	movs	r1, #0
 8003366:	203a      	movs	r0, #58	; 0x3a
 8003368:	f7ff fa54 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 800336c:	200a      	movs	r0, #10
 800336e:	f7fc ffbb 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x003b, 0x0000);   //cycle control 2
 8003372:	2100      	movs	r1, #0
 8003374:	203b      	movs	r0, #59	; 0x3b
 8003376:	f7ff fa4d 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 800337a:	200a      	movs	r0, #10
 800337c:	f7fc ffb4 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x003c, 0x00f0);   //cycle control 3
 8003380:	21f0      	movs	r1, #240	; 0xf0
 8003382:	203c      	movs	r0, #60	; 0x3c
 8003384:	f7ff fa46 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003388:	200a      	movs	r0, #10
 800338a:	f7fc ffad 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x003d, 0x0000);   //cycle control 4
 800338e:	2100      	movs	r1, #0
 8003390:	203d      	movs	r0, #61	; 0x3d
 8003392:	f7ff fa3f 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003396:	2014      	movs	r0, #20
 8003398:	f7fc ffa6 	bl	80002e8 <HAL_Delay>

		/**********power setting**********************/

		lcd_wr_reg_value(0x0042, 0x001f);   //BGP control
 800339c:	211f      	movs	r1, #31
 800339e:	2042      	movs	r0, #66	; 0x42
 80033a0:	f7ff fa38 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(50);
 80033a4:	2032      	movs	r0, #50	; 0x32
 80033a6:	f7fc ff9f 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x001c, 0x0006);   // AP2-0 SETTING
 80033aa:	2106      	movs	r1, #6
 80033ac:	201c      	movs	r0, #28
 80033ae:	f7ff fa31 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033b2:	201e      	movs	r0, #30
 80033b4:	f7fc ff98 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x001D, 0x0000);   //VLCD SETTING
 80033b8:	2100      	movs	r1, #0
 80033ba:	201d      	movs	r0, #29
 80033bc:	f7ff fa2a 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033c0:	201e      	movs	r0, #30
 80033c2:	f7fc ff91 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x001E, 0x0000);   //VREG3 SETTING
 80033c6:	2100      	movs	r1, #0
 80033c8:	201e      	movs	r0, #30
 80033ca:	f7ff fa23 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033ce:	201e      	movs	r0, #30
 80033d0:	f7fc ff8a 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x001F, 0x00e);   //VREG1 //00  //0e
 80033d4:	210e      	movs	r1, #14
 80033d6:	201f      	movs	r0, #31
 80033d8:	f7ff fa1c 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033dc:	201e      	movs	r0, #30
 80033de:	f7fc ff83 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0020, 0x0010);   // VGL/VGH SETTING
 80033e2:	2110      	movs	r1, #16
 80033e4:	2020      	movs	r0, #32
 80033e6:	f7ff fa15 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033ea:	201e      	movs	r0, #30
 80033ec:	f7fc ff7c 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0021, 0x0011);   // DC/DC SETTING
 80033f0:	2111      	movs	r1, #17
 80033f2:	2021      	movs	r0, #33	; 0x21
 80033f4:	f7ff fa0e 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(30);
 80033f8:	201e      	movs	r0, #30
 80033fa:	f7fc ff75 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0043, 0x0080);   //vomg control
 80033fe:	2180      	movs	r1, #128	; 0x80
 8003400:	2043      	movs	r0, #67	; 0x43
 8003402:	f7ff fa07 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(50);
 8003406:	2032      	movs	r0, #50	; 0x32
 8003408:	f7fc ff6e 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0044, 0x0036);  //vcomh control//35
 800340c:	2136      	movs	r1, #54	; 0x36
 800340e:	2044      	movs	r0, #68	; 0x44
 8003410:	f7ff fa00 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(10);
 8003414:	200a      	movs	r0, #10
 8003416:	f7fc ff67 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0045, 0x000a);  //vcom control //0a
 800341a:	210a      	movs	r1, #10
 800341c:	2045      	movs	r0, #69	; 0x45
 800341e:	f7ff f9f9 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003422:	2014      	movs	r0, #20
 8003424:	f7fc ff60 	bl	80002e8 <HAL_Delay>

		/******************GAMMA SETTING***********************/

		lcd_wr_reg_value(0x0046, 0x0094);  //GAMMA control 1
 8003428:	2194      	movs	r1, #148	; 0x94
 800342a:	2046      	movs	r0, #70	; 0x46
 800342c:	f7ff f9f2 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0047, 0x0021);  //GAMMA control 2
 8003430:	2121      	movs	r1, #33	; 0x21
 8003432:	2047      	movs	r0, #71	; 0x47
 8003434:	f7ff f9ee 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0048, 0x0000);  //GAMMA control 3
 8003438:	2100      	movs	r1, #0
 800343a:	2048      	movs	r0, #72	; 0x48
 800343c:	f7ff f9ea 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0049, 0x0033);  //GAMMA control 4
 8003440:	2133      	movs	r1, #51	; 0x33
 8003442:	2049      	movs	r0, #73	; 0x49
 8003444:	f7ff f9e6 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004A, 0x0023);  //GAMMA control 5
 8003448:	2123      	movs	r1, #35	; 0x23
 800344a:	204a      	movs	r0, #74	; 0x4a
 800344c:	f7ff f9e2 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004B, 0x0045);  //GAMMA control 6
 8003450:	2145      	movs	r1, #69	; 0x45
 8003452:	204b      	movs	r0, #75	; 0x4b
 8003454:	f7ff f9de 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004C, 0x0044);  //GAMMA control 7
 8003458:	2144      	movs	r1, #68	; 0x44
 800345a:	204c      	movs	r0, #76	; 0x4c
 800345c:	f7ff f9da 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004D, 0x0077);  //GAMMA control  8
 8003460:	2177      	movs	r1, #119	; 0x77
 8003462:	204d      	movs	r0, #77	; 0x4d
 8003464:	f7ff f9d6 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004E, 0x0012);  //GAMMA control 9
 8003468:	2112      	movs	r1, #18
 800346a:	204e      	movs	r0, #78	; 0x4e
 800346c:	f7ff f9d2 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x004F, 0x0001);  //GAMMA control 10
 8003470:	2101      	movs	r1, #1
 8003472:	204f      	movs	r0, #79	; 0x4f
 8003474:	f7ff f9ce 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0050, 0x0001);  //GAMMA control 11
 8003478:	2101      	movs	r1, #1
 800347a:	2050      	movs	r0, #80	; 0x50
 800347c:	f7ff f9ca 	bl	8002814 <lcd_wr_reg_value>

		lcd_wr_reg_value(0x0051, 0x0001);  //GAMMA control 12
 8003480:	2101      	movs	r1, #1
 8003482:	2051      	movs	r0, #81	; 0x51
 8003484:	f7ff f9c6 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(100);
 8003488:	2064      	movs	r0, #100	; 0x64
 800348a:	f7fc ff2d 	bl	80002e8 <HAL_Delay>
		/****************display on setting**************/

		lcd_wr_reg_value(0x0026, 0x0004);
 800348e:	2104      	movs	r1, #4
 8003490:	2026      	movs	r0, #38	; 0x26
 8003492:	f7ff f9bf 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 8003496:	2014      	movs	r0, #20
 8003498:	f7fc ff26 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0026, 0x0024);
 800349c:	2124      	movs	r1, #36	; 0x24
 800349e:	2026      	movs	r0, #38	; 0x26
 80034a0:	f7ff f9b8 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 80034a4:	2014      	movs	r0, #20
 80034a6:	f7fc ff1f 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0026, 0x002c);
 80034aa:	212c      	movs	r1, #44	; 0x2c
 80034ac:	2026      	movs	r0, #38	; 0x26
 80034ae:	f7ff f9b1 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 80034b2:	2014      	movs	r0, #20
 80034b4:	f7fc ff18 	bl	80002e8 <HAL_Delay>

		lcd_wr_reg_value(0x0026, 0x003c);
 80034b8:	213c      	movs	r1, #60	; 0x3c
 80034ba:	2026      	movs	r0, #38	; 0x26
 80034bc:	f7ff f9aa 	bl	8002814 <lcd_wr_reg_value>
		HAL_Delay(20);
 80034c0:	2014      	movs	r0, #20
 80034c2:	f7fc ff11 	bl	80002e8 <HAL_Delay>
	}

	// 3.2 lcd backlight on
	LCD_PWM_LIGHT_HIGH();//--> 3.2 LCD original code
 80034c6:	2201      	movs	r2, #1
 80034c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034cc:	4806      	ldr	r0, [pc, #24]	; (80034e8 <bsp_lcd32_init+0xc64>)
 80034ce:	f7fd ff7b 	bl	80013c8 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80034d2:	2014      	movs	r0, #20
 80034d4:	f7fc ff08 	bl	80002e8 <HAL_Delay>

	lcd32_clear_screen(BLUE);
 80034d8:	201f      	movs	r0, #31
 80034da:	f000 f85d 	bl	8003598 <lcd32_clear_screen>
	//lcd32_draw_rectangle(20, 20, 100, 100);
	//lcd32_fill_color(30, 30, 90, 90, RED);
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	2000008c 	.word	0x2000008c
 80034e8:	40011400 	.word	0x40011400

080034ec <lcd32_writeram_prepare>:

// starts to write GRAM
void lcd32_writeram_prepare(void) {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
	lcd_wr_reg(R34);
 80034f0:	2022      	movs	r0, #34	; 0x22
 80034f2:	f7ff f981 	bl	80027f8 <lcd_wr_reg>
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <lcd32_setcursor>:

void lcd32_setcursor(u16 Xpos, u16 Ypos) {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	4603      	mov	r3, r0
 8003504:	460a      	mov	r2, r1
 8003506:	80fb      	strh	r3, [r7, #6]
 8003508:	4613      	mov	r3, r2
 800350a:	80bb      	strh	r3, [r7, #4]
	if (lcd_id == 0x0047) {
 800350c:	4b21      	ldr	r3, [pc, #132]	; (8003594 <lcd32_setcursor+0x98>)
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	2b47      	cmp	r3, #71	; 0x47
 8003512:	d130      	bne.n	8003576 <lcd32_setcursor+0x7a>
		lcd_wr_reg_value(0x0002, Xpos >> 8);	   // Column address start2
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	0a1b      	lsrs	r3, r3, #8
 8003518:	b29b      	uxth	r3, r3
 800351a:	4619      	mov	r1, r3
 800351c:	2002      	movs	r0, #2
 800351e:	f7ff f979 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0003, Xpos);	   // Column address start1
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	4619      	mov	r1, r3
 8003526:	2003      	movs	r0, #3
 8003528:	f7ff f974 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, Xpos >> 8);	   // Column address end2
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	0a1b      	lsrs	r3, r3, #8
 8003530:	b29b      	uxth	r3, r3
 8003532:	4619      	mov	r1, r3
 8003534:	2004      	movs	r0, #4
 8003536:	f7ff f96d 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0005, Xpos);	   // Column address end1
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	4619      	mov	r1, r3
 800353e:	2005      	movs	r0, #5
 8003540:	f7ff f968 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0006, Ypos >> 8);	   // Row address start2
 8003544:	88bb      	ldrh	r3, [r7, #4]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	b29b      	uxth	r3, r3
 800354a:	4619      	mov	r1, r3
 800354c:	2006      	movs	r0, #6
 800354e:	f7ff f961 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, Ypos);	   // Row address start1
 8003552:	88bb      	ldrh	r3, [r7, #4]
 8003554:	4619      	mov	r1, r3
 8003556:	2007      	movs	r0, #7
 8003558:	f7ff f95c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, Ypos >> 8);	   // Row address end2
 800355c:	88bb      	ldrh	r3, [r7, #4]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	b29b      	uxth	r3, r3
 8003562:	4619      	mov	r1, r3
 8003564:	2008      	movs	r0, #8
 8003566:	f7ff f955 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0009, Ypos);	   // Row address end1
 800356a:	88bb      	ldrh	r3, [r7, #4]
 800356c:	4619      	mov	r1, r3
 800356e:	2009      	movs	r0, #9
 8003570:	f7ff f950 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(R32, Xpos);
		lcd_wr_reg_value(R33, Ypos);
	}

	//usart1_transmit_string("\r\n2\r\n");
}
 8003574:	e009      	b.n	800358a <lcd32_setcursor+0x8e>
		lcd_wr_reg_value(R32, Xpos);
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	4619      	mov	r1, r3
 800357a:	2020      	movs	r0, #32
 800357c:	f7ff f94a 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(R33, Ypos);
 8003580:	88bb      	ldrh	r3, [r7, #4]
 8003582:	4619      	mov	r1, r3
 8003584:	2021      	movs	r0, #33	; 0x21
 8003586:	f7ff f945 	bl	8002814 <lcd_wr_reg_value>
}
 800358a:	bf00      	nop
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	2000008c 	.word	0x2000008c

08003598 <lcd32_clear_screen>:

// 320 * 240
void lcd32_clear_screen(unsigned int color) {
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

	u32 index = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60fb      	str	r3, [r7, #12]

	if (lcd_id == 0x0047) {
 80035a4:	4b1d      	ldr	r3, [pc, #116]	; (800361c <lcd32_clear_screen+0x84>)
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	2b47      	cmp	r3, #71	; 0x47
 80035aa:	d120      	bne.n	80035ee <lcd32_clear_screen+0x56>
		// Setcurosr
		lcd_wr_reg_value(0x0002, 0x00);	   // Column address start2
 80035ac:	2100      	movs	r1, #0
 80035ae:	2002      	movs	r0, #2
 80035b0:	f7ff f930 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0003, 0x00);	   // Column address start1
 80035b4:	2100      	movs	r1, #0
 80035b6:	2003      	movs	r0, #3
 80035b8:	f7ff f92c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, 0x00);	   // Column address end2
 80035bc:	2100      	movs	r1, #0
 80035be:	2004      	movs	r0, #4
 80035c0:	f7ff f928 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0005, 0xef);	   // Column address end1
 80035c4:	21ef      	movs	r1, #239	; 0xef
 80035c6:	2005      	movs	r0, #5
 80035c8:	f7ff f924 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0006, 0x00);	   // Row address start2
 80035cc:	2100      	movs	r1, #0
 80035ce:	2006      	movs	r0, #6
 80035d0:	f7ff f920 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x00);	   // Row address start1
 80035d4:	2100      	movs	r1, #0
 80035d6:	2007      	movs	r0, #7
 80035d8:	f7ff f91c 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, 0x01);	   // Row address end2
 80035dc:	2101      	movs	r1, #1
 80035de:	2008      	movs	r0, #8
 80035e0:	f7ff f918 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0009, 0x3f);	   // Row address end1
 80035e4:	213f      	movs	r1, #63	; 0x3f
 80035e6:	2009      	movs	r0, #9
 80035e8:	f7ff f914 	bl	8002814 <lcd_wr_reg_value>
 80035ec:	e003      	b.n	80035f6 <lcd32_clear_screen+0x5e>
		// Setcurosr
	} else {
		lcd32_setcursor(0x00, 0x0000); // establishment cursor position
 80035ee:	2100      	movs	r1, #0
 80035f0:	2000      	movs	r0, #0
 80035f2:	f7ff ff83 	bl	80034fc <lcd32_setcursor>
	}

	lcd32_writeram_prepare();     // starts to read in GRAM	 	  
 80035f6:	f7ff ff79 	bl	80034ec <lcd32_writeram_prepare>

	for (index = 0; index < 320 * 240; index++) {
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	e005      	b.n	800360c <lcd32_clear_screen+0x74>
		lcd_wr_data(color);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff f92f 	bl	8002864 <lcd_wr_data>
	for (index = 0; index < 320 * 240; index++) {
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	3301      	adds	r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8003612:	d3f5      	bcc.n	8003600 <lcd32_clear_screen+0x68>
	}
}
 8003614:	bf00      	nop
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	2000008c 	.word	0x2000008c

08003620 <lcd32_background_image>:

// 320 * 240
void lcd32_background_image() {
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0

	u32 i = 0;
 8003626:	2300      	movs	r3, #0
 8003628:	607b      	str	r3, [r7, #4]

	if (lcd_id == 0x0047) {
 800362a:	4b20      	ldr	r3, [pc, #128]	; (80036ac <lcd32_background_image+0x8c>)
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	2b47      	cmp	r3, #71	; 0x47
 8003630:	d120      	bne.n	8003674 <lcd32_background_image+0x54>
		// Setcurosr
		lcd_wr_reg_value(0x0002, 0x00);	   // Column address start2
 8003632:	2100      	movs	r1, #0
 8003634:	2002      	movs	r0, #2
 8003636:	f7ff f8ed 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0003, 0x00);	   // Column address start1
 800363a:	2100      	movs	r1, #0
 800363c:	2003      	movs	r0, #3
 800363e:	f7ff f8e9 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0004, 0x00);	   // Column address end2
 8003642:	2100      	movs	r1, #0
 8003644:	2004      	movs	r0, #4
 8003646:	f7ff f8e5 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0005, 0xef);	   // Column address end1
 800364a:	21ef      	movs	r1, #239	; 0xef
 800364c:	2005      	movs	r0, #5
 800364e:	f7ff f8e1 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0006, 0x00);	   // Row address start2
 8003652:	2100      	movs	r1, #0
 8003654:	2006      	movs	r0, #6
 8003656:	f7ff f8dd 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0007, 0x00);	   // Row address start1
 800365a:	2100      	movs	r1, #0
 800365c:	2007      	movs	r0, #7
 800365e:	f7ff f8d9 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0008, 0x01);	   // Row address end2
 8003662:	2101      	movs	r1, #1
 8003664:	2008      	movs	r0, #8
 8003666:	f7ff f8d5 	bl	8002814 <lcd_wr_reg_value>
		lcd_wr_reg_value(0x0009, 0x3f);	   // Row address end1
 800366a:	213f      	movs	r1, #63	; 0x3f
 800366c:	2009      	movs	r0, #9
 800366e:	f7ff f8d1 	bl	8002814 <lcd_wr_reg_value>
 8003672:	e003      	b.n	800367c <lcd32_background_image+0x5c>
		// Setcurosr
	} else {
		lcd32_setcursor(0, 0); // establishment cursor position
 8003674:	2100      	movs	r1, #0
 8003676:	2000      	movs	r0, #0
 8003678:	f7ff ff40 	bl	80034fc <lcd32_setcursor>
	}

	lcd32_writeram_prepare();     // starts to read in GRAM
 800367c:	f7ff ff36 	bl	80034ec <lcd32_writeram_prepare>
	for (i = 0; i < 240 * 320; i++) {
 8003680:	2300      	movs	r3, #0
 8003682:	607b      	str	r3, [r7, #4]
 8003684:	e009      	b.n	800369a <lcd32_background_image+0x7a>
		lcd_wr_data(image_data_background[i]);
 8003686:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <lcd32_background_image+0x90>)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff f8e8 	bl	8002864 <lcd_wr_data>
	for (i = 0; i < 240 * 320; i++) {
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3301      	adds	r3, #1
 8003698:	607b      	str	r3, [r7, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 80036a0:	d3f1      	bcc.n	8003686 <lcd32_background_image+0x66>
	}
}
 80036a2:	bf00      	nop
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	2000008c 	.word	0x2000008c
 80036b0:	08016724 	.word	0x08016724

080036b4 <lcd32_draw_point_with_color>:
	lcd32_setcursor(x, y); // establishment cursor position
	lcd_wr_reg(R34); // starts to read in GRAM
	lcd_wr_data(POINT_COLOR);
}

void lcd32_draw_point_with_color(u16 x, u16 y, unsigned int color) {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	603a      	str	r2, [r7, #0]
 80036be:	80fb      	strh	r3, [r7, #6]
 80036c0:	460b      	mov	r3, r1
 80036c2:	80bb      	strh	r3, [r7, #4]
	lcd32_setcursor(x, y); // establishment cursor position 
 80036c4:	88ba      	ldrh	r2, [r7, #4]
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	4611      	mov	r1, r2
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7ff ff16 	bl	80034fc <lcd32_setcursor>
	lcd_wr_reg(R34); // starts to read in GRAM
 80036d0:	2022      	movs	r0, #34	; 0x22
 80036d2:	f7ff f891 	bl	80027f8 <lcd_wr_reg>
	lcd_wr_data(color);
 80036d6:	6838      	ldr	r0, [r7, #0]
 80036d8:	f7ff f8c4 	bl	8002864 <lcd_wr_data>
}
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <get_timeFont_tChar>:
	lcd32_draw_point(x + 1, y);
	lcd32_draw_point(x, y + 1);
	lcd32_draw_point(x + 1, y + 1);
}

tChar get_timeFont_tChar(u16 c) {
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	807b      	strh	r3, [r7, #2]
	int i = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
	tChar result;

	if (c > 0x00FF) {
 80036f4:	887b      	ldrh	r3, [r7, #2]
 80036f6:	2bff      	cmp	r3, #255	; 0xff
 80036f8:	d909      	bls.n	800370e <get_timeFont_tChar+0x2a>
		c = ((c & 0x00FF) << 8) | ((c & 0xFF00) >> 8);
 80036fa:	887b      	ldrh	r3, [r7, #2]
 80036fc:	021b      	lsls	r3, r3, #8
 80036fe:	b21a      	sxth	r2, r3
 8003700:	887b      	ldrh	r3, [r7, #2]
 8003702:	0a1b      	lsrs	r3, r3, #8
 8003704:	b29b      	uxth	r3, r3
 8003706:	b21b      	sxth	r3, r3
 8003708:	4313      	orrs	r3, r2
 800370a:	b21b      	sxth	r3, r3
 800370c:	807b      	strh	r3, [r7, #2]
	}

	for (i = 0; i < TimeFont.length; i++) {
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	e019      	b.n	8003748 <get_timeFont_tChar+0x64>
		result = TimeFont_array[i];
 8003714:	4914      	ldr	r1, [pc, #80]	; (8003768 <get_timeFont_tChar+0x84>)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f107 020c 	add.w	r2, r7, #12
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	440b      	add	r3, r1
 8003720:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003724:	e882 0003 	stmia.w	r2, {r0, r1}
		if (result.code == c) {
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	887b      	ldrh	r3, [r7, #2]
 800372c:	429a      	cmp	r2, r3
 800372e:	d108      	bne.n	8003742 <get_timeFont_tChar+0x5e>
			return result;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	461a      	mov	r2, r3
 8003734:	f107 030c 	add.w	r3, r7, #12
 8003738:	e893 0003 	ldmia.w	r3, {r0, r1}
 800373c:	e882 0003 	stmia.w	r2, {r0, r1}
 8003740:	e00d      	b.n	800375e <get_timeFont_tChar+0x7a>
	for (i = 0; i < TimeFont.length; i++) {
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	3301      	adds	r3, #1
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	2211      	movs	r2, #17
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	4293      	cmp	r3, r2
 800374e:	dbe1      	blt.n	8003714 <get_timeFont_tChar+0x30>
		}
	}

	return TimeFont_array[1];
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <get_timeFont_tChar+0x84>)
 8003754:	3308      	adds	r3, #8
 8003756:	e893 0003 	ldmia.w	r3, {r0, r1}
 800375a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr
 8003768:	0801669c 	.word	0x0801669c

0800376c <lcd32_print_TimeFont>:

void lcd32_print_TimeFont(u16 x, u16 y, u16 c, unsigned int color) {
 800376c:	b580      	push	{r7, lr}
 800376e:	b08a      	sub	sp, #40	; 0x28
 8003770:	af00      	add	r7, sp, #0
 8003772:	607b      	str	r3, [r7, #4]
 8003774:	4603      	mov	r3, r0
 8003776:	81fb      	strh	r3, [r7, #14]
 8003778:	460b      	mov	r3, r1
 800377a:	81bb      	strh	r3, [r7, #12]
 800377c:	4613      	mov	r3, r2
 800377e:	817b      	strh	r3, [r7, #10]
	lcd32_writeram_prepare();     // starts to read in GRAM
 8003780:	f7ff feb4 	bl	80034ec <lcd32_writeram_prepare>

	tChar target = get_timeFont_tChar(c);
 8003784:	f107 0310 	add.w	r3, r7, #16
 8003788:	897a      	ldrh	r2, [r7, #10]
 800378a:	4611      	mov	r1, r2
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ffa9 	bl	80036e4 <get_timeFont_tChar>

	printf("%x\n", c);
 8003792:	897b      	ldrh	r3, [r7, #10]
 8003794:	4619      	mov	r1, r3
 8003796:	482f      	ldr	r0, [pc, #188]	; (8003854 <lcd32_print_TimeFont+0xe8>)
 8003798:	f000 fd46 	bl	8004228 <iprintf>
	int i = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
	int j = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	623b      	str	r3, [r7, #32]
	u16 width = target.image->width;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	889b      	ldrh	r3, [r3, #4]
 80037a8:	83fb      	strh	r3, [r7, #30]
	u16 height = target.image->height;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	88db      	ldrh	r3, [r3, #6]
 80037ae:	83bb      	strh	r3, [r7, #28]

	if (x > 240 || y > 320) {
 80037b0:	89fb      	ldrh	r3, [r7, #14]
 80037b2:	2bf0      	cmp	r3, #240	; 0xf0
 80037b4:	d848      	bhi.n	8003848 <lcd32_print_TimeFont+0xdc>
 80037b6:	89bb      	ldrh	r3, [r7, #12]
 80037b8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80037bc:	d844      	bhi.n	8003848 <lcd32_print_TimeFont+0xdc>
		return;
	}

	u8 temp = x;
 80037be:	89fb      	ldrh	r3, [r7, #14]
 80037c0:	76fb      	strb	r3, [r7, #27]
	x = y;
 80037c2:	89bb      	ldrh	r3, [r7, #12]
 80037c4:	81fb      	strh	r3, [r7, #14]
	y = temp;
 80037c6:	7efb      	ldrb	r3, [r7, #27]
 80037c8:	81bb      	strh	r3, [r7, #12]

	x = 240 - x;
 80037ca:	89fb      	ldrh	r3, [r7, #14]
 80037cc:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80037d0:	81fb      	strh	r3, [r7, #14]

	if (x > 240 || y > 320) {
 80037d2:	89fb      	ldrh	r3, [r7, #14]
 80037d4:	2bf0      	cmp	r3, #240	; 0xf0
 80037d6:	d839      	bhi.n	800384c <lcd32_print_TimeFont+0xe0>
 80037d8:	89bb      	ldrh	r3, [r7, #12]
 80037da:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80037de:	d835      	bhi.n	800384c <lcd32_print_TimeFont+0xe0>
		return;
	}

	for (i = y; i < height + y; i++) {
 80037e0:	89bb      	ldrh	r3, [r7, #12]
 80037e2:	627b      	str	r3, [r7, #36]	; 0x24
 80037e4:	e029      	b.n	800383a <lcd32_print_TimeFont+0xce>
		for (j = x; j > x - width; j--) {
 80037e6:	89fb      	ldrh	r3, [r7, #14]
 80037e8:	623b      	str	r3, [r7, #32]
 80037ea:	e01d      	b.n	8003828 <lcd32_print_TimeFont+0xbc>
			if (target.image->data[(i - y) * width + (j - x + width)] == 0x00) {
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	89bb      	ldrh	r3, [r7, #12]
 80037f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037f4:	1acb      	subs	r3, r1, r3
 80037f6:	8bf9      	ldrh	r1, [r7, #30]
 80037f8:	fb01 f103 	mul.w	r1, r1, r3
 80037fc:	89fb      	ldrh	r3, [r7, #14]
 80037fe:	6a38      	ldr	r0, [r7, #32]
 8003800:	1ac0      	subs	r0, r0, r3
 8003802:	8bfb      	ldrh	r3, [r7, #30]
 8003804:	4403      	add	r3, r0
 8003806:	440b      	add	r3, r1
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d107      	bne.n	8003822 <lcd32_print_TimeFont+0xb6>
				lcd32_draw_point_with_color(j, i, color);
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	b29b      	uxth	r3, r3
 8003816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003818:	b291      	uxth	r1, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff ff49 	bl	80036b4 <lcd32_draw_point_with_color>
		for (j = x; j > x - width; j--) {
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	3b01      	subs	r3, #1
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	89fa      	ldrh	r2, [r7, #14]
 800382a:	8bfb      	ldrh	r3, [r7, #30]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	6a3a      	ldr	r2, [r7, #32]
 8003830:	429a      	cmp	r2, r3
 8003832:	dcdb      	bgt.n	80037ec <lcd32_print_TimeFont+0x80>
	for (i = y; i < height + y; i++) {
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	3301      	adds	r3, #1
 8003838:	627b      	str	r3, [r7, #36]	; 0x24
 800383a:	8bba      	ldrh	r2, [r7, #28]
 800383c:	89bb      	ldrh	r3, [r7, #12]
 800383e:	4413      	add	r3, r2
 8003840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003842:	429a      	cmp	r2, r3
 8003844:	dbcf      	blt.n	80037e6 <lcd32_print_TimeFont+0x7a>
 8003846:	e002      	b.n	800384e <lcd32_print_TimeFont+0xe2>
		return;
 8003848:	bf00      	nop
 800384a:	e000      	b.n	800384e <lcd32_print_TimeFont+0xe2>
		return;
 800384c:	bf00      	nop
			}
		}
	}
}
 800384e:	3728      	adds	r7, #40	; 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	0800519c 	.word	0x0800519c

08003858 <lcd32_print_TimeFonts>:

void lcd32_print_TimeFonts(u8 x, u16 y, const u16 *p, unsigned int color) {
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	60ba      	str	r2, [r7, #8]
 8003860:	607b      	str	r3, [r7, #4]
 8003862:	4603      	mov	r3, r0
 8003864:	73fb      	strb	r3, [r7, #15]
 8003866:	460b      	mov	r3, r1
 8003868:	81bb      	strh	r3, [r7, #12]
	int i = 0;
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]

	for (i = 0; p[i] != '\0'; i++) {
 800386e:	2300      	movs	r3, #0
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	e023      	b.n	80038bc <lcd32_print_TimeFonts+0x64>
		tChar target = get_timeFont_tChar(p[i]);
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	4413      	add	r3, r2
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	f107 0310 	add.w	r3, r7, #16
 8003882:	4611      	mov	r1, r2
 8003884:	4618      	mov	r0, r3
 8003886:	f7ff ff2d 	bl	80036e4 <get_timeFont_tChar>

		u16 width = target.image->width;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	889b      	ldrh	r3, [r3, #4]
 800388e:	837b      	strh	r3, [r7, #26]
		u16 height = target.image->height;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	88db      	ldrh	r3, [r3, #6]
 8003894:	833b      	strh	r3, [r7, #24]

		lcd32_print_TimeFont(x, y, p[i], color);
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	b298      	uxth	r0, r3
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	4413      	add	r3, r2
 80038a2:	881a      	ldrh	r2, [r3, #0]
 80038a4:	89b9      	ldrh	r1, [r7, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f7ff ff60 	bl	800376c <lcd32_print_TimeFont>

		x += width;
 80038ac:	8b7b      	ldrh	r3, [r7, #26]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	4413      	add	r3, r2
 80038b4:	73fb      	strb	r3, [r7, #15]
	for (i = 0; p[i] != '\0'; i++) {
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3301      	adds	r3, #1
 80038ba:	61fb      	str	r3, [r7, #28]
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	4413      	add	r3, r2
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1d4      	bne.n	8003874 <lcd32_print_TimeFonts+0x1c>
		if (x > 320) {
			y += height;
			x = 0;
		}
	}
}
 80038ca:	bf00      	nop
 80038cc:	3720      	adds	r7, #32
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, unsigned char* p, int len)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
   HAL_UART_Transmit(&huart1, p, len, 10);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	230a      	movs	r3, #10
 80038e6:	68b9      	ldr	r1, [r7, #8]
 80038e8:	4803      	ldr	r0, [pc, #12]	; (80038f8 <_write+0x24>)
 80038ea:	f7fe faf1 	bl	8001ed0 <HAL_UART_Transmit>
   return len;
 80038ee:	687b      	ldr	r3, [r7, #4]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	2000011c 	.word	0x2000011c

080038fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003902:	f7fc fc8f 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003906:	f000 f85d 	bl	80039c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800390a:	f000 f94f 	bl	8003bac <MX_GPIO_Init>
  MX_DMA_Init();
 800390e:	f000 f92f 	bl	8003b70 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003912:	f000 f903 	bl	8003b1c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003916:	f000 f8b3 	bl	8003a80 <MX_ADC1_Init>
  MX_FSMC_Init();
 800391a:	f000 f9c9 	bl	8003cb0 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdout, NULL, _IONBF, 0);
 800391e:	4b25      	ldr	r3, [pc, #148]	; (80039b4 <main+0xb8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6898      	ldr	r0, [r3, #8]
 8003924:	2300      	movs	r3, #0
 8003926:	2202      	movs	r2, #2
 8003928:	2100      	movs	r1, #0
 800392a:	f000 fc95 	bl	8004258 <setvbuf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  bsp_lcd32_init();
 800392e:	f7fe ffa9 	bl	8002884 <bsp_lcd32_init>

  lcd32_clear_screen(WHITE);
 8003932:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003936:	f7ff fe2f 	bl	8003598 <lcd32_clear_screen>

  lcd32_background_image();
 800393a:	f7ff fe71 	bl	8003620 <lcd32_background_image>
  int i = 0;
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
  char str[] = "01:43 ";
 8003942:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <main+0xbc>)
 8003944:	1d3b      	adds	r3, r7, #4
 8003946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800394a:	6018      	str	r0, [r3, #0]
 800394c:	3304      	adds	r3, #4
 800394e:	8019      	strh	r1, [r3, #0]
 8003950:	3302      	adds	r3, #2
 8003952:	0c0a      	lsrs	r2, r1, #16
 8003954:	701a      	strb	r2, [r3, #0]
  for (i = 0; str[i] != '\0'; i++) {
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	e015      	b.n	8003988 <main+0x8c>
	  lcd32_print_TimeFont(35 + i * 30, 50, str[i], WHITE);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	b29b      	uxth	r3, r3
 8003960:	461a      	mov	r2, r3
 8003962:	0112      	lsls	r2, r2, #4
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	b29b      	uxth	r3, r3
 800396a:	3323      	adds	r3, #35	; 0x23
 800396c:	b298      	uxth	r0, r3
 800396e:	1d3a      	adds	r2, r7, #4
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4413      	add	r3, r2
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	b29a      	uxth	r2, r3
 8003978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800397c:	2132      	movs	r1, #50	; 0x32
 800397e:	f7ff fef5 	bl	800376c <lcd32_print_TimeFont>
  for (i = 0; str[i] != '\0'; i++) {
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3301      	adds	r3, #1
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	1d3a      	adds	r2, r7, #4
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4413      	add	r3, r2
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e3      	bne.n	800395c <main+0x60>
  }
  lcd32_print_TimeFonts(200, 50, (u16*)"", WHITE);
 8003994:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003998:	4a08      	ldr	r2, [pc, #32]	; (80039bc <main+0xc0>)
 800399a:	2132      	movs	r1, #50	; 0x32
 800399c:	20c8      	movs	r0, #200	; 0xc8
 800399e:	f7ff ff5b 	bl	8003858 <lcd32_print_TimeFonts>
  lcd32_print_TimeFonts(35, 120, (u16*)"", WHITE);
 80039a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039a6:	4a06      	ldr	r2, [pc, #24]	; (80039c0 <main+0xc4>)
 80039a8:	2178      	movs	r1, #120	; 0x78
 80039aa:	2023      	movs	r0, #35	; 0x23
 80039ac:	f7ff ff54 	bl	8003858 <lcd32_print_TimeFonts>

  while (1)
 80039b0:	e7fe      	b.n	80039b0 <main+0xb4>
 80039b2:	bf00      	nop
 80039b4:	2000000c 	.word	0x2000000c
 80039b8:	080051b0 	.word	0x080051b0
 80039bc:	080051a0 	.word	0x080051a0
 80039c0:	080051a4 	.word	0x080051a4

080039c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b096      	sub	sp, #88	; 0x58
 80039c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039ce:	2228      	movs	r2, #40	; 0x28
 80039d0:	2100      	movs	r1, #0
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 fc20 	bl	8004218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039d8:	f107 031c 	add.w	r3, r7, #28
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	605a      	str	r2, [r3, #4]
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039e8:	1d3b      	adds	r3, r7, #4
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	609a      	str	r2, [r3, #8]
 80039f2:	60da      	str	r2, [r3, #12]
 80039f4:	611a      	str	r2, [r3, #16]
 80039f6:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039f8:	2301      	movs	r3, #1
 80039fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003a02:	2300      	movs	r3, #0
 8003a04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a06:	2301      	movs	r3, #1
 8003a08:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003a0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a12:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8003a14:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8003a18:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fd fcea 	bl	80013f8 <HAL_RCC_OscConfig>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003a2a:	f000 f9a5 	bl	8003d78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a2e:	230f      	movs	r3, #15
 8003a30:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a32:	2302      	movs	r3, #2
 8003a34:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a36:	2300      	movs	r3, #0
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a40:	2300      	movs	r3, #0
 8003a42:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a44:	f107 031c 	add.w	r3, r7, #28
 8003a48:	2102      	movs	r1, #2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fd ff54 	bl	80018f8 <HAL_RCC_ClockConfig>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003a56:	f000 f98f 	bl	8003d78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8003a5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a62:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a64:	1d3b      	adds	r3, r7, #4
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe f8e2 	bl	8001c30 <HAL_RCCEx_PeriphCLKConfig>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8003a72:	f000 f981 	bl	8003d78 <Error_Handler>
  }
}
 8003a76:	bf00      	nop
 8003a78:	3758      	adds	r7, #88	; 0x58
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a86:	1d3b      	adds	r3, r7, #4
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003a90:	4b20      	ldr	r3, [pc, #128]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003a92:	4a21      	ldr	r2, [pc, #132]	; (8003b18 <MX_ADC1_Init+0x98>)
 8003a94:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003a96:	4b1f      	ldr	r3, [pc, #124]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003a98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003a9e:	4b1d      	ldr	r3, [pc, #116]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003aa4:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003aaa:	4b1a      	ldr	r3, [pc, #104]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003aac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003ab0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ab2:	4b18      	ldr	r3, [pc, #96]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8003ab8:	4b16      	ldr	r3, [pc, #88]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003aba:	2202      	movs	r2, #2
 8003abc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003abe:	4815      	ldr	r0, [pc, #84]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003ac0:	f7fc fc34 	bl	800032c <HAL_ADC_Init>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8003aca:	f000 f955 	bl	8003d78 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003ace:	2308      	movs	r3, #8
 8003ad0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	4619      	mov	r1, r3
 8003ade:	480d      	ldr	r0, [pc, #52]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003ae0:	f7fc fd0e 	bl	8000500 <HAL_ADC_ConfigChannel>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003aea:	f000 f945 	bl	8003d78 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003aee:	2309      	movs	r3, #9
 8003af0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003af2:	2302      	movs	r3, #2
 8003af4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003af6:	1d3b      	adds	r3, r7, #4
 8003af8:	4619      	mov	r1, r3
 8003afa:	4806      	ldr	r0, [pc, #24]	; (8003b14 <MX_ADC1_Init+0x94>)
 8003afc:	f7fc fd00 	bl	8000500 <HAL_ADC_ConfigChannel>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8003b06:	f000 f937 	bl	8003d78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003b0a:	bf00      	nop
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	200000ec 	.word	0x200000ec
 8003b18:	40012400 	.word	0x40012400

08003b1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b20:	4b11      	ldr	r3, [pc, #68]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b22:	4a12      	ldr	r2, [pc, #72]	; (8003b6c <MX_USART1_UART_Init+0x50>)
 8003b24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003b26:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b2e:	4b0e      	ldr	r3, [pc, #56]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b34:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b3a:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b40:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b42:	220c      	movs	r2, #12
 8003b44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b46:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b4c:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b52:	4805      	ldr	r0, [pc, #20]	; (8003b68 <MX_USART1_UART_Init+0x4c>)
 8003b54:	f7fe f96f 	bl	8001e36 <HAL_UART_Init>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003b5e:	f000 f90b 	bl	8003d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	2000011c 	.word	0x2000011c
 8003b6c:	40013800 	.word	0x40013800

08003b70 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b76:	4b0c      	ldr	r3, [pc, #48]	; (8003ba8 <MX_DMA_Init+0x38>)
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	4a0b      	ldr	r2, [pc, #44]	; (8003ba8 <MX_DMA_Init+0x38>)
 8003b7c:	f043 0301 	orr.w	r3, r3, #1
 8003b80:	6153      	str	r3, [r2, #20]
 8003b82:	4b09      	ldr	r3, [pc, #36]	; (8003ba8 <MX_DMA_Init+0x38>)
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	607b      	str	r3, [r7, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b8e:	2200      	movs	r2, #0
 8003b90:	2100      	movs	r1, #0
 8003b92:	200b      	movs	r0, #11
 8003b94:	f7fc febd 	bl	8000912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b98:	200b      	movs	r0, #11
 8003b9a:	f7fc fed6 	bl	800094a <HAL_NVIC_EnableIRQ>

}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	40021000 	.word	0x40021000

08003bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb2:	f107 0310 	add.w	r3, r7, #16
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	605a      	str	r2, [r3, #4]
 8003bbc:	609a      	str	r2, [r3, #8]
 8003bbe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bc0:	4b37      	ldr	r3, [pc, #220]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	4a36      	ldr	r2, [pc, #216]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bca:	6193      	str	r3, [r2, #24]
 8003bcc:	4b34      	ldr	r3, [pc, #208]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd8:	4b31      	ldr	r3, [pc, #196]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	4a30      	ldr	r2, [pc, #192]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bde:	f043 0304 	orr.w	r3, r3, #4
 8003be2:	6193      	str	r3, [r2, #24]
 8003be4:	4b2e      	ldr	r3, [pc, #184]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf0:	4b2b      	ldr	r3, [pc, #172]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	4a2a      	ldr	r2, [pc, #168]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bf6:	f043 0308 	orr.w	r3, r3, #8
 8003bfa:	6193      	str	r3, [r2, #24]
 8003bfc:	4b28      	ldr	r3, [pc, #160]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	607b      	str	r3, [r7, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c08:	4b25      	ldr	r3, [pc, #148]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	4a24      	ldr	r2, [pc, #144]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003c0e:	f043 0320 	orr.w	r3, r3, #32
 8003c12:	6193      	str	r3, [r2, #24]
 8003c14:	4b22      	ldr	r3, [pc, #136]	; (8003ca0 <MX_GPIO_Init+0xf4>)
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	f003 0320 	and.w	r3, r3, #32
 8003c1c:	603b      	str	r3, [r7, #0]
 8003c1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|TOUCH_IRQ_Pin|LCD_RESET_Pin, GPIO_PIN_RESET);
 8003c20:	2200      	movs	r2, #0
 8003c22:	2162      	movs	r1, #98	; 0x62
 8003c24:	481f      	ldr	r0, [pc, #124]	; (8003ca4 <MX_GPIO_Init+0xf8>)
 8003c26:	f7fd fbcf 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	21e0      	movs	r1, #224	; 0xe0
 8003c2e:	481e      	ldr	r0, [pc, #120]	; (8003ca8 <MX_GPIO_Init+0xfc>)
 8003c30:	f7fd fbca 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8003c34:	2200      	movs	r2, #0
 8003c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c3a:	481c      	ldr	r0, [pc, #112]	; (8003cac <MX_GPIO_Init+0x100>)
 8003c3c:	f7fd fbc4 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 TOUCH_IRQ_Pin LCD_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|TOUCH_IRQ_Pin|LCD_RESET_Pin;
 8003c40:	2362      	movs	r3, #98	; 0x62
 8003c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c44:	2301      	movs	r3, #1
 8003c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c50:	f107 0310 	add.w	r3, r7, #16
 8003c54:	4619      	mov	r1, r3
 8003c56:	4813      	ldr	r0, [pc, #76]	; (8003ca4 <MX_GPIO_Init+0xf8>)
 8003c58:	f7fd fa4c 	bl	80010f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003c5c:	23e0      	movs	r3, #224	; 0xe0
 8003c5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c60:	2301      	movs	r3, #1
 8003c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c68:	2302      	movs	r3, #2
 8003c6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c6c:	f107 0310 	add.w	r3, r7, #16
 8003c70:	4619      	mov	r1, r3
 8003c72:	480d      	ldr	r0, [pc, #52]	; (8003ca8 <MX_GPIO_Init+0xfc>)
 8003c74:	f7fd fa3e 	bl	80010f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c82:	2300      	movs	r3, #0
 8003c84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c86:	2302      	movs	r3, #2
 8003c88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c8a:	f107 0310 	add.w	r3, r7, #16
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4806      	ldr	r0, [pc, #24]	; (8003cac <MX_GPIO_Init+0x100>)
 8003c92:	f7fd fa2f 	bl	80010f4 <HAL_GPIO_Init>

}
 8003c96:	bf00      	nop
 8003c98:	3720      	adds	r7, #32
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40011800 	.word	0x40011800
 8003ca8:	40010800 	.word	0x40010800
 8003cac:	40011400 	.word	0x40011400

08003cb0 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003cb6:	1d3b      	adds	r3, r7, #4
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	605a      	str	r2, [r3, #4]
 8003cbe:	609a      	str	r2, [r3, #8]
 8003cc0:	60da      	str	r2, [r3, #12]
 8003cc2:	611a      	str	r2, [r3, #16]
 8003cc4:	615a      	str	r2, [r3, #20]
 8003cc6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003cc8:	4b28      	ldr	r3, [pc, #160]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cca:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003cce:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003cd0:	4b26      	ldr	r3, [pc, #152]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cd2:	4a27      	ldr	r2, [pc, #156]	; (8003d70 <MX_FSMC_Init+0xc0>)
 8003cd4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003cd6:	4b25      	ldr	r3, [pc, #148]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003cdc:	4b23      	ldr	r3, [pc, #140]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003ce2:	4b22      	ldr	r3, [pc, #136]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003ce8:	4b20      	ldr	r3, [pc, #128]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cea:	2210      	movs	r2, #16
 8003cec:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003cee:	4b1f      	ldr	r3, [pc, #124]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003cf4:	4b1d      	ldr	r3, [pc, #116]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003cfa:	4b1c      	ldr	r3, [pc, #112]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003d00:	4b1a      	ldr	r3, [pc, #104]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003d06:	4b19      	ldr	r3, [pc, #100]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003d0e:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003d14:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003d1a:	4b14      	ldr	r3, [pc, #80]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003d20:	4b12      	ldr	r3, [pc, #72]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003d26:	230f      	movs	r3, #15
 8003d28:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003d2a:	230f      	movs	r3, #15
 8003d2c:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003d2e:	23ff      	movs	r3, #255	; 0xff
 8003d30:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003d32:	230f      	movs	r3, #15
 8003d34:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003d36:	2310      	movs	r3, #16
 8003d38:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003d3a:	2311      	movs	r3, #17
 8003d3c:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003d42:	1d3b      	adds	r3, r7, #4
 8003d44:	2200      	movs	r2, #0
 8003d46:	4619      	mov	r1, r3
 8003d48:	4808      	ldr	r0, [pc, #32]	; (8003d6c <MX_FSMC_Init+0xbc>)
 8003d4a:	f7fe f827 	bl	8001d9c <HAL_SRAM_Init>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8003d54:	f000 f810 	bl	8003d78 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8003d58:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <MX_FSMC_Init+0xc4>)
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	4a05      	ldr	r2, [pc, #20]	; (8003d74 <MX_FSMC_Init+0xc4>)
 8003d5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d62:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003d64:	bf00      	nop
 8003d66:	3720      	adds	r7, #32
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	200000a4 	.word	0x200000a4
 8003d70:	a0000104 	.word	0xa0000104
 8003d74:	40010000 	.word	0x40010000

08003d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d7c:	bf00      	nop
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr

08003d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003d8a:	4b15      	ldr	r3, [pc, #84]	; (8003de0 <HAL_MspInit+0x5c>)
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	4a14      	ldr	r2, [pc, #80]	; (8003de0 <HAL_MspInit+0x5c>)
 8003d90:	f043 0301 	orr.w	r3, r3, #1
 8003d94:	6193      	str	r3, [r2, #24]
 8003d96:	4b12      	ldr	r3, [pc, #72]	; (8003de0 <HAL_MspInit+0x5c>)
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	60bb      	str	r3, [r7, #8]
 8003da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003da2:	4b0f      	ldr	r3, [pc, #60]	; (8003de0 <HAL_MspInit+0x5c>)
 8003da4:	69db      	ldr	r3, [r3, #28]
 8003da6:	4a0e      	ldr	r2, [pc, #56]	; (8003de0 <HAL_MspInit+0x5c>)
 8003da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dac:	61d3      	str	r3, [r2, #28]
 8003dae:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <HAL_MspInit+0x5c>)
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db6:	607b      	str	r3, [r7, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003dba:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <HAL_MspInit+0x60>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	4a04      	ldr	r2, [pc, #16]	; (8003de4 <HAL_MspInit+0x60>)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	40021000 	.word	0x40021000
 8003de4:	40010000 	.word	0x40010000

08003de8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df0:	f107 0310 	add.w	r3, r7, #16
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a28      	ldr	r2, [pc, #160]	; (8003ea4 <HAL_ADC_MspInit+0xbc>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d149      	bne.n	8003e9c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003e08:	4b27      	ldr	r3, [pc, #156]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	4a26      	ldr	r2, [pc, #152]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e12:	6193      	str	r3, [r2, #24]
 8003e14:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e20:	4b21      	ldr	r3, [pc, #132]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	4a20      	ldr	r2, [pc, #128]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e26:	f043 0308 	orr.w	r3, r3, #8
 8003e2a:	6193      	str	r3, [r2, #24]
 8003e2c:	4b1e      	ldr	r3, [pc, #120]	; (8003ea8 <HAL_ADC_MspInit+0xc0>)
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e40:	f107 0310 	add.w	r3, r7, #16
 8003e44:	4619      	mov	r1, r3
 8003e46:	4819      	ldr	r0, [pc, #100]	; (8003eac <HAL_ADC_MspInit+0xc4>)
 8003e48:	f7fd f954 	bl	80010f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003e4c:	4b18      	ldr	r3, [pc, #96]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e4e:	4a19      	ldr	r2, [pc, #100]	; (8003eb4 <HAL_ADC_MspInit+0xcc>)
 8003e50:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e52:	4b17      	ldr	r3, [pc, #92]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e58:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003e5e:	4b14      	ldr	r3, [pc, #80]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e60:	2280      	movs	r2, #128	; 0x80
 8003e62:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003e6c:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003e74:	4b0e      	ldr	r3, [pc, #56]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e76:	2220      	movs	r2, #32
 8003e78:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003e80:	480b      	ldr	r0, [pc, #44]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e82:	f7fc fd7d 	bl	8000980 <HAL_DMA_Init>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003e8c:	f7ff ff74 	bl	8003d78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a07      	ldr	r2, [pc, #28]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e94:	621a      	str	r2, [r3, #32]
 8003e96:	4a06      	ldr	r2, [pc, #24]	; (8003eb0 <HAL_ADC_MspInit+0xc8>)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003e9c:	bf00      	nop
 8003e9e:	3720      	adds	r7, #32
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40012400 	.word	0x40012400
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	40010c00 	.word	0x40010c00
 8003eb0:	2000015c 	.word	0x2000015c
 8003eb4:	40020008 	.word	0x40020008

08003eb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b088      	sub	sp, #32
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec0:	f107 0310 	add.w	r3, r7, #16
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a20      	ldr	r2, [pc, #128]	; (8003f54 <HAL_UART_MspInit+0x9c>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d139      	bne.n	8003f4c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ed8:	4b1f      	ldr	r3, [pc, #124]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	4a1e      	ldr	r2, [pc, #120]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003ede:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ee2:	6193      	str	r3, [r2, #24]
 8003ee4:	4b1c      	ldr	r3, [pc, #112]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef0:	4b19      	ldr	r3, [pc, #100]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	4a18      	ldr	r2, [pc, #96]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003ef6:	f043 0304 	orr.w	r3, r3, #4
 8003efa:	6193      	str	r3, [r2, #24]
 8003efc:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <HAL_UART_MspInit+0xa0>)
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0e:	2302      	movs	r3, #2
 8003f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f12:	2303      	movs	r3, #3
 8003f14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f16:	f107 0310 	add.w	r3, r7, #16
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	480f      	ldr	r0, [pc, #60]	; (8003f5c <HAL_UART_MspInit+0xa4>)
 8003f1e:	f7fd f8e9 	bl	80010f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f30:	f107 0310 	add.w	r3, r7, #16
 8003f34:	4619      	mov	r1, r3
 8003f36:	4809      	ldr	r0, [pc, #36]	; (8003f5c <HAL_UART_MspInit+0xa4>)
 8003f38:	f7fd f8dc 	bl	80010f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2100      	movs	r1, #0
 8003f40:	2025      	movs	r0, #37	; 0x25
 8003f42:	f7fc fce6 	bl	8000912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f46:	2025      	movs	r0, #37	; 0x25
 8003f48:	f7fc fcff 	bl	800094a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003f4c:	bf00      	nop
 8003f4e:	3720      	adds	r7, #32
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40013800 	.word	0x40013800
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40010800 	.word	0x40010800

08003f60 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003f66:	f107 0308 	add.w	r3, r7, #8
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	605a      	str	r2, [r3, #4]
 8003f70:	609a      	str	r2, [r3, #8]
 8003f72:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8003f74:	4b18      	ldr	r3, [pc, #96]	; (8003fd8 <HAL_FSMC_MspInit+0x78>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d129      	bne.n	8003fd0 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8003f7c:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <HAL_FSMC_MspInit+0x78>)
 8003f7e:	2201      	movs	r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003f82:	4b16      	ldr	r3, [pc, #88]	; (8003fdc <HAL_FSMC_MspInit+0x7c>)
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <HAL_FSMC_MspInit+0x7c>)
 8003f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f8c:	6153      	str	r3, [r2, #20]
 8003f8e:	4b13      	ldr	r3, [pc, #76]	; (8003fdc <HAL_FSMC_MspInit+0x7c>)
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f96:	607b      	str	r3, [r7, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8003f9a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003f9e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fa8:	f107 0308 	add.w	r3, r7, #8
 8003fac:	4619      	mov	r1, r3
 8003fae:	480c      	ldr	r0, [pc, #48]	; (8003fe0 <HAL_FSMC_MspInit+0x80>)
 8003fb0:	f7fd f8a0 	bl	80010f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003fb4:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8003fb8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fba:	2302      	movs	r3, #2
 8003fbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fc2:	f107 0308 	add.w	r3, r7, #8
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4806      	ldr	r0, [pc, #24]	; (8003fe4 <HAL_FSMC_MspInit+0x84>)
 8003fca:	f7fd f893 	bl	80010f4 <HAL_GPIO_Init>
 8003fce:	e000      	b.n	8003fd2 <HAL_FSMC_MspInit+0x72>
    return;
 8003fd0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	20000090 	.word	0x20000090
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	40011800 	.word	0x40011800
 8003fe4:	40011400 	.word	0x40011400

08003fe8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8003ff0:	f7ff ffb6 	bl	8003f60 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004000:	bf00      	nop
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr

08004008 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800400c:	e7fe      	b.n	800400c <HardFault_Handler+0x4>

0800400e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800400e:	b480      	push	{r7}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004012:	e7fe      	b.n	8004012 <MemManage_Handler+0x4>

08004014 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004018:	e7fe      	b.n	8004018 <BusFault_Handler+0x4>

0800401a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800401e:	e7fe      	b.n	800401e <UsageFault_Handler+0x4>

08004020 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004024:	bf00      	nop
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr

0800402c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800403c:	bf00      	nop
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr

08004044 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004048:	f7fc f932 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800404c:	bf00      	nop
 800404e:	bd80      	pop	{r7, pc}

08004050 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004054:	4802      	ldr	r0, [pc, #8]	; (8004060 <DMA1_Channel1_IRQHandler+0x10>)
 8004056:	f7fc fe11 	bl	8000c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	2000015c 	.word	0x2000015c

08004064 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004068:	4802      	ldr	r0, [pc, #8]	; (8004074 <USART1_IRQHandler+0x10>)
 800406a:	f7fd ffc3 	bl	8001ff4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800406e:	bf00      	nop
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	2000011c 	.word	0x2000011c

08004078 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	e00a      	b.n	80040a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800408a:	f3af 8000 	nop.w
 800408e:	4601      	mov	r1, r0
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	60ba      	str	r2, [r7, #8]
 8004096:	b2ca      	uxtb	r2, r1
 8004098:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	3301      	adds	r3, #1
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	dbf0      	blt.n	800408a <_read+0x12>
	}

return len;
 80040a8:	687b      	ldr	r3, [r7, #4]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b083      	sub	sp, #12
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
	return -1;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040be:	4618      	mov	r0, r3
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040d8:	605a      	str	r2, [r3, #4]
	return 0;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr

080040e6 <_isatty>:

int _isatty(int file)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
	return 1;
 80040ee:	2301      	movs	r3, #1
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bc80      	pop	{r7}
 80040f8:	4770      	bx	lr

080040fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b085      	sub	sp, #20
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	607a      	str	r2, [r7, #4]
	return 0;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr
	...

08004114 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800411c:	4b11      	ldr	r3, [pc, #68]	; (8004164 <_sbrk+0x50>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d102      	bne.n	800412a <_sbrk+0x16>
		heap_end = &end;
 8004124:	4b0f      	ldr	r3, [pc, #60]	; (8004164 <_sbrk+0x50>)
 8004126:	4a10      	ldr	r2, [pc, #64]	; (8004168 <_sbrk+0x54>)
 8004128:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800412a:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <_sbrk+0x50>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004130:	4b0c      	ldr	r3, [pc, #48]	; (8004164 <_sbrk+0x50>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4413      	add	r3, r2
 8004138:	466a      	mov	r2, sp
 800413a:	4293      	cmp	r3, r2
 800413c:	d907      	bls.n	800414e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800413e:	f000 f841 	bl	80041c4 <__errno>
 8004142:	4602      	mov	r2, r0
 8004144:	230c      	movs	r3, #12
 8004146:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004148:	f04f 33ff 	mov.w	r3, #4294967295
 800414c:	e006      	b.n	800415c <_sbrk+0x48>
	}

	heap_end += incr;
 800414e:	4b05      	ldr	r3, [pc, #20]	; (8004164 <_sbrk+0x50>)
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4413      	add	r3, r2
 8004156:	4a03      	ldr	r2, [pc, #12]	; (8004164 <_sbrk+0x50>)
 8004158:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800415a:	68fb      	ldr	r3, [r7, #12]
}
 800415c:	4618      	mov	r0, r3
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	20000094 	.word	0x20000094
 8004168:	200001a8 	.word	0x200001a8

0800416c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004170:	bf00      	nop
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr

08004178 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004178:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800417a:	e003      	b.n	8004184 <LoopCopyDataInit>

0800417c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800417e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004180:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004182:	3104      	adds	r1, #4

08004184 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004184:	480a      	ldr	r0, [pc, #40]	; (80041b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004186:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004188:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800418a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800418c:	d3f6      	bcc.n	800417c <CopyDataInit>
  ldr r2, =_sbss
 800418e:	4a0a      	ldr	r2, [pc, #40]	; (80041b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004190:	e002      	b.n	8004198 <LoopFillZerobss>

08004192 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004192:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004194:	f842 3b04 	str.w	r3, [r2], #4

08004198 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004198:	4b08      	ldr	r3, [pc, #32]	; (80041bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800419a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800419c:	d3f9      	bcc.n	8004192 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800419e:	f7ff ffe5 	bl	800416c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041a2:	f000 f815 	bl	80041d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80041a6:	f7ff fba9 	bl	80038fc <main>
  bx lr
 80041aa:	4770      	bx	lr
  ldr r3, =_sidata
 80041ac:	0803bfdc 	.word	0x0803bfdc
  ldr r0, =_sdata
 80041b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80041b4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80041b8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80041bc:	200001a4 	.word	0x200001a4

080041c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80041c0:	e7fe      	b.n	80041c0 <ADC1_2_IRQHandler>
	...

080041c4 <__errno>:
 80041c4:	4b01      	ldr	r3, [pc, #4]	; (80041cc <__errno+0x8>)
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	2000000c 	.word	0x2000000c

080041d0 <__libc_init_array>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	2500      	movs	r5, #0
 80041d4:	4e0c      	ldr	r6, [pc, #48]	; (8004208 <__libc_init_array+0x38>)
 80041d6:	4c0d      	ldr	r4, [pc, #52]	; (800420c <__libc_init_array+0x3c>)
 80041d8:	1ba4      	subs	r4, r4, r6
 80041da:	10a4      	asrs	r4, r4, #2
 80041dc:	42a5      	cmp	r5, r4
 80041de:	d109      	bne.n	80041f4 <__libc_init_array+0x24>
 80041e0:	f000 ffc6 	bl	8005170 <_init>
 80041e4:	2500      	movs	r5, #0
 80041e6:	4e0a      	ldr	r6, [pc, #40]	; (8004210 <__libc_init_array+0x40>)
 80041e8:	4c0a      	ldr	r4, [pc, #40]	; (8004214 <__libc_init_array+0x44>)
 80041ea:	1ba4      	subs	r4, r4, r6
 80041ec:	10a4      	asrs	r4, r4, #2
 80041ee:	42a5      	cmp	r5, r4
 80041f0:	d105      	bne.n	80041fe <__libc_init_array+0x2e>
 80041f2:	bd70      	pop	{r4, r5, r6, pc}
 80041f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041f8:	4798      	blx	r3
 80041fa:	3501      	adds	r5, #1
 80041fc:	e7ee      	b.n	80041dc <__libc_init_array+0xc>
 80041fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004202:	4798      	blx	r3
 8004204:	3501      	adds	r5, #1
 8004206:	e7f2      	b.n	80041ee <__libc_init_array+0x1e>
 8004208:	0803bfd4 	.word	0x0803bfd4
 800420c:	0803bfd4 	.word	0x0803bfd4
 8004210:	0803bfd4 	.word	0x0803bfd4
 8004214:	0803bfd8 	.word	0x0803bfd8

08004218 <memset>:
 8004218:	4603      	mov	r3, r0
 800421a:	4402      	add	r2, r0
 800421c:	4293      	cmp	r3, r2
 800421e:	d100      	bne.n	8004222 <memset+0xa>
 8004220:	4770      	bx	lr
 8004222:	f803 1b01 	strb.w	r1, [r3], #1
 8004226:	e7f9      	b.n	800421c <memset+0x4>

08004228 <iprintf>:
 8004228:	b40f      	push	{r0, r1, r2, r3}
 800422a:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <iprintf+0x2c>)
 800422c:	b513      	push	{r0, r1, r4, lr}
 800422e:	681c      	ldr	r4, [r3, #0]
 8004230:	b124      	cbz	r4, 800423c <iprintf+0x14>
 8004232:	69a3      	ldr	r3, [r4, #24]
 8004234:	b913      	cbnz	r3, 800423c <iprintf+0x14>
 8004236:	4620      	mov	r0, r4
 8004238:	f000 f9ac 	bl	8004594 <__sinit>
 800423c:	ab05      	add	r3, sp, #20
 800423e:	9a04      	ldr	r2, [sp, #16]
 8004240:	68a1      	ldr	r1, [r4, #8]
 8004242:	4620      	mov	r0, r4
 8004244:	9301      	str	r3, [sp, #4]
 8004246:	f000 fb69 	bl	800491c <_vfiprintf_r>
 800424a:	b002      	add	sp, #8
 800424c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004250:	b004      	add	sp, #16
 8004252:	4770      	bx	lr
 8004254:	2000000c 	.word	0x2000000c

08004258 <setvbuf>:
 8004258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800425c:	461d      	mov	r5, r3
 800425e:	4b51      	ldr	r3, [pc, #324]	; (80043a4 <setvbuf+0x14c>)
 8004260:	4604      	mov	r4, r0
 8004262:	681e      	ldr	r6, [r3, #0]
 8004264:	460f      	mov	r7, r1
 8004266:	4690      	mov	r8, r2
 8004268:	b126      	cbz	r6, 8004274 <setvbuf+0x1c>
 800426a:	69b3      	ldr	r3, [r6, #24]
 800426c:	b913      	cbnz	r3, 8004274 <setvbuf+0x1c>
 800426e:	4630      	mov	r0, r6
 8004270:	f000 f990 	bl	8004594 <__sinit>
 8004274:	4b4c      	ldr	r3, [pc, #304]	; (80043a8 <setvbuf+0x150>)
 8004276:	429c      	cmp	r4, r3
 8004278:	d152      	bne.n	8004320 <setvbuf+0xc8>
 800427a:	6874      	ldr	r4, [r6, #4]
 800427c:	f1b8 0f02 	cmp.w	r8, #2
 8004280:	d006      	beq.n	8004290 <setvbuf+0x38>
 8004282:	f1b8 0f01 	cmp.w	r8, #1
 8004286:	f200 8089 	bhi.w	800439c <setvbuf+0x144>
 800428a:	2d00      	cmp	r5, #0
 800428c:	f2c0 8086 	blt.w	800439c <setvbuf+0x144>
 8004290:	4621      	mov	r1, r4
 8004292:	4630      	mov	r0, r6
 8004294:	f000 f914 	bl	80044c0 <_fflush_r>
 8004298:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800429a:	b141      	cbz	r1, 80042ae <setvbuf+0x56>
 800429c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042a0:	4299      	cmp	r1, r3
 80042a2:	d002      	beq.n	80042aa <setvbuf+0x52>
 80042a4:	4630      	mov	r0, r6
 80042a6:	f000 fa6b 	bl	8004780 <_free_r>
 80042aa:	2300      	movs	r3, #0
 80042ac:	6363      	str	r3, [r4, #52]	; 0x34
 80042ae:	2300      	movs	r3, #0
 80042b0:	61a3      	str	r3, [r4, #24]
 80042b2:	6063      	str	r3, [r4, #4]
 80042b4:	89a3      	ldrh	r3, [r4, #12]
 80042b6:	061b      	lsls	r3, r3, #24
 80042b8:	d503      	bpl.n	80042c2 <setvbuf+0x6a>
 80042ba:	6921      	ldr	r1, [r4, #16]
 80042bc:	4630      	mov	r0, r6
 80042be:	f000 fa5f 	bl	8004780 <_free_r>
 80042c2:	89a3      	ldrh	r3, [r4, #12]
 80042c4:	f1b8 0f02 	cmp.w	r8, #2
 80042c8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80042cc:	f023 0303 	bic.w	r3, r3, #3
 80042d0:	81a3      	strh	r3, [r4, #12]
 80042d2:	d05d      	beq.n	8004390 <setvbuf+0x138>
 80042d4:	ab01      	add	r3, sp, #4
 80042d6:	466a      	mov	r2, sp
 80042d8:	4621      	mov	r1, r4
 80042da:	4630      	mov	r0, r6
 80042dc:	f000 f9e4 	bl	80046a8 <__swhatbuf_r>
 80042e0:	89a3      	ldrh	r3, [r4, #12]
 80042e2:	4318      	orrs	r0, r3
 80042e4:	81a0      	strh	r0, [r4, #12]
 80042e6:	bb2d      	cbnz	r5, 8004334 <setvbuf+0xdc>
 80042e8:	9d00      	ldr	r5, [sp, #0]
 80042ea:	4628      	mov	r0, r5
 80042ec:	f000 fa40 	bl	8004770 <malloc>
 80042f0:	4607      	mov	r7, r0
 80042f2:	2800      	cmp	r0, #0
 80042f4:	d14e      	bne.n	8004394 <setvbuf+0x13c>
 80042f6:	f8dd 9000 	ldr.w	r9, [sp]
 80042fa:	45a9      	cmp	r9, r5
 80042fc:	d13c      	bne.n	8004378 <setvbuf+0x120>
 80042fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004302:	89a3      	ldrh	r3, [r4, #12]
 8004304:	f043 0302 	orr.w	r3, r3, #2
 8004308:	81a3      	strh	r3, [r4, #12]
 800430a:	2300      	movs	r3, #0
 800430c:	60a3      	str	r3, [r4, #8]
 800430e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004312:	6023      	str	r3, [r4, #0]
 8004314:	6123      	str	r3, [r4, #16]
 8004316:	2301      	movs	r3, #1
 8004318:	6163      	str	r3, [r4, #20]
 800431a:	b003      	add	sp, #12
 800431c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004320:	4b22      	ldr	r3, [pc, #136]	; (80043ac <setvbuf+0x154>)
 8004322:	429c      	cmp	r4, r3
 8004324:	d101      	bne.n	800432a <setvbuf+0xd2>
 8004326:	68b4      	ldr	r4, [r6, #8]
 8004328:	e7a8      	b.n	800427c <setvbuf+0x24>
 800432a:	4b21      	ldr	r3, [pc, #132]	; (80043b0 <setvbuf+0x158>)
 800432c:	429c      	cmp	r4, r3
 800432e:	bf08      	it	eq
 8004330:	68f4      	ldreq	r4, [r6, #12]
 8004332:	e7a3      	b.n	800427c <setvbuf+0x24>
 8004334:	2f00      	cmp	r7, #0
 8004336:	d0d8      	beq.n	80042ea <setvbuf+0x92>
 8004338:	69b3      	ldr	r3, [r6, #24]
 800433a:	b913      	cbnz	r3, 8004342 <setvbuf+0xea>
 800433c:	4630      	mov	r0, r6
 800433e:	f000 f929 	bl	8004594 <__sinit>
 8004342:	f1b8 0f01 	cmp.w	r8, #1
 8004346:	bf08      	it	eq
 8004348:	89a3      	ldrheq	r3, [r4, #12]
 800434a:	6027      	str	r7, [r4, #0]
 800434c:	bf04      	itt	eq
 800434e:	f043 0301 	orreq.w	r3, r3, #1
 8004352:	81a3      	strheq	r3, [r4, #12]
 8004354:	89a3      	ldrh	r3, [r4, #12]
 8004356:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800435a:	f013 0008 	ands.w	r0, r3, #8
 800435e:	d01b      	beq.n	8004398 <setvbuf+0x140>
 8004360:	f013 0001 	ands.w	r0, r3, #1
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	bf1f      	itttt	ne
 800436a:	426d      	negne	r5, r5
 800436c:	60a3      	strne	r3, [r4, #8]
 800436e:	61a5      	strne	r5, [r4, #24]
 8004370:	4618      	movne	r0, r3
 8004372:	bf08      	it	eq
 8004374:	60a5      	streq	r5, [r4, #8]
 8004376:	e7d0      	b.n	800431a <setvbuf+0xc2>
 8004378:	4648      	mov	r0, r9
 800437a:	f000 f9f9 	bl	8004770 <malloc>
 800437e:	4607      	mov	r7, r0
 8004380:	2800      	cmp	r0, #0
 8004382:	d0bc      	beq.n	80042fe <setvbuf+0xa6>
 8004384:	89a3      	ldrh	r3, [r4, #12]
 8004386:	464d      	mov	r5, r9
 8004388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800438c:	81a3      	strh	r3, [r4, #12]
 800438e:	e7d3      	b.n	8004338 <setvbuf+0xe0>
 8004390:	2000      	movs	r0, #0
 8004392:	e7b6      	b.n	8004302 <setvbuf+0xaa>
 8004394:	46a9      	mov	r9, r5
 8004396:	e7f5      	b.n	8004384 <setvbuf+0x12c>
 8004398:	60a0      	str	r0, [r4, #8]
 800439a:	e7be      	b.n	800431a <setvbuf+0xc2>
 800439c:	f04f 30ff 	mov.w	r0, #4294967295
 80043a0:	e7bb      	b.n	800431a <setvbuf+0xc2>
 80043a2:	bf00      	nop
 80043a4:	2000000c 	.word	0x2000000c
 80043a8:	0803bf60 	.word	0x0803bf60
 80043ac:	0803bf80 	.word	0x0803bf80
 80043b0:	0803bf40 	.word	0x0803bf40

080043b4 <__sflush_r>:
 80043b4:	898a      	ldrh	r2, [r1, #12]
 80043b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043ba:	4605      	mov	r5, r0
 80043bc:	0710      	lsls	r0, r2, #28
 80043be:	460c      	mov	r4, r1
 80043c0:	d458      	bmi.n	8004474 <__sflush_r+0xc0>
 80043c2:	684b      	ldr	r3, [r1, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	dc05      	bgt.n	80043d4 <__sflush_r+0x20>
 80043c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	dc02      	bgt.n	80043d4 <__sflush_r+0x20>
 80043ce:	2000      	movs	r0, #0
 80043d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043d6:	2e00      	cmp	r6, #0
 80043d8:	d0f9      	beq.n	80043ce <__sflush_r+0x1a>
 80043da:	2300      	movs	r3, #0
 80043dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043e0:	682f      	ldr	r7, [r5, #0]
 80043e2:	6a21      	ldr	r1, [r4, #32]
 80043e4:	602b      	str	r3, [r5, #0]
 80043e6:	d032      	beq.n	800444e <__sflush_r+0x9a>
 80043e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043ea:	89a3      	ldrh	r3, [r4, #12]
 80043ec:	075a      	lsls	r2, r3, #29
 80043ee:	d505      	bpl.n	80043fc <__sflush_r+0x48>
 80043f0:	6863      	ldr	r3, [r4, #4]
 80043f2:	1ac0      	subs	r0, r0, r3
 80043f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043f6:	b10b      	cbz	r3, 80043fc <__sflush_r+0x48>
 80043f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043fa:	1ac0      	subs	r0, r0, r3
 80043fc:	2300      	movs	r3, #0
 80043fe:	4602      	mov	r2, r0
 8004400:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004402:	6a21      	ldr	r1, [r4, #32]
 8004404:	4628      	mov	r0, r5
 8004406:	47b0      	blx	r6
 8004408:	1c43      	adds	r3, r0, #1
 800440a:	89a3      	ldrh	r3, [r4, #12]
 800440c:	d106      	bne.n	800441c <__sflush_r+0x68>
 800440e:	6829      	ldr	r1, [r5, #0]
 8004410:	291d      	cmp	r1, #29
 8004412:	d848      	bhi.n	80044a6 <__sflush_r+0xf2>
 8004414:	4a29      	ldr	r2, [pc, #164]	; (80044bc <__sflush_r+0x108>)
 8004416:	40ca      	lsrs	r2, r1
 8004418:	07d6      	lsls	r6, r2, #31
 800441a:	d544      	bpl.n	80044a6 <__sflush_r+0xf2>
 800441c:	2200      	movs	r2, #0
 800441e:	6062      	str	r2, [r4, #4]
 8004420:	6922      	ldr	r2, [r4, #16]
 8004422:	04d9      	lsls	r1, r3, #19
 8004424:	6022      	str	r2, [r4, #0]
 8004426:	d504      	bpl.n	8004432 <__sflush_r+0x7e>
 8004428:	1c42      	adds	r2, r0, #1
 800442a:	d101      	bne.n	8004430 <__sflush_r+0x7c>
 800442c:	682b      	ldr	r3, [r5, #0]
 800442e:	b903      	cbnz	r3, 8004432 <__sflush_r+0x7e>
 8004430:	6560      	str	r0, [r4, #84]	; 0x54
 8004432:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004434:	602f      	str	r7, [r5, #0]
 8004436:	2900      	cmp	r1, #0
 8004438:	d0c9      	beq.n	80043ce <__sflush_r+0x1a>
 800443a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800443e:	4299      	cmp	r1, r3
 8004440:	d002      	beq.n	8004448 <__sflush_r+0x94>
 8004442:	4628      	mov	r0, r5
 8004444:	f000 f99c 	bl	8004780 <_free_r>
 8004448:	2000      	movs	r0, #0
 800444a:	6360      	str	r0, [r4, #52]	; 0x34
 800444c:	e7c0      	b.n	80043d0 <__sflush_r+0x1c>
 800444e:	2301      	movs	r3, #1
 8004450:	4628      	mov	r0, r5
 8004452:	47b0      	blx	r6
 8004454:	1c41      	adds	r1, r0, #1
 8004456:	d1c8      	bne.n	80043ea <__sflush_r+0x36>
 8004458:	682b      	ldr	r3, [r5, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0c5      	beq.n	80043ea <__sflush_r+0x36>
 800445e:	2b1d      	cmp	r3, #29
 8004460:	d001      	beq.n	8004466 <__sflush_r+0xb2>
 8004462:	2b16      	cmp	r3, #22
 8004464:	d101      	bne.n	800446a <__sflush_r+0xb6>
 8004466:	602f      	str	r7, [r5, #0]
 8004468:	e7b1      	b.n	80043ce <__sflush_r+0x1a>
 800446a:	89a3      	ldrh	r3, [r4, #12]
 800446c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004470:	81a3      	strh	r3, [r4, #12]
 8004472:	e7ad      	b.n	80043d0 <__sflush_r+0x1c>
 8004474:	690f      	ldr	r7, [r1, #16]
 8004476:	2f00      	cmp	r7, #0
 8004478:	d0a9      	beq.n	80043ce <__sflush_r+0x1a>
 800447a:	0793      	lsls	r3, r2, #30
 800447c:	bf18      	it	ne
 800447e:	2300      	movne	r3, #0
 8004480:	680e      	ldr	r6, [r1, #0]
 8004482:	bf08      	it	eq
 8004484:	694b      	ldreq	r3, [r1, #20]
 8004486:	eba6 0807 	sub.w	r8, r6, r7
 800448a:	600f      	str	r7, [r1, #0]
 800448c:	608b      	str	r3, [r1, #8]
 800448e:	f1b8 0f00 	cmp.w	r8, #0
 8004492:	dd9c      	ble.n	80043ce <__sflush_r+0x1a>
 8004494:	4643      	mov	r3, r8
 8004496:	463a      	mov	r2, r7
 8004498:	6a21      	ldr	r1, [r4, #32]
 800449a:	4628      	mov	r0, r5
 800449c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800449e:	47b0      	blx	r6
 80044a0:	2800      	cmp	r0, #0
 80044a2:	dc06      	bgt.n	80044b2 <__sflush_r+0xfe>
 80044a4:	89a3      	ldrh	r3, [r4, #12]
 80044a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044aa:	81a3      	strh	r3, [r4, #12]
 80044ac:	f04f 30ff 	mov.w	r0, #4294967295
 80044b0:	e78e      	b.n	80043d0 <__sflush_r+0x1c>
 80044b2:	4407      	add	r7, r0
 80044b4:	eba8 0800 	sub.w	r8, r8, r0
 80044b8:	e7e9      	b.n	800448e <__sflush_r+0xda>
 80044ba:	bf00      	nop
 80044bc:	20400001 	.word	0x20400001

080044c0 <_fflush_r>:
 80044c0:	b538      	push	{r3, r4, r5, lr}
 80044c2:	690b      	ldr	r3, [r1, #16]
 80044c4:	4605      	mov	r5, r0
 80044c6:	460c      	mov	r4, r1
 80044c8:	b1db      	cbz	r3, 8004502 <_fflush_r+0x42>
 80044ca:	b118      	cbz	r0, 80044d4 <_fflush_r+0x14>
 80044cc:	6983      	ldr	r3, [r0, #24]
 80044ce:	b90b      	cbnz	r3, 80044d4 <_fflush_r+0x14>
 80044d0:	f000 f860 	bl	8004594 <__sinit>
 80044d4:	4b0c      	ldr	r3, [pc, #48]	; (8004508 <_fflush_r+0x48>)
 80044d6:	429c      	cmp	r4, r3
 80044d8:	d109      	bne.n	80044ee <_fflush_r+0x2e>
 80044da:	686c      	ldr	r4, [r5, #4]
 80044dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044e0:	b17b      	cbz	r3, 8004502 <_fflush_r+0x42>
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044ea:	f7ff bf63 	b.w	80043b4 <__sflush_r>
 80044ee:	4b07      	ldr	r3, [pc, #28]	; (800450c <_fflush_r+0x4c>)
 80044f0:	429c      	cmp	r4, r3
 80044f2:	d101      	bne.n	80044f8 <_fflush_r+0x38>
 80044f4:	68ac      	ldr	r4, [r5, #8]
 80044f6:	e7f1      	b.n	80044dc <_fflush_r+0x1c>
 80044f8:	4b05      	ldr	r3, [pc, #20]	; (8004510 <_fflush_r+0x50>)
 80044fa:	429c      	cmp	r4, r3
 80044fc:	bf08      	it	eq
 80044fe:	68ec      	ldreq	r4, [r5, #12]
 8004500:	e7ec      	b.n	80044dc <_fflush_r+0x1c>
 8004502:	2000      	movs	r0, #0
 8004504:	bd38      	pop	{r3, r4, r5, pc}
 8004506:	bf00      	nop
 8004508:	0803bf60 	.word	0x0803bf60
 800450c:	0803bf80 	.word	0x0803bf80
 8004510:	0803bf40 	.word	0x0803bf40

08004514 <std>:
 8004514:	2300      	movs	r3, #0
 8004516:	b510      	push	{r4, lr}
 8004518:	4604      	mov	r4, r0
 800451a:	e9c0 3300 	strd	r3, r3, [r0]
 800451e:	6083      	str	r3, [r0, #8]
 8004520:	8181      	strh	r1, [r0, #12]
 8004522:	6643      	str	r3, [r0, #100]	; 0x64
 8004524:	81c2      	strh	r2, [r0, #14]
 8004526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800452a:	6183      	str	r3, [r0, #24]
 800452c:	4619      	mov	r1, r3
 800452e:	2208      	movs	r2, #8
 8004530:	305c      	adds	r0, #92	; 0x5c
 8004532:	f7ff fe71 	bl	8004218 <memset>
 8004536:	4b05      	ldr	r3, [pc, #20]	; (800454c <std+0x38>)
 8004538:	6224      	str	r4, [r4, #32]
 800453a:	6263      	str	r3, [r4, #36]	; 0x24
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <std+0x3c>)
 800453e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004540:	4b04      	ldr	r3, [pc, #16]	; (8004554 <std+0x40>)
 8004542:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004544:	4b04      	ldr	r3, [pc, #16]	; (8004558 <std+0x44>)
 8004546:	6323      	str	r3, [r4, #48]	; 0x30
 8004548:	bd10      	pop	{r4, pc}
 800454a:	bf00      	nop
 800454c:	08004e79 	.word	0x08004e79
 8004550:	08004e9b 	.word	0x08004e9b
 8004554:	08004ed3 	.word	0x08004ed3
 8004558:	08004ef7 	.word	0x08004ef7

0800455c <_cleanup_r>:
 800455c:	4901      	ldr	r1, [pc, #4]	; (8004564 <_cleanup_r+0x8>)
 800455e:	f000 b885 	b.w	800466c <_fwalk_reent>
 8004562:	bf00      	nop
 8004564:	080044c1 	.word	0x080044c1

08004568 <__sfmoreglue>:
 8004568:	b570      	push	{r4, r5, r6, lr}
 800456a:	2568      	movs	r5, #104	; 0x68
 800456c:	1e4a      	subs	r2, r1, #1
 800456e:	4355      	muls	r5, r2
 8004570:	460e      	mov	r6, r1
 8004572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004576:	f000 f94f 	bl	8004818 <_malloc_r>
 800457a:	4604      	mov	r4, r0
 800457c:	b140      	cbz	r0, 8004590 <__sfmoreglue+0x28>
 800457e:	2100      	movs	r1, #0
 8004580:	e9c0 1600 	strd	r1, r6, [r0]
 8004584:	300c      	adds	r0, #12
 8004586:	60a0      	str	r0, [r4, #8]
 8004588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800458c:	f7ff fe44 	bl	8004218 <memset>
 8004590:	4620      	mov	r0, r4
 8004592:	bd70      	pop	{r4, r5, r6, pc}

08004594 <__sinit>:
 8004594:	6983      	ldr	r3, [r0, #24]
 8004596:	b510      	push	{r4, lr}
 8004598:	4604      	mov	r4, r0
 800459a:	bb33      	cbnz	r3, 80045ea <__sinit+0x56>
 800459c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80045a0:	6503      	str	r3, [r0, #80]	; 0x50
 80045a2:	4b12      	ldr	r3, [pc, #72]	; (80045ec <__sinit+0x58>)
 80045a4:	4a12      	ldr	r2, [pc, #72]	; (80045f0 <__sinit+0x5c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6282      	str	r2, [r0, #40]	; 0x28
 80045aa:	4298      	cmp	r0, r3
 80045ac:	bf04      	itt	eq
 80045ae:	2301      	moveq	r3, #1
 80045b0:	6183      	streq	r3, [r0, #24]
 80045b2:	f000 f81f 	bl	80045f4 <__sfp>
 80045b6:	6060      	str	r0, [r4, #4]
 80045b8:	4620      	mov	r0, r4
 80045ba:	f000 f81b 	bl	80045f4 <__sfp>
 80045be:	60a0      	str	r0, [r4, #8]
 80045c0:	4620      	mov	r0, r4
 80045c2:	f000 f817 	bl	80045f4 <__sfp>
 80045c6:	2200      	movs	r2, #0
 80045c8:	60e0      	str	r0, [r4, #12]
 80045ca:	2104      	movs	r1, #4
 80045cc:	6860      	ldr	r0, [r4, #4]
 80045ce:	f7ff ffa1 	bl	8004514 <std>
 80045d2:	2201      	movs	r2, #1
 80045d4:	2109      	movs	r1, #9
 80045d6:	68a0      	ldr	r0, [r4, #8]
 80045d8:	f7ff ff9c 	bl	8004514 <std>
 80045dc:	2202      	movs	r2, #2
 80045de:	2112      	movs	r1, #18
 80045e0:	68e0      	ldr	r0, [r4, #12]
 80045e2:	f7ff ff97 	bl	8004514 <std>
 80045e6:	2301      	movs	r3, #1
 80045e8:	61a3      	str	r3, [r4, #24]
 80045ea:	bd10      	pop	{r4, pc}
 80045ec:	0803bf3c 	.word	0x0803bf3c
 80045f0:	0800455d 	.word	0x0800455d

080045f4 <__sfp>:
 80045f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f6:	4b1b      	ldr	r3, [pc, #108]	; (8004664 <__sfp+0x70>)
 80045f8:	4607      	mov	r7, r0
 80045fa:	681e      	ldr	r6, [r3, #0]
 80045fc:	69b3      	ldr	r3, [r6, #24]
 80045fe:	b913      	cbnz	r3, 8004606 <__sfp+0x12>
 8004600:	4630      	mov	r0, r6
 8004602:	f7ff ffc7 	bl	8004594 <__sinit>
 8004606:	3648      	adds	r6, #72	; 0x48
 8004608:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800460c:	3b01      	subs	r3, #1
 800460e:	d503      	bpl.n	8004618 <__sfp+0x24>
 8004610:	6833      	ldr	r3, [r6, #0]
 8004612:	b133      	cbz	r3, 8004622 <__sfp+0x2e>
 8004614:	6836      	ldr	r6, [r6, #0]
 8004616:	e7f7      	b.n	8004608 <__sfp+0x14>
 8004618:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800461c:	b16d      	cbz	r5, 800463a <__sfp+0x46>
 800461e:	3468      	adds	r4, #104	; 0x68
 8004620:	e7f4      	b.n	800460c <__sfp+0x18>
 8004622:	2104      	movs	r1, #4
 8004624:	4638      	mov	r0, r7
 8004626:	f7ff ff9f 	bl	8004568 <__sfmoreglue>
 800462a:	6030      	str	r0, [r6, #0]
 800462c:	2800      	cmp	r0, #0
 800462e:	d1f1      	bne.n	8004614 <__sfp+0x20>
 8004630:	230c      	movs	r3, #12
 8004632:	4604      	mov	r4, r0
 8004634:	603b      	str	r3, [r7, #0]
 8004636:	4620      	mov	r0, r4
 8004638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <__sfp+0x74>)
 800463c:	6665      	str	r5, [r4, #100]	; 0x64
 800463e:	e9c4 5500 	strd	r5, r5, [r4]
 8004642:	60a5      	str	r5, [r4, #8]
 8004644:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004648:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800464c:	2208      	movs	r2, #8
 800464e:	4629      	mov	r1, r5
 8004650:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004654:	f7ff fde0 	bl	8004218 <memset>
 8004658:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800465c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004660:	e7e9      	b.n	8004636 <__sfp+0x42>
 8004662:	bf00      	nop
 8004664:	0803bf3c 	.word	0x0803bf3c
 8004668:	ffff0001 	.word	0xffff0001

0800466c <_fwalk_reent>:
 800466c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004670:	4680      	mov	r8, r0
 8004672:	4689      	mov	r9, r1
 8004674:	2600      	movs	r6, #0
 8004676:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800467a:	b914      	cbnz	r4, 8004682 <_fwalk_reent+0x16>
 800467c:	4630      	mov	r0, r6
 800467e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004682:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004686:	3f01      	subs	r7, #1
 8004688:	d501      	bpl.n	800468e <_fwalk_reent+0x22>
 800468a:	6824      	ldr	r4, [r4, #0]
 800468c:	e7f5      	b.n	800467a <_fwalk_reent+0xe>
 800468e:	89ab      	ldrh	r3, [r5, #12]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d907      	bls.n	80046a4 <_fwalk_reent+0x38>
 8004694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004698:	3301      	adds	r3, #1
 800469a:	d003      	beq.n	80046a4 <_fwalk_reent+0x38>
 800469c:	4629      	mov	r1, r5
 800469e:	4640      	mov	r0, r8
 80046a0:	47c8      	blx	r9
 80046a2:	4306      	orrs	r6, r0
 80046a4:	3568      	adds	r5, #104	; 0x68
 80046a6:	e7ee      	b.n	8004686 <_fwalk_reent+0x1a>

080046a8 <__swhatbuf_r>:
 80046a8:	b570      	push	{r4, r5, r6, lr}
 80046aa:	460e      	mov	r6, r1
 80046ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046b0:	b096      	sub	sp, #88	; 0x58
 80046b2:	2900      	cmp	r1, #0
 80046b4:	4614      	mov	r4, r2
 80046b6:	461d      	mov	r5, r3
 80046b8:	da07      	bge.n	80046ca <__swhatbuf_r+0x22>
 80046ba:	2300      	movs	r3, #0
 80046bc:	602b      	str	r3, [r5, #0]
 80046be:	89b3      	ldrh	r3, [r6, #12]
 80046c0:	061a      	lsls	r2, r3, #24
 80046c2:	d410      	bmi.n	80046e6 <__swhatbuf_r+0x3e>
 80046c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046c8:	e00e      	b.n	80046e8 <__swhatbuf_r+0x40>
 80046ca:	466a      	mov	r2, sp
 80046cc:	f000 fcfa 	bl	80050c4 <_fstat_r>
 80046d0:	2800      	cmp	r0, #0
 80046d2:	dbf2      	blt.n	80046ba <__swhatbuf_r+0x12>
 80046d4:	9a01      	ldr	r2, [sp, #4]
 80046d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80046da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80046de:	425a      	negs	r2, r3
 80046e0:	415a      	adcs	r2, r3
 80046e2:	602a      	str	r2, [r5, #0]
 80046e4:	e7ee      	b.n	80046c4 <__swhatbuf_r+0x1c>
 80046e6:	2340      	movs	r3, #64	; 0x40
 80046e8:	2000      	movs	r0, #0
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	b016      	add	sp, #88	; 0x58
 80046ee:	bd70      	pop	{r4, r5, r6, pc}

080046f0 <__smakebuf_r>:
 80046f0:	898b      	ldrh	r3, [r1, #12]
 80046f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80046f4:	079d      	lsls	r5, r3, #30
 80046f6:	4606      	mov	r6, r0
 80046f8:	460c      	mov	r4, r1
 80046fa:	d507      	bpl.n	800470c <__smakebuf_r+0x1c>
 80046fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004700:	6023      	str	r3, [r4, #0]
 8004702:	6123      	str	r3, [r4, #16]
 8004704:	2301      	movs	r3, #1
 8004706:	6163      	str	r3, [r4, #20]
 8004708:	b002      	add	sp, #8
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	ab01      	add	r3, sp, #4
 800470e:	466a      	mov	r2, sp
 8004710:	f7ff ffca 	bl	80046a8 <__swhatbuf_r>
 8004714:	9900      	ldr	r1, [sp, #0]
 8004716:	4605      	mov	r5, r0
 8004718:	4630      	mov	r0, r6
 800471a:	f000 f87d 	bl	8004818 <_malloc_r>
 800471e:	b948      	cbnz	r0, 8004734 <__smakebuf_r+0x44>
 8004720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004724:	059a      	lsls	r2, r3, #22
 8004726:	d4ef      	bmi.n	8004708 <__smakebuf_r+0x18>
 8004728:	f023 0303 	bic.w	r3, r3, #3
 800472c:	f043 0302 	orr.w	r3, r3, #2
 8004730:	81a3      	strh	r3, [r4, #12]
 8004732:	e7e3      	b.n	80046fc <__smakebuf_r+0xc>
 8004734:	4b0d      	ldr	r3, [pc, #52]	; (800476c <__smakebuf_r+0x7c>)
 8004736:	62b3      	str	r3, [r6, #40]	; 0x28
 8004738:	89a3      	ldrh	r3, [r4, #12]
 800473a:	6020      	str	r0, [r4, #0]
 800473c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004740:	81a3      	strh	r3, [r4, #12]
 8004742:	9b00      	ldr	r3, [sp, #0]
 8004744:	6120      	str	r0, [r4, #16]
 8004746:	6163      	str	r3, [r4, #20]
 8004748:	9b01      	ldr	r3, [sp, #4]
 800474a:	b15b      	cbz	r3, 8004764 <__smakebuf_r+0x74>
 800474c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004750:	4630      	mov	r0, r6
 8004752:	f000 fcc9 	bl	80050e8 <_isatty_r>
 8004756:	b128      	cbz	r0, 8004764 <__smakebuf_r+0x74>
 8004758:	89a3      	ldrh	r3, [r4, #12]
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	81a3      	strh	r3, [r4, #12]
 8004764:	89a3      	ldrh	r3, [r4, #12]
 8004766:	431d      	orrs	r5, r3
 8004768:	81a5      	strh	r5, [r4, #12]
 800476a:	e7cd      	b.n	8004708 <__smakebuf_r+0x18>
 800476c:	0800455d 	.word	0x0800455d

08004770 <malloc>:
 8004770:	4b02      	ldr	r3, [pc, #8]	; (800477c <malloc+0xc>)
 8004772:	4601      	mov	r1, r0
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	f000 b84f 	b.w	8004818 <_malloc_r>
 800477a:	bf00      	nop
 800477c:	2000000c 	.word	0x2000000c

08004780 <_free_r>:
 8004780:	b538      	push	{r3, r4, r5, lr}
 8004782:	4605      	mov	r5, r0
 8004784:	2900      	cmp	r1, #0
 8004786:	d043      	beq.n	8004810 <_free_r+0x90>
 8004788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800478c:	1f0c      	subs	r4, r1, #4
 800478e:	2b00      	cmp	r3, #0
 8004790:	bfb8      	it	lt
 8004792:	18e4      	addlt	r4, r4, r3
 8004794:	f000 fcd8 	bl	8005148 <__malloc_lock>
 8004798:	4a1e      	ldr	r2, [pc, #120]	; (8004814 <_free_r+0x94>)
 800479a:	6813      	ldr	r3, [r2, #0]
 800479c:	4610      	mov	r0, r2
 800479e:	b933      	cbnz	r3, 80047ae <_free_r+0x2e>
 80047a0:	6063      	str	r3, [r4, #4]
 80047a2:	6014      	str	r4, [r2, #0]
 80047a4:	4628      	mov	r0, r5
 80047a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047aa:	f000 bcce 	b.w	800514a <__malloc_unlock>
 80047ae:	42a3      	cmp	r3, r4
 80047b0:	d90b      	bls.n	80047ca <_free_r+0x4a>
 80047b2:	6821      	ldr	r1, [r4, #0]
 80047b4:	1862      	adds	r2, r4, r1
 80047b6:	4293      	cmp	r3, r2
 80047b8:	bf01      	itttt	eq
 80047ba:	681a      	ldreq	r2, [r3, #0]
 80047bc:	685b      	ldreq	r3, [r3, #4]
 80047be:	1852      	addeq	r2, r2, r1
 80047c0:	6022      	streq	r2, [r4, #0]
 80047c2:	6063      	str	r3, [r4, #4]
 80047c4:	6004      	str	r4, [r0, #0]
 80047c6:	e7ed      	b.n	80047a4 <_free_r+0x24>
 80047c8:	4613      	mov	r3, r2
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	b10a      	cbz	r2, 80047d2 <_free_r+0x52>
 80047ce:	42a2      	cmp	r2, r4
 80047d0:	d9fa      	bls.n	80047c8 <_free_r+0x48>
 80047d2:	6819      	ldr	r1, [r3, #0]
 80047d4:	1858      	adds	r0, r3, r1
 80047d6:	42a0      	cmp	r0, r4
 80047d8:	d10b      	bne.n	80047f2 <_free_r+0x72>
 80047da:	6820      	ldr	r0, [r4, #0]
 80047dc:	4401      	add	r1, r0
 80047de:	1858      	adds	r0, r3, r1
 80047e0:	4282      	cmp	r2, r0
 80047e2:	6019      	str	r1, [r3, #0]
 80047e4:	d1de      	bne.n	80047a4 <_free_r+0x24>
 80047e6:	6810      	ldr	r0, [r2, #0]
 80047e8:	6852      	ldr	r2, [r2, #4]
 80047ea:	4401      	add	r1, r0
 80047ec:	6019      	str	r1, [r3, #0]
 80047ee:	605a      	str	r2, [r3, #4]
 80047f0:	e7d8      	b.n	80047a4 <_free_r+0x24>
 80047f2:	d902      	bls.n	80047fa <_free_r+0x7a>
 80047f4:	230c      	movs	r3, #12
 80047f6:	602b      	str	r3, [r5, #0]
 80047f8:	e7d4      	b.n	80047a4 <_free_r+0x24>
 80047fa:	6820      	ldr	r0, [r4, #0]
 80047fc:	1821      	adds	r1, r4, r0
 80047fe:	428a      	cmp	r2, r1
 8004800:	bf01      	itttt	eq
 8004802:	6811      	ldreq	r1, [r2, #0]
 8004804:	6852      	ldreq	r2, [r2, #4]
 8004806:	1809      	addeq	r1, r1, r0
 8004808:	6021      	streq	r1, [r4, #0]
 800480a:	6062      	str	r2, [r4, #4]
 800480c:	605c      	str	r4, [r3, #4]
 800480e:	e7c9      	b.n	80047a4 <_free_r+0x24>
 8004810:	bd38      	pop	{r3, r4, r5, pc}
 8004812:	bf00      	nop
 8004814:	20000098 	.word	0x20000098

08004818 <_malloc_r>:
 8004818:	b570      	push	{r4, r5, r6, lr}
 800481a:	1ccd      	adds	r5, r1, #3
 800481c:	f025 0503 	bic.w	r5, r5, #3
 8004820:	3508      	adds	r5, #8
 8004822:	2d0c      	cmp	r5, #12
 8004824:	bf38      	it	cc
 8004826:	250c      	movcc	r5, #12
 8004828:	2d00      	cmp	r5, #0
 800482a:	4606      	mov	r6, r0
 800482c:	db01      	blt.n	8004832 <_malloc_r+0x1a>
 800482e:	42a9      	cmp	r1, r5
 8004830:	d903      	bls.n	800483a <_malloc_r+0x22>
 8004832:	230c      	movs	r3, #12
 8004834:	6033      	str	r3, [r6, #0]
 8004836:	2000      	movs	r0, #0
 8004838:	bd70      	pop	{r4, r5, r6, pc}
 800483a:	f000 fc85 	bl	8005148 <__malloc_lock>
 800483e:	4a21      	ldr	r2, [pc, #132]	; (80048c4 <_malloc_r+0xac>)
 8004840:	6814      	ldr	r4, [r2, #0]
 8004842:	4621      	mov	r1, r4
 8004844:	b991      	cbnz	r1, 800486c <_malloc_r+0x54>
 8004846:	4c20      	ldr	r4, [pc, #128]	; (80048c8 <_malloc_r+0xb0>)
 8004848:	6823      	ldr	r3, [r4, #0]
 800484a:	b91b      	cbnz	r3, 8004854 <_malloc_r+0x3c>
 800484c:	4630      	mov	r0, r6
 800484e:	f000 fb03 	bl	8004e58 <_sbrk_r>
 8004852:	6020      	str	r0, [r4, #0]
 8004854:	4629      	mov	r1, r5
 8004856:	4630      	mov	r0, r6
 8004858:	f000 fafe 	bl	8004e58 <_sbrk_r>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d124      	bne.n	80048aa <_malloc_r+0x92>
 8004860:	230c      	movs	r3, #12
 8004862:	4630      	mov	r0, r6
 8004864:	6033      	str	r3, [r6, #0]
 8004866:	f000 fc70 	bl	800514a <__malloc_unlock>
 800486a:	e7e4      	b.n	8004836 <_malloc_r+0x1e>
 800486c:	680b      	ldr	r3, [r1, #0]
 800486e:	1b5b      	subs	r3, r3, r5
 8004870:	d418      	bmi.n	80048a4 <_malloc_r+0x8c>
 8004872:	2b0b      	cmp	r3, #11
 8004874:	d90f      	bls.n	8004896 <_malloc_r+0x7e>
 8004876:	600b      	str	r3, [r1, #0]
 8004878:	18cc      	adds	r4, r1, r3
 800487a:	50cd      	str	r5, [r1, r3]
 800487c:	4630      	mov	r0, r6
 800487e:	f000 fc64 	bl	800514a <__malloc_unlock>
 8004882:	f104 000b 	add.w	r0, r4, #11
 8004886:	1d23      	adds	r3, r4, #4
 8004888:	f020 0007 	bic.w	r0, r0, #7
 800488c:	1ac3      	subs	r3, r0, r3
 800488e:	d0d3      	beq.n	8004838 <_malloc_r+0x20>
 8004890:	425a      	negs	r2, r3
 8004892:	50e2      	str	r2, [r4, r3]
 8004894:	e7d0      	b.n	8004838 <_malloc_r+0x20>
 8004896:	684b      	ldr	r3, [r1, #4]
 8004898:	428c      	cmp	r4, r1
 800489a:	bf16      	itet	ne
 800489c:	6063      	strne	r3, [r4, #4]
 800489e:	6013      	streq	r3, [r2, #0]
 80048a0:	460c      	movne	r4, r1
 80048a2:	e7eb      	b.n	800487c <_malloc_r+0x64>
 80048a4:	460c      	mov	r4, r1
 80048a6:	6849      	ldr	r1, [r1, #4]
 80048a8:	e7cc      	b.n	8004844 <_malloc_r+0x2c>
 80048aa:	1cc4      	adds	r4, r0, #3
 80048ac:	f024 0403 	bic.w	r4, r4, #3
 80048b0:	42a0      	cmp	r0, r4
 80048b2:	d005      	beq.n	80048c0 <_malloc_r+0xa8>
 80048b4:	1a21      	subs	r1, r4, r0
 80048b6:	4630      	mov	r0, r6
 80048b8:	f000 face 	bl	8004e58 <_sbrk_r>
 80048bc:	3001      	adds	r0, #1
 80048be:	d0cf      	beq.n	8004860 <_malloc_r+0x48>
 80048c0:	6025      	str	r5, [r4, #0]
 80048c2:	e7db      	b.n	800487c <_malloc_r+0x64>
 80048c4:	20000098 	.word	0x20000098
 80048c8:	2000009c 	.word	0x2000009c

080048cc <__sfputc_r>:
 80048cc:	6893      	ldr	r3, [r2, #8]
 80048ce:	b410      	push	{r4}
 80048d0:	3b01      	subs	r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	6093      	str	r3, [r2, #8]
 80048d6:	da07      	bge.n	80048e8 <__sfputc_r+0x1c>
 80048d8:	6994      	ldr	r4, [r2, #24]
 80048da:	42a3      	cmp	r3, r4
 80048dc:	db01      	blt.n	80048e2 <__sfputc_r+0x16>
 80048de:	290a      	cmp	r1, #10
 80048e0:	d102      	bne.n	80048e8 <__sfputc_r+0x1c>
 80048e2:	bc10      	pop	{r4}
 80048e4:	f000 bb0c 	b.w	8004f00 <__swbuf_r>
 80048e8:	6813      	ldr	r3, [r2, #0]
 80048ea:	1c58      	adds	r0, r3, #1
 80048ec:	6010      	str	r0, [r2, #0]
 80048ee:	7019      	strb	r1, [r3, #0]
 80048f0:	4608      	mov	r0, r1
 80048f2:	bc10      	pop	{r4}
 80048f4:	4770      	bx	lr

080048f6 <__sfputs_r>:
 80048f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f8:	4606      	mov	r6, r0
 80048fa:	460f      	mov	r7, r1
 80048fc:	4614      	mov	r4, r2
 80048fe:	18d5      	adds	r5, r2, r3
 8004900:	42ac      	cmp	r4, r5
 8004902:	d101      	bne.n	8004908 <__sfputs_r+0x12>
 8004904:	2000      	movs	r0, #0
 8004906:	e007      	b.n	8004918 <__sfputs_r+0x22>
 8004908:	463a      	mov	r2, r7
 800490a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800490e:	4630      	mov	r0, r6
 8004910:	f7ff ffdc 	bl	80048cc <__sfputc_r>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	d1f3      	bne.n	8004900 <__sfputs_r+0xa>
 8004918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800491c <_vfiprintf_r>:
 800491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004920:	460c      	mov	r4, r1
 8004922:	b09d      	sub	sp, #116	; 0x74
 8004924:	4617      	mov	r7, r2
 8004926:	461d      	mov	r5, r3
 8004928:	4606      	mov	r6, r0
 800492a:	b118      	cbz	r0, 8004934 <_vfiprintf_r+0x18>
 800492c:	6983      	ldr	r3, [r0, #24]
 800492e:	b90b      	cbnz	r3, 8004934 <_vfiprintf_r+0x18>
 8004930:	f7ff fe30 	bl	8004594 <__sinit>
 8004934:	4b7c      	ldr	r3, [pc, #496]	; (8004b28 <_vfiprintf_r+0x20c>)
 8004936:	429c      	cmp	r4, r3
 8004938:	d158      	bne.n	80049ec <_vfiprintf_r+0xd0>
 800493a:	6874      	ldr	r4, [r6, #4]
 800493c:	89a3      	ldrh	r3, [r4, #12]
 800493e:	0718      	lsls	r0, r3, #28
 8004940:	d55e      	bpl.n	8004a00 <_vfiprintf_r+0xe4>
 8004942:	6923      	ldr	r3, [r4, #16]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d05b      	beq.n	8004a00 <_vfiprintf_r+0xe4>
 8004948:	2300      	movs	r3, #0
 800494a:	9309      	str	r3, [sp, #36]	; 0x24
 800494c:	2320      	movs	r3, #32
 800494e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004952:	2330      	movs	r3, #48	; 0x30
 8004954:	f04f 0b01 	mov.w	fp, #1
 8004958:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800495c:	9503      	str	r5, [sp, #12]
 800495e:	46b8      	mov	r8, r7
 8004960:	4645      	mov	r5, r8
 8004962:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004966:	b10b      	cbz	r3, 800496c <_vfiprintf_r+0x50>
 8004968:	2b25      	cmp	r3, #37	; 0x25
 800496a:	d154      	bne.n	8004a16 <_vfiprintf_r+0xfa>
 800496c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004970:	d00b      	beq.n	800498a <_vfiprintf_r+0x6e>
 8004972:	4653      	mov	r3, sl
 8004974:	463a      	mov	r2, r7
 8004976:	4621      	mov	r1, r4
 8004978:	4630      	mov	r0, r6
 800497a:	f7ff ffbc 	bl	80048f6 <__sfputs_r>
 800497e:	3001      	adds	r0, #1
 8004980:	f000 80c2 	beq.w	8004b08 <_vfiprintf_r+0x1ec>
 8004984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004986:	4453      	add	r3, sl
 8004988:	9309      	str	r3, [sp, #36]	; 0x24
 800498a:	f898 3000 	ldrb.w	r3, [r8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 80ba 	beq.w	8004b08 <_vfiprintf_r+0x1ec>
 8004994:	2300      	movs	r3, #0
 8004996:	f04f 32ff 	mov.w	r2, #4294967295
 800499a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800499e:	9304      	str	r3, [sp, #16]
 80049a0:	9307      	str	r3, [sp, #28]
 80049a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049a6:	931a      	str	r3, [sp, #104]	; 0x68
 80049a8:	46a8      	mov	r8, r5
 80049aa:	2205      	movs	r2, #5
 80049ac:	f818 1b01 	ldrb.w	r1, [r8], #1
 80049b0:	485e      	ldr	r0, [pc, #376]	; (8004b2c <_vfiprintf_r+0x210>)
 80049b2:	f000 fbbb 	bl	800512c <memchr>
 80049b6:	9b04      	ldr	r3, [sp, #16]
 80049b8:	bb78      	cbnz	r0, 8004a1a <_vfiprintf_r+0xfe>
 80049ba:	06d9      	lsls	r1, r3, #27
 80049bc:	bf44      	itt	mi
 80049be:	2220      	movmi	r2, #32
 80049c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80049c4:	071a      	lsls	r2, r3, #28
 80049c6:	bf44      	itt	mi
 80049c8:	222b      	movmi	r2, #43	; 0x2b
 80049ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80049ce:	782a      	ldrb	r2, [r5, #0]
 80049d0:	2a2a      	cmp	r2, #42	; 0x2a
 80049d2:	d02a      	beq.n	8004a2a <_vfiprintf_r+0x10e>
 80049d4:	46a8      	mov	r8, r5
 80049d6:	2000      	movs	r0, #0
 80049d8:	250a      	movs	r5, #10
 80049da:	9a07      	ldr	r2, [sp, #28]
 80049dc:	4641      	mov	r1, r8
 80049de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049e2:	3b30      	subs	r3, #48	; 0x30
 80049e4:	2b09      	cmp	r3, #9
 80049e6:	d969      	bls.n	8004abc <_vfiprintf_r+0x1a0>
 80049e8:	b360      	cbz	r0, 8004a44 <_vfiprintf_r+0x128>
 80049ea:	e024      	b.n	8004a36 <_vfiprintf_r+0x11a>
 80049ec:	4b50      	ldr	r3, [pc, #320]	; (8004b30 <_vfiprintf_r+0x214>)
 80049ee:	429c      	cmp	r4, r3
 80049f0:	d101      	bne.n	80049f6 <_vfiprintf_r+0xda>
 80049f2:	68b4      	ldr	r4, [r6, #8]
 80049f4:	e7a2      	b.n	800493c <_vfiprintf_r+0x20>
 80049f6:	4b4f      	ldr	r3, [pc, #316]	; (8004b34 <_vfiprintf_r+0x218>)
 80049f8:	429c      	cmp	r4, r3
 80049fa:	bf08      	it	eq
 80049fc:	68f4      	ldreq	r4, [r6, #12]
 80049fe:	e79d      	b.n	800493c <_vfiprintf_r+0x20>
 8004a00:	4621      	mov	r1, r4
 8004a02:	4630      	mov	r0, r6
 8004a04:	f000 fae0 	bl	8004fc8 <__swsetup_r>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	d09d      	beq.n	8004948 <_vfiprintf_r+0x2c>
 8004a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a10:	b01d      	add	sp, #116	; 0x74
 8004a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a16:	46a8      	mov	r8, r5
 8004a18:	e7a2      	b.n	8004960 <_vfiprintf_r+0x44>
 8004a1a:	4a44      	ldr	r2, [pc, #272]	; (8004b2c <_vfiprintf_r+0x210>)
 8004a1c:	4645      	mov	r5, r8
 8004a1e:	1a80      	subs	r0, r0, r2
 8004a20:	fa0b f000 	lsl.w	r0, fp, r0
 8004a24:	4318      	orrs	r0, r3
 8004a26:	9004      	str	r0, [sp, #16]
 8004a28:	e7be      	b.n	80049a8 <_vfiprintf_r+0x8c>
 8004a2a:	9a03      	ldr	r2, [sp, #12]
 8004a2c:	1d11      	adds	r1, r2, #4
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	9103      	str	r1, [sp, #12]
 8004a32:	2a00      	cmp	r2, #0
 8004a34:	db01      	blt.n	8004a3a <_vfiprintf_r+0x11e>
 8004a36:	9207      	str	r2, [sp, #28]
 8004a38:	e004      	b.n	8004a44 <_vfiprintf_r+0x128>
 8004a3a:	4252      	negs	r2, r2
 8004a3c:	f043 0302 	orr.w	r3, r3, #2
 8004a40:	9207      	str	r2, [sp, #28]
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	f898 3000 	ldrb.w	r3, [r8]
 8004a48:	2b2e      	cmp	r3, #46	; 0x2e
 8004a4a:	d10e      	bne.n	8004a6a <_vfiprintf_r+0x14e>
 8004a4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004a50:	2b2a      	cmp	r3, #42	; 0x2a
 8004a52:	d138      	bne.n	8004ac6 <_vfiprintf_r+0x1aa>
 8004a54:	9b03      	ldr	r3, [sp, #12]
 8004a56:	f108 0802 	add.w	r8, r8, #2
 8004a5a:	1d1a      	adds	r2, r3, #4
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	9203      	str	r2, [sp, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bfb8      	it	lt
 8004a64:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a68:	9305      	str	r3, [sp, #20]
 8004a6a:	4d33      	ldr	r5, [pc, #204]	; (8004b38 <_vfiprintf_r+0x21c>)
 8004a6c:	2203      	movs	r2, #3
 8004a6e:	f898 1000 	ldrb.w	r1, [r8]
 8004a72:	4628      	mov	r0, r5
 8004a74:	f000 fb5a 	bl	800512c <memchr>
 8004a78:	b140      	cbz	r0, 8004a8c <_vfiprintf_r+0x170>
 8004a7a:	2340      	movs	r3, #64	; 0x40
 8004a7c:	1b40      	subs	r0, r0, r5
 8004a7e:	fa03 f000 	lsl.w	r0, r3, r0
 8004a82:	9b04      	ldr	r3, [sp, #16]
 8004a84:	f108 0801 	add.w	r8, r8, #1
 8004a88:	4303      	orrs	r3, r0
 8004a8a:	9304      	str	r3, [sp, #16]
 8004a8c:	f898 1000 	ldrb.w	r1, [r8]
 8004a90:	2206      	movs	r2, #6
 8004a92:	482a      	ldr	r0, [pc, #168]	; (8004b3c <_vfiprintf_r+0x220>)
 8004a94:	f108 0701 	add.w	r7, r8, #1
 8004a98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a9c:	f000 fb46 	bl	800512c <memchr>
 8004aa0:	2800      	cmp	r0, #0
 8004aa2:	d037      	beq.n	8004b14 <_vfiprintf_r+0x1f8>
 8004aa4:	4b26      	ldr	r3, [pc, #152]	; (8004b40 <_vfiprintf_r+0x224>)
 8004aa6:	bb1b      	cbnz	r3, 8004af0 <_vfiprintf_r+0x1d4>
 8004aa8:	9b03      	ldr	r3, [sp, #12]
 8004aaa:	3307      	adds	r3, #7
 8004aac:	f023 0307 	bic.w	r3, r3, #7
 8004ab0:	3308      	adds	r3, #8
 8004ab2:	9303      	str	r3, [sp, #12]
 8004ab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ab6:	444b      	add	r3, r9
 8004ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8004aba:	e750      	b.n	800495e <_vfiprintf_r+0x42>
 8004abc:	fb05 3202 	mla	r2, r5, r2, r3
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	4688      	mov	r8, r1
 8004ac4:	e78a      	b.n	80049dc <_vfiprintf_r+0xc0>
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	250a      	movs	r5, #10
 8004aca:	4619      	mov	r1, r3
 8004acc:	f108 0801 	add.w	r8, r8, #1
 8004ad0:	9305      	str	r3, [sp, #20]
 8004ad2:	4640      	mov	r0, r8
 8004ad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ad8:	3a30      	subs	r2, #48	; 0x30
 8004ada:	2a09      	cmp	r2, #9
 8004adc:	d903      	bls.n	8004ae6 <_vfiprintf_r+0x1ca>
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0c3      	beq.n	8004a6a <_vfiprintf_r+0x14e>
 8004ae2:	9105      	str	r1, [sp, #20]
 8004ae4:	e7c1      	b.n	8004a6a <_vfiprintf_r+0x14e>
 8004ae6:	fb05 2101 	mla	r1, r5, r1, r2
 8004aea:	2301      	movs	r3, #1
 8004aec:	4680      	mov	r8, r0
 8004aee:	e7f0      	b.n	8004ad2 <_vfiprintf_r+0x1b6>
 8004af0:	ab03      	add	r3, sp, #12
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	4622      	mov	r2, r4
 8004af6:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <_vfiprintf_r+0x228>)
 8004af8:	a904      	add	r1, sp, #16
 8004afa:	4630      	mov	r0, r6
 8004afc:	f3af 8000 	nop.w
 8004b00:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004b04:	4681      	mov	r9, r0
 8004b06:	d1d5      	bne.n	8004ab4 <_vfiprintf_r+0x198>
 8004b08:	89a3      	ldrh	r3, [r4, #12]
 8004b0a:	065b      	lsls	r3, r3, #25
 8004b0c:	f53f af7e 	bmi.w	8004a0c <_vfiprintf_r+0xf0>
 8004b10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b12:	e77d      	b.n	8004a10 <_vfiprintf_r+0xf4>
 8004b14:	ab03      	add	r3, sp, #12
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	4622      	mov	r2, r4
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	; (8004b44 <_vfiprintf_r+0x228>)
 8004b1c:	a904      	add	r1, sp, #16
 8004b1e:	4630      	mov	r0, r6
 8004b20:	f000 f888 	bl	8004c34 <_printf_i>
 8004b24:	e7ec      	b.n	8004b00 <_vfiprintf_r+0x1e4>
 8004b26:	bf00      	nop
 8004b28:	0803bf60 	.word	0x0803bf60
 8004b2c:	0803bfa0 	.word	0x0803bfa0
 8004b30:	0803bf80 	.word	0x0803bf80
 8004b34:	0803bf40 	.word	0x0803bf40
 8004b38:	0803bfa6 	.word	0x0803bfa6
 8004b3c:	0803bfaa 	.word	0x0803bfaa
 8004b40:	00000000 	.word	0x00000000
 8004b44:	080048f7 	.word	0x080048f7

08004b48 <_printf_common>:
 8004b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b4c:	4691      	mov	r9, r2
 8004b4e:	461f      	mov	r7, r3
 8004b50:	688a      	ldr	r2, [r1, #8]
 8004b52:	690b      	ldr	r3, [r1, #16]
 8004b54:	4606      	mov	r6, r0
 8004b56:	4293      	cmp	r3, r2
 8004b58:	bfb8      	it	lt
 8004b5a:	4613      	movlt	r3, r2
 8004b5c:	f8c9 3000 	str.w	r3, [r9]
 8004b60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b64:	460c      	mov	r4, r1
 8004b66:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b6a:	b112      	cbz	r2, 8004b72 <_printf_common+0x2a>
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	f8c9 3000 	str.w	r3, [r9]
 8004b72:	6823      	ldr	r3, [r4, #0]
 8004b74:	0699      	lsls	r1, r3, #26
 8004b76:	bf42      	ittt	mi
 8004b78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b7c:	3302      	addmi	r3, #2
 8004b7e:	f8c9 3000 	strmi.w	r3, [r9]
 8004b82:	6825      	ldr	r5, [r4, #0]
 8004b84:	f015 0506 	ands.w	r5, r5, #6
 8004b88:	d107      	bne.n	8004b9a <_printf_common+0x52>
 8004b8a:	f104 0a19 	add.w	sl, r4, #25
 8004b8e:	68e3      	ldr	r3, [r4, #12]
 8004b90:	f8d9 2000 	ldr.w	r2, [r9]
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	42ab      	cmp	r3, r5
 8004b98:	dc29      	bgt.n	8004bee <_printf_common+0xa6>
 8004b9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b9e:	6822      	ldr	r2, [r4, #0]
 8004ba0:	3300      	adds	r3, #0
 8004ba2:	bf18      	it	ne
 8004ba4:	2301      	movne	r3, #1
 8004ba6:	0692      	lsls	r2, r2, #26
 8004ba8:	d42e      	bmi.n	8004c08 <_printf_common+0xc0>
 8004baa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bae:	4639      	mov	r1, r7
 8004bb0:	4630      	mov	r0, r6
 8004bb2:	47c0      	blx	r8
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d021      	beq.n	8004bfc <_printf_common+0xb4>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	68e5      	ldr	r5, [r4, #12]
 8004bbc:	f003 0306 	and.w	r3, r3, #6
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	bf18      	it	ne
 8004bc4:	2500      	movne	r5, #0
 8004bc6:	f8d9 2000 	ldr.w	r2, [r9]
 8004bca:	f04f 0900 	mov.w	r9, #0
 8004bce:	bf08      	it	eq
 8004bd0:	1aad      	subeq	r5, r5, r2
 8004bd2:	68a3      	ldr	r3, [r4, #8]
 8004bd4:	6922      	ldr	r2, [r4, #16]
 8004bd6:	bf08      	it	eq
 8004bd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	bfc4      	itt	gt
 8004be0:	1a9b      	subgt	r3, r3, r2
 8004be2:	18ed      	addgt	r5, r5, r3
 8004be4:	341a      	adds	r4, #26
 8004be6:	454d      	cmp	r5, r9
 8004be8:	d11a      	bne.n	8004c20 <_printf_common+0xd8>
 8004bea:	2000      	movs	r0, #0
 8004bec:	e008      	b.n	8004c00 <_printf_common+0xb8>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	4652      	mov	r2, sl
 8004bf2:	4639      	mov	r1, r7
 8004bf4:	4630      	mov	r0, r6
 8004bf6:	47c0      	blx	r8
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d103      	bne.n	8004c04 <_printf_common+0xbc>
 8004bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c04:	3501      	adds	r5, #1
 8004c06:	e7c2      	b.n	8004b8e <_printf_common+0x46>
 8004c08:	2030      	movs	r0, #48	; 0x30
 8004c0a:	18e1      	adds	r1, r4, r3
 8004c0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c16:	4422      	add	r2, r4
 8004c18:	3302      	adds	r3, #2
 8004c1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c1e:	e7c4      	b.n	8004baa <_printf_common+0x62>
 8004c20:	2301      	movs	r3, #1
 8004c22:	4622      	mov	r2, r4
 8004c24:	4639      	mov	r1, r7
 8004c26:	4630      	mov	r0, r6
 8004c28:	47c0      	blx	r8
 8004c2a:	3001      	adds	r0, #1
 8004c2c:	d0e6      	beq.n	8004bfc <_printf_common+0xb4>
 8004c2e:	f109 0901 	add.w	r9, r9, #1
 8004c32:	e7d8      	b.n	8004be6 <_printf_common+0x9e>

08004c34 <_printf_i>:
 8004c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c3c:	460c      	mov	r4, r1
 8004c3e:	7e09      	ldrb	r1, [r1, #24]
 8004c40:	b085      	sub	sp, #20
 8004c42:	296e      	cmp	r1, #110	; 0x6e
 8004c44:	4617      	mov	r7, r2
 8004c46:	4606      	mov	r6, r0
 8004c48:	4698      	mov	r8, r3
 8004c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c4c:	f000 80b3 	beq.w	8004db6 <_printf_i+0x182>
 8004c50:	d822      	bhi.n	8004c98 <_printf_i+0x64>
 8004c52:	2963      	cmp	r1, #99	; 0x63
 8004c54:	d036      	beq.n	8004cc4 <_printf_i+0x90>
 8004c56:	d80a      	bhi.n	8004c6e <_printf_i+0x3a>
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	f000 80b9 	beq.w	8004dd0 <_printf_i+0x19c>
 8004c5e:	2958      	cmp	r1, #88	; 0x58
 8004c60:	f000 8083 	beq.w	8004d6a <_printf_i+0x136>
 8004c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004c6c:	e032      	b.n	8004cd4 <_printf_i+0xa0>
 8004c6e:	2964      	cmp	r1, #100	; 0x64
 8004c70:	d001      	beq.n	8004c76 <_printf_i+0x42>
 8004c72:	2969      	cmp	r1, #105	; 0x69
 8004c74:	d1f6      	bne.n	8004c64 <_printf_i+0x30>
 8004c76:	6820      	ldr	r0, [r4, #0]
 8004c78:	6813      	ldr	r3, [r2, #0]
 8004c7a:	0605      	lsls	r5, r0, #24
 8004c7c:	f103 0104 	add.w	r1, r3, #4
 8004c80:	d52a      	bpl.n	8004cd8 <_printf_i+0xa4>
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6011      	str	r1, [r2, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	da03      	bge.n	8004c92 <_printf_i+0x5e>
 8004c8a:	222d      	movs	r2, #45	; 0x2d
 8004c8c:	425b      	negs	r3, r3
 8004c8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004c92:	486f      	ldr	r0, [pc, #444]	; (8004e50 <_printf_i+0x21c>)
 8004c94:	220a      	movs	r2, #10
 8004c96:	e039      	b.n	8004d0c <_printf_i+0xd8>
 8004c98:	2973      	cmp	r1, #115	; 0x73
 8004c9a:	f000 809d 	beq.w	8004dd8 <_printf_i+0x1a4>
 8004c9e:	d808      	bhi.n	8004cb2 <_printf_i+0x7e>
 8004ca0:	296f      	cmp	r1, #111	; 0x6f
 8004ca2:	d020      	beq.n	8004ce6 <_printf_i+0xb2>
 8004ca4:	2970      	cmp	r1, #112	; 0x70
 8004ca6:	d1dd      	bne.n	8004c64 <_printf_i+0x30>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	f043 0320 	orr.w	r3, r3, #32
 8004cae:	6023      	str	r3, [r4, #0]
 8004cb0:	e003      	b.n	8004cba <_printf_i+0x86>
 8004cb2:	2975      	cmp	r1, #117	; 0x75
 8004cb4:	d017      	beq.n	8004ce6 <_printf_i+0xb2>
 8004cb6:	2978      	cmp	r1, #120	; 0x78
 8004cb8:	d1d4      	bne.n	8004c64 <_printf_i+0x30>
 8004cba:	2378      	movs	r3, #120	; 0x78
 8004cbc:	4865      	ldr	r0, [pc, #404]	; (8004e54 <_printf_i+0x220>)
 8004cbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cc2:	e055      	b.n	8004d70 <_printf_i+0x13c>
 8004cc4:	6813      	ldr	r3, [r2, #0]
 8004cc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cca:	1d19      	adds	r1, r3, #4
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6011      	str	r1, [r2, #0]
 8004cd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e08c      	b.n	8004df2 <_printf_i+0x1be>
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cde:	6011      	str	r1, [r2, #0]
 8004ce0:	bf18      	it	ne
 8004ce2:	b21b      	sxthne	r3, r3
 8004ce4:	e7cf      	b.n	8004c86 <_printf_i+0x52>
 8004ce6:	6813      	ldr	r3, [r2, #0]
 8004ce8:	6825      	ldr	r5, [r4, #0]
 8004cea:	1d18      	adds	r0, r3, #4
 8004cec:	6010      	str	r0, [r2, #0]
 8004cee:	0628      	lsls	r0, r5, #24
 8004cf0:	d501      	bpl.n	8004cf6 <_printf_i+0xc2>
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	e002      	b.n	8004cfc <_printf_i+0xc8>
 8004cf6:	0668      	lsls	r0, r5, #25
 8004cf8:	d5fb      	bpl.n	8004cf2 <_printf_i+0xbe>
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	296f      	cmp	r1, #111	; 0x6f
 8004cfe:	bf14      	ite	ne
 8004d00:	220a      	movne	r2, #10
 8004d02:	2208      	moveq	r2, #8
 8004d04:	4852      	ldr	r0, [pc, #328]	; (8004e50 <_printf_i+0x21c>)
 8004d06:	2100      	movs	r1, #0
 8004d08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d0c:	6865      	ldr	r5, [r4, #4]
 8004d0e:	2d00      	cmp	r5, #0
 8004d10:	60a5      	str	r5, [r4, #8]
 8004d12:	f2c0 8095 	blt.w	8004e40 <_printf_i+0x20c>
 8004d16:	6821      	ldr	r1, [r4, #0]
 8004d18:	f021 0104 	bic.w	r1, r1, #4
 8004d1c:	6021      	str	r1, [r4, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d13d      	bne.n	8004d9e <_printf_i+0x16a>
 8004d22:	2d00      	cmp	r5, #0
 8004d24:	f040 808e 	bne.w	8004e44 <_printf_i+0x210>
 8004d28:	4665      	mov	r5, ip
 8004d2a:	2a08      	cmp	r2, #8
 8004d2c:	d10b      	bne.n	8004d46 <_printf_i+0x112>
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	07db      	lsls	r3, r3, #31
 8004d32:	d508      	bpl.n	8004d46 <_printf_i+0x112>
 8004d34:	6923      	ldr	r3, [r4, #16]
 8004d36:	6862      	ldr	r2, [r4, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	bfde      	ittt	le
 8004d3c:	2330      	movle	r3, #48	; 0x30
 8004d3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d46:	ebac 0305 	sub.w	r3, ip, r5
 8004d4a:	6123      	str	r3, [r4, #16]
 8004d4c:	f8cd 8000 	str.w	r8, [sp]
 8004d50:	463b      	mov	r3, r7
 8004d52:	aa03      	add	r2, sp, #12
 8004d54:	4621      	mov	r1, r4
 8004d56:	4630      	mov	r0, r6
 8004d58:	f7ff fef6 	bl	8004b48 <_printf_common>
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d14d      	bne.n	8004dfc <_printf_i+0x1c8>
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	b005      	add	sp, #20
 8004d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d6a:	4839      	ldr	r0, [pc, #228]	; (8004e50 <_printf_i+0x21c>)
 8004d6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004d70:	6813      	ldr	r3, [r2, #0]
 8004d72:	6821      	ldr	r1, [r4, #0]
 8004d74:	1d1d      	adds	r5, r3, #4
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6015      	str	r5, [r2, #0]
 8004d7a:	060a      	lsls	r2, r1, #24
 8004d7c:	d50b      	bpl.n	8004d96 <_printf_i+0x162>
 8004d7e:	07ca      	lsls	r2, r1, #31
 8004d80:	bf44      	itt	mi
 8004d82:	f041 0120 	orrmi.w	r1, r1, #32
 8004d86:	6021      	strmi	r1, [r4, #0]
 8004d88:	b91b      	cbnz	r3, 8004d92 <_printf_i+0x15e>
 8004d8a:	6822      	ldr	r2, [r4, #0]
 8004d8c:	f022 0220 	bic.w	r2, r2, #32
 8004d90:	6022      	str	r2, [r4, #0]
 8004d92:	2210      	movs	r2, #16
 8004d94:	e7b7      	b.n	8004d06 <_printf_i+0xd2>
 8004d96:	064d      	lsls	r5, r1, #25
 8004d98:	bf48      	it	mi
 8004d9a:	b29b      	uxthmi	r3, r3
 8004d9c:	e7ef      	b.n	8004d7e <_printf_i+0x14a>
 8004d9e:	4665      	mov	r5, ip
 8004da0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004da4:	fb02 3311 	mls	r3, r2, r1, r3
 8004da8:	5cc3      	ldrb	r3, [r0, r3]
 8004daa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004dae:	460b      	mov	r3, r1
 8004db0:	2900      	cmp	r1, #0
 8004db2:	d1f5      	bne.n	8004da0 <_printf_i+0x16c>
 8004db4:	e7b9      	b.n	8004d2a <_printf_i+0xf6>
 8004db6:	6813      	ldr	r3, [r2, #0]
 8004db8:	6825      	ldr	r5, [r4, #0]
 8004dba:	1d18      	adds	r0, r3, #4
 8004dbc:	6961      	ldr	r1, [r4, #20]
 8004dbe:	6010      	str	r0, [r2, #0]
 8004dc0:	0628      	lsls	r0, r5, #24
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	d501      	bpl.n	8004dca <_printf_i+0x196>
 8004dc6:	6019      	str	r1, [r3, #0]
 8004dc8:	e002      	b.n	8004dd0 <_printf_i+0x19c>
 8004dca:	066a      	lsls	r2, r5, #25
 8004dcc:	d5fb      	bpl.n	8004dc6 <_printf_i+0x192>
 8004dce:	8019      	strh	r1, [r3, #0]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	4665      	mov	r5, ip
 8004dd4:	6123      	str	r3, [r4, #16]
 8004dd6:	e7b9      	b.n	8004d4c <_printf_i+0x118>
 8004dd8:	6813      	ldr	r3, [r2, #0]
 8004dda:	1d19      	adds	r1, r3, #4
 8004ddc:	6011      	str	r1, [r2, #0]
 8004dde:	681d      	ldr	r5, [r3, #0]
 8004de0:	6862      	ldr	r2, [r4, #4]
 8004de2:	2100      	movs	r1, #0
 8004de4:	4628      	mov	r0, r5
 8004de6:	f000 f9a1 	bl	800512c <memchr>
 8004dea:	b108      	cbz	r0, 8004df0 <_printf_i+0x1bc>
 8004dec:	1b40      	subs	r0, r0, r5
 8004dee:	6060      	str	r0, [r4, #4]
 8004df0:	6863      	ldr	r3, [r4, #4]
 8004df2:	6123      	str	r3, [r4, #16]
 8004df4:	2300      	movs	r3, #0
 8004df6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dfa:	e7a7      	b.n	8004d4c <_printf_i+0x118>
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	462a      	mov	r2, r5
 8004e00:	4639      	mov	r1, r7
 8004e02:	4630      	mov	r0, r6
 8004e04:	47c0      	blx	r8
 8004e06:	3001      	adds	r0, #1
 8004e08:	d0aa      	beq.n	8004d60 <_printf_i+0x12c>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	079b      	lsls	r3, r3, #30
 8004e0e:	d413      	bmi.n	8004e38 <_printf_i+0x204>
 8004e10:	68e0      	ldr	r0, [r4, #12]
 8004e12:	9b03      	ldr	r3, [sp, #12]
 8004e14:	4298      	cmp	r0, r3
 8004e16:	bfb8      	it	lt
 8004e18:	4618      	movlt	r0, r3
 8004e1a:	e7a3      	b.n	8004d64 <_printf_i+0x130>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	464a      	mov	r2, r9
 8004e20:	4639      	mov	r1, r7
 8004e22:	4630      	mov	r0, r6
 8004e24:	47c0      	blx	r8
 8004e26:	3001      	adds	r0, #1
 8004e28:	d09a      	beq.n	8004d60 <_printf_i+0x12c>
 8004e2a:	3501      	adds	r5, #1
 8004e2c:	68e3      	ldr	r3, [r4, #12]
 8004e2e:	9a03      	ldr	r2, [sp, #12]
 8004e30:	1a9b      	subs	r3, r3, r2
 8004e32:	42ab      	cmp	r3, r5
 8004e34:	dcf2      	bgt.n	8004e1c <_printf_i+0x1e8>
 8004e36:	e7eb      	b.n	8004e10 <_printf_i+0x1dc>
 8004e38:	2500      	movs	r5, #0
 8004e3a:	f104 0919 	add.w	r9, r4, #25
 8004e3e:	e7f5      	b.n	8004e2c <_printf_i+0x1f8>
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1ac      	bne.n	8004d9e <_printf_i+0x16a>
 8004e44:	7803      	ldrb	r3, [r0, #0]
 8004e46:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e4e:	e76c      	b.n	8004d2a <_printf_i+0xf6>
 8004e50:	0803bfb1 	.word	0x0803bfb1
 8004e54:	0803bfc2 	.word	0x0803bfc2

08004e58 <_sbrk_r>:
 8004e58:	b538      	push	{r3, r4, r5, lr}
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	4c05      	ldr	r4, [pc, #20]	; (8004e74 <_sbrk_r+0x1c>)
 8004e5e:	4605      	mov	r5, r0
 8004e60:	4608      	mov	r0, r1
 8004e62:	6023      	str	r3, [r4, #0]
 8004e64:	f7ff f956 	bl	8004114 <_sbrk>
 8004e68:	1c43      	adds	r3, r0, #1
 8004e6a:	d102      	bne.n	8004e72 <_sbrk_r+0x1a>
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	b103      	cbz	r3, 8004e72 <_sbrk_r+0x1a>
 8004e70:	602b      	str	r3, [r5, #0]
 8004e72:	bd38      	pop	{r3, r4, r5, pc}
 8004e74:	200001a0 	.word	0x200001a0

08004e78 <__sread>:
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	460c      	mov	r4, r1
 8004e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e80:	f000 f964 	bl	800514c <_read_r>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	bfab      	itete	ge
 8004e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8004e8c:	181b      	addge	r3, r3, r0
 8004e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004e92:	bfac      	ite	ge
 8004e94:	6563      	strge	r3, [r4, #84]	; 0x54
 8004e96:	81a3      	strhlt	r3, [r4, #12]
 8004e98:	bd10      	pop	{r4, pc}

08004e9a <__swrite>:
 8004e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e9e:	461f      	mov	r7, r3
 8004ea0:	898b      	ldrh	r3, [r1, #12]
 8004ea2:	4605      	mov	r5, r0
 8004ea4:	05db      	lsls	r3, r3, #23
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	4616      	mov	r6, r2
 8004eaa:	d505      	bpl.n	8004eb8 <__swrite+0x1e>
 8004eac:	2302      	movs	r3, #2
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb4:	f000 f928 	bl	8005108 <_lseek_r>
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	4632      	mov	r2, r6
 8004ebc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ec0:	81a3      	strh	r3, [r4, #12]
 8004ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ec6:	463b      	mov	r3, r7
 8004ec8:	4628      	mov	r0, r5
 8004eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ece:	f000 b869 	b.w	8004fa4 <_write_r>

08004ed2 <__sseek>:
 8004ed2:	b510      	push	{r4, lr}
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eda:	f000 f915 	bl	8005108 <_lseek_r>
 8004ede:	1c43      	adds	r3, r0, #1
 8004ee0:	89a3      	ldrh	r3, [r4, #12]
 8004ee2:	bf15      	itete	ne
 8004ee4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004eee:	81a3      	strheq	r3, [r4, #12]
 8004ef0:	bf18      	it	ne
 8004ef2:	81a3      	strhne	r3, [r4, #12]
 8004ef4:	bd10      	pop	{r4, pc}

08004ef6 <__sclose>:
 8004ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efa:	f000 b8d3 	b.w	80050a4 <_close_r>
	...

08004f00 <__swbuf_r>:
 8004f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f02:	460e      	mov	r6, r1
 8004f04:	4614      	mov	r4, r2
 8004f06:	4605      	mov	r5, r0
 8004f08:	b118      	cbz	r0, 8004f12 <__swbuf_r+0x12>
 8004f0a:	6983      	ldr	r3, [r0, #24]
 8004f0c:	b90b      	cbnz	r3, 8004f12 <__swbuf_r+0x12>
 8004f0e:	f7ff fb41 	bl	8004594 <__sinit>
 8004f12:	4b21      	ldr	r3, [pc, #132]	; (8004f98 <__swbuf_r+0x98>)
 8004f14:	429c      	cmp	r4, r3
 8004f16:	d12a      	bne.n	8004f6e <__swbuf_r+0x6e>
 8004f18:	686c      	ldr	r4, [r5, #4]
 8004f1a:	69a3      	ldr	r3, [r4, #24]
 8004f1c:	60a3      	str	r3, [r4, #8]
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	071a      	lsls	r2, r3, #28
 8004f22:	d52e      	bpl.n	8004f82 <__swbuf_r+0x82>
 8004f24:	6923      	ldr	r3, [r4, #16]
 8004f26:	b363      	cbz	r3, 8004f82 <__swbuf_r+0x82>
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	6820      	ldr	r0, [r4, #0]
 8004f2c:	b2f6      	uxtb	r6, r6
 8004f2e:	1ac0      	subs	r0, r0, r3
 8004f30:	6963      	ldr	r3, [r4, #20]
 8004f32:	4637      	mov	r7, r6
 8004f34:	4283      	cmp	r3, r0
 8004f36:	dc04      	bgt.n	8004f42 <__swbuf_r+0x42>
 8004f38:	4621      	mov	r1, r4
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f7ff fac0 	bl	80044c0 <_fflush_r>
 8004f40:	bb28      	cbnz	r0, 8004f8e <__swbuf_r+0x8e>
 8004f42:	68a3      	ldr	r3, [r4, #8]
 8004f44:	3001      	adds	r0, #1
 8004f46:	3b01      	subs	r3, #1
 8004f48:	60a3      	str	r3, [r4, #8]
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	6022      	str	r2, [r4, #0]
 8004f50:	701e      	strb	r6, [r3, #0]
 8004f52:	6963      	ldr	r3, [r4, #20]
 8004f54:	4283      	cmp	r3, r0
 8004f56:	d004      	beq.n	8004f62 <__swbuf_r+0x62>
 8004f58:	89a3      	ldrh	r3, [r4, #12]
 8004f5a:	07db      	lsls	r3, r3, #31
 8004f5c:	d519      	bpl.n	8004f92 <__swbuf_r+0x92>
 8004f5e:	2e0a      	cmp	r6, #10
 8004f60:	d117      	bne.n	8004f92 <__swbuf_r+0x92>
 8004f62:	4621      	mov	r1, r4
 8004f64:	4628      	mov	r0, r5
 8004f66:	f7ff faab 	bl	80044c0 <_fflush_r>
 8004f6a:	b190      	cbz	r0, 8004f92 <__swbuf_r+0x92>
 8004f6c:	e00f      	b.n	8004f8e <__swbuf_r+0x8e>
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <__swbuf_r+0x9c>)
 8004f70:	429c      	cmp	r4, r3
 8004f72:	d101      	bne.n	8004f78 <__swbuf_r+0x78>
 8004f74:	68ac      	ldr	r4, [r5, #8]
 8004f76:	e7d0      	b.n	8004f1a <__swbuf_r+0x1a>
 8004f78:	4b09      	ldr	r3, [pc, #36]	; (8004fa0 <__swbuf_r+0xa0>)
 8004f7a:	429c      	cmp	r4, r3
 8004f7c:	bf08      	it	eq
 8004f7e:	68ec      	ldreq	r4, [r5, #12]
 8004f80:	e7cb      	b.n	8004f1a <__swbuf_r+0x1a>
 8004f82:	4621      	mov	r1, r4
 8004f84:	4628      	mov	r0, r5
 8004f86:	f000 f81f 	bl	8004fc8 <__swsetup_r>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	d0cc      	beq.n	8004f28 <__swbuf_r+0x28>
 8004f8e:	f04f 37ff 	mov.w	r7, #4294967295
 8004f92:	4638      	mov	r0, r7
 8004f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f96:	bf00      	nop
 8004f98:	0803bf60 	.word	0x0803bf60
 8004f9c:	0803bf80 	.word	0x0803bf80
 8004fa0:	0803bf40 	.word	0x0803bf40

08004fa4 <_write_r>:
 8004fa4:	b538      	push	{r3, r4, r5, lr}
 8004fa6:	4605      	mov	r5, r0
 8004fa8:	4608      	mov	r0, r1
 8004faa:	4611      	mov	r1, r2
 8004fac:	2200      	movs	r2, #0
 8004fae:	4c05      	ldr	r4, [pc, #20]	; (8004fc4 <_write_r+0x20>)
 8004fb0:	6022      	str	r2, [r4, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	f7fe fc8e 	bl	80038d4 <_write>
 8004fb8:	1c43      	adds	r3, r0, #1
 8004fba:	d102      	bne.n	8004fc2 <_write_r+0x1e>
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	b103      	cbz	r3, 8004fc2 <_write_r+0x1e>
 8004fc0:	602b      	str	r3, [r5, #0]
 8004fc2:	bd38      	pop	{r3, r4, r5, pc}
 8004fc4:	200001a0 	.word	0x200001a0

08004fc8 <__swsetup_r>:
 8004fc8:	4b32      	ldr	r3, [pc, #200]	; (8005094 <__swsetup_r+0xcc>)
 8004fca:	b570      	push	{r4, r5, r6, lr}
 8004fcc:	681d      	ldr	r5, [r3, #0]
 8004fce:	4606      	mov	r6, r0
 8004fd0:	460c      	mov	r4, r1
 8004fd2:	b125      	cbz	r5, 8004fde <__swsetup_r+0x16>
 8004fd4:	69ab      	ldr	r3, [r5, #24]
 8004fd6:	b913      	cbnz	r3, 8004fde <__swsetup_r+0x16>
 8004fd8:	4628      	mov	r0, r5
 8004fda:	f7ff fadb 	bl	8004594 <__sinit>
 8004fde:	4b2e      	ldr	r3, [pc, #184]	; (8005098 <__swsetup_r+0xd0>)
 8004fe0:	429c      	cmp	r4, r3
 8004fe2:	d10f      	bne.n	8005004 <__swsetup_r+0x3c>
 8004fe4:	686c      	ldr	r4, [r5, #4]
 8004fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	0715      	lsls	r5, r2, #28
 8004fee:	d42c      	bmi.n	800504a <__swsetup_r+0x82>
 8004ff0:	06d0      	lsls	r0, r2, #27
 8004ff2:	d411      	bmi.n	8005018 <__swsetup_r+0x50>
 8004ff4:	2209      	movs	r2, #9
 8004ff6:	6032      	str	r2, [r6, #0]
 8004ff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ffc:	81a3      	strh	r3, [r4, #12]
 8004ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8005002:	e03e      	b.n	8005082 <__swsetup_r+0xba>
 8005004:	4b25      	ldr	r3, [pc, #148]	; (800509c <__swsetup_r+0xd4>)
 8005006:	429c      	cmp	r4, r3
 8005008:	d101      	bne.n	800500e <__swsetup_r+0x46>
 800500a:	68ac      	ldr	r4, [r5, #8]
 800500c:	e7eb      	b.n	8004fe6 <__swsetup_r+0x1e>
 800500e:	4b24      	ldr	r3, [pc, #144]	; (80050a0 <__swsetup_r+0xd8>)
 8005010:	429c      	cmp	r4, r3
 8005012:	bf08      	it	eq
 8005014:	68ec      	ldreq	r4, [r5, #12]
 8005016:	e7e6      	b.n	8004fe6 <__swsetup_r+0x1e>
 8005018:	0751      	lsls	r1, r2, #29
 800501a:	d512      	bpl.n	8005042 <__swsetup_r+0x7a>
 800501c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800501e:	b141      	cbz	r1, 8005032 <__swsetup_r+0x6a>
 8005020:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005024:	4299      	cmp	r1, r3
 8005026:	d002      	beq.n	800502e <__swsetup_r+0x66>
 8005028:	4630      	mov	r0, r6
 800502a:	f7ff fba9 	bl	8004780 <_free_r>
 800502e:	2300      	movs	r3, #0
 8005030:	6363      	str	r3, [r4, #52]	; 0x34
 8005032:	89a3      	ldrh	r3, [r4, #12]
 8005034:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005038:	81a3      	strh	r3, [r4, #12]
 800503a:	2300      	movs	r3, #0
 800503c:	6063      	str	r3, [r4, #4]
 800503e:	6923      	ldr	r3, [r4, #16]
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	89a3      	ldrh	r3, [r4, #12]
 8005044:	f043 0308 	orr.w	r3, r3, #8
 8005048:	81a3      	strh	r3, [r4, #12]
 800504a:	6923      	ldr	r3, [r4, #16]
 800504c:	b94b      	cbnz	r3, 8005062 <__swsetup_r+0x9a>
 800504e:	89a3      	ldrh	r3, [r4, #12]
 8005050:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005058:	d003      	beq.n	8005062 <__swsetup_r+0x9a>
 800505a:	4621      	mov	r1, r4
 800505c:	4630      	mov	r0, r6
 800505e:	f7ff fb47 	bl	80046f0 <__smakebuf_r>
 8005062:	89a2      	ldrh	r2, [r4, #12]
 8005064:	f012 0301 	ands.w	r3, r2, #1
 8005068:	d00c      	beq.n	8005084 <__swsetup_r+0xbc>
 800506a:	2300      	movs	r3, #0
 800506c:	60a3      	str	r3, [r4, #8]
 800506e:	6963      	ldr	r3, [r4, #20]
 8005070:	425b      	negs	r3, r3
 8005072:	61a3      	str	r3, [r4, #24]
 8005074:	6923      	ldr	r3, [r4, #16]
 8005076:	b953      	cbnz	r3, 800508e <__swsetup_r+0xc6>
 8005078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800507c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005080:	d1ba      	bne.n	8004ff8 <__swsetup_r+0x30>
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	0792      	lsls	r2, r2, #30
 8005086:	bf58      	it	pl
 8005088:	6963      	ldrpl	r3, [r4, #20]
 800508a:	60a3      	str	r3, [r4, #8]
 800508c:	e7f2      	b.n	8005074 <__swsetup_r+0xac>
 800508e:	2000      	movs	r0, #0
 8005090:	e7f7      	b.n	8005082 <__swsetup_r+0xba>
 8005092:	bf00      	nop
 8005094:	2000000c 	.word	0x2000000c
 8005098:	0803bf60 	.word	0x0803bf60
 800509c:	0803bf80 	.word	0x0803bf80
 80050a0:	0803bf40 	.word	0x0803bf40

080050a4 <_close_r>:
 80050a4:	b538      	push	{r3, r4, r5, lr}
 80050a6:	2300      	movs	r3, #0
 80050a8:	4c05      	ldr	r4, [pc, #20]	; (80050c0 <_close_r+0x1c>)
 80050aa:	4605      	mov	r5, r0
 80050ac:	4608      	mov	r0, r1
 80050ae:	6023      	str	r3, [r4, #0]
 80050b0:	f7fe ffff 	bl	80040b2 <_close>
 80050b4:	1c43      	adds	r3, r0, #1
 80050b6:	d102      	bne.n	80050be <_close_r+0x1a>
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	b103      	cbz	r3, 80050be <_close_r+0x1a>
 80050bc:	602b      	str	r3, [r5, #0]
 80050be:	bd38      	pop	{r3, r4, r5, pc}
 80050c0:	200001a0 	.word	0x200001a0

080050c4 <_fstat_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	2300      	movs	r3, #0
 80050c8:	4c06      	ldr	r4, [pc, #24]	; (80050e4 <_fstat_r+0x20>)
 80050ca:	4605      	mov	r5, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	4611      	mov	r1, r2
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	f7fe fff9 	bl	80040c8 <_fstat>
 80050d6:	1c43      	adds	r3, r0, #1
 80050d8:	d102      	bne.n	80050e0 <_fstat_r+0x1c>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	b103      	cbz	r3, 80050e0 <_fstat_r+0x1c>
 80050de:	602b      	str	r3, [r5, #0]
 80050e0:	bd38      	pop	{r3, r4, r5, pc}
 80050e2:	bf00      	nop
 80050e4:	200001a0 	.word	0x200001a0

080050e8 <_isatty_r>:
 80050e8:	b538      	push	{r3, r4, r5, lr}
 80050ea:	2300      	movs	r3, #0
 80050ec:	4c05      	ldr	r4, [pc, #20]	; (8005104 <_isatty_r+0x1c>)
 80050ee:	4605      	mov	r5, r0
 80050f0:	4608      	mov	r0, r1
 80050f2:	6023      	str	r3, [r4, #0]
 80050f4:	f7fe fff7 	bl	80040e6 <_isatty>
 80050f8:	1c43      	adds	r3, r0, #1
 80050fa:	d102      	bne.n	8005102 <_isatty_r+0x1a>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	b103      	cbz	r3, 8005102 <_isatty_r+0x1a>
 8005100:	602b      	str	r3, [r5, #0]
 8005102:	bd38      	pop	{r3, r4, r5, pc}
 8005104:	200001a0 	.word	0x200001a0

08005108 <_lseek_r>:
 8005108:	b538      	push	{r3, r4, r5, lr}
 800510a:	4605      	mov	r5, r0
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	2200      	movs	r2, #0
 8005112:	4c05      	ldr	r4, [pc, #20]	; (8005128 <_lseek_r+0x20>)
 8005114:	6022      	str	r2, [r4, #0]
 8005116:	461a      	mov	r2, r3
 8005118:	f7fe ffef 	bl	80040fa <_lseek>
 800511c:	1c43      	adds	r3, r0, #1
 800511e:	d102      	bne.n	8005126 <_lseek_r+0x1e>
 8005120:	6823      	ldr	r3, [r4, #0]
 8005122:	b103      	cbz	r3, 8005126 <_lseek_r+0x1e>
 8005124:	602b      	str	r3, [r5, #0]
 8005126:	bd38      	pop	{r3, r4, r5, pc}
 8005128:	200001a0 	.word	0x200001a0

0800512c <memchr>:
 800512c:	b510      	push	{r4, lr}
 800512e:	b2c9      	uxtb	r1, r1
 8005130:	4402      	add	r2, r0
 8005132:	4290      	cmp	r0, r2
 8005134:	4603      	mov	r3, r0
 8005136:	d101      	bne.n	800513c <memchr+0x10>
 8005138:	2300      	movs	r3, #0
 800513a:	e003      	b.n	8005144 <memchr+0x18>
 800513c:	781c      	ldrb	r4, [r3, #0]
 800513e:	3001      	adds	r0, #1
 8005140:	428c      	cmp	r4, r1
 8005142:	d1f6      	bne.n	8005132 <memchr+0x6>
 8005144:	4618      	mov	r0, r3
 8005146:	bd10      	pop	{r4, pc}

08005148 <__malloc_lock>:
 8005148:	4770      	bx	lr

0800514a <__malloc_unlock>:
 800514a:	4770      	bx	lr

0800514c <_read_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	4605      	mov	r5, r0
 8005150:	4608      	mov	r0, r1
 8005152:	4611      	mov	r1, r2
 8005154:	2200      	movs	r2, #0
 8005156:	4c05      	ldr	r4, [pc, #20]	; (800516c <_read_r+0x20>)
 8005158:	6022      	str	r2, [r4, #0]
 800515a:	461a      	mov	r2, r3
 800515c:	f7fe ff8c 	bl	8004078 <_read>
 8005160:	1c43      	adds	r3, r0, #1
 8005162:	d102      	bne.n	800516a <_read_r+0x1e>
 8005164:	6823      	ldr	r3, [r4, #0]
 8005166:	b103      	cbz	r3, 800516a <_read_r+0x1e>
 8005168:	602b      	str	r3, [r5, #0]
 800516a:	bd38      	pop	{r3, r4, r5, pc}
 800516c:	200001a0 	.word	0x200001a0

08005170 <_init>:
 8005170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005172:	bf00      	nop
 8005174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005176:	bc08      	pop	{r3}
 8005178:	469e      	mov	lr, r3
 800517a:	4770      	bx	lr

0800517c <_fini>:
 800517c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800517e:	bf00      	nop
 8005180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005182:	bc08      	pop	{r3}
 8005184:	469e      	mov	lr, r3
 8005186:	4770      	bx	lr
