{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "sdram.qsys sdram.BAK.qsys " "Backing up file \"sdram.qsys\" to \"sdram.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1723254808437 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "sdram/synthesis/sdram.v sdram.BAK.v " "Backing up file \"sdram/synthesis/sdram.v\" to \"sdram.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1723254808447 ""}
{ "Info" "IIPMAN_IPRGEN_START" "alt_mem_if_civ_ddr2_emif sdram.qsys " "Started upgrading IP component alt_mem_if_civ_ddr2_emif with file \"sdram.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1723254808447 ""}
{ "Info" "" "" "2024.08.10.08:53:41 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.08.10.08:53:41 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1723254821930 ""}
{ "Info" "" "" "2024.08.10.08:53:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.08.10.08:53:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1723254821938 ""}
{ "Info" "sdram_generation.rpt" "" "2024.08.10.08:53:55 Info: Saving generation log to D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram" {  } {  } 0 0 "2024.08.10.08:53:55 Info: Saving generation log to D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram" 0 0 "Shell" 0 -1 1723254835737 ""}
{ "Info" "" "" "2024.08.10.08:53:55 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.08.10.08:53:55 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1723254835737 ""}
{ "Info" "" "" "2024.08.10.08:53:55 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.08.10.08:53:55 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1723254835741 ""}
{ "Info" "sdram.qsys" "" "2024.08.10.08:53:55 Info: Loading SDRAM" {  } {  } 0 0 "2024.08.10.08:53:55 Info: Loading SDRAM" 0 0 "Shell" 0 -1 1723254835763 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Reading input file" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Reading input file" 0 0 "Shell" 0 -1 1723254836092 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" 0 0 "Shell" 0 -1 1723254836093 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" 0 0 "Shell" 0 -1 1723254836094 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Building connections" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Building connections" 0 0 "Shell" 0 -1 1723254836095 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Parameterizing connections" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1723254836095 ""}
{ "Info" "" "" "2024.08.10.08:53:56 Info: Validating" {  } {  } 0 0 "2024.08.10.08:53:56 Info: Validating" 0 0 "Shell" 0 -1 1723254836096 ""}
{ "Info" "" "" "2024.08.10.08:54:05 Info: Done reading input file" {  } {  } 0 0 "2024.08.10.08:54:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1723254845027 ""}
{ "Warning" "" "" "2024.08.10.08:54:14 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" {  } {  } 0 0 "2024.08.10.08:54:14 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" 0 0 "Shell" 0 -1 1723254854288 ""}
{ "Info" "" "" "2024.08.10.08:54:14 Info: sdram: Generating sdram \"sdram\" for SIM_VERILOG" {  } {  } 0 0 "2024.08.10.08:54:14 Info: sdram: Generating sdram \"sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1723254854364 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: alt_mem_if_civ_ddr2_emif_0: \"sdram\" instantiated alt_mem_if_civ_ddr2_emif \"alt_mem_if_civ_ddr2_emif_0\"" {  } {  } 0 0 "2024.08.10.08:54:42 Info: alt_mem_if_civ_ddr2_emif_0: \"sdram\" instantiated alt_mem_if_civ_ddr2_emif \"alt_mem_if_civ_ddr2_emif_0\"" 0 0 "Shell" 0 -1 1723254882232 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: phy: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_phy \"phy\"" {  } {  } 0 0 "2024.08.10.08:54:42 Info: phy: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_phy \"phy\"" 0 0 "Shell" 0 -1 1723254882292 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: ctl: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_controller \"ctl\"" {  } {  } 0 0 "2024.08.10.08:54:42 Info: ctl: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_controller \"ctl\"" 0 0 "Shell" 0 -1 1723254882345 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: status_bridge: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_status_bridge \"status_bridge\"" {  } {  } 0 0 "2024.08.10.08:54:42 Info: status_bridge: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_status_bridge \"status_bridge\"" 0 0 "Shell" 0 -1 1723254882372 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: sdram: Done \"sdram\" with 5 modules, 77 files" {  } {  } 0 0 "2024.08.10.08:54:42 Info: sdram: Done \"sdram\" with 5 modules, 77 files" 0 0 "Shell" 0 -1 1723254882372 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.08.10.08:54:42 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1723254882395 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1723254882395 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.08.10.08:54:42 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1723254882395 ""}
{ "Info" " --use-relative-paths=true" "" "2024.08.10.08:54:42 Info: sim-script-gen --spd=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\sdram.spd --output-directory=D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" {  } {  } 0 0 "2024.08.10.08:54:42 Info: sim-script-gen --spd=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\sdram.spd --output-directory=D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" 0 0 "Shell" 0 -1 1723254882395 ""}
{ "Info" " --use-relative-paths=true" "" "2024.08.10.08:54:42 Info: Doing: ip-make-simscript --spd=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\sdram.spd --output-directory=D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Doing: ip-make-simscript --spd=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\sdram.spd --output-directory=D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" 0 0 "Shell" 0 -1 1723254882399 ""}
{ "Info" " directory:" "" "2024.08.10.08:54:42 Info: Generating the following file(s) for RIVIERA simulator in D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Generating the following file(s) for RIVIERA simulator in D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" 0 0 "Shell" 0 -1 1723254882955 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.08.10.08:54:42 Info:     aldec" {  } {  } 0 0 "2024.08.10.08:54:42 Info:     aldec" 0 0 "Shell" 0 -1 1723254882957 ""}
{ "Info" " directory:" "" "2024.08.10.08:54:42 Info: Generating the following file(s) for MODELSIM simulator in D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Generating the following file(s) for MODELSIM simulator in D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" 0 0 "Shell" 0 -1 1723254882963 ""}
{ "Info" "msim_setup.tcl" "" "2024.08.10.08:54:42 Info:     mentor" {  } {  } 0 0 "2024.08.10.08:54:42 Info:     mentor" 0 0 "Shell" 0 -1 1723254882964 ""}
{ "Info" "." "" "2024.08.10.08:54:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" {  } {  } 0 0 "2024.08.10.08:54:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/simulation" 0 0 "Shell" 0 -1 1723254882964 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.08.10.08:54:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1723254882964 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.08.10.08:54:42 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1723254882965 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1723254882965 ""}
{ "Info" "" "" "2024.08.10.08:54:42 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --block-symbol-file --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.08.10.08:54:42 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --block-symbol-file --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1723254882965 ""}
{ "Info" "sdram.qsys" "" "2024.08.10.08:54:42 Info: Loading SDRAM" {  } {  } 0 0 "2024.08.10.08:54:42 Info: Loading SDRAM" 0 0 "Shell" 0 -1 1723254882969 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Reading input file" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Reading input file" 0 0 "Shell" 0 -1 1723254883298 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" 0 0 "Shell" 0 -1 1723254883299 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" 0 0 "Shell" 0 -1 1723254883300 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Building connections" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Building connections" 0 0 "Shell" 0 -1 1723254883300 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Parameterizing connections" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1723254883301 ""}
{ "Info" "" "" "2024.08.10.08:54:43 Info: Validating" {  } {  } 0 0 "2024.08.10.08:54:43 Info: Validating" 0 0 "Shell" 0 -1 1723254883301 ""}
{ "Info" "" "" "2024.08.10.08:54:52 Info: Done reading input file" {  } {  } 0 0 "2024.08.10.08:54:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1723254892201 ""}
{ "Warning" "" "" "2024.08.10.08:55:01 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" {  } {  } 0 0 "2024.08.10.08:55:01 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" 0 0 "Shell" 0 -1 1723254901450 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.08.10.08:55:01 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1723254901646 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1723254901646 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info:" {  } {  } 0 0 "2024.08.10.08:55:01 Info:" 0 0 "Shell" 0 -1 1723254901646 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1723254901647 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --synthesis=VERILOG --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.08.10.08:55:01 Info: qsys-generate D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram.qsys --synthesis=VERILOG --output-directory=D:\\2024\\FPGA\\codeFPGAL_LIB\\SDRAM\\sdram\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1723254901647 ""}
{ "Info" "sdram.qsys" "" "2024.08.10.08:55:01 Info: Loading SDRAM" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Loading SDRAM" 0 0 "Shell" 0 -1 1723254901650 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Reading input file" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Reading input file" 0 0 "Shell" 0 -1 1723254901981 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Adding alt_mem_if_civ_ddr2_emif_0 \[alt_mem_if_civ_ddr2_emif 1.0.0\]" 0 0 "Shell" 0 -1 1723254901982 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Parameterizing module alt_mem_if_civ_ddr2_emif_0" 0 0 "Shell" 0 -1 1723254901982 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Building connections" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Building connections" 0 0 "Shell" 0 -1 1723254901983 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Parameterizing connections" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1723254901983 ""}
{ "Info" "" "" "2024.08.10.08:55:01 Info: Validating" {  } {  } 0 0 "2024.08.10.08:55:01 Info: Validating" 0 0 "Shell" 0 -1 1723254901983 ""}
{ "Info" "" "" "2024.08.10.08:55:10 Info: Done reading input file" {  } {  } 0 0 "2024.08.10.08:55:10 Info: Done reading input file" 0 0 "Shell" 0 -1 1723254910879 ""}
{ "Warning" "" "" "2024.08.10.08:55:20 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" {  } {  } 0 0 "2024.08.10.08:55:20 Warning: sdram.alt_mem_if_civ_ddr2_emif_0.phy.RESET_REQUEST: Associated reset sinks not declared" 0 0 "Shell" 0 -1 1723254920128 ""}
{ "Info" "" "" "2024.08.10.08:55:20 Info: sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.08.10.08:55:20 Info: sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1723254920178 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: alt_mem_if_civ_ddr2_emif_0: \"sdram\" instantiated alt_mem_if_civ_ddr2_emif \"alt_mem_if_civ_ddr2_emif_0\"" {  } {  } 0 0 "2024.08.10.08:55:48 Info: alt_mem_if_civ_ddr2_emif_0: \"sdram\" instantiated alt_mem_if_civ_ddr2_emif \"alt_mem_if_civ_ddr2_emif_0\"" 0 0 "Shell" 0 -1 1723254948000 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: phy: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_phy \"phy\"" {  } {  } 0 0 "2024.08.10.08:55:48 Info: phy: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_phy \"phy\"" 0 0 "Shell" 0 -1 1723254948070 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: ctl: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_controller \"ctl\"" {  } {  } 0 0 "2024.08.10.08:55:48 Info: ctl: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_controller \"ctl\"" 0 0 "Shell" 0 -1 1723254948116 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: status_bridge: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_status_bridge \"status_bridge\"" {  } {  } 0 0 "2024.08.10.08:55:48 Info: status_bridge: \"alt_mem_if_civ_ddr2_emif_0\" instantiated alt_mem_if_civ_ddr2_status_bridge \"status_bridge\"" 0 0 "Shell" 0 -1 1723254948137 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: sdram: Done \"sdram\" with 5 modules, 78 files" {  } {  } 0 0 "2024.08.10.08:55:48 Info: sdram: Done \"sdram\" with 5 modules, 78 files" 0 0 "Shell" 0 -1 1723254948137 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.08.10.08:55:48 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1723254948198 ""}
{ "Info" "" "" "2024.08.10.08:55:48 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.08.10.08:55:48 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1723254948198 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "alt_mem_if_civ_ddr2_emif sdram.qsys " "Completed upgrading IP component alt_mem_if_civ_ddr2_emif with file \"sdram.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1723254948280 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/fpga/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/fpga/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1723254948416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723254948416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 08:55:48 2024 " "Processing ended: Sat Aug 10 08:55:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723254948416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723254948416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723254948416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1723254948416 ""}
