// Seed: 580409459
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_3 = 0;
  reg  id_7;
  wand id_8;
  wire id_9;
  assign id_7 = -1;
  logic id_10 = id_3;
  if (1) begin : LABEL_0
    assign id_8 = 1;
  end
  always begin : LABEL_1
    id_7 <= 1;
    id_7 <= id_4;
    $clog2(36);
    ;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  id_3 :
  assert property (@(posedge 1) id_3)
  else;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
