/*

AMD Vivado v2023.2 (64-bit) [Major: 2023, Minor: 2]
SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023

Process ID (PID): 22664
License: Customer
Mode: GUI Mode

Current time: 	Thu Sep 12 21:02:08 CST 2024
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 11
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 32

Screen size: 2560x1600
Local screen bounds: x = 0, y = 0, width = 2560, height = 1528
Screen resolution (DPI): 150
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=18
Scale size: 27
OS font scaling: 150%
Anti-Alias Enabled: false

Java version: 	17.0.7 64-bit
JavaFX version: 17.0.1
Java home: 	D:/F-FPGA/Vivado/2023.2/tps/win64/jre17.0.7_7
Java executable: 	D:/F-FPGA/Vivado/2023.2/tps/win64/jre17.0.7_7/bin/java.exe
Java arguments: 	[-Dfile.encoding=UTF-8, -Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	29221
User home directory: C:/Users/29221
User working directory: Z:/FPGA/Railway_System/Railway_System_V9
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/F-FPGA/Vivado
HDI_APPROOT: D:/F-FPGA/Vivado/2023.2
RDI_DATADIR: D:/F-FPGA/Vivado/2023.2/data
RDI_BINDIR: D:/F-FPGA/Vivado/2023.2/bin

Vivado preferences file: C:/Users/29221/AppData/Roaming/Xilinx/Vivado/2023.2/vivado.xml
Vivado preferences directory: C:/Users/29221/AppData/Roaming/Xilinx/Vivado/2023.2/
Vivado layouts directory: C:/Users/29221/AppData/Roaming/Xilinx/Vivado/2023.2/data/layouts
PlanAhead jar file: 	D:/F-FPGA/Vivado/2023.2/lib/classes/planAhead.jar
Vivado log file: 	Z:/FPGA/Railway_System/Railway_System_V9/vivado.log
Vivado journal file: 	Z:/FPGA/Railway_System/Railway_System_V9/vivado.jou
Engine tmp dir: 	Z:/FPGA/Railway_System/Railway_System_V9/.Xil/Vivado-22664-SaverZY
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8
RDI_APPROOT: D:/F-FPGA/Vivado/2023.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent14780 "Z:\FPGA\Railway_System\Railway_System_V9\hx75_key_7seg.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: D:/F-FPGA/Vivado
RDI_BINDIR: D:/F-FPGA/Vivado/2023.2/bin
RDI_BINROOT: D:/F-FPGA/Vivado/2023.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: D:/F-FPGA/Vivado/2023.2/data
RDI_INSTALLROOT: D:/F-FPGA
RDI_INSTALLVER: 2023.2
RDI_INSTALLVERSION: 2023.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: D:/F-FPGA/Vivado/2023.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: D:/F-FPGA/Vivado/2023.2/tps/win64/javafx-sdk-17.0.1
RDI_JAVAROOT: D:/F-FPGA/Vivado/2023.2/tps/win64/jre17.0.7_7
RDI_JAVA_VERSION: 17.0.7_7
RDI_LIBDIR: D:/F-FPGA/Vivado/2023.2/lib/win64.o
RDI_MINGW_LIB: D:/F-FPGA/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/F-FPGA/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: D:/F-FPGA/Vivado/2023.2/ids_lite/ISE/bin/nt64;D:/F-FPGA/Vivado/2023.2/ids_lite/ISE/lib/nt64
RDI_PROG: D:/F-FPGA/Vivado/2023.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3;D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3\bin;D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3\lib;D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: D:/F-FPGA/Vivado/2023.2\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: Z:\FPGA\Railway_System\Railway_System_V9:SAVERZY-2024-09-12周四_21-01-52.33
RDI_SHARED_DATA: D:/F-FPGA/SharedData/2023.2/data
RDI_TPS_ROOT: D:/F-FPGA/Vivado/2023.2/tps/win64
RDI_USE_JDK17: True
RDI_VERBOSE: False
XILINX: D:/F-FPGA/Vivado/2023.2/ids_lite/ISE
XILINX_DSP: D:/F-FPGA/Vivado/2023.2/ids_lite/ISE
XILINX_FOR_ALTIUM_OVERRIDE:  
XILINX_HLS: D:/F-FPGA/Vitis_HLS/2023.2
XILINX_PLANAHEAD: D:/F-FPGA/Vivado/2023.2
XILINX_VIVADO: D:/F-FPGA/Vivado/2023.2
XILINX_VIVADO_HLS: D:/F-FPGA/Vivado/2023.2
_RDI_BINROOT: D:\F-FPGA\Vivado\2023.2\bin
_RDI_CWD: Z:\FPGA\Railway_System\Railway_System_V9


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 963 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: Z:\FPGA\Railway_System\Railway_System_V9\hx75_key_7seg.xpr. Version: Vivado v2023.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 1,036 MB. GUI used memory: 80 MB. Current time: 9/12/24, 9:02:09 PM CST
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 146 MB (+150165kb) [00:00:16]
// [Engine Memory]: 1,091 MB (+992983kb) [00:00:16]
// WARNING: HEventQueue.dispatchEvent() is taking  2823 ms.
// Tcl Message: open_project Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.xpr 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/F-FPGA/Vivado/2023.2/data/ip'. 
// [Engine Memory]: 1,163 MB (+17367kb) [00:00:19]
// Tcl Message: open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.074 ; gain = 343.348 
// Project name: hx75_key_7seg; location: Z:/FPGA/Railway_System/Railway_System_V9; part: xc7a75tfgg484-2
dismissDialog("Open Project"); // bq (Open Project Progress)
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// [GUI Memory]: 165 MB (+13205kb) [00:00:35]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U1 : key44 (key44_scan.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U1 : key44 (key44_scan.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U2 : IO_deal (IO_deal.v)]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U2 : IO_deal (IO_deal.v)]", 3, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U2 : IO_deal (IO_deal.v)]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U3 : seg_dtxs (hx75_hex_7seg.v)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U3 : seg_dtxs (hx75_hex_7seg.v)]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U6 : num2seg (State_one.v)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U6 : num2seg (State_one.v)]", 7, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 10); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 10); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U7 : button (get_ticket_num.v)]", 8, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U7 : button (get_ticket_num.v)]", 8, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 10); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl (Dont Echo) Command: 'rdi::info_commands {device::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {debug::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {*}'
// [Engine Memory]: 1,241 MB (+21128kb) [00:01:03]
// WARNING: HEventQueue.dispatchEvent() is taking  1421 ms.
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// HMemoryUtils.trashcanNow. Engine heap size: 1,249 MB. GUI used memory: 93 MB. Current time: 9/12/24, 9:02:59 PM CST
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Text Editor]", 6); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Text Editor, Fonts and Colors]", 10, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog0)
selectCodeEditor("7A75_FPGA_IO.xdc", 660, 676); // ad (7A75_FPGA_IO.xdc)
// [Engine Memory]: 1,338 MB (+36249kb) [00:01:12]
selectCodeEditor("7A75_FPGA_IO.xdc", 747, 543); // ad (7A75_FPGA_IO.xdc)
// [GUI Memory]: 185 MB (+12170kb) [00:01:19]
// Elapsed time: 16 seconds
selectCodeEditor("7A75_FPGA_IO.xdc", 370, 541); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 558, 533); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 662, 541); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 706, 538); // ad (7A75_FPGA_IO.xdc)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IO_deal.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U7 : button (get_ticket_num.v)]", 8, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U7 : button (get_ticket_num.v)]", 8, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// [GUI Memory]: 201 MB (+6941kb) [00:01:40]
selectCodeEditor("get_ticket_num.v", 305, 895); // ad (get_ticket_num.v)
selectCodeEditor("get_ticket_num.v", 208, 478); // ad (get_ticket_num.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (key_7seg.v), U8 : Bill (Bill.v)]", 9, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("Bill.v", 302, 633); // ad (Bill.v)
selectCodeEditor("Bill.v", 296, 633); // ad (Bill.v)
selectCodeEditor("Bill.v", 206, 721); // ad (Bill.v)
// Elapsed time: 10 seconds
selectCodeEditor("Bill.v", 189, 593); // ad (Bill.v)
selectCodeEditor("Bill.v", 340, 330); // ad (Bill.v)
selectCodeEditor("Bill.v", 85, 349); // ad (Bill.v)
selectCodeEditor("Bill.v", 63, 357); // ad (Bill.v)
// Elapsed time: 24 seconds
selectCodeEditor("Bill.v", 132, 676); // ad (Bill.v)
selectCodeEditor("Bill.v", 61, 660); // ad (Bill.v)
// Elapsed time: 13 seconds
selectCodeEditor("Bill.v", 218, 709); // ad (Bill.v)
// Elapsed time: 38 seconds
selectCodeEditor("Bill.v", 59, 735); // ad (Bill.v)
selectCodeEditor("Bill.v", 292, 742); // ad (Bill.v)
selectCodeEditor("Bill.v", 58, 724); // ad (Bill.v)
selectCodeEditor("Bill.v", 111, 730); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 298, 823); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 256, 851); // ad (Bill.v)
selectCodeEditor("Bill.v", 319, 819); // ad (Bill.v)
selectCodeEditor("Bill.v", 409, 820); // ad (Bill.v)
selectCodeEditor("Bill.v", 481, 825); // ad (Bill.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // W.d (dialog1)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp with file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/top_design.dcp 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// Elapsed Time for: 'L.f': 03m:48s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 03m:50s
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.", 4); // b (PAResourceAtoD.CmdMsgDialog_MESSAGES)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
// 'i' command handler elapsed time: 14 seconds
dismissDialog("Launch Run Critical Messages"); // aX (dialog2)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:06:13 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 91 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectCodeEditor("Bill.v", 240, 594); // ad (Bill.v)
selectCodeEditor("Bill.v", 239, 586); // ad (Bill.v)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:08:06 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 27 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a (dialog3)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.. ]", 3, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets P1IO_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	P1IO_IBUF[0]_inst (IBUF.O) is locked to IOB_X0Y149. 	P1IO_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y31. ]", 15, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// HMemoryUtils.trashcanNow. Engine heap size: 1,368 MB. GUI used memory: 110 MB. Current time: 9/12/24, 9:08:44 PM CST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-99] Placer failed with error: 'IO Clock Placer failed'. Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.. ]", 16, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Common 17-69] Command failed: Placer could not place all instances. ]", 17, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-99] Placer failed with error: 'IO Clock Placer failed'. Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.. ]", 16, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("Bill.v", 185, 174); // ad (Bill.v)
selectCodeEditor("Bill.v", 166, 167); // ad (Bill.v)
selectCodeEditor("Bill.v", 280, 181); // ad (Bill.v)
selectCodeEditor("Bill.v", 241, 172); // ad (Bill.v)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 332, 199); // ad (key44_scan.v)
// Elapsed time: 40 seconds
selectCodeEditor("key44_scan.v", 278, 203); // ad (key44_scan.v)
typeControlKey((HResource) null, "key44_scan.v", 'c'); // ad (key44_scan.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 240, 212); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 240, 224); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 157, 242); // ad (key_7seg.v)
// Elapsed time: 19 seconds
selectCodeEditor("key_7seg.v", 114, 419); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'c'); // ad (key_7seg.v)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "key_7seg.v", 'c'); // ad (key_7seg.v)
// Elapsed time: 25 seconds
selectCodeEditor("key_7seg.v", 57, 477); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 55, 505); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 52, 543); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 52, 571); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 52, 602); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 375, 454); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 376, 540); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 464, 515); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'v'); // ad (key_7seg.v)
// Elapsed time: 21 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("key_7seg.v", 236, 259); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("key_7seg.v", 70, 428); // ad (key_7seg.v)
typeControlKey(null, null, 'z');
selectCodeEditor("key_7seg.v", 76, 426); // ad (key_7seg.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 10m:08s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 10m:10s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 280, 254); // ad (key44_scan.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 10m:14s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 10m:16s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 375, 152); // ad (Bill.v)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 128, 422); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 317, 396); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 354, 402); // ad (key44_scan.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 13 seconds
selectCodeEditor("Bill.v", 299, 337); // ad (Bill.v)
selectCodeEditor("Bill.v", 311, 372); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 152, 411); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 180, 391); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 258, 484); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 378, 580); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 247, 571); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 157, 182); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 199, 179); // ad (key44_scan.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 219, 674); // ad (Bill.v)
selectCodeEditor("Bill.v", 265, 615); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 176, 405); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 228, 382); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 415, 380); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 441, 387); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 505, 393); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 553, 398); // ad (key44_scan.v)
// Elapsed time: 12 seconds
selectButton(PAResourceQtoS.StaleMoreAction_OUT_OF_DATE_DETAILS, "details"); // g (PAResourceQtoS.StaleMoreAction_OUT_OF_DATE_DETAILS)
unMinimizeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // R (PAResourceOtoP.PAViews_MESSAGES, Messages)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets P1IO_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	P1IO_IBUF[0]_inst (IBUF.O) is locked to IOB_X0Y149. 	P1IO_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y31. ]", 16, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 186 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("7A75_FPGA_IO.xdc", 668, 496); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 850, 552); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1058, 568); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1133, 576); // ad (7A75_FPGA_IO.xdc)
// Elapsed time: 17 seconds
selectCodeEditor("7A75_FPGA_IO.xdc", 1090, 540); // ad (7A75_FPGA_IO.xdc)
// Elapsed time: 48 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "7A75_FPGA_IO.xdc", 7); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("7A75_FPGA_IO.xdc", 1077, 597); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1049, 611); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1054, 574); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1055, 559); // ad (7A75_FPGA_IO.xdc)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 197, 268); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 318, 233); // ad (key_7seg.v)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("key_7seg.v", 304, 246); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 169, 228); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 508, 599); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 311, 48); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'c'); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 256, 545); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'v'); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 182, 541); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'v'); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 281, 535); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "7A75_FPGA_IO.xdc", 7); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("7A75_FPGA_IO.xdc", 1047, 601); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1029, 573); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1047, 517); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1043, 535); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1039, 572); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1037, 610); // ad (7A75_FPGA_IO.xdc)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 364, 376); // ad (key_7seg.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 18m:29s
selectCodeEditor("key_7seg.v", 342, 572); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 427, 574); // ad (key_7seg.v)
// Elapsed Time for: 'L.f': 18m:31s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
selectCodeEditor("key_7seg.v", 490, 670); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 373, 624); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 424, 591); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 397, 593); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 396, 581); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 338, 537); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 220, 514); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 228, 548); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 259, 298); // ad (Bill.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // W.d (dialog4)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp with file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/top_design.dcp 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 16 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Sep 12 21:21:10 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 18m:59s
// Elapsed Time for: 'L.f': 19m:01s
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 27 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog5)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-36] 'P1IO' is not declared [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/new/Bill.v:46]. ]", 5, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-36] 'P1IO' is not declared [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/new/Bill.v:46]. ]", 5, true, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-36] 'P1IO' is not declared [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/new/Bill.v:46]. , [Synth 8-36] 'P1IO' is not declared [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/new/Bill.v:51]. ]", 6, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;Z:\FPGA\Railway_System\Railway_System_V9\hx75_key_7seg.srcs\sources_1\new\Bill.v;-;;-;16;-;line;-;51;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("Bill.v", 285, 369); // ad (Bill.v)
selectCodeEditor("Bill.v", 402, 508); // ad (Bill.v)
selectCodeEditor("Bill.v", 379, 527); // ad (Bill.v)
selectCodeEditor("Bill.v", 411, 536); // ad (Bill.v)
selectCodeEditor("Bill.v", 489, 510); // ad (Bill.v)
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ac (PAResourceItoN.MainToolbarMgr_RUN)
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // ao (PAResourceCommand.PACommandNames_RUN_SYNTHESIS, run_synthesis_menu)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // W.d (dialog6)
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: launch_runs synth_1 -jobs 16 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Sep 12 21:22:13 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 20m:01s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 20m:03s
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 16 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog7)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9143] ansi port P2IO cannot be redeclared in the header [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:9]. ]", 5, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;Z:\FPGA\Railway_System\Railway_System_V9\hx75_key_7seg.srcs\sources_1\imports\sources_1\new\key_7seg.v;-;;-;16;-;line;-;9;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9143] ansi port P2IO cannot be redeclared in the header [Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:9]. ]", 5, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("key_7seg.v", 306, 262); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 315, 219); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 238, 236); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 236, 210); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 238, 239); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 151, 226); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 273, 203); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 246, 199); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 263, 233); // ad (key_7seg.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 248, 204); // ad (key_7seg.v)
// Elapsed time: 10 seconds
selectCodeEditor("key_7seg.v", 228, 201); // ad (key_7seg.v)
typeControlKey((HResource) null, "key_7seg.v", 'c'); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "7A75_FPGA_IO.xdc", 7); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("7A75_FPGA_IO.xdc", 962, 600); // ad (7A75_FPGA_IO.xdc)
typeControlKey((HResource) null, "7A75_FPGA_IO.xdc", 'v'); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1023, 571); // ad (7A75_FPGA_IO.xdc)
typeControlKey((HResource) null, "7A75_FPGA_IO.xdc", 'v'); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1087, 580); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1019, 550); // ad (7A75_FPGA_IO.xdc)
typeControlKey((HResource) null, "7A75_FPGA_IO.xdc", 'v'); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1083, 548); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1090, 547); // ad (7A75_FPGA_IO.xdc)
selectCodeEditor("7A75_FPGA_IO.xdc", 1163, 539); // ad (7A75_FPGA_IO.xdc)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 632, 457); // ad (key_7seg.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 21m:51s
selectCodeEditor("key_7seg.v", 268, 202); // ad (key_7seg.v)
// Elapsed Time for: 'L.f': 21m:53s
selectCodeEditor("key_7seg.v", 347, 544); // ad (key_7seg.v)
// Elapsed time: 10 seconds
selectCodeEditor("key_7seg.v", 474, 459); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 590, 539); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 352, 549); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 185, 542); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 283, 232); // ad (Bill.v)
selectCodeEditor("Bill.v", 221, 233); // ad (Bill.v)
selectCodeEditor("Bill.v", 224, 229); // ad (Bill.v)
selectCodeEditor("Bill.v", 284, 236); // ad (Bill.v)
selectCodeEditor("Bill.v", 284, 236); // ad (Bill.v)
selectCodeEditor("Bill.v", 223, 234); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "P2"); // d.c (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX)
selectCodeEditor("Bill.v", 258, 666); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 379, 664); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 385, 700); // ad (Bill.v)
selectCodeEditor("Bill.v", 607, 72); // ad (Bill.v)
selectCodeEditor("Bill.v", 384, 141); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 23m:16s
// Elapsed Time for: 'L.f': 23m:18s
selectCodeEditor("Bill.v", 319, 306); // ad (Bill.v)
selectCodeEditor("Bill.v", 221, 178); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("key_7seg.v", 427, 223); // ad (key_7seg.v)
// Elapsed Time for: 'L.f': 23m:24s
// Elapsed Time for: 'L.f': 23m:26s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Project"); // W.d (dialog8)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:25:45 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 116 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:27:42 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 28 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a (dialog9)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets signal_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	signal_IBUF[0]_inst (IBUF.O) is locked to IOB_X1Y66. 	signal_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0. ]", 15, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 47, 250); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
// Elapsed time: 27 seconds
selectCodeEditor("Bill.v", 594, 221); // ad (Bill.v)
selectCodeEditor("Bill.v", 81, 231); // ad (Bill.v)
selectCodeEditor("Bill.v", 364, 282); // ad (Bill.v)
selectCodeEditor("Bill.v", 54, 250); // ad (Bill.v)
selectCodeEditor("Bill.v", 127, 362); // ad (Bill.v)
selectCodeEditor("Bill.v", 409, 321); // ad (Bill.v)
// Elapsed time: 26 seconds
selectCodeEditor("Bill.v", 200, 295); // ad (Bill.v)
selectCodeEditor("Bill.v", 200, 289); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 347, 333); // ad (Bill.v)
selectCodeEditor("Bill.v", 348, 268); // ad (Bill.v)
selectCodeEditor("Bill.v", 115, 481); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 288, 510); // ad (Bill.v)
selectCodeEditor("Bill.v", 169, 670); // ad (Bill.v)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 253, 866); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 231, 839); // ad (Bill.v)
selectCodeEditor("Bill.v", 217, 703); // ad (Bill.v)
selectCodeEditor("Bill.v", 214, 748); // ad (Bill.v)
selectCodeEditor("Bill.v", 228, 715); // ad (Bill.v)
selectCodeEditor("Bill.v", 92, 819); // ad (Bill.v)
selectCodeEditor("Bill.v", 184, 716); // ad (Bill.v)
selectCodeEditor("Bill.v", 173, 719); // ad (Bill.v)
selectCodeEditor("Bill.v", 259, 397); // ad (Bill.v)
selectCodeEditor("Bill.v", 242, 428); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 180, 784); // ad (Bill.v)
selectCodeEditor("Bill.v", 475, 380); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 550, 352); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 678, 429); // ad (Bill.v)
// Elapsed time: 10 seconds
selectCodeEditor("Bill.v", 450, 323); // ad (Bill.v)
selectCodeEditor("Bill.v", 390, 331); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 393, 364); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 390, 384); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 517, 415); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 359, 449); // ad (Bill.v)
selectCodeEditor("Bill.v", 205, 239); // ad (Bill.v)
selectCodeEditor("Bill.v", 203, 467); // ad (Bill.v)
selectCodeEditor("Bill.v", 244, 182); // ad (Bill.v)
selectCodeEditor("Bill.v", 242, 485); // ad (Bill.v)
selectCodeEditor("Bill.v", 103, 532); // ad (Bill.v)
selectCodeEditor("Bill.v", 38, 516); // ad (Bill.v)
selectCodeEditor("Bill.v", 364, 531); // ad (Bill.v)
selectCodeEditor("Bill.v", 373, 508); // ad (Bill.v)
// Elapsed time: 12 seconds
selectCodeEditor("Bill.v", 550, 832); // ad (Bill.v)
selectCodeEditor("Bill.v", 503, 847); // ad (Bill.v)
selectCodeEditor("Bill.v", 395, 231); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 275, 416); // ad (Bill.v)
selectCodeEditor("Bill.v", 267, 414); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 144, 453); // ad (Bill.v)
selectCodeEditor("Bill.v", 167, 39); // ad (Bill.v)
// Elapsed time: 10 seconds
selectCodeEditor("Bill.v", 71, 468); // ad (Bill.v)
// Elapsed time: 10 seconds
selectCodeEditor("Bill.v", 74, 473); // ad (Bill.v)
selectCodeEditor("Bill.v", 41, 258); // ad (Bill.v)
selectCodeEditor("Bill.v", 534, 634); // ad (Bill.v)
selectCodeEditor("Bill.v", 257, 689); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 130, 691); // ad (Bill.v)
selectCodeEditor("Bill.v", 73, 601); // ad (Bill.v)
selectCodeEditor("Bill.v", 237, 381); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 754, 367); // ad (Bill.v)
// Elapsed time: 13 seconds
selectCodeEditor("Bill.v", 60, 487); // ad (Bill.v)
selectCodeEditor("Bill.v", 193, 478); // ad (Bill.v)
selectCodeEditor("Bill.v", 182, 853); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 202, 395); // ad (Bill.v)
selectCodeEditor("Bill.v", 206, 452); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 181, 449); // ad (Bill.v)
selectCodeEditor("Bill.v", 746, 487); // ad (Bill.v)
selectCodeEditor("Bill.v", 647, 484); // ad (Bill.v)
selectCodeEditor("Bill.v", 556, 538); // ad (Bill.v)
selectCodeEditor("Bill.v", 206, 386); // ad (Bill.v)
// Elapsed time: 14 seconds
selectCodeEditor("Bill.v", 206, 392); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 414, 393); // ad (Bill.v)
selectCodeEditor("Bill.v", 404, 391); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 32, 549); // ad (Bill.v)
selectCodeEditor("Bill.v", 825, 919); // ad (Bill.v)
selectCodeEditor("Bill.v", 586, 710); // ad (Bill.v)
selectCodeEditor("Bill.v", 118, 726); // ad (Bill.v)
selectCodeEditor("Bill.v", 583, 693); // ad (Bill.v)
unMinimizeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // R (PAResourceOtoP.PAViews_MESSAGES, Messages)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets signal_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	signal_IBUF[0]_inst (IBUF.O) is locked to IOB_X1Y66. 	signal_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0. ]", 15, false, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets signal_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	signal_IBUF[0]_inst (IBUF.O) is locked to IOB_X1Y66. 	signal_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0. ]", 15, false, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.. 	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets signal_IBUF[0]] >. . 	Clock Rule: rule_gclkio_bufg. 	Status: FAILED. 	Rule Description: An IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG. . 	signal_IBUF[0]_inst (IBUF.O) is locked to IOB_X1Y66. 	signal_IBUF_BUFG[0]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0. ]", 15, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("Bill.v", 321, 420); // ad (Bill.v)
selectCodeEditor("Bill.v", 105, 425); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 312, 422); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 246, 443); // ad (Bill.v)
selectCodeEditor("Bill.v", 160, 450); // ad (Bill.v)
selectCodeEditor("Bill.v", 117, 450); // ad (Bill.v)
selectCodeEditor("Bill.v", 258, 458); // ad (Bill.v)
selectCodeEditor("Bill.v", 298, 453); // ad (Bill.v)
selectCodeEditor("Bill.v", 60, 325); // ad (Bill.v)
selectCodeEditor("Bill.v", 369, 294); // ad (Bill.v)
selectCodeEditor("Bill.v", 382, 295); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 400, 296); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
// Elapsed time: 18 seconds
selectCodeEditor("Bill.v", 333, 459); // ad (Bill.v)
selectCodeEditor("Bill.v", 330, 474); // ad (Bill.v)
selectCodeEditor("Bill.v", 259, 487); // ad (Bill.v)
selectCodeEditor("Bill.v", 262, 502); // ad (Bill.v)
selectCodeEditor("Bill.v", 390, 455); // ad (Bill.v)
selectCodeEditor("Bill.v", 590, 369); // ad (Bill.v)
selectCodeEditor("Bill.v", 602, 366); // ad (Bill.v)
selectCodeEditor("Bill.v", 498, 306); // ad (Bill.v)
selectCodeEditor("Bill.v", 381, 325); // ad (Bill.v)
selectCodeEditor("Bill.v", 262, 174); // ad (Bill.v)
// Elapsed time: 11 seconds
selectCodeEditor("Bill.v", 184, 552); // ad (Bill.v)
// Elapsed time: 20 seconds
selectCodeEditor("Bill.v", 415, 585); // ad (Bill.v)
// Elapsed time: 26 seconds
selectCodeEditor("Bill.v", 441, 484); // ad (Bill.v)
selectCodeEditor("Bill.v", 166, 431); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 339, 498); // ad (Bill.v)
selectCodeEditor("Bill.v", 358, 482); // ad (Bill.v)
selectCodeEditor("Bill.v", 384, 459); // ad (Bill.v)
selectCodeEditor("Bill.v", 189, 451); // ad (Bill.v)
selectCodeEditor("Bill.v", 336, 370); // ad (Bill.v)
// Elapsed time: 23 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 440, 391); // ad (Bill.v)
selectCodeEditor("Bill.v", 98, 617); // ad (Bill.v)
selectCodeEditor("Bill.v", 105, 633); // ad (Bill.v)
selectCodeEditor("Bill.v", 94, 641); // ad (Bill.v)
// Elapsed time: 13 seconds
selectCodeEditor("Bill.v", 249, 393); // ad (Bill.v)
selectCodeEditor("Bill.v", 305, 393); // ad (Bill.v)
selectCodeEditor("Bill.v", 495, 572); // ad (Bill.v)
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 292, 476); // ad (Bill.v)
selectCodeEditor("Bill.v", 317, 520); // ad (Bill.v)
// Elapsed time: 34 seconds
selectCodeEditor("Bill.v", 231, 257); // ad (Bill.v)
selectCodeEditor("Bill.v", 242, 288); // ad (Bill.v)
selectCodeEditor("Bill.v", 272, 174); // ad (Bill.v)
selectCodeEditor("Bill.v", 506, 179); // ad (Bill.v)
// HMemoryUtils.trashcanNow. Engine heap size: 1,368 MB. GUI used memory: 111 MB. Current time: 9/12/24, 9:38:45 PM CST
// Elapsed time: 12 seconds
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 505, 193); // ad (Bill.v)
selectCodeEditor("Bill.v", 62, 198); // ad (Bill.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 36m:48s
// Elapsed Time for: 'L.f': 36m:50s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, 7A75_FPGA_IO.xdc]", 12, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCodeEditor("Bill.v", 1016, 115); // ad (Bill.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp with file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/top_design.dcp 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:39:27 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("Bill.v", 646, 398); // ad (Bill.v)
// Elapsed time: 63 seconds
selectCodeEditor("Bill.v", 58, 540); // ad (Bill.v)
selectCodeEditor("Bill.v", 57, 449); // ad (Bill.v)
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // g (PAResourceQtoS.SyntheticaStateMonitor_CANCEL, Cancel)
selectButton("OptionPane.button", "Cancel Process"); // JButton (OptionPane.button)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bq (Resetting Runs Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // W.d (dialog10)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 16 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Sep 12 21:41:00 2024] Launched synth_1... 
// Tcl Message: Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// Elapsed Time for: 'L.f': 38m:48s
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 38m:50s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 138 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:43:19 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 60 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 16 
// Tcl Message: [Thu Sep 12 21:44:20 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 47 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 22, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Tcl (Dont Echo) Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
dismissDialog("Open Hardware Manager"); // bq (Open Hardware Manager Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 23, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ao (PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, auto_connect_target_menu)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output: ECHO 处于关闭状态。 ECHO 处于关闭状态。  ****** Xilinx hw_server v2023.2   **** Build date : Oct 13 2023 at 21:31:40     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0 INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output: ECHO 处于关闭状态。 ECHO 处于关闭状态。   ******** Xilinx cs_server v2023.2.0   ****** Build date   : Oct 10 2023-12:01:56     **** Build number : 2023.2.1696910516       ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.       ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.    
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/top_design.bit} [get_hw_devices xc7a75t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bq (Auto Connect Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 24, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a75t_0"); // ao (xc7a75t_0)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (PAResourceOtoP.ProgramFpgaDialog_PROGRAM, RDIResource.BaseDialog_OK)
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // aP (dialog11)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/top_design.bit} [get_hw_devices xc7a75t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'D' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bq (Program Device Progress)
// Elapsed time: 154 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 183, 294); // ad (Bill.v)
selectCodeEditor("Bill.v", 134, 284); // ad (Bill.v)
selectCodeEditor("Bill.v", 220, 50); // ad (Bill.v)
selectCodeEditor("Bill.v", 141, 298); // ad (Bill.v)
selectCodeEditor("Bill.v", 168, 269); // ad (Bill.v)
selectCodeEditor("Bill.v", 245, 266); // ad (Bill.v)
selectCodeEditor("Bill.v", 238, 284); // ad (Bill.v)
selectCodeEditor("Bill.v", 151, 455); // ad (Bill.v)
selectCodeEditor("Bill.v", 212, 453); // ad (Bill.v)
selectCodeEditor("Bill.v", 302, 444); // ad (Bill.v)
selectCodeEditor("Bill.v", 243, 453); // ad (Bill.v)
selectCodeEditor("Bill.v", 222, 433); // ad (Bill.v)
selectCodeEditor("Bill.v", 238, 433); // ad (Bill.v)
selectCodeEditor("Bill.v", 312, 427); // ad (Bill.v)
selectCodeEditor("Bill.v", 316, 419); // ad (Bill.v)
// Elapsed time: 44 seconds
selectCodeEditor("Bill.v", 256, 428); // ad (Bill.v)
selectCodeEditor("Bill.v", 269, 431); // ad (Bill.v)
// Elapsed time: 39 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "7A75_FPGA_IO.xdc", 7); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Bill.v", 280, 423); // ad (Bill.v)
selectCodeEditor("Bill.v", 265, 423); // ad (Bill.v)
selectCodeEditor("Bill.v", 178, 204); // ad (Bill.v)
selectCodeEditor("Bill.v", 552, 222); // ad (Bill.v)
selectCodeEditor("Bill.v", 180, 185); // ad (Bill.v)
selectCodeEditor("Bill.v", 520, 228); // ad (Bill.v)
selectCodeEditor("Bill.v", 521, 233); // ad (Bill.v)
selectCodeEditor("Bill.v", 353, 270); // ad (Bill.v)
selectCodeEditor("Bill.v", 339, 300); // ad (Bill.v)
selectCodeEditor("Bill.v", 324, 319); // ad (Bill.v)
selectCodeEditor("Bill.v", 341, 366); // ad (Bill.v)
selectCodeEditor("Bill.v", 352, 408); // ad (Bill.v)
selectCodeEditor("Bill.v", 352, 398); // ad (Bill.v)
selectCodeEditor("Bill.v", 337, 416); // ad (Bill.v)
selectCodeEditor("Bill.v", 236, 455); // ad (Bill.v)
selectCodeEditor("Bill.v", 244, 476); // ad (Bill.v)
selectCodeEditor("Bill.v", 316, 484); // ad (Bill.v)
selectCodeEditor("Bill.v", 159, 487); // ad (Bill.v)
selectCodeEditor("Bill.v", 323, 481); // ad (Bill.v)
selectCodeEditor("Bill.v", 154, 481); // ad (Bill.v)
selectCodeEditor("Bill.v", 307, 491); // ad (Bill.v)
selectCodeEditor("Bill.v", 363, 486); // ad (Bill.v)
selectCodeEditor("Bill.v", 401, 480); // ad (Bill.v)
selectCodeEditor("Bill.v", 437, 484); // ad (Bill.v)
selectCodeEditor("Bill.v", 518, 489); // ad (Bill.v)
selectCodeEditor("Bill.v", 686, 396); // ad (Bill.v)
// Elapsed time: 47 seconds
selectCodeEditor("Bill.v", 118, 134); // ad (Bill.v)
selectCodeEditor("Bill.v", 538, 481); // ad (Bill.v)
selectCodeEditor("Bill.v", 253, 141); // ad (Bill.v)
selectCodeEditor("Bill.v", 151, 135); // ad (Bill.v)
// Elapsed time: 12 seconds
selectCodeEditor("Bill.v", 174, 498); // ad (Bill.v)
selectCodeEditor("Bill.v", 206, 484); // ad (Bill.v)
selectCodeEditor("Bill.v", 122, 357); // ad (Bill.v)
selectCodeEditor("Bill.v", 115, 334); // ad (Bill.v)
selectCodeEditor("Bill.v", 106, 381); // ad (Bill.v)
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 115, 485); // ad (Bill.v)
selectCodeEditor("Bill.v", 283, 412); // ad (Bill.v)
selectCodeEditor("Bill.v", 102, 413); // ad (Bill.v)
selectCodeEditor("Bill.v", 899, 582); // ad (Bill.v)
selectCodeEditor("Bill.v", 852, 573); // ad (Bill.v)
selectCodeEditor("Bill.v", 184, 523); // ad (Bill.v)
selectCodeEditor("Bill.v", 238, 561); // ad (Bill.v)
selectCodeEditor("Bill.v", 306, 574); // ad (Bill.v)
selectCodeEditor("Bill.v", 360, 581); // ad (Bill.v)
selectCodeEditor("Bill.v", 441, 578); // ad (Bill.v)
selectCodeEditor("Bill.v", 498, 573); // ad (Bill.v)
selectCodeEditor("Bill.v", 551, 576); // ad (Bill.v)
selectCodeEditor("Bill.v", 643, 575); // ad (Bill.v)
selectCodeEditor("Bill.v", 161, 141); // ad (Bill.v)
selectCodeEditor("Bill.v", 348, 238); // ad (Bill.v)
selectCodeEditor("Bill.v", 347, 213); // ad (Bill.v)
selectCodeEditor("Bill.v", 343, 272); // ad (Bill.v)
selectCodeEditor("Bill.v", 273, 285); // ad (Bill.v)
selectCodeEditor("Bill.v", 303, 340); // ad (Bill.v)
selectCodeEditor("Bill.v", 297, 410); // ad (Bill.v)
selectCodeEditor("Bill.v", 492, 427); // ad (Bill.v)
selectCodeEditor("Bill.v", 401, 455); // ad (Bill.v)
selectCodeEditor("Bill.v", 398, 395); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 230, 478); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
// Elapsed time: 10 seconds
selectCodeEditor("Bill.v", 200, 545); // ad (Bill.v)
selectCodeEditor("Bill.v", 153, 597); // ad (Bill.v)
selectCodeEditor("Bill.v", 380, 617); // ad (Bill.v)
selectCodeEditor("Bill.v", 475, 611); // ad (Bill.v)
selectCodeEditor("Bill.v", 600, 610); // ad (Bill.v)
selectCodeEditor("Bill.v", 691, 609); // ad (Bill.v)
selectCodeEditor("Bill.v", 607, 610); // ad (Bill.v)
selectCodeEditor("Bill.v", 529, 610); // ad (Bill.v)
selectCodeEditor("Bill.v", 445, 609); // ad (Bill.v)
selectCodeEditor("Bill.v", 365, 609); // ad (Bill.v)
selectCodeEditor("Bill.v", 319, 605); // ad (Bill.v)
selectCodeEditor("Bill.v", 266, 605); // ad (Bill.v)
selectCodeEditor("Bill.v", 196, 598); // ad (Bill.v)
selectCodeEditor("Bill.v", 142, 587); // ad (Bill.v)
selectCodeEditor("Bill.v", 172, 505); // ad (Bill.v)
selectCodeEditor("Bill.v", 228, 494); // ad (Bill.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 50m:47s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp with file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/top_design.dcp 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:53:01 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
// Elapsed Time for: 'L.f': 50m:49s
// TclEventType: RUN_STATUS_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Launch Run Critical Messages"); // aX (dialog12)
// Elapsed time: 52 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 257, 390); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 405, 403); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 185, 300); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 151, 209); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 309, 569); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 200, 563); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 155, 566); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 289, 482); // ad (key44_scan.v)
// Elapsed time: 17 seconds
selectCodeEditor("key44_scan.v", 291, 476); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 424, 474); // ad (key44_scan.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key44_scan.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key44_scan.v", 288, 333); // ad (key44_scan.v)
selectCodeEditor("key44_scan.v", 632, 409); // ad (key44_scan.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: [Thu Sep 12 21:55:07 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("key44_scan.v", 377, 395); // ad (key44_scan.v)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 65 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 16 
// Tcl Message: [Thu Sep 12 21:56:18 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 16 
// Tcl Message: ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.  
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Launch Run Critical Messages"); // aX (dialog13)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 23, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 24, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 -prev_step  
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 16 
// Tcl Message: [Thu Sep 12 21:57:02 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 40 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 24, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a75t_0"); // ao (xc7a75t_0)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (PAResourceOtoP.ProgramFpgaDialog_PROGRAM, RDIResource.BaseDialog_OK)
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // aP (dialog14)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/top_design.bit} [get_hw_devices xc7a75t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'D' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bq (Program Device Progress)
// Elapsed time: 32 seconds
selectCodeEditor("Bill.v", 401, 466); // ad (Bill.v)
selectCodeEditor("Bill.v", 370, 576); // ad (Bill.v)
// Elapsed time: 26 seconds
selectCodeEditor("Bill.v", 114, 258); // ad (Bill.v)
selectCodeEditor("Bill.v", 130, 292); // ad (Bill.v)
selectCodeEditor("Bill.v", 248, 306); // ad (Bill.v)
selectCodeEditor("Bill.v", 159, 297); // ad (Bill.v)
selectCodeEditor("Bill.v", 198, 203); // ad (Bill.v)
selectCodeEditor("Bill.v", 156, 242); // ad (Bill.v)
selectCodeEditor("Bill.v", 194, 219); // ad (Bill.v)
selectCodeEditor("Bill.v", 204, 249); // ad (Bill.v)
selectCodeEditor("Bill.v", 249, 390); // ad (Bill.v)
selectCodeEditor("Bill.v", 133, 391); // ad (Bill.v)
selectCodeEditor("Bill.v", 214, 395); // ad (Bill.v)
selectCodeEditor("Bill.v", 96, 395); // ad (Bill.v)
selectCodeEditor("Bill.v", 163, 441); // ad (Bill.v)
selectCodeEditor("Bill.v", 234, 496); // ad (Bill.v)
selectCodeEditor("Bill.v", 525, 549); // ad (Bill.v)
selectCodeEditor("Bill.v", 483, 557); // ad (Bill.v)
selectCodeEditor("Bill.v", 522, 723); // ad (Bill.v)
selectCodeEditor("Bill.v", 376, 748); // ad (Bill.v)
selectCodeEditor("Bill.v", 293, 788); // ad (Bill.v)
selectCodeEditor("Bill.v", 462, 795); // ad (Bill.v)
selectCodeEditor("Bill.v", 454, 667); // ad (Bill.v)
selectCodeEditor("Bill.v", 359, 705); // ad (Bill.v)
selectCodeEditor("Bill.v", 269, 574); // ad (Bill.v)
selectCodeEditor("Bill.v", 184, 623); // ad (Bill.v)
selectCodeEditor("Bill.v", 176, 612); // ad (Bill.v)
selectCodeEditor("Bill.v", 215, 735); // ad (Bill.v)
selectCodeEditor("Bill.v", 413, 727); // ad (Bill.v)
selectCodeEditor("Bill.v", 150, 879); // ad (Bill.v)
selectCodeEditor("Bill.v", 105, 953); // ad (Bill.v)
selectCodeEditor("Bill.v", 361, 578); // ad (Bill.v)
selectCodeEditor("Bill.v", 460, 578); // ad (Bill.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 325, 947); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("key_7seg.v", 204, 884); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 222, 912); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 366, 899); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 379, 885); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 279, 855); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 245, 828); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 314, 817); // ad (key_7seg.v)
selectCodeEditor("key_7seg.v", 191, 822); // ad (key_7seg.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "key_7seg.v", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "State_one.v", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("State_one.v", 262, 401); // ad (State_one.v)
selectCodeEditor("State_one.v", 293, 417); // ad (State_one.v)
selectCodeEditor("State_one.v", 271, 145); // ad (State_one.v)
selectCodeEditor("State_one.v", 265, 114); // ad (State_one.v)
selectCodeEditor("State_one.v", 244, 151); // ad (State_one.v)
selectCodeEditor("State_one.v", 291, 110); // ad (State_one.v)
selectCodeEditor("State_one.v", 415, 122); // ad (State_one.v)
selectCodeEditor("State_one.v", 578, 333); // ad (State_one.v)
selectCodeEditor("State_one.v", 576, 322); // ad (State_one.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 59m:17s
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Bill.v", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 59m:19s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 59m:22s
selectCodeEditor("Bill.v", 102, 542); // ad (Bill.v)
selectCodeEditor("Bill.v", 137, 572); // ad (Bill.v)
selectCodeEditor("Bill.v", 212, 757); // ad (Bill.v)
// Elapsed time: 17 seconds
selectCodeEditor("Bill.v", 26, 357); // ad (Bill.v)
selectCodeEditor("Bill.v", 227, 742); // ad (Bill.v)
selectCodeEditor("Bill.v", 89, 977); // ad (Bill.v)
// Elapsed time: 13 seconds
selectCodeEditor("Bill.v", 116, 827); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 95, 984); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 110, 694); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 121, 913); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:00m:27s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 01h:00m:30s
selectCodeEditor("Bill.v", 314, 901); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'c'); // ad (Bill.v)
selectCodeEditor("Bill.v", 70, 965); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
typeControlKey(null, null, 'z');
selectCodeEditor("Bill.v", 91, 949); // ad (Bill.v)
typeControlKey((HResource) null, "Bill.v", 'v'); // ad (Bill.v)
selectCodeEditor("Bill.v", 196, 950); // ad (Bill.v)
selectCodeEditor("Bill.v", 35, 889); // ad (Bill.v)
selectCodeEditor("Bill.v", 25, 919); // ad (Bill.v)
selectCodeEditor("Bill.v", 88, 946); // ad (Bill.v)
selectCodeEditor("Bill.v", 301, 953); // ad (Bill.v)
selectCodeEditor("Bill.v", 304, 945); // ad (Bill.v)
selectCodeEditor("Bill.v", 374, 916); // ad (Bill.v)
selectCodeEditor("Bill.v", 233, 859); // ad (Bill.v)
selectCodeEditor("Bill.v", 233, 863); // ad (Bill.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:01m:12s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp with file Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/top_design.dcp 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Thu Sep 12 22:03:26 2024] Launched synth_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'L.f': 01h:01m:13s
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 116 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: [Thu Sep 12 22:05:23 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 59 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 16 
// Tcl Message: [Thu Sep 12 22:06:22 2024] Launched impl_1... Run output will be captured here: Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 23, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 24, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a75t_0"); // ao (xc7a75t_0)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (PAResourceOtoP.ProgramFpgaDialog_PROGRAM, RDIResource.BaseDialog_OK)
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // aP (dialog15)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {Z:/FPGA/Railway_System/Railway_System_V9/hx75_key_7seg.runs/impl_1/top_design.bit} [get_hw_devices xc7a75t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a75t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'D' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bq (Program Device Progress)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA 
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 18 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Close Hardware Target"); // j.a (dialog16)
