read -sv run_verilog_mid/adder_32b_8_97_0bca2f4e4429b2804b061c22fde989ad.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_97_0bca2f4e4429b2804b061c22fde989ad_yosys.v
