<stg><name>nnlayer_Pipeline_VITIS_LOOP_116_1</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %numOfOutputNeurons_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="numOfOutputNeurons_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %.lr.ph878

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.lr.ph878:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph878:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph878:2 %icmp_ln116 = icmp_eq  i8 %i, i8 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph878:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph878:4 %i_7 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph878:5 %br_ln116 = br i1 %icmp_ln116, void %.split, void %._crit_edge879.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
.split:1 %zext_ln118 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="7">
<![CDATA[
.split:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:6 %store_ln116 = store i8 %i_7, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
._crit_edge879.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="7">
<![CDATA[
.split:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:5 %store_ln118 = store i16 %output_V_load, i7 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void %.lr.ph878

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="numOfOutputNeurons" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</port>
<port id="37" name="output_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i_1" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="output_r" to="specmemcore_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="output_r" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="54" from="empty_3" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i8" to="numOfOutputNeurons_read" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="numOfOutputNeurons" to="numOfOutputNeurons_read" fromId="36" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="i_1" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="77" from="i_1" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="86" from="p_str" to="specpipeline_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="i" to="icmp_ln116" fromId="11" toId="13">
</dataflow>
<dataflow id="88" from="numOfOutputNeurons_read" to="icmp_ln116" fromId="8" toId="13">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_91" to="empty" fromId="91" toId="14">
</dataflow>
<dataflow id="96" from="i" to="i_7" fromId="11" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="i_7" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="icmp_ln116" to="br_ln116" fromId="13" toId="16">
</dataflow>
<dataflow id="100" from="i" to="zext_ln118" fromId="11" toId="17">
</dataflow>
<dataflow id="101" from="output_V" to="output_V_addr" fromId="38" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_91" to="output_V_addr" fromId="91" toId="18">
</dataflow>
<dataflow id="103" from="zext_ln118" to="output_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="output_V_addr" to="output_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="105" from="i_7" to="store_ln116" fromId="15" toId="20">
</dataflow>
<dataflow id="106" from="i_1" to="store_ln116" fromId="5" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="107" toId="21">
</dataflow>
<dataflow id="110" from="empty_12" to="specloopname_ln116" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="output_V_addr" to="output_V_load" fromId="18" toId="22">
</dataflow>
<dataflow id="112" from="output_r" to="output_r_addr" fromId="37" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_91" to="output_r_addr" fromId="91" toId="23">
</dataflow>
<dataflow id="114" from="zext_ln118" to="output_r_addr" fromId="17" toId="23">
</dataflow>
<dataflow id="115" from="output_V_load" to="store_ln118" fromId="22" toId="24">
</dataflow>
<dataflow id="116" from="output_r_addr" to="store_ln118" fromId="23" toId="24">
</dataflow>
<dataflow id="117" from="icmp_ln116" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
