#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Aug 13 02:04:23 2016
# Process ID: 14234
# Current directory: /media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.runs/pll_18x32_mult_d_synth_1
# Command line: vivado -log pll_18x32_mult_d.vds -mode batch -messageDb vivado.pb -notrace -source pll_18x32_mult_d.tcl
# Log file: /media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.runs/pll_18x32_mult_d_synth_1/pll_18x32_mult_d.vds
# Journal file: /media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.runs/pll_18x32_mult_d_synth_1/vivado.jou
#-----------------------------------------------------------
source pll_18x32_mult_d.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pll_18x32_mult_d' generated file not found '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_18x32_mult_d' generated file not found '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_18x32_mult_d' generated file not found '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_18x32_mult_d' generated file not found '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_18x32_mult_d' generated file not found '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top pll_18x32_mult_d -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.172 ; gain = 175.027 ; free physical = 469 ; free virtual = 5778
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pll_18x32_mult_d' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/synth/pll_18x32_mult_d.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/synth/pll_18x32_mult_d.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/synth/pll_18x32_mult_d.vhd:73]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10' declared at '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:116' bound to instance 'U0' of component 'mult_gen_v12_0_10' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/synth/pll_18x32_mult_d.vhd:118]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10_viv' declared at '/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20732' bound to instance 'i_mult' of component 'mult_gen_v12_0_10_viv' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:932]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:939]
INFO: [Synth 8-638] synthesizing module 'dsp' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:8892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:8913]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (1#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4385]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (2#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (3#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (4#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10' (5#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'pll_18x32_mult_d' (6#1) [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/synth/pll_18x32_mult_d.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1065.035 ; gain = 220.891 ; free physical = 422 ; free virtual = 5731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1065.035 ; gain = 220.891 ; free physical = 418 ; free virtual = 5728
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_ooc.xdc] for cell 'U0'
Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.runs/pll_18x32_mult_d_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.runs/pll_18x32_mult_d_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1308.379 ; gain = 0.000 ; free physical = 274 ; free virtual = 5584
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14251 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 269 ; free virtual = 5580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 269 ; free virtual = 5580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 269 ; free virtual = 5580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 261 ; free virtual = 5572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 261 ; free virtual = 5572
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 263 ; free virtual = 5574
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 263 ; free virtual = 5574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][42] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][41] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][40] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][39] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][38] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][37] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][36] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][35] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][34] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][33] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][42] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][41] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][40] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][39] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][38] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][37] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][36] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][35] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][34] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][33] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][42] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][41] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][40] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][39] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][38] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][37] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][36] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][35] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][34] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[2][33] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][42] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][41] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][40] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][39] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][38] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][37] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][36] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][35] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][34] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[3][33] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 263 ; free virtual = 5573
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.379 ; gain = 464.234 ; free physical = 263 ; free virtual = 5573

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.363 ; gain = 504.219 ; free physical = 172 ; free virtual = 5483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.363 ; gain = 504.219 ; free physical = 172 ; free virtual = 5482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 159 ; free virtual = 5469
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 159 ; free virtual = 5469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 159 ; free virtual = 5469
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |LUT2      |    50|
|4     |SRL16E    |    50|
|5     |FDRE      |   104|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1368.395 ; gain = 168.023 ; free physical = 158 ; free virtual = 5469
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.395 ; gain = 524.250 ; free physical = 158 ; free virtual = 5469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/media/sf_D/Projects/RedPitaya/fpga/project/redpitaya.srcs/sources_1/ip/pll_18x32_mult_d/pll_18x32_mult_d_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1400.410 ; gain = 481.930 ; free physical = 156 ; free virtual = 5467
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1432.430 ; gain = 0.000 ; free physical = 157 ; free virtual = 5468
INFO: [Common 17-206] Exiting Vivado at Sat Aug 13 02:04:56 2016...
