
---------- Begin Simulation Statistics ----------
final_tick                                13980277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252492                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425448                       # Number of bytes of host memory used
host_op_rate                                   435672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.51                       # Real time elapsed on the host
host_tick_rate                              294245309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11996450                       # Number of instructions simulated
sim_ops                                      20699776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013980                       # Number of seconds simulated
sim_ticks                                 13980277500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.796056                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872173                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2421                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003180                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5033177                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357647                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443253                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu0.numCycles                        27960555                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927378                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               72                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             32                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              32                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     72                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1996450                       # Number of instructions committed
system.cpu1.committedOps                      3771845                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.005050                       # CPI: cycles per instruction
system.cpu1.discardedOps                       708165                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     510147                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         7929                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     357436                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          278                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       21415725                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.071403                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     671043                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu1.numCycles                        27960382                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               8966      0.24%      0.24% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2955491     78.36%     78.59% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  7083      0.19%     78.78% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.04%     78.82% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 4960      0.13%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.03%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.03%     79.01% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.01% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  6342      0.17%     79.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                22407      0.59%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.78% # Class of committed instruction
system.cpu1.op_class_0::MemRead                416551     11.04%     90.82% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               323699      8.58%     99.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            13982      0.37%     99.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite            8408      0.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3771845                       # Class of committed instruction
system.cpu1.tickCycles                        6544657                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       143898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        288822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1367157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9713                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             129359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18642                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15565                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        129359                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       433746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       433746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 433746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10468224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10468224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10468224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              144924                       # Request fanout histogram
system.membus.reqLayer4.occupancy           390143500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          771441750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429351                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429351                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429351                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429351                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13855                       # number of overall misses
system.cpu0.icache.overall_misses::total        13855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    316459000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    316459000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    316459000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    316459000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443206                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443206                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443206                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443206                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005671                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005671                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22840.779502                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22840.779502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22840.779502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22840.779502                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13839                       # number of writebacks
system.cpu0.icache.writebacks::total            13839                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13855                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    302604000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    302604000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    302604000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    302604000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21840.779502                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21840.779502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21840.779502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21840.779502                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13839                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    316459000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    316459000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22840.779502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22840.779502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    302604000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    302604000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21840.779502                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21840.779502                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443206                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13855                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.341104                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999030                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559503                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559503                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861605                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861605                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226644                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233726                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233726                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4071035490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4071035490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4071035490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4071035490                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095331                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095331                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037228                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038345                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038345                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17962.246916                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17962.246916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17417.982980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17417.982980                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2380                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.638298                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61248                       # number of writebacks
system.cpu0.dcache.writebacks::total            61248                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9017                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3612643000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3612643000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3907717500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3907717500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16600.159907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16600.159907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17652.425803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17652.425803                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2415196000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2415196000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146251                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146251                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14805.617709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14805.617709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2231152000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2231152000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13719.275160                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13719.275160                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1655839490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1655839490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26069.233276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26069.233276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8519                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8519                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        54998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        54998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1381491000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1381491000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25118.931598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25118.931598                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          309                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          309                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7082                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7082                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.958192                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.958192                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    295074500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    295074500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 78833.689554                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 78833.689554                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6082975                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478769                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984018                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984018                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       351970                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          351970                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       351970                       # number of overall hits
system.cpu1.icache.overall_hits::total         351970                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       319020                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        319020                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       319020                       # number of overall misses
system.cpu1.icache.overall_misses::total       319020                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10336009500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10336009500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10336009500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10336009500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       670990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       670990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       670990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       670990                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.475447                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.475447                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.475447                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.475447                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32399.252398                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32399.252398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32399.252398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32399.252398                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       319004                       # number of writebacks
system.cpu1.icache.writebacks::total           319004                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       319020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       319020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       319020                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       319020                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  10016989500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  10016989500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  10016989500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  10016989500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.475447                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.475447                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.475447                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.475447                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31399.252398                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31399.252398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31399.252398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31399.252398                       # average overall mshr miss latency
system.cpu1.icache.replacements                319004                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       351970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         351970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       319020                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       319020                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10336009500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10336009500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       670990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       670990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.475447                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.475447                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32399.252398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32399.252398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       319020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       319020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  10016989500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  10016989500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.475447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.475447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31399.252398                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31399.252398                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             670990                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           319020                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.103285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5686940                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5686940                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       679601                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          679601                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       679601                       # number of overall hits
system.cpu1.dcache.overall_hits::total         679601                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       146864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       146864                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146864                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4709091500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4709091500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4709091500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4709091500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       826465                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       826465                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       826465                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       826465                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177701                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 32064.300986                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32064.300986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 32064.300986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32064.300986                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        81144                       # number of writebacks
system.cpu1.dcache.writebacks::total            81144                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        17498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        17498                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17498                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       129366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       129366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       129366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       129366                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4004889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4004889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4004889500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4004889500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156529                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156529                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156529                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156529                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 30957.821220                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30957.821220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 30957.821220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30957.821220                       # average overall mshr miss latency
system.cpu1.dcache.replacements                129349                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       399213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         399213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        95268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3201797000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3201797000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       494481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       494481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 33608.315489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33608.315489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         3730                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3730                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        91538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        91538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2997357000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2997357000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.185119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.185119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32744.401232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32744.401232                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       280388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        280388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        51596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        51596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1507294500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1507294500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       331984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       331984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.155417                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.155417                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29213.398325                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29213.398325                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        13768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        37828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        37828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1007532500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1007532500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113945                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113945                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26634.569631                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26634.569631                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             808966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           129365                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.253361                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6741085                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6741085                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              225121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               95079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   538687                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11985                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206502                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             225121                       # number of overall hits
system.l2.overall_hits::.cpu1.data              95079                       # number of overall hits
system.l2.overall_hits::total                  538687                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             93899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             34287                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1870                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14868                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            93899                       # number of overall misses
system.l2.overall_misses::.cpu1.data            34287                       # number of overall misses
system.l2.overall_misses::total                144924                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    151018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1254143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   7144535000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2759264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11308960500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    151018500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1254143000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   7144535000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2759264000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11308960500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          319020                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          129366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         319020                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         129366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.134969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.294336                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.265039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.134969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.294336                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.265039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80758.556150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84351.829432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 76087.445021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80475.515502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78033.731473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80758.556150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84351.829432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 76087.445021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80475.515502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78033.731473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18642                       # number of writebacks
system.l2.writebacks::total                     18642                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        93899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        34287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        93899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        34287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    132318500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1105463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6205545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2416404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9859730500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    132318500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1105463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6205545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2416404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9859730500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.134969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.294336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.265039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.134969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.294336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.265039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70758.556150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74351.829432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66087.445021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70475.807157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68033.800475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70758.556150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74351.829432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66087.445021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70475.807157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68033.800475                       # average overall mshr miss latency
system.l2.replacements                         145452                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       332843                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           332843                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       332843                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       332843                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77261                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15565                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    652186500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    636161500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1288348000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        54998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        37828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.214339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87459.635242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78460.964480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82772.116929                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    577616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    555081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1132698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.214339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77459.635242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68460.964480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72772.116929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        225121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             237106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        93899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    151018500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   7144535000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7295553500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       319020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         332875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.134969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.294336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.287703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80758.556150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 76087.445021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76178.653844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        93899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        95769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    132318500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6205545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6337863500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.134969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.294336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.287703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70758.556150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 66087.445021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66178.653844                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        65359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            224320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        26179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    601956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2123102500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2725059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        91538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        257910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.285991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81224.733504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81099.449941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81127.091396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        26179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    527846500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1861322500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2389169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.285991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71224.733504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71099.831926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71127.389104                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.803157                       # Cycle average of tags in use
system.l2.tags.total_refs                     1358996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    146476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.277943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.964661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       90.969152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      672.299192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       68.137519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       59.432634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.127895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.656542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.066541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.058040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997855                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11083724                       # Number of tag accesses
system.l2.tags.data_accesses                 11083724                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        119680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        951552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       6009536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2194368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9275136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       119680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      6009536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6129216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1193088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1193088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          93899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          34287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18642                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18642                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8560631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68063885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        429858134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        156961691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             663444342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8560631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    429858134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        438418765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85340795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85340795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85340795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8560631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68063885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       429858134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       156961691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            748785137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     93899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     31127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000618517750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          990                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          990                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              302762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18642                       # Number of write requests accepted
system.mem_ctrls.readBursts                    144924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2308                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              861                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1289434750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  708600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3946684750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9098.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27848.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13659                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                144924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.753753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.402660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.991673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12507     33.12%     33.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12164     32.21%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3887     10.29%     75.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2076      5.50%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2619      6.93%     88.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          993      2.63%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          656      1.74%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          740      1.96%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2125      5.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.070707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.453180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.226310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            223     22.53%     22.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            73      7.37%     29.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      3.84%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           35      3.54%     37.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          113     11.41%     48.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          179     18.08%     66.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          174     17.58%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           77      7.78%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           37      3.74%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      2.02%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           10      1.01%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.30%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.471717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.450131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.864248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              751     75.86%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      2.53%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              203     20.51%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.91%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           990                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9070080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  205056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1043648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9275136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1193088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       648.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    663.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13980190000                       # Total gap between requests
system.mem_ctrls.avgGap                      85471.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       119680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       948736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      6009536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1992128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1043648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8560631.217799503356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67862458.381101518869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 429858134.074949502945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 142495597.816280812025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74651450.945805609226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        93899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        34287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55627000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    493825500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2360406250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1036826000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 341757097250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29747.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33213.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     25137.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30239.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18332641.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132347040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70321350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           377741700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           42120180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6096025740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        234931200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8056766010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.295142                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    560409500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12953168000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            137380740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73004415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           634139100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           43002360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6214258560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135366720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8340430695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.585489                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    301057000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13212520500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            590784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       161034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       332843                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          335121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        332875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       257910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       957044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       388080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2050767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18087552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     40833536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13472576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74166080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145452                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1193088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           829063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011717                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 819349     98.83%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9714      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             829063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1158813500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         194191212                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         478965623                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332174759                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20795472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13980277500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
