verilog xil_defaultlib --include "../../../../MIX.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MIX.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MIX.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../MIX.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../MIX.srcs/sources_1/bd/design_1/ip/design_1_OvSensor2Axis_0_0/src/clk_wiz_0" --include "../../../../MIX.srcs/sources_1/bd/design_1/ip/design_1_OvSensor2Axis_1_0/src/clk_wiz_0" --include "../../../../MIX.srcs/sources_1/bd/design_1/ipshared/4868" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_OvSensor2Axis_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ip/design_1_OvSensor2Axis_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_OvSensor2Axis_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/design_1/ipshared/5125/src/OvSensor.v" \
"../../../bd/design_1/ip/design_1_OvSensor2Axis_0_0/sim/design_1_OvSensor2Axis_0_0.v" \
"../../../bd/design_1/ip/design_1_OvSensor2Axis_1_0/sim/design_1_OvSensor2Axis_1_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/5400/src/DropSample.v" \
"../../../bd/design_1/ip/design_1_DropSample_0_0/sim/design_1_DropSample_0_0.v" \
"../../../bd/design_1/ip/design_1_DropSample_1_0/sim/design_1_DropSample_1_0.v" \
"../../../bd/design_1/ipshared/9ddc/src/AxisVideoMix.v" \
"../../../bd/design_1/ipshared/9ddc/hdl/Video_Mixer_v1_0_S_Ctrl.v" \
"../../../bd/design_1/ipshared/9ddc/hdl/Video_Mixer_v1_0.v" \
"../../../bd/design_1/ip/design_1_Video_Mixer_0_0/sim/design_1_Video_Mixer_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
