In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_gcc_-O3:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	14 <_ZN3lld4args13getCGOptLevelEi+0x14>  // b.none
   8:	cmp	w0, #0x2
   c:	mov	w0, #0x2                   	// #2
  10:	b.gt	18 <_ZN3lld4args13getCGOptLevelEi+0x18>
  14:	ret
  18:	stp	x29, x30, [sp, #-16]!
  1c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	mov	x29, sp
  28:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x19                  	// #25
  3c:	bl	0 <__assert_fail>

0000000000000040 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  40:	stp	x29, x30, [sp, #-176]!
  44:	mov	x29, sp
  48:	stp	x23, x24, [sp, #48]
  4c:	mov	x23, x0
  50:	add	x24, sp, #0x98
  54:	stp	x19, x20, [sp, #16]
  58:	mov	x20, x2
  5c:	mov	x2, #0x1                   	// #1
  60:	stp	x21, x22, [sp, #32]
  64:	mov	w22, w1
  68:	mov	x1, x24
  6c:	str	w22, [sp, #152]
  70:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  74:	ldr	x1, [x23, #8]
  78:	lsr	x21, x0, #32
  7c:	add	x19, x1, w0, uxtw #3
  80:	add	x21, x1, x21, lsl #3
  84:	cmp	x19, x21
  88:	b.eq	b4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x74>  // b.none
  8c:	cbz	w22, cc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x8c>
  90:	ldr	x0, [x19]
  94:	cbz	x0, a8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x68>
  98:	mov	w1, w22
  9c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  a0:	tst	w0, #0xff
  a4:	b.ne	d0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x90>  // b.any
  a8:	add	x19, x19, #0x8
  ac:	cmp	x21, x19
  b0:	b.ne	90 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x50>  // b.any
  b4:	mov	x0, x20
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x21, x22, [sp, #32]
  c0:	ldp	x23, x24, [sp, #48]
  c4:	ldp	x29, x30, [sp], #176
  c8:	ret
  cc:	mov	x19, x21
  d0:	cmp	x21, x19
  d4:	b.eq	b4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x74>  // b.none
  d8:	str	x25, [sp, #64]
  dc:	nop
  e0:	ldr	x25, [x19], #8
  e4:	ldr	x0, [x25, #16]
  e8:	cmp	x0, #0x0
  ec:	csel	x0, x0, x25, ne  // ne = any
  f0:	cmp	x19, x21
  f4:	ldrb	w1, [x0, #44]
  f8:	orr	w1, w1, #0x1
  fc:	strb	w1, [x0, #44]
 100:	b.eq	138 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf8>  // b.none
 104:	cbz	w22, 138 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf8>
 108:	mov	x20, x19
 10c:	nop
 110:	ldr	x0, [x20]
 114:	mov	x19, x20
 118:	cbz	x0, 12c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xec>
 11c:	mov	w1, w22
 120:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 124:	tst	w0, #0xff
 128:	b.ne	190 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x150>  // b.any
 12c:	add	x20, x20, #0x8
 130:	cmp	x21, x20
 134:	b.ne	110 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xd0>  // b.any
 138:	ldr	w0, [x25, #56]
 13c:	cbz	w0, 310 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2d0>
 140:	ldr	x0, [x25, #48]
 144:	mov	x1, #0x0                   	// #0
 148:	ldr	x19, [x0]
 14c:	cbz	x19, 15c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x11c>
 150:	mov	x0, x19
 154:	bl	0 <strlen>
 158:	mov	x1, x0
 15c:	mov	x0, x19
 160:	mov	x3, x24
 164:	mov	w2, #0xa                   	// #10
 168:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
 16c:	tst	w0, #0xff
 170:	b.ne	19c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x15c>  // b.any
 174:	ldp	x19, x20, [sp, #16]
 178:	ldp	x21, x22, [sp, #32]
 17c:	ldp	x23, x24, [sp, #48]
 180:	ldr	x25, [sp, #64]
 184:	ldr	x0, [sp, #152]
 188:	ldp	x29, x30, [sp], #176
 18c:	ret
 190:	cmp	x21, x19
 194:	b.ne	e0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xa0>  // b.any
 198:	b	138 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf8>
 19c:	ldr	w1, [x23, #192]
 1a0:	ldr	w0, [x25, #40]
 1a4:	cmp	x0, x1
 1a8:	b.cs	330 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2f0>  // b.hs, b.nlast
 1ac:	ldr	x2, [x23, #184]
 1b0:	mov	x1, #0x0                   	// #0
 1b4:	ldr	x0, [x2, x0, lsl #3]
 1b8:	str	x0, [sp, #80]
 1bc:	cbz	x0, 1c8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x188>
 1c0:	bl	0 <strlen>
 1c4:	mov	x1, x0
 1c8:	ldr	w3, [x25, #56]
 1cc:	add	x2, sp, #0x50
 1d0:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 1d4:	mov	w4, #0x305                 	// #773
 1d8:	add	x0, x0, #0x0
 1dc:	str	x1, [sp, #88]
 1e0:	str	x2, [sp, #128]
 1e4:	str	x0, [sp, #136]
 1e8:	strh	w4, [sp, #144]
 1ec:	cbz	w3, 310 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2d0>
 1f0:	ldr	x0, [x25, #48]
 1f4:	ldr	x0, [x0]
 1f8:	ldrb	w1, [x0]
 1fc:	cbz	w1, 24c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x20c>
 200:	add	x1, sp, #0x80
 204:	mov	w2, #0x302                 	// #770
 208:	stp	x1, x0, [sp, #152]
 20c:	strh	w2, [sp, #168]
 210:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 214:	mov	w1, #0x302                 	// #770
 218:	add	x0, x0, #0x0
 21c:	stp	x24, x0, [sp, #96]
 220:	strh	w1, [sp, #112]
 224:	bl	0 <_ZN3lld12errorHandlerEv>
 228:	add	x1, sp, #0x60
 22c:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 230:	ldr	x25, [sp, #64]
 234:	mov	x0, #0x0                   	// #0
 238:	ldp	x19, x20, [sp, #16]
 23c:	ldp	x21, x22, [sp, #32]
 240:	ldp	x23, x24, [sp, #48]
 244:	ldp	x29, x30, [sp], #176
 248:	ret
 24c:	ldp	x0, x1, [sp, #128]
 250:	stp	x0, x1, [sp, #152]
 254:	ldr	x0, [sp, #144]
 258:	str	x0, [sp, #168]
 25c:	ands	w0, w0, #0xff
 260:	b.eq	2c4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x284>  // b.none
 264:	cmp	w0, #0x1
 268:	b.eq	2e8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2a8>  // b.none
 26c:	ldrb	w1, [sp, #169]
 270:	cmp	w1, #0x1
 274:	b.ne	210 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1d0>  // b.any
 278:	ldr	x2, [sp, #152]
 27c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 280:	mov	w3, #0x3                   	// #3
 284:	add	x1, x1, #0x0
 288:	stp	x2, x1, [sp, #96]
 28c:	cmp	w0, #0x2
 290:	strb	w0, [sp, #112]
 294:	strb	w3, [sp, #113]
 298:	b.ne	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e4>  // b.any
 29c:	ldrb	w0, [x2, #16]
 2a0:	cbnz	w0, 300 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2c0>
 2a4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 2a8:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 2ac:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 2b0:	add	x3, x3, #0x0
 2b4:	add	x1, x1, #0x0
 2b8:	add	x0, x0, #0x0
 2bc:	mov	w2, #0xb8                  	// #184
 2c0:	bl	0 <__assert_fail>
 2c4:	mov	w0, #0x100                 	// #256
 2c8:	stp	xzr, xzr, [sp, #96]
 2cc:	strh	w0, [sp, #112]
 2d0:	bl	0 <_ZN3lld12errorHandlerEv>
 2d4:	add	x1, sp, #0x60
 2d8:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 2dc:	mov	x0, #0x0                   	// #0
 2e0:	ldr	x25, [sp, #64]
 2e4:	b	238 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1f8>
 2e8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 2ec:	mov	w1, #0x103                 	// #259
 2f0:	add	x0, x0, #0x0
 2f4:	stp	x0, xzr, [sp, #96]
 2f8:	strh	w1, [sp, #112]
 2fc:	b	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e4>
 300:	ldrb	w0, [x2, #17]
 304:	cmp	w0, #0x1
 308:	b.eq	2a4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x264>  // b.none
 30c:	b	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e4>
 310:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 314:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 318:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 31c:	add	x3, x3, #0x0
 320:	add	x1, x1, #0x0
 324:	add	x0, x0, #0x0
 328:	mov	w2, #0x99                  	// #153
 32c:	bl	0 <__assert_fail>
 330:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 334:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 338:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 33c:	add	x3, x3, #0x0
 340:	add	x1, x1, #0x0
 344:	add	x0, x0, #0x0
 348:	mov	w2, #0x95                  	// #149
 34c:	bl	0 <__assert_fail>

0000000000000350 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 350:	stp	x29, x30, [sp, #-128]!
 354:	mov	x2, #0x1                   	// #1
 358:	mov	x29, sp
 35c:	stp	x19, x20, [sp, #16]
 360:	mov	x19, x0
 364:	stp	x21, x22, [sp, #32]
 368:	mov	x22, x8
 36c:	stp	x23, x24, [sp, #48]
 370:	mov	w24, w1
 374:	add	x1, sp, #0x78
 378:	stp	xzr, xzr, [x8]
 37c:	str	xzr, [x8, #16]
 380:	str	w24, [sp, #120]
 384:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 388:	lsr	x23, x0, #32
 38c:	ldr	x1, [x19, #8]
 390:	add	x21, x1, w0, uxtw #3
 394:	add	x23, x1, x23, lsl #3
 398:	cmp	x21, x23
 39c:	b.eq	558 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x208>  // b.none
 3a0:	cbz	w24, 3e4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x94>
 3a4:	nop
 3a8:	ldr	x0, [x21]
 3ac:	cbz	x0, 3c0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x70>
 3b0:	mov	w1, w24
 3b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 3b8:	tst	w0, #0xff
 3bc:	b.ne	558 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x208>  // b.any
 3c0:	add	x21, x21, #0x8
 3c4:	cmp	x23, x21
 3c8:	b.ne	3a8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x58>  // b.any
 3cc:	mov	x0, x22
 3d0:	ldp	x19, x20, [sp, #16]
 3d4:	ldp	x21, x22, [sp, #32]
 3d8:	ldp	x23, x24, [sp, #48]
 3dc:	ldp	x29, x30, [sp], #128
 3e0:	ret
 3e4:	mov	x21, x23
 3e8:	stp	x25, x26, [sp, #64]
 3ec:	stp	x27, x28, [sp, #80]
 3f0:	cmp	x23, x21
 3f4:	b.eq	470 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x120>  // b.none
 3f8:	ldr	x0, [x21]
 3fc:	ldr	w1, [x0, #56]
 400:	cbz	w1, 564 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x214>
 404:	ldr	x0, [x0, #48]
 408:	mov	x19, #0x0                   	// #0
 40c:	ldr	x26, [x0]
 410:	cbz	x26, 420 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xd0>
 414:	mov	x0, x26
 418:	bl	0 <strlen>
 41c:	mov	x19, x0
 420:	ldp	x20, x0, [x22, #8]
 424:	cmp	x20, x0
 428:	b.eq	490 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x140>  // b.none
 42c:	stp	x26, x19, [x20]
 430:	add	x0, x20, #0x10
 434:	str	x0, [x22, #8]
 438:	add	x19, x21, #0x8
 43c:	cmp	x19, x23
 440:	b.eq	470 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x120>  // b.none
 444:	cbz	w24, 470 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x120>
 448:	ldr	x0, [x19]
 44c:	mov	x21, x19
 450:	cbz	x0, 464 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x114>
 454:	mov	w1, w24
 458:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 45c:	tst	w0, #0xff
 460:	b.ne	3f0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xa0>  // b.any
 464:	add	x19, x19, #0x8
 468:	cmp	x23, x19
 46c:	b.ne	448 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xf8>  // b.any
 470:	mov	x0, x22
 474:	ldp	x19, x20, [sp, #16]
 478:	ldp	x21, x22, [sp, #32]
 47c:	ldp	x23, x24, [sp, #48]
 480:	ldp	x25, x26, [sp, #64]
 484:	ldp	x27, x28, [sp, #80]
 488:	ldp	x29, x30, [sp], #128
 48c:	ret
 490:	ldr	x28, [x22]
 494:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 498:	sub	x1, x20, x28
 49c:	cmp	x0, x1, asr #4
 4a0:	asr	x0, x1, #4
 4a4:	b.eq	584 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x234>  // b.none
 4a8:	cbz	x0, 550 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x200>
 4ac:	cmp	x0, x0, lsl #1
 4b0:	mov	x25, #0x7ffffffffffffff0    	// #9223372036854775792
 4b4:	lsl	x0, x0, #1
 4b8:	b.ls	53c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1ec>  // b.plast
 4bc:	mov	x0, x25
 4c0:	str	x1, [sp, #96]
 4c4:	bl	0 <_Znwm>
 4c8:	mov	x27, x0
 4cc:	ldr	x1, [sp, #96]
 4d0:	add	x5, x0, x25
 4d4:	add	x2, x0, #0x10
 4d8:	add	x0, x27, x1
 4dc:	str	x26, [x27, x1]
 4e0:	cmp	x20, x28
 4e4:	str	x19, [x0, #8]
 4e8:	b.eq	51c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1cc>  // b.none
 4ec:	mov	x2, x27
 4f0:	mov	x1, x28
 4f4:	nop
 4f8:	ldp	x4, x3, [x1]
 4fc:	stp	x4, x3, [x2]
 500:	add	x1, x1, #0x10
 504:	cmp	x20, x1
 508:	add	x2, x2, #0x10
 50c:	b.ne	4f8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1a8>  // b.any
 510:	sub	x20, x20, x28
 514:	add	x20, x20, #0x10
 518:	add	x2, x27, x20
 51c:	cbz	x28, 530 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1e0>
 520:	mov	x0, x28
 524:	stp	x2, x5, [sp, #96]
 528:	bl	0 <_ZdlPv>
 52c:	ldp	x2, x5, [sp, #96]
 530:	stp	x27, x2, [x22]
 534:	str	x5, [x22, #16]
 538:	b	438 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xe8>
 53c:	cbnz	x0, 590 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x240>
 540:	mov	x2, #0x10                  	// #16
 544:	mov	x5, #0x0                   	// #0
 548:	mov	x27, #0x0                   	// #0
 54c:	b	4d8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x188>
 550:	mov	x25, #0x10                  	// #16
 554:	b	4bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x16c>
 558:	stp	x25, x26, [sp, #64]
 55c:	stp	x27, x28, [sp, #80]
 560:	b	3f0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xa0>
 564:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 568:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 56c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 570:	add	x3, x3, #0x0
 574:	add	x1, x1, #0x0
 578:	add	x0, x0, #0x0
 57c:	mov	w2, #0x99                  	// #153
 580:	bl	0 <__assert_fail>
 584:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 588:	add	x0, x0, #0x0
 58c:	bl	0 <_ZSt20__throw_length_errorPKc>
 590:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
 594:	cmp	x0, x2
 598:	csel	x0, x0, x2, ls  // ls = plast
 59c:	lsl	x25, x0, #4
 5a0:	b	4bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x16c>
 5a4:	nop

00000000000005a8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 5a8:	stp	x29, x30, [sp, #-224]!
 5ac:	mov	x29, sp
 5b0:	stp	x19, x20, [sp, #16]
 5b4:	mov	x19, x0
 5b8:	stp	x25, x26, [sp, #64]
 5bc:	add	x26, sp, #0xc0
 5c0:	stp	x21, x22, [sp, #32]
 5c4:	mov	w21, w1
 5c8:	mov	x1, x26
 5cc:	stp	x23, x24, [sp, #48]
 5d0:	mov	x23, x4
 5d4:	stp	x27, x28, [sp, #80]
 5d8:	stp	x2, x3, [sp, #96]
 5dc:	mov	x2, #0x1                   	// #1
 5e0:	str	w21, [sp, #192]
 5e4:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 5e8:	ldr	x1, [x19, #8]
 5ec:	lsr	x19, x0, #32
 5f0:	add	x20, x1, w0, uxtw #3
 5f4:	add	x19, x1, x19, lsl #3
 5f8:	cmp	x19, x20
 5fc:	b.eq	62c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x84>  // b.none
 600:	cbz	w21, 788 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1e0>
 604:	nop
 608:	ldur	x0, [x19, #-8]
 60c:	cbz	x0, 620 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x78>
 610:	mov	w1, w21
 614:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 618:	tst	w0, #0xff
 61c:	b.ne	62c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x84>  // b.any
 620:	sub	x19, x19, #0x8
 624:	cmp	x20, x19
 628:	b.ne	608 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>  // b.any
 62c:	add	x24, sp, #0x90
 630:	add	x22, sp, #0xa8
 634:	mov	w25, #0x3d                  	// #61
 638:	cmp	x20, x19
 63c:	b.eq	704 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x15c>  // b.none
 640:	ldur	x0, [x19, #-8]
 644:	ldr	w1, [x0, #56]
 648:	cbz	w1, 808 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x260>
 64c:	ldr	x0, [x0, #48]
 650:	mov	x4, #0x0                   	// #0
 654:	ldr	x0, [x0]
 658:	str	x0, [sp, #168]
 65c:	cbz	x0, 668 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xc0>
 660:	bl	0 <strlen>
 664:	mov	x4, x0
 668:	mov	x1, x24
 66c:	mov	x0, x22
 670:	mov	x3, #0x0                   	// #0
 674:	mov	x2, #0x1                   	// #1
 678:	strb	w25, [sp, #144]
 67c:	str	x4, [sp, #176]
 680:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 684:	cmn	x0, #0x1
 688:	b.eq	770 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1c8>  // b.none
 68c:	mov	x2, #0x0                   	// #0
 690:	ldr	x1, [sp, #176]
 694:	cbz	x0, 6a0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xf8>
 698:	cmp	x0, x1
 69c:	csel	x2, x0, x1, ls  // ls = plast
 6a0:	add	x3, x0, #0x1
 6a4:	ldr	x0, [sp, #168]
 6a8:	cmp	x3, x1
 6ac:	csel	x3, x3, x1, ls  // ls = plast
 6b0:	stp	x0, x2, [sp, #192]
 6b4:	sub	x28, x1, x3
 6b8:	add	x27, x0, x3
 6bc:	stp	x27, x28, [sp, #208]
 6c0:	ldr	x1, [sp, #104]
 6c4:	cmp	x1, x2
 6c8:	b.eq	724 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x17c>  // b.none
 6cc:	sub	x19, x19, #0x8
 6d0:	cmp	x19, x20
 6d4:	b.eq	704 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x15c>  // b.none
 6d8:	cbz	w21, 704 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x15c>
 6dc:	nop
 6e0:	ldur	x0, [x19, #-8]
 6e4:	cbz	x0, 6f8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x150>
 6e8:	mov	w1, w21
 6ec:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 6f0:	tst	w0, #0xff
 6f4:	b.ne	638 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x90>  // b.any
 6f8:	sub	x19, x19, #0x8
 6fc:	cmp	x20, x19
 700:	b.ne	6e0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x138>  // b.any
 704:	mov	x0, x23
 708:	ldp	x19, x20, [sp, #16]
 70c:	ldp	x21, x22, [sp, #32]
 710:	ldp	x23, x24, [sp, #48]
 714:	ldp	x25, x26, [sp, #64]
 718:	ldp	x27, x28, [sp, #80]
 71c:	ldp	x29, x30, [sp], #224
 720:	ret
 724:	cbz	x2, 734 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x18c>
 728:	ldr	x1, [sp, #96]
 72c:	bl	0 <memcmp>
 730:	cbnz	w0, 6cc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x124>
 734:	mov	x0, x27
 738:	mov	x1, x28
 73c:	mov	x3, x22
 740:	mov	w2, #0x0                   	// #0
 744:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 748:	tst	w0, #0xff
 74c:	b.ne	79c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1f4>  // b.any
 750:	ldp	x19, x20, [sp, #16]
 754:	ldp	x21, x22, [sp, #32]
 758:	ldp	x23, x24, [sp, #48]
 75c:	ldp	x25, x26, [sp, #64]
 760:	ldp	x27, x28, [sp, #80]
 764:	ldr	x0, [sp, #168]
 768:	ldp	x29, x30, [sp], #224
 76c:	ret
 770:	ldp	x0, x2, [sp, #168]
 774:	mov	x28, #0x0                   	// #0
 778:	mov	x27, #0x0                   	// #0
 77c:	stp	x0, x2, [sp, #192]
 780:	stp	xzr, xzr, [sp, #208]
 784:	b	6c0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x118>
 788:	sub	x0, x19, #0x8
 78c:	sub	x0, x0, x20
 790:	mvn	x0, x0, lsr #3
 794:	add	x19, x19, x0, lsl #3
 798:	b	62c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x84>
 79c:	add	x2, sp, #0x60
 7a0:	add	x1, sp, #0x78
 7a4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 7a8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 7ac:	add	x3, x3, #0x0
 7b0:	add	x0, x0, #0x0
 7b4:	mov	w6, #0x503                 	// #1283
 7b8:	mov	w5, #0x302                 	// #770
 7bc:	mov	w4, #0x502                 	// #1282
 7c0:	add	x26, x26, #0x10
 7c4:	stp	x3, x2, [sp, #120]
 7c8:	strh	w6, [sp, #136]
 7cc:	stp	x1, x0, [sp, #144]
 7d0:	strh	w5, [sp, #160]
 7d4:	stp	x24, x26, [sp, #168]
 7d8:	strh	w4, [sp, #184]
 7dc:	bl	0 <_ZN3lld12errorHandlerEv>
 7e0:	mov	x1, x22
 7e4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 7e8:	mov	x0, x23
 7ec:	ldp	x19, x20, [sp, #16]
 7f0:	ldp	x21, x22, [sp, #32]
 7f4:	ldp	x23, x24, [sp, #48]
 7f8:	ldp	x25, x26, [sp, #64]
 7fc:	ldp	x27, x28, [sp, #80]
 800:	ldp	x29, x30, [sp], #224
 804:	ret
 808:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 80c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 810:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 814:	add	x3, x3, #0x0
 818:	add	x1, x1, #0x0
 81c:	add	x0, x0, #0x0
 820:	mov	w2, #0x99                  	// #153
 824:	bl	0 <__assert_fail>

0000000000000828 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 828:	stp	x29, x30, [sp, #-32]!
 82c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 830:	mov	x2, #0x4                   	// #4
 834:	mov	x29, sp
 838:	stp	x0, x1, [sp, #16]
 83c:	add	x1, x3, #0x0
 840:	add	x0, sp, #0x10
 844:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 848:	tst	w0, #0xff
 84c:	mov	w2, #0x2                   	// #2
 850:	ldp	x0, x1, [sp, #16]
 854:	b.eq	864 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>  // b.none
 858:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 85c:	ldp	x29, x30, [sp], #32
 860:	ret
 864:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 868:	ldp	x29, x30, [sp], #32
 86c:	ret

0000000000000870 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 870:	stp	x29, x30, [sp, #-144]!
 874:	mov	x2, x0
 878:	mov	w4, #0x1                   	// #1
 87c:	mov	x29, sp
 880:	stp	x25, x26, [sp, #64]
 884:	add	x25, sp, #0x60
 888:	add	x7, x25, #0x10
 88c:	ldr	x6, [x0]
 890:	stp	x23, x24, [sp, #48]
 894:	add	x23, sp, #0x80
 898:	ldr	x5, [x2, #8]
 89c:	mov	x1, x25
 8a0:	mov	x0, x23
 8a4:	mov	w3, #0xffffffff            	// #-1
 8a8:	mov	w2, #0xa                   	// #10
 8ac:	stp	x21, x22, [sp, #32]
 8b0:	mov	x22, x8
 8b4:	stp	x27, x28, [sp, #80]
 8b8:	str	x7, [sp, #96]
 8bc:	str	xzr, [sp, #104]
 8c0:	stp	x6, x5, [sp, #128]
 8c4:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 8c8:	ldr	w21, [sp, #104]
 8cc:	ldr	x28, [sp, #96]
 8d0:	stp	xzr, xzr, [x22]
 8d4:	str	xzr, [x22, #16]
 8d8:	add	x21, x28, x21, lsl #4
 8dc:	cmp	x28, x21
 8e0:	b.eq	9b4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x144>  // b.none
 8e4:	add	x24, sp, #0x70
 8e8:	stp	x19, x20, [sp, #16]
 8ec:	adrp	x20, 0 <_ZN3lld4args13getCGOptLevelEi>
 8f0:	add	x20, x20, #0x0
 8f4:	nop
 8f8:	ldp	x4, x5, [x28]
 8fc:	mov	x1, x20
 900:	mov	x3, #0x0                   	// #0
 904:	mov	x2, #0x6                   	// #6
 908:	mov	x0, x24
 90c:	stp	x4, x5, [sp, #112]
 910:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 914:	ldp	x4, x19, [sp, #112]
 918:	mov	x1, x20
 91c:	mov	x3, #0xffffffffffffffff    	// #-1
 920:	mov	x2, #0x6                   	// #6
 924:	cmp	x0, x19
 928:	csel	x26, x0, x19, ls  // ls = plast
 92c:	mov	x0, x23
 930:	add	x4, x4, x26
 934:	sub	x27, x19, x26
 938:	stp	x4, x27, [sp, #128]
 93c:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 940:	add	x0, x0, #0x1
 944:	ldr	x1, [sp, #136]
 948:	cmp	x0, x1
 94c:	csel	x0, x0, x1, ls  // ls = plast
 950:	sub	x27, x27, x0
 954:	add	x26, x26, x0
 958:	cmp	x1, x27
 95c:	b.cc	9f4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x184>  // b.lo, b.ul, b.last
 960:	sub	x19, x1, x19
 964:	add	x19, x19, x26
 968:	cmp	x19, x1
 96c:	ldr	x0, [sp, #128]
 970:	csel	x19, x19, x1, ls  // ls = plast
 974:	stp	x0, x19, [sp, #112]
 978:	cbz	x19, 9a0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x130>
 97c:	ldrb	w1, [x0]
 980:	cmp	w1, #0x23
 984:	b.eq	9a0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x130>  // b.none
 988:	ldp	x1, x2, [x22, #8]
 98c:	cmp	x1, x2
 990:	b.eq	9e4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x174>  // b.none
 994:	stp	x0, x19, [x1]
 998:	add	x0, x1, #0x10
 99c:	str	x0, [x22, #8]
 9a0:	add	x28, x28, #0x10
 9a4:	cmp	x21, x28
 9a8:	b.ne	8f8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x88>  // b.any
 9ac:	ldp	x19, x20, [sp, #16]
 9b0:	ldr	x21, [sp, #96]
 9b4:	add	x25, x25, #0x10
 9b8:	cmp	x21, x25
 9bc:	b.eq	9c8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x158>  // b.none
 9c0:	mov	x0, x21
 9c4:	bl	0 <free>
 9c8:	mov	x0, x22
 9cc:	ldp	x21, x22, [sp, #32]
 9d0:	ldp	x23, x24, [sp, #48]
 9d4:	ldp	x25, x26, [sp, #64]
 9d8:	ldp	x27, x28, [sp, #80]
 9dc:	ldp	x29, x30, [sp], #144
 9e0:	ret
 9e4:	mov	x2, x24
 9e8:	mov	x0, x22
 9ec:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 9f0:	b	9a0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x130>
 9f4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 9f8:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 9fc:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 a00:	add	x3, x3, #0x0
 a04:	add	x1, x1, #0x0
 a08:	add	x0, x0, #0x0
 a0c:	mov	w2, #0x28b                 	// #651
 a10:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x7ffffffffffffff     	// #576460752303423487
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x3, x1, asr #4
  30:	b.eq	148 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x148>  // b.none
  34:	mov	x23, x0
  38:	mov	x25, x2
  3c:	asr	x0, x1, #4
  40:	sub	x27, x19, x24
  44:	cbz	x0, 130 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x26, #0x7ffffffffffffff0    	// #9223372036854775792
  50:	lsl	x0, x0, #1
  54:	b.ls	11c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11c>  // b.plast
  58:	mov	x0, x26
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x26, x0, x26
  68:	add	x21, x0, #0x10
  6c:	add	x0, x22, x27
  70:	cmp	x19, x24
  74:	ldr	x1, [x25]
  78:	str	x1, [x22, x27]
  7c:	ldr	x1, [x25, #8]
  80:	str	x1, [x0, #8]
  84:	b.eq	b4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb4>  // b.none
  88:	mov	x3, x22
  8c:	mov	x2, x24
  90:	ldp	x4, x1, [x2]
  94:	stp	x4, x1, [x3]
  98:	add	x2, x2, #0x10
  9c:	cmp	x19, x2
  a0:	add	x3, x3, #0x10
  a4:	b.ne	90 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x90>  // b.any
  a8:	sub	x21, x19, x24
  ac:	add	x21, x21, #0x10
  b0:	add	x21, x22, x21
  b4:	cmp	x19, x20
  b8:	b.eq	ec <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xec>  // b.none
  bc:	mov	x2, x19
  c0:	mov	x3, x21
  c4:	nop
  c8:	ldr	x1, [x2, #8]
  cc:	str	x1, [x3, #8]
  d0:	ldr	x1, [x2], #16
  d4:	str	x1, [x3]
  d8:	add	x3, x3, #0x10
  dc:	cmp	x2, x20
  e0:	b.ne	c8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc8>  // b.any
  e4:	sub	x2, x2, x19
  e8:	add	x21, x21, x2
  ec:	cbz	x24, f8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>
  f0:	mov	x0, x24
  f4:	bl	0 <_ZdlPv>
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldr	x27, [sp, #80]
 100:	stp	x22, x21, [x23]
 104:	str	x26, [x23, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldp	x23, x24, [sp, #48]
 110:	ldp	x25, x26, [sp, #64]
 114:	ldp	x29, x30, [sp], #96
 118:	ret
 11c:	cbnz	x0, 138 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x138>
 120:	mov	x21, #0x10                  	// #16
 124:	mov	x26, #0x0                   	// #0
 128:	mov	x22, #0x0                   	// #0
 12c:	b	6c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x6c>
 130:	mov	x26, #0x10                  	// #16
 134:	b	58 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 138:	cmp	x0, x3
 13c:	csel	x0, x0, x3, ls  // ls = plast
 140:	lsl	x26, x0, #4
 144:	b	58 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 148:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <_ZSt20__throw_length_errorPKc>

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>:
       0:	stp	x29, x30, [sp, #-208]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	mov	x19, x0
      10:	mov	x20, x8
      14:	ldr	x0, [x0]
      18:	stp	x21, x22, [sp, #32]
      1c:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
      20:	ldr	x2, [x0]
      24:	ldr	x21, [x21]
      28:	ldr	x2, [x2, #48]
      2c:	mov	x1, x21
      30:	blr	x2
      34:	tst	w0, #0xff
      38:	b.ne	60 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x60>  // b.any
      3c:	ldr	x0, [x19]
      40:	str	xzr, [x19]
      44:	ldp	x21, x22, [sp, #32]
      48:	orr	x0, x0, #0x1
      4c:	str	x0, [x20]
      50:	mov	x0, x20
      54:	ldp	x19, x20, [sp, #16]
      58:	ldp	x29, x30, [sp], #208
      5c:	ret
      60:	ldr	x22, [x19]
      64:	mov	x1, x21
      68:	mov	x0, x22
      6c:	ldr	x2, [x22]
      70:	ldr	x2, [x2, #48]
      74:	str	xzr, [x19]
      78:	blr	x2
      7c:	stp	x23, x24, [sp, #48]
      80:	tst	w0, #0xff
      84:	b.eq	224 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x224>  // b.none
      88:	ldr	x1, [x22]
      8c:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
      90:	add	x0, x0, #0x0
      94:	ldr	x2, [x1, #24]
      98:	cmp	x2, x0
      9c:	b.ne	20c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x20c>  // b.any
      a0:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
      a4:	strb	wzr, [sp, #144]
      a8:	add	x23, sp, #0x80
      ac:	mov	w3, #0x1                   	// #1
      b0:	ldr	x0, [x0]
      b4:	add	x4, x23, #0x10
      b8:	ldr	x2, [x1, #16]
      bc:	add	x0, x0, #0x10
      c0:	str	x25, [sp, #64]
      c4:	add	x24, sp, #0xa0
      c8:	stp	x4, xzr, [sp, #128]
      cc:	mov	x1, x24
      d0:	stp	x0, xzr, [sp, #160]
      d4:	mov	x0, x22
      d8:	stp	xzr, xzr, [sp, #176]
      dc:	str	w3, [sp, #192]
      e0:	str	x23, [sp, #200]
      e4:	blr	x2
      e8:	ldr	x0, [sp, #168]
      ec:	ldr	x1, [sp, #184]
      f0:	cmp	x1, x0
      f4:	b.eq	100 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x100>  // b.none
      f8:	mov	x0, x24
      fc:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     100:	ldr	x1, [sp, #200]
     104:	add	x19, sp, #0x60
     108:	add	x0, x19, #0x10
     10c:	str	x0, [sp, #96]
     110:	ldr	x25, [x1]
     114:	ldr	x21, [x1, #8]
     118:	cmn	x25, x21
     11c:	ccmp	x25, #0x0, #0x0, ne  // ne = any
     120:	b.eq	248 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x248>  // b.none
     124:	str	x21, [sp, #88]
     128:	cmp	x21, #0xf
     12c:	b.hi	1c8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x1c8>  // b.pmore
     130:	cmp	x21, #0x1
     134:	b.ne	200 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x200>  // b.any
     138:	ldrb	w2, [x25]
     13c:	mov	x1, x0
     140:	strb	w2, [sp, #112]
     144:	str	x21, [sp, #104]
     148:	mov	x0, x24
     14c:	strb	wzr, [x1, x21]
     150:	add	x23, x23, #0x10
     154:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
     158:	ldr	x0, [sp, #128]
     15c:	cmp	x0, x23
     160:	b.eq	1f8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x1f8>  // b.none
     164:	bl	0 <_ZdlPv>
     168:	ldr	x25, [sp, #64]
     16c:	mov	w0, #0x104                 	// #260
     170:	stp	x19, xzr, [sp, #160]
     174:	add	x19, x19, #0x10
     178:	strh	w0, [sp, #176]
     17c:	bl	0 <_ZN3lld12errorHandlerEv>
     180:	mov	x1, x24
     184:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     188:	ldr	x0, [sp, #96]
     18c:	cmp	x0, x19
     190:	b.eq	198 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x198>  // b.none
     194:	bl	0 <_ZdlPv>
     198:	ldr	x1, [x22]
     19c:	mov	x0, #0x1                   	// #1
     1a0:	ldr	x1, [x1, #8]
     1a4:	str	x0, [x20]
     1a8:	mov	x0, x22
     1ac:	blr	x1
     1b0:	mov	x0, x20
     1b4:	ldp	x19, x20, [sp, #16]
     1b8:	ldp	x21, x22, [sp, #32]
     1bc:	ldp	x23, x24, [sp, #48]
     1c0:	ldp	x29, x30, [sp], #208
     1c4:	ret
     1c8:	add	x1, sp, #0x58
     1cc:	mov	x0, x19
     1d0:	mov	x2, #0x0                   	// #0
     1d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     1d8:	ldr	x1, [sp, #88]
     1dc:	str	x0, [sp, #96]
     1e0:	str	x1, [sp, #112]
     1e4:	mov	x2, x21
     1e8:	mov	x1, x25
     1ec:	bl	0 <memcpy>
     1f0:	ldp	x21, x1, [sp, #88]
     1f4:	b	144 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x144>
     1f8:	ldr	x25, [sp, #64]
     1fc:	b	16c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x16c>
     200:	mov	x1, x0
     204:	cbz	x21, 144 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x144>
     208:	b	1e4 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x1e4>
     20c:	add	x19, sp, #0x60
     210:	add	x24, sp, #0xa0
     214:	mov	x8, x19
     218:	mov	x0, x22
     21c:	blr	x2
     220:	b	16c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x16c>
     224:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     228:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     22c:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     230:	add	x3, x3, #0x0
     234:	add	x1, x1, #0x0
     238:	add	x0, x0, #0x0
     23c:	mov	w2, #0x329                 	// #809
     240:	str	x25, [sp, #64]
     244:	bl	0 <__assert_fail>
     248:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     24c:	add	x0, x0, #0x0
     250:	bl	0 <_ZSt19__throw_logic_errorPKc>
     254:	nop

0000000000000258 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
     258:	stp	x29, x30, [sp, #-176]!
     25c:	mov	x29, sp
     260:	stp	x19, x20, [sp, #16]
     264:	mov	x20, x0
     268:	ldr	w0, [x0, #56]
     26c:	stp	x23, x24, [sp, #48]
     270:	mov	x19, x8
     274:	ldr	x23, [x20, #40]
     278:	cbz	w0, 2fc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xa4>
     27c:	stp	x21, x22, [sp, #32]
     280:	cmn	x1, #0x1
     284:	mov	x21, x1
     288:	stp	x25, x26, [sp, #64]
     28c:	str	x27, [sp, #80]
     290:	b.eq	4c8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x270>  // b.none
     294:	cmn	x1, #0x2
     298:	b.eq	4c8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x270>  // b.none
     29c:	sub	w25, w0, #0x1
     2a0:	mov	x22, x2
     2a4:	mov	x0, x1
     2a8:	mov	x1, x2
     2ac:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
     2b0:	and	w24, w25, w0
     2b4:	mov	w27, #0x1                   	// #1
     2b8:	ubfiz	x0, x24, #5, #32
     2bc:	add	x26, x23, x0
     2c0:	ldr	x1, [x23, x0]
     2c4:	cmn	x1, #0x1
     2c8:	b.eq	2f0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x98>  // b.none
     2cc:	cmn	x1, #0x2
     2d0:	b.eq	2e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x88>  // b.none
     2d4:	ldr	x0, [x26, #8]
     2d8:	cmp	x22, x0
     2dc:	b.eq	318 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xc0>  // b.none
     2e0:	add	w24, w24, w27
     2e4:	add	w27, w27, #0x1
     2e8:	and	w24, w25, w24
     2ec:	b	2b8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x60>
     2f0:	ldp	x21, x22, [sp, #32]
     2f4:	ldp	x25, x26, [sp, #64]
     2f8:	ldr	x27, [sp, #80]
     2fc:	strb	wzr, [x19]
     300:	strb	wzr, [x19, #40]
     304:	mov	x0, x19
     308:	ldp	x19, x20, [sp, #16]
     30c:	ldp	x23, x24, [sp, #48]
     310:	ldp	x29, x30, [sp], #176
     314:	ret
     318:	cbz	x22, 32c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xd4>
     31c:	mov	x2, x22
     320:	mov	x0, x21
     324:	bl	0 <memcmp>
     328:	cbnz	w0, 2e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x88>
     32c:	ldp	x22, x1, [x20, #32]
     330:	ldr	w0, [x20, #56]
     334:	adds	x0, x1, x0, lsl #5
     338:	b.eq	344 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xec>  // b.none
     33c:	cmp	x26, x0
     340:	b.eq	2f0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x98>  // b.none
     344:	add	x21, sp, #0x68
     348:	strb	wzr, [sp, #120]
     34c:	add	x0, x21, #0x10
     350:	ldr	w1, [x26, #24]
     354:	stp	x0, xzr, [sp, #104]
     358:	mov	w6, #0x2                   	// #2
     35c:	mov	x5, x21
     360:	ldr	x0, [x26, #16]
     364:	mov	w4, w6
     368:	mov	x2, #0x0                   	// #0
     36c:	mov	x3, #0x0                   	// #0
     370:	add	x0, x0, #0x8
     374:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
     378:	tst	w0, #0xff
     37c:	b.ne	3bc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x164>  // b.any
     380:	ldr	x0, [sp, #104]
     384:	strb	wzr, [x19]
     388:	strb	wzr, [x19, #40]
     38c:	add	x21, x21, #0x10
     390:	cmp	x0, x21
     394:	b.eq	45c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x204>  // b.none
     398:	bl	0 <_ZdlPv>
     39c:	mov	x0, x19
     3a0:	ldp	x19, x20, [sp, #16]
     3a4:	ldp	x21, x22, [sp, #32]
     3a8:	ldp	x23, x24, [sp, #48]
     3ac:	ldp	x25, x26, [sp, #64]
     3b0:	ldr	x27, [sp, #80]
     3b4:	ldp	x29, x30, [sp], #176
     3b8:	ret
     3bc:	ldr	x0, [x20, #32]
     3c0:	cmp	x0, x22
     3c4:	b.ne	4e8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x290>  // b.any
     3c8:	ldp	x23, x20, [sp, #104]
     3cc:	add	x22, sp, #0x88
     3d0:	add	x0, x22, #0x10
     3d4:	str	x0, [sp, #136]
     3d8:	cmn	x23, x20
     3dc:	ccmp	x23, #0x0, #0x0, ne  // ne = any
     3e0:	b.eq	508 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x2b0>  // b.none
     3e4:	str	x20, [sp, #96]
     3e8:	cmp	x20, #0xf
     3ec:	b.hi	488 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x230>  // b.pmore
     3f0:	cmp	x20, #0x1
     3f4:	b.ne	47c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x224>  // b.any
     3f8:	ldrb	w2, [x23]
     3fc:	mov	x1, x0
     400:	strb	w2, [sp, #152]
     404:	str	x20, [sp, #144]
     408:	add	x0, x19, #0x10
     40c:	strb	wzr, [x1, x20]
     410:	add	x22, x22, #0x10
     414:	ldr	w1, [x26, #28]
     418:	ldr	x2, [sp, #136]
     41c:	str	x0, [x19]
     420:	str	w1, [sp, #168]
     424:	cmp	x2, x22
     428:	b.eq	4bc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x264>  // b.none
     42c:	ldr	x0, [sp, #152]
     430:	str	x2, [x19]
     434:	str	x0, [x19, #16]
     438:	mov	w0, #0x1                   	// #1
     43c:	strb	w0, [x19, #40]
     440:	ldr	x0, [sp, #104]
     444:	str	w1, [x19, #32]
     448:	ldr	x2, [sp, #144]
     44c:	str	x2, [x19, #8]
     450:	add	x21, x21, #0x10
     454:	cmp	x0, x21
     458:	b.ne	398 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x140>  // b.any
     45c:	mov	x0, x19
     460:	ldp	x19, x20, [sp, #16]
     464:	ldp	x21, x22, [sp, #32]
     468:	ldp	x23, x24, [sp, #48]
     46c:	ldp	x25, x26, [sp, #64]
     470:	ldr	x27, [sp, #80]
     474:	ldp	x29, x30, [sp], #176
     478:	ret
     47c:	mov	x1, x0
     480:	cbz	x20, 404 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1ac>
     484:	b	4a4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x24c>
     488:	add	x1, sp, #0x60
     48c:	mov	x0, x22
     490:	mov	x2, #0x0                   	// #0
     494:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     498:	ldr	x1, [sp, #96]
     49c:	str	x0, [sp, #136]
     4a0:	str	x1, [sp, #152]
     4a4:	mov	x2, x20
     4a8:	mov	x1, x23
     4ac:	bl	0 <memcpy>
     4b0:	ldr	x20, [sp, #96]
     4b4:	ldr	x1, [sp, #136]
     4b8:	b	404 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1ac>
     4bc:	ldp	x2, x3, [sp, #152]
     4c0:	stp	x2, x3, [x19, #16]
     4c4:	b	438 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1e0>
     4c8:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4cc:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4d0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4d4:	add	x3, x3, #0x0
     4d8:	add	x1, x1, #0x0
     4dc:	add	x0, x0, #0x0
     4e0:	mov	w2, #0x250                 	// #592
     4e4:	bl	0 <__assert_fail>
     4e8:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4ec:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4f0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     4f4:	add	x3, x3, #0x0
     4f8:	add	x1, x1, #0x0
     4fc:	add	x0, x0, #0x0
     500:	mov	w2, #0x4b9                 	// #1209
     504:	bl	0 <__assert_fail>
     508:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     50c:	add	x0, x0, #0x0
     510:	bl	0 <_ZSt19__throw_logic_errorPKc>
     514:	nop

0000000000000518 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
     518:	stp	x29, x30, [sp, #-176]!
     51c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     520:	add	x3, x3, #0x0
     524:	mov	x29, sp
     528:	stp	x19, x20, [sp, #16]
     52c:	add	x20, sp, #0x40
     530:	mov	x7, #0x9                   	// #9
     534:	stp	x23, x24, [sp, #48]
     538:	add	x4, x20, #0x30
     53c:	add	x5, x20, #0x10
     540:	ldp	x19, x24, [x0, #8]
     544:	strb	wzr, [sp, #89]
     548:	ldr	x6, [x3]
     54c:	str	x6, [sp, #80]
     550:	ldrb	w3, [x3, #8]
     554:	mov	x23, x8
     558:	stp	x4, x7, [sp, #96]
     55c:	cmp	x19, x24
     560:	str	x6, [sp, #112]
     564:	strb	wzr, [sp, #121]
     568:	strb	wzr, [sp, #128]
     56c:	strb	w3, [x20, #24]
     570:	strb	w3, [x20, #56]
     574:	stp	x5, x7, [sp, #64]
     578:	strb	wzr, [sp, #144]
     57c:	stp	xzr, xzr, [sp, #152]
     580:	b.eq	6dc <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1c4>  // b.none
     584:	stp	x21, x22, [sp, #32]
     588:	mov	x21, x1
     58c:	mov	x22, x2
     590:	b	59c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x84>
     594:	cmp	x24, x19
     598:	b.eq	654 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x13c>  // b.none
     59c:	ldr	x0, [x19]
     5a0:	mov	x5, x20
     5a4:	mov	x1, x21
     5a8:	mov	x2, x22
     5ac:	mov	w4, #0x2                   	// #2
     5b0:	mov	x3, #0x0                   	// #0
     5b4:	add	x19, x19, #0x8
     5b8:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
     5bc:	tst	w0, #0xff
     5c0:	b.eq	594 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x7c>  // b.none
     5c4:	ldr	x0, [sp, #64]
     5c8:	add	x1, x23, #0x10
     5cc:	str	x1, [x23]
     5d0:	add	x1, x20, #0x10
     5d4:	cmp	x0, x1
     5d8:	b.eq	69c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x184>  // b.none
     5dc:	ldr	x1, [sp, #80]
     5e0:	str	x1, [x23, #16]
     5e4:	ldr	x2, [sp, #72]
     5e8:	str	x0, [x23]
     5ec:	ldr	x1, [sp, #96]
     5f0:	add	x0, x23, #0x30
     5f4:	str	x2, [x23, #8]
     5f8:	add	x20, x20, #0x30
     5fc:	str	x0, [x23, #32]
     600:	cmp	x1, x20
     604:	b.eq	6c4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1ac>  // b.none
     608:	ldr	x0, [sp, #112]
     60c:	str	x1, [x23, #32]
     610:	str	x0, [x23, #48]
     614:	ldur	q0, [sp, #152]
     618:	mov	w0, #0x1                   	// #1
     61c:	ldr	x1, [sp, #104]
     620:	strb	w0, [x23, #104]
     624:	ldp	x21, x22, [sp, #32]
     628:	str	x1, [x23, #40]
     62c:	ldp	x2, x3, [sp, #128]
     630:	stp	x2, x3, [x23, #64]
     634:	mov	x0, x23
     638:	ldr	x1, [sp, #144]
     63c:	str	x1, [x23, #80]
     640:	stur	q0, [x23, #88]
     644:	ldp	x19, x20, [sp, #16]
     648:	ldp	x23, x24, [sp, #48]
     64c:	ldp	x29, x30, [sp], #176
     650:	ret
     654:	ldr	x0, [sp, #96]
     658:	strb	wzr, [x23]
     65c:	strb	wzr, [x23, #104]
     660:	add	x1, x20, #0x30
     664:	cmp	x0, x1
     668:	b.eq	6d0 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1b8>  // b.none
     66c:	bl	0 <_ZdlPv>
     670:	ldp	x21, x22, [sp, #32]
     674:	ldr	x0, [sp, #64]
     678:	add	x20, x20, #0x10
     67c:	cmp	x0, x20
     680:	b.eq	688 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x170>  // b.none
     684:	bl	0 <_ZdlPv>
     688:	mov	x0, x23
     68c:	ldp	x19, x20, [sp, #16]
     690:	ldp	x23, x24, [sp, #48]
     694:	ldp	x29, x30, [sp], #176
     698:	ret
     69c:	ldp	x0, x1, [sp, #80]
     6a0:	stp	x0, x1, [x23, #16]
     6a4:	add	x20, x20, #0x30
     6a8:	ldr	x2, [sp, #72]
     6ac:	add	x0, x23, #0x30
     6b0:	ldr	x1, [sp, #96]
     6b4:	str	x2, [x23, #8]
     6b8:	str	x0, [x23, #32]
     6bc:	cmp	x1, x20
     6c0:	b.ne	608 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xf0>  // b.any
     6c4:	ldp	x0, x1, [sp, #112]
     6c8:	stp	x0, x1, [x23, #48]
     6cc:	b	614 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xfc>
     6d0:	ldp	x21, x22, [sp, #32]
     6d4:	ldr	x0, [sp, #64]
     6d8:	b	678 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x160>
     6dc:	strb	wzr, [x8]
     6e0:	strb	wzr, [x8, #104]
     6e4:	ldr	x0, [sp, #64]
     6e8:	b	678 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x160>
     6ec:	nop

00000000000006f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>:
     6f0:	stp	x29, x30, [sp, #-176]!
     6f4:	mov	x29, sp
     6f8:	ldr	x3, [x0]
     6fc:	stp	x19, x20, [sp, #16]
     700:	mov	x20, x8
     704:	stp	x27, x28, [sp, #80]
     708:	ands	x28, x3, #0xfffffffffffffffe
     70c:	b.ne	730 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x40>  // b.any
     710:	str	xzr, [x0]
     714:	mov	x0, #0x1                   	// #1
     718:	str	x0, [x8]
     71c:	mov	x0, x20
     720:	ldp	x19, x20, [sp, #16]
     724:	ldp	x27, x28, [sp, #80]
     728:	ldp	x29, x30, [sp], #176
     72c:	ret
     730:	ldr	x2, [x28]
     734:	stp	x23, x24, [sp, #48]
     738:	adrp	x23, 0 <_ZN4llvm9ErrorList2IDE>
     73c:	str	xzr, [x0]
     740:	mov	x0, x28
     744:	ldr	x1, [x23]
     748:	ldr	x2, [x2, #48]
     74c:	blr	x2
     750:	tst	w0, #0xff
     754:	b.eq	868 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x178>  // b.none
     758:	stp	x21, x22, [sp, #32]
     75c:	mov	x0, #0x1                   	// #1
     760:	ldp	x21, x24, [x28, #8]
     764:	str	x0, [sp, #128]
     768:	cmp	x21, x24
     76c:	b.eq	838 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x148>  // b.none
     770:	adrp	x22, 0 <_ZTVN4llvm9ErrorListE>
     774:	add	x27, sp, #0xa8
     778:	stp	x25, x26, [sp, #64]
     77c:	add	x26, sp, #0x88
     780:	add	x25, sp, #0x90
     784:	ldr	x22, [x22]
     788:	add	x1, sp, #0xa0
     78c:	str	x1, [sp, #96]
     790:	add	x22, x22, #0x10
     794:	orr	x0, x0, #0x1
     798:	str	xzr, [sp, #128]
     79c:	str	x0, [sp, #152]
     7a0:	mov	x8, x25
     7a4:	mov	x0, x26
     7a8:	ldr	x1, [x21]
     7ac:	str	xzr, [x21]
     7b0:	str	x1, [sp, #136]
     7b4:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     7b8:	ldr	x19, [sp, #152]
     7bc:	ands	x19, x19, #0xfffffffffffffffe
     7c0:	b.ne	8a4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x1b4>  // b.any
     7c4:	ldr	x19, [sp, #144]
     7c8:	stp	xzr, xzr, [sp, #144]
     7cc:	and	x19, x19, #0xfffffffffffffffe
     7d0:	ldr	x0, [sp, #128]
     7d4:	tbnz	w0, #0, a30 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x340>
     7d8:	tst	x0, #0xfffffffffffffffe
     7dc:	b.ne	a30 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x340>  // b.any
     7e0:	ldr	x1, [sp, #144]
     7e4:	orr	x19, x0, x19
     7e8:	orr	x19, x19, #0x1
     7ec:	str	x19, [sp, #128]
     7f0:	tbnz	w1, #0, a78 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x388>
     7f4:	tst	x1, #0xfffffffffffffffe
     7f8:	b.ne	a78 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x388>  // b.any
     7fc:	ldr	x0, [sp, #136]
     800:	cbz	x0, 810 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x120>
     804:	ldr	x1, [x0]
     808:	ldr	x1, [x1, #8]
     80c:	blr	x1
     810:	ldr	x0, [sp, #152]
     814:	tbnz	w0, #0, a80 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x390>
     818:	tst	x0, #0xfffffffffffffffe
     81c:	b.ne	a80 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x390>  // b.any
     820:	add	x21, x21, #0x8
     824:	cmp	x24, x21
     828:	ldr	x0, [sp, #128]
     82c:	b.ne	794 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xa4>  // b.any
     830:	ldp	x25, x26, [sp, #64]
     834:	orr	x0, x0, #0x1
     838:	ldr	x1, [x28]
     83c:	ldr	x1, [x1, #8]
     840:	str	x0, [x20]
     844:	mov	x0, x28
     848:	blr	x1
     84c:	mov	x0, x20
     850:	ldp	x19, x20, [sp, #16]
     854:	ldp	x21, x22, [sp, #32]
     858:	ldp	x23, x24, [sp, #48]
     85c:	ldp	x27, x28, [sp, #80]
     860:	ldp	x29, x30, [sp], #176
     864:	ret
     868:	add	x0, sp, #0xa8
     86c:	mov	x8, x20
     870:	str	x28, [sp, #168]
     874:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     878:	ldr	x0, [sp, #168]
     87c:	cbz	x0, 9cc <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2dc>
     880:	ldr	x1, [x0]
     884:	ldr	x1, [x1, #8]
     888:	blr	x1
     88c:	mov	x0, x20
     890:	ldp	x19, x20, [sp, #16]
     894:	ldp	x23, x24, [sp, #48]
     898:	ldp	x27, x28, [sp, #80]
     89c:	ldp	x29, x30, [sp], #176
     8a0:	ret
     8a4:	ldr	x0, [sp, #144]
     8a8:	orr	x1, x19, #0x1
     8ac:	str	x1, [sp, #152]
     8b0:	ands	x0, x0, #0xfffffffffffffffe
     8b4:	b.eq	9c4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2d4>  // b.none
     8b8:	ldr	x2, [x19]
     8bc:	orr	x0, x0, #0x1
     8c0:	ldr	x1, [x23]
     8c4:	str	x1, [sp, #104]
     8c8:	ldr	x2, [x2, #48]
     8cc:	str	x0, [sp, #144]
     8d0:	mov	x0, x19
     8d4:	blr	x2
     8d8:	tst	w0, #0xff
     8dc:	ldr	x1, [sp, #104]
     8e0:	ldr	x0, [sp, #144]
     8e4:	b.ne	9d4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2e4>  // b.any
     8e8:	ands	x0, x0, #0xfffffffffffffffe
     8ec:	mov	x2, #0x0                   	// #0
     8f0:	b.ne	a58 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x368>  // b.any
     8f4:	ldr	x1, [sp, #152]
     8f8:	mov	x0, #0x20                  	// #32
     8fc:	stp	xzr, xzr, [sp, #144]
     900:	and	x1, x1, #0xfffffffffffffffe
     904:	stp	x2, x1, [sp, #160]
     908:	bl	0 <_Znwm>
     90c:	mov	x19, x0
     910:	mov	x2, x0
     914:	ldr	x0, [sp, #168]
     918:	str	x22, [x19], #8
     91c:	ldr	x1, [x23]
     920:	str	xzr, [x2, #8]
     924:	stp	x2, x1, [sp, #104]
     928:	ldr	x2, [x0]
     92c:	ldr	x2, [x2, #48]
     930:	stp	xzr, xzr, [x19, #8]
     934:	blr	x2
     938:	tst	w0, #0xff
     93c:	ldr	x1, [sp, #112]
     940:	b.ne	c28 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x538>  // b.any
     944:	ldr	x0, [sp, #160]
     948:	ldr	x2, [x0]
     94c:	ldr	x2, [x2, #48]
     950:	blr	x2
     954:	tst	w0, #0xff
     958:	b.ne	c28 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x538>  // b.any
     95c:	ldp	x0, x1, [x19, #8]
     960:	cmp	x0, x1
     964:	b.eq	bf4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x504>  // b.none
     968:	ldr	x2, [sp, #168]
     96c:	str	xzr, [sp, #168]
     970:	str	x2, [x0], #8
     974:	str	x0, [x19, #8]
     978:	cmp	x0, x1
     97c:	b.eq	be0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4f0>  // b.none
     980:	ldr	x1, [sp, #160]
     984:	str	xzr, [sp, #160]
     988:	str	x1, [x0], #8
     98c:	str	x0, [x19, #8]
     990:	ldr	x0, [sp, #160]
     994:	ldr	x1, [sp, #104]
     998:	and	x19, x1, #0xfffffffffffffffe
     99c:	cbz	x0, 9ac <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2bc>
     9a0:	ldr	x1, [x0]
     9a4:	ldr	x1, [x1, #8]
     9a8:	blr	x1
     9ac:	ldr	x0, [sp, #168]
     9b0:	cbz	x0, 7d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     9b4:	ldr	x1, [x0]
     9b8:	ldr	x1, [x1, #8]
     9bc:	blr	x1
     9c0:	b	7d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     9c4:	stp	xzr, xzr, [sp, #144]
     9c8:	b	7d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     9cc:	ldp	x23, x24, [sp, #48]
     9d0:	b	71c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2c>
     9d4:	ldr	x19, [sp, #152]
     9d8:	ands	x0, x0, #0xfffffffffffffffe
     9dc:	and	x19, x19, #0xfffffffffffffffe
     9e0:	b.ne	a38 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x348>  // b.any
     9e4:	mov	x2, #0x0                   	// #0
     9e8:	add	x0, x19, #0x8
     9ec:	str	xzr, [sp, #144]
     9f0:	ldp	x1, x4, [x0, #8]
     9f4:	str	x2, [sp, #168]
     9f8:	cmp	x1, x4
     9fc:	b.eq	bd4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4e4>  // b.none
     a00:	str	xzr, [sp, #168]
     a04:	str	x2, [x1], #8
     a08:	str	x1, [x0, #8]
     a0c:	ldr	x0, [sp, #168]
     a10:	cbz	x0, a20 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x330>
     a14:	ldr	x1, [x0]
     a18:	ldr	x1, [x1, #8]
     a1c:	blr	x1
     a20:	ldr	x19, [sp, #152]
     a24:	str	xzr, [sp, #152]
     a28:	and	x19, x19, #0xfffffffffffffffe
     a2c:	b	7d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     a30:	add	x0, sp, #0x80
     a34:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     a38:	ldr	x2, [x0]
     a3c:	ldr	x2, [x2, #48]
     a40:	blr	x2
     a44:	tst	w0, #0xff
     a48:	b.ne	a88 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x398>  // b.any
     a4c:	ldr	x2, [sp, #144]
     a50:	and	x2, x2, #0xfffffffffffffffe
     a54:	b	9e8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2f8>
     a58:	ldr	x2, [x0]
     a5c:	ldr	x2, [x2, #48]
     a60:	blr	x2
     a64:	tst	w0, #0xff
     a68:	b.ne	b00 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x410>  // b.any
     a6c:	ldr	x2, [sp, #144]
     a70:	and	x2, x2, #0xfffffffffffffffe
     a74:	b	8f4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x204>
     a78:	mov	x0, x25
     a7c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     a80:	add	x0, sp, #0x98
     a84:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     a88:	ldr	x5, [sp, #144]
     a8c:	str	xzr, [sp, #144]
     a90:	add	x19, x19, #0x8
     a94:	and	x5, x5, #0xfffffffffffffffe
     a98:	ldp	x2, x4, [x5, #8]
     a9c:	cmp	x2, x4
     aa0:	b.ne	ac4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3d4>  // b.any
     aa4:	b	aec <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3fc>
     aa8:	ldr	x0, [x2]
     aac:	str	xzr, [x2]
     ab0:	str	x0, [x1], #8
     ab4:	str	x1, [x19, #8]
     ab8:	add	x2, x2, #0x8
     abc:	cmp	x4, x2
     ac0:	b.eq	aec <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3fc>  // b.none
     ac4:	ldp	x1, x0, [x19, #8]
     ac8:	cmp	x1, x0
     acc:	b.ne	aa8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3b8>  // b.any
     ad0:	mov	x0, x19
     ad4:	stp	x2, x5, [sp, #104]
     ad8:	str	x4, [sp, #120]
     adc:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     ae0:	ldp	x2, x5, [sp, #104]
     ae4:	ldr	x4, [sp, #120]
     ae8:	b	ab8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3c8>
     aec:	ldr	x1, [x5]
     af0:	mov	x0, x5
     af4:	ldr	x1, [x1, #8]
     af8:	blr	x1
     afc:	b	a20 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x330>
     b00:	ldp	x0, x1, [sp, #144]
     b04:	str	xzr, [sp, #152]
     b08:	and	x0, x0, #0xfffffffffffffffe
     b0c:	and	x1, x1, #0xfffffffffffffffe
     b10:	ldr	x3, [x0, #8]!
     b14:	str	x3, [sp, #112]
     b18:	ldp	x2, x4, [x0, #8]
     b1c:	str	x1, [sp, #168]
     b20:	cmp	x2, x4
     b24:	b.eq	c18 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x528>  // b.none
     b28:	cmp	x3, x2
     b2c:	add	x4, x2, #0x8
     b30:	b.eq	c08 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x518>  // b.none
     b34:	mov	x1, x2
     b38:	ldur	x5, [x2, #-8]
     b3c:	stur	xzr, [x2, #-8]
     b40:	str	x5, [x1], #-8
     b44:	str	x4, [x0, #8]
     b48:	ldr	x0, [sp, #112]
     b4c:	sub	x2, x1, x0
     b50:	cmp	x2, #0x0
     b54:	asr	x19, x2, #3
     b58:	b.gt	b64 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x474>
     b5c:	b	b8c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x49c>
     b60:	sub	x1, x1, #0x8
     b64:	ldp	x4, x0, [x1, #-8]
     b68:	stp	xzr, x4, [x1, #-8]
     b6c:	cbz	x0, b84 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x494>
     b70:	ldr	x4, [x0]
     b74:	str	x1, [sp, #104]
     b78:	ldr	x4, [x4, #8]
     b7c:	blr	x4
     b80:	ldr	x1, [sp, #104]
     b84:	subs	x19, x19, #0x1
     b88:	b.ne	b60 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x470>  // b.any
     b8c:	ldr	x2, [sp, #112]
     b90:	ldr	x1, [sp, #168]
     b94:	str	xzr, [sp, #168]
     b98:	ldr	x0, [x2]
     b9c:	str	x1, [x2]
     ba0:	cbz	x0, bb0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4c0>
     ba4:	ldr	x1, [x0]
     ba8:	ldr	x1, [x1, #8]
     bac:	blr	x1
     bb0:	ldr	x0, [sp, #168]
     bb4:	cbz	x0, bc4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4d4>
     bb8:	ldr	x1, [x0]
     bbc:	ldr	x1, [x1, #8]
     bc0:	blr	x1
     bc4:	ldr	x19, [sp, #144]
     bc8:	str	xzr, [sp, #144]
     bcc:	and	x19, x19, #0xfffffffffffffffe
     bd0:	b	7d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     bd4:	mov	x2, x27
     bd8:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     bdc:	b	a0c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x31c>
     be0:	ldr	x2, [sp, #96]
     be4:	mov	x1, x0
     be8:	mov	x0, x19
     bec:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     bf0:	b	990 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2a0>
     bf4:	mov	x0, x19
     bf8:	mov	x2, x27
     bfc:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     c00:	ldp	x0, x1, [x19, #8]
     c04:	b	978 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x288>
     c08:	str	xzr, [sp, #168]
     c0c:	str	x1, [x3]
     c10:	str	x4, [x0, #8]
     c14:	b	bb0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4c0>
     c18:	mov	x1, x3
     c1c:	mov	x2, x27
     c20:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     c24:	b	bb0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4c0>
     c28:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     c2c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     c30:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     c34:	add	x3, x3, #0x0
     c38:	add	x1, x1, #0x0
     c3c:	add	x0, x0, #0x0
     c40:	mov	w2, #0x181                 	// #385
     c44:	bl	0 <__assert_fail>

0000000000000c48 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_>:
     c48:	stp	x29, x30, [sp, #-144]!
     c4c:	mov	x29, sp
     c50:	ldr	x2, [x1]
     c54:	str	x19, [sp, #16]
     c58:	str	xzr, [x1]
     c5c:	add	x19, sp, #0x38
     c60:	orr	x1, x2, #0x1
     c64:	add	x8, sp, #0x30
     c68:	mov	x0, x19
     c6c:	stp	xzr, xzr, [sp, #32]
     c70:	str	x1, [sp, #56]
     c74:	bl	6f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>
     c78:	ldr	x1, [sp, #48]
     c7c:	ands	x1, x1, #0xfffffffffffffffe
     c80:	b.eq	d3c <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xf4>  // b.none
     c84:	adrp	x3, 0 <_ZTVN4llvm18raw_string_ostreamE>
     c88:	orr	x2, x1, #0x1
     c8c:	add	x4, sp, #0x40
     c90:	add	x6, sp, #0x50
     c94:	ldr	x3, [x3]
     c98:	mov	w5, #0x1                   	// #1
     c9c:	add	x19, sp, #0x60
     ca0:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     ca4:	add	x3, x3, #0x10
     ca8:	add	x1, x1, #0x0
     cac:	mov	x0, x19
     cb0:	str	x2, [sp, #48]
     cb4:	stp	x6, xzr, [sp, #64]
     cb8:	strb	wzr, [sp, #80]
     cbc:	stp	x3, xzr, [sp, #96]
     cc0:	stp	xzr, xzr, [sp, #112]
     cc4:	str	w5, [sp, #128]
     cc8:	str	x4, [sp, #136]
     ccc:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     cd0:	ldp	x3, x2, [x0, #16]
     cd4:	mov	x1, x0
     cd8:	cmp	x3, x2
     cdc:	b.eq	d90 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x148>  // b.none
     ce0:	mov	w0, #0xa                   	// #10
     ce4:	strb	w0, [x2]
     ce8:	ldr	x0, [x1, #24]
     cec:	add	x0, x0, #0x1
     cf0:	str	x0, [x1, #24]
     cf4:	ldr	x0, [sp, #48]
     cf8:	ands	x0, x0, #0xfffffffffffffffe
     cfc:	b.eq	da8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x160>  // b.none
     d00:	ldr	x2, [x0]
     d04:	ldr	x2, [x2, #16]
     d08:	blr	x2
     d0c:	ldr	x0, [sp, #104]
     d10:	ldr	x1, [sp, #120]
     d14:	cmp	x1, x0
     d18:	b.eq	d24 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xdc>  // b.none
     d1c:	mov	x0, x19
     d20:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     d24:	ldr	x0, [sp, #136]
     d28:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     d2c:	mov	w2, #0x2c9                 	// #713
     d30:	add	x1, x1, #0x0
     d34:	ldr	x0, [x0]
     d38:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     d3c:	ldr	x0, [sp, #56]
     d40:	tbnz	w0, #0, d78 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x130>
     d44:	tst	x0, #0xfffffffffffffffe
     d48:	b.ne	d78 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x130>  // b.any
     d4c:	ldr	x0, [sp, #40]
     d50:	tbnz	w0, #0, d80 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x138>
     d54:	tst	x0, #0xfffffffffffffffe
     d58:	b.ne	d80 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x138>  // b.any
     d5c:	ldr	x0, [sp, #32]
     d60:	tbnz	w0, #0, d88 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x140>
     d64:	tst	x0, #0xfffffffffffffffe
     d68:	b.ne	d88 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x140>  // b.any
     d6c:	ldr	x19, [sp, #16]
     d70:	ldp	x29, x30, [sp], #144
     d74:	ret
     d78:	mov	x0, x19
     d7c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     d80:	add	x0, sp, #0x28
     d84:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     d88:	add	x0, sp, #0x20
     d8c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     d90:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     d94:	add	x1, x1, #0x0
     d98:	mov	x2, #0x1                   	// #1
     d9c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     da0:	mov	x1, x0
     da4:	b	cf4 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xac>
     da8:	mov	x0, x1
     dac:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     db0:	add	x1, x1, #0x0
     db4:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     db8:	b	d0c <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xc4>
     dbc:	nop

0000000000000dc0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
     dc0:	stp	x29, x30, [sp, #-400]!
     dc4:	mov	x29, sp
     dc8:	stp	x19, x20, [sp, #16]
     dcc:	mov	x20, x0
     dd0:	stp	x27, x28, [sp, #80]
     dd4:	mov	x28, x0
     dd8:	add	x0, x0, #0x20
     ddc:	stp	x21, x22, [sp, #32]
     de0:	ldr	x22, [x1]
     de4:	str	x22, [x20], #8
     de8:	str	xzr, [x28, #8]
     dec:	stp	xzr, xzr, [x20, #8]
     df0:	str	xzr, [x1]
     df4:	stp	xzr, xzr, [x28, #32]
     df8:	str	xzr, [x28, #48]
     dfc:	str	wzr, [x28, #56]
     e00:	str	x0, [sp, #104]
     e04:	mov	x0, x22
     e08:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
     e0c:	mov	x0, x22
     e10:	ldr	x19, [x0, #16]!
     e14:	ldr	w21, [x0, #56]
     e18:	cmn	w21, #0x1
     e1c:	b.ne	e24 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x64>  // b.any
     e20:	ldr	w21, [x22, #24]
     e24:	add	x21, x19, w21, uxtw #3
     e28:	cmp	x21, x19
     e2c:	b.eq	1044 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x284>  // b.none
     e30:	add	x27, sp, #0x158
     e34:	stp	x23, x24, [sp, #48]
     e38:	add	x23, sp, #0x100
     e3c:	stp	x25, x26, [sp, #64]
     e40:	add	x25, sp, #0xd8
     e44:	add	x26, sp, #0x110
     e48:	add	x0, sp, #0x120
     e4c:	adrp	x24, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     e50:	str	x0, [sp, #112]
     e54:	ldr	x1, [x19]
     e58:	mov	x8, x23
     e5c:	ldr	x0, [x28]
     e60:	add	x2, x24, #0x0
     e64:	mov	x3, x25
     e68:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
     e6c:	str	xzr, [sp, #224]
     e70:	ldrb	w0, [sp, #264]
     e74:	and	w1, w0, #0x1
     e78:	bfi	w0, w1, #1, #1
     e7c:	strb	w0, [sp, #264]
     e80:	cbnz	w1, f00 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x140>
     e84:	ldr	x0, [sp, #256]
     e88:	str	x0, [sp, #224]
     e8c:	cbz	x0, 1028 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>
     e90:	ldp	x1, x2, [x20, #8]
     e94:	cmp	x1, x2
     e98:	b.eq	1228 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x468>  // b.none
     e9c:	str	x0, [x1], #8
     ea0:	str	x1, [x20, #8]
     ea4:	ldr	x0, [x19]
     ea8:	mov	w1, #0x0                   	// #0
     eac:	str	x0, [sp, #120]
     eb0:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
     eb4:	ldr	x0, [sp, #120]
     eb8:	ldr	x22, [x0, #544]
     ebc:	ldr	x0, [x0, #552]
     ec0:	str	x0, [sp, #120]
     ec4:	cmp	x22, x0
     ec8:	b.eq	1028 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>  // b.none
     ecc:	ldr	x0, [x19]
     ed0:	stp	x0, x22, [sp, #272]
     ed4:	cmp	x0, #0x0
     ed8:	ccmp	x22, #0x0, #0x4, ne  // ne = any
     edc:	b.ne	1058 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x298>  // b.any
     ee0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     ee4:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     ee8:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     eec:	add	x3, x3, #0x0
     ef0:	add	x1, x1, #0x0
     ef4:	add	x0, x0, #0x0
     ef8:	mov	w2, #0x3c                  	// #60
     efc:	bl	0 <__assert_fail>
     f00:	ldr	x2, [sp, #256]
     f04:	and	w1, w0, #0xfffffffd
     f08:	add	x8, sp, #0xf8
     f0c:	mov	x0, x26
     f10:	orr	x2, x2, #0x1
     f14:	stp	xzr, xzr, [sp, #232]
     f18:	str	xzr, [sp, #256]
     f1c:	strb	w1, [sp, #264]
     f20:	str	x2, [sp, #272]
     f24:	bl	6f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>
     f28:	ldr	x0, [sp, #248]
     f2c:	ands	x0, x0, #0xfffffffffffffffe
     f30:	b.eq	ff0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x230>  // b.none
     f34:	adrp	x4, 0 <_ZTVN4llvm18raw_string_ostreamE>
     f38:	orr	x3, x0, #0x1
     f3c:	add	x5, sp, #0x120
     f40:	add	x7, sp, #0x130
     f44:	ldr	x4, [x4]
     f48:	mov	w6, #0x1                   	// #1
     f4c:	mov	x2, #0x31                  	// #49
     f50:	add	x19, sp, #0x158
     f54:	add	x4, x4, #0x10
     f58:	mov	x0, x19
     f5c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     f60:	add	x1, x1, #0x0
     f64:	str	x3, [sp, #248]
     f68:	stp	x7, xzr, [sp, #288]
     f6c:	strb	wzr, [sp, #304]
     f70:	stp	x4, xzr, [sp, #344]
     f74:	stp	xzr, xzr, [sp, #360]
     f78:	str	w6, [sp, #376]
     f7c:	str	x5, [sp, #384]
     f80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f84:	ldp	x3, x2, [x0, #16]
     f88:	mov	x1, x0
     f8c:	cmp	x3, x2
     f90:	b.eq	12f4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x534>  // b.none
     f94:	mov	w0, #0xa                   	// #10
     f98:	strb	w0, [x2]
     f9c:	ldr	x0, [x1, #24]
     fa0:	add	x0, x0, #0x1
     fa4:	str	x0, [x1, #24]
     fa8:	ldr	x0, [sp, #248]
     fac:	ands	x0, x0, #0xfffffffffffffffe
     fb0:	b.eq	12e0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x520>  // b.none
     fb4:	ldr	x2, [x0]
     fb8:	ldr	x2, [x2, #16]
     fbc:	blr	x2
     fc0:	ldr	x0, [sp, #352]
     fc4:	ldr	x1, [sp, #368]
     fc8:	cmp	x1, x0
     fcc:	b.eq	fd8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>  // b.none
     fd0:	mov	x0, x19
     fd4:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     fd8:	ldr	x0, [sp, #384]
     fdc:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     fe0:	mov	w2, #0x2c9                 	// #713
     fe4:	add	x1, x1, #0x0
     fe8:	ldr	x0, [x0]
     fec:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     ff0:	ldr	x0, [sp, #272]
     ff4:	tbnz	w0, #0, 1238 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x478>
     ff8:	tst	x0, #0xfffffffffffffffe
     ffc:	b.ne	1238 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x478>  // b.any
    1000:	ldr	x0, [sp, #240]
    1004:	tbnz	w0, #0, 1240 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x480>
    1008:	tst	x0, #0xfffffffffffffffe
    100c:	b.ne	1240 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x480>  // b.any
    1010:	ldr	x0, [sp, #232]
    1014:	tbnz	w0, #0, 1264 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4a4>
    1018:	tst	x0, #0xfffffffffffffffe
    101c:	b.ne	1264 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4a4>  // b.any
    1020:	ldr	x0, [sp, #224]
    1024:	cbnz	x0, e90 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xd0>
    1028:	add	x19, x19, #0x8
    102c:	mov	x0, x23
    1030:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1034:	cmp	x21, x19
    1038:	b.ne	e54 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x94>  // b.any
    103c:	ldp	x23, x24, [sp, #48]
    1040:	ldp	x25, x26, [sp, #64]
    1044:	ldp	x19, x20, [sp, #16]
    1048:	ldp	x21, x22, [sp, #32]
    104c:	ldp	x27, x28, [sp, #80]
    1050:	ldp	x29, x30, [sp], #400
    1054:	ret
    1058:	add	x22, x22, #0x18
    105c:	ldur	x0, [x22, #-8]
    1060:	cbz	x0, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    1064:	ldrh	w0, [x0, #4]
    1068:	cmp	w0, #0x34
    106c:	b.eq	10ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2ec>  // b.none
    1070:	ldr	x0, [sp, #120]
    1074:	cmp	x0, x22
    1078:	b.eq	1028 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>  // b.none
    107c:	ldr	x0, [x19]
    1080:	stp	x0, x22, [sp, #272]
    1084:	add	x22, x22, #0x18
    1088:	cbnz	x0, 105c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x29c>
    108c:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1090:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1094:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1098:	add	x3, x3, #0x0
    109c:	add	x1, x1, #0x0
    10a0:	add	x0, x0, #0x0
    10a4:	mov	w2, #0x3c                  	// #60
    10a8:	bl	0 <__assert_fail>
    10ac:	mov	x0, x26
    10b0:	mov	x8, x27
    10b4:	mov	w1, #0x3f                  	// #63
    10b8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
    10bc:	ldrb	w0, [sp, #392]
    10c0:	cbz	w0, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    10c4:	mov	x0, x27
    10c8:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    10cc:	tst	w1, #0xff
    10d0:	b.eq	1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
    10d4:	cbz	x0, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    10d8:	mov	x0, x26
    10dc:	mov	x8, x27
    10e0:	mov	w1, #0x3a                  	// #58
    10e4:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
    10e8:	ldrb	w0, [sp, #392]
    10ec:	mov	x2, #0x0                   	// #0
    10f0:	str	wzr, [sp, #200]
    10f4:	cbnz	w0, 126c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4ac>
    10f8:	ldr	x0, [sp, #224]
    10fc:	mov	x1, x2
    1100:	add	x0, x0, #0x8
    1104:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
    1108:	tst	w0, #0xff
    110c:	b.eq	1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
    1110:	mov	x0, x26
    1114:	mov	x8, x27
    1118:	mov	w1, #0x3b                  	// #59
    111c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
    1120:	ldrb	w0, [sp, #392]
    1124:	str	wzr, [sp, #128]
    1128:	cbz	w0, 1140 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x380>
    112c:	mov	x0, x27
    1130:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    1134:	tst	w1, #0xff
    1138:	csel	w0, w0, wzr, ne  // ne = any
    113c:	str	w0, [sp, #128]
    1140:	ldr	x8, [sp, #112]
    1144:	mov	x0, x26
    1148:	mov	w1, #0x6e                  	// #110
    114c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
    1150:	mov	x0, x26
    1154:	mov	x8, x27
    1158:	mov	w1, #0x3                   	// #3
    115c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
    1160:	ldrb	w0, [sp, #392]
    1164:	adrp	x2, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1168:	add	x5, x2, #0x0
    116c:	cbnz	w0, 1290 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4d0>
    1170:	ldrb	w0, [sp, #336]
    1174:	cbnz	w0, 1248 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x488>
    1178:	cbz	x5, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    117c:	mov	x0, x5
    1180:	str	x5, [sp, #136]
    1184:	bl	0 <strlen>
    1188:	mov	x2, x0
    118c:	cbz	x0, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    1190:	ldr	w0, [x28, #56]
    1194:	ldr	x1, [sp, #224]
    1198:	str	x1, [sp, #144]
    119c:	ldr	x5, [sp, #136]
    11a0:	cbz	w0, 1460 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6a0>
    11a4:	ldr	x1, [x28, #40]
    11a8:	str	x1, [sp, #152]
    11ac:	cmn	x5, #0x1
    11b0:	b.eq	15d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    11b4:	cmn	x5, #0x2
    11b8:	b.eq	15d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    11bc:	sub	w0, w0, #0x1
    11c0:	mov	x1, x2
    11c4:	str	w0, [sp, #136]
    11c8:	mov	x0, x5
    11cc:	stp	x2, x5, [sp, #160]
    11d0:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    11d4:	ldr	w1, [sp, #136]
    11d8:	ldp	x2, x5, [sp, #160]
    11dc:	and	w6, w1, w0
    11e0:	mov	w8, #0x1                   	// #1
    11e4:	mov	x7, #0x0                   	// #0
    11e8:	ldr	x1, [sp, #152]
    11ec:	ubfiz	x0, x6, #5, #32
    11f0:	add	x3, x1, x0
    11f4:	ldr	x1, [x1, x0]
    11f8:	cmn	x1, #0x1
    11fc:	b.eq	1318 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x558>  // b.none
    1200:	cmn	x1, #0x2
    1204:	b.eq	130c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x54c>  // b.none
    1208:	ldr	x0, [x3, #8]
    120c:	cmp	x2, x0
    1210:	b.eq	12b0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4f0>  // b.none
    1214:	ldr	w0, [sp, #136]
    1218:	add	w6, w6, w8
    121c:	add	w8, w8, #0x1
    1220:	and	w6, w0, w6
    1224:	b	11e8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x428>
    1228:	add	x2, sp, #0xe0
    122c:	mov	x0, x20
    1230:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1234:	b	ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xe4>
    1238:	mov	x0, x26
    123c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    1240:	add	x0, sp, #0xf0
    1244:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    1248:	ldr	x0, [sp, #112]
    124c:	str	x5, [sp, #136]
    1250:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    1254:	tst	w1, #0xff
    1258:	ldr	x5, [sp, #136]
    125c:	csel	x5, x5, x0, eq  // eq = none
    1260:	b	1178 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b8>
    1264:	add	x0, sp, #0xe8
    1268:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    126c:	mov	x0, x27
    1270:	str	x2, [sp, #128]
    1274:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    1278:	tst	w1, #0xff
    127c:	ldr	x2, [sp, #128]
    1280:	b.eq	10f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x338>  // b.none
    1284:	and	x2, x0, #0xffffffff
    1288:	str	w0, [sp, #200]
    128c:	b	10f8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x338>
    1290:	mov	x0, x27
    1294:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    1298:	adrp	x2, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    129c:	mov	x5, x0
    12a0:	tst	w1, #0xff
    12a4:	b.ne	1170 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b0>  // b.any
    12a8:	add	x5, x2, #0x0
    12ac:	b	1170 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b0>
    12b0:	mov	x0, x5
    12b4:	stp	x5, x2, [sp, #160]
    12b8:	str	w6, [sp, #176]
    12bc:	str	x7, [sp, #184]
    12c0:	str	w8, [sp, #192]
    12c4:	bl	0 <memcmp>
    12c8:	cbz	w0, 1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    12cc:	ldr	w6, [sp, #176]
    12d0:	ldr	w8, [sp, #192]
    12d4:	ldp	x5, x2, [sp, #160]
    12d8:	ldr	x7, [sp, #184]
    12dc:	b	1214 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x454>
    12e0:	mov	x0, x1
    12e4:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    12e8:	add	x1, x1, #0x0
    12ec:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    12f0:	b	fc0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x200>
    12f4:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    12f8:	add	x1, x1, #0x0
    12fc:	mov	x2, #0x1                   	// #1
    1300:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1304:	mov	x1, x0
    1308:	b	fa8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e8>
    130c:	cmp	x7, #0x0
    1310:	csel	x7, x7, x3, ne  // ne = any
    1314:	b	1214 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x454>
    1318:	ldr	x1, [x28, #32]
    131c:	cmp	x7, #0x0
    1320:	ldr	w0, [x28, #56]
    1324:	csel	x3, x3, x7, eq  // eq = none
    1328:	ldr	w6, [x28, #48]
    132c:	add	x1, x1, #0x1
    1330:	str	x1, [x28, #32]
    1334:	add	w6, w6, #0x1
    1338:	add	w7, w0, w0, lsl #1
    133c:	lsl	w1, w0, #1
    1340:	cmp	w7, w6, lsl #2
    1344:	b.ls	1470 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6b0>  // b.plast
    1348:	ldr	w1, [x28, #52]
    134c:	add	w1, w6, w1
    1350:	sub	w1, w0, w1
    1354:	cmp	w1, w0, lsr #3
    1358:	b.ls	13c8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x608>  // b.plast
    135c:	ldr	x0, [x3]
    1360:	str	w6, [x28, #48]
    1364:	cmn	x0, #0x1
    1368:	b.eq	1378 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x5b8>  // b.none
    136c:	ldr	w0, [x28, #52]
    1370:	sub	w0, w0, #0x1
    1374:	str	w0, [x28, #52]
    1378:	ldr	x0, [sp, #104]
    137c:	ldr	x1, [x0]
    1380:	stp	x5, x2, [x3]
    1384:	ldr	w2, [sp, #200]
    1388:	ldr	x0, [sp, #144]
    138c:	str	x0, [x3, #16]
    1390:	ldr	x0, [x28, #32]
    1394:	str	w2, [x3, #24]
    1398:	ldr	w2, [sp, #128]
    139c:	str	w2, [x3, #28]
    13a0:	cmp	x1, x0
    13a4:	b.eq	1070 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
    13a8:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    13ac:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    13b0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    13b4:	add	x3, x3, #0x0
    13b8:	add	x1, x1, #0x0
    13bc:	add	x0, x0, #0x0
    13c0:	mov	w2, #0x49f                 	// #1183
    13c4:	bl	0 <__assert_fail>
    13c8:	mov	w1, w0
    13cc:	stp	x2, x5, [sp, #152]
    13d0:	ldr	x0, [sp, #104]
    13d4:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    13d8:	ldr	w0, [x28, #56]
    13dc:	cbz	w0, 15b0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7f0>
    13e0:	ldp	x2, x5, [sp, #152]
    13e4:	stp	x2, x5, [sp, #168]
    13e8:	mov	w8, #0x1                   	// #1
    13ec:	sub	w0, w0, #0x1
    13f0:	str	w0, [sp, #136]
    13f4:	str	w8, [sp, #160]
    13f8:	mov	x1, x2
    13fc:	mov	x0, x5
    1400:	ldr	x2, [x28, #40]
    1404:	str	x2, [sp, #152]
    1408:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    140c:	ldp	x2, x5, [sp, #168]
    1410:	mov	x7, #0x0                   	// #0
    1414:	ldr	w1, [sp, #136]
    1418:	ldr	w8, [sp, #160]
    141c:	and	w6, w1, w0
    1420:	ldr	x1, [sp, #152]
    1424:	ubfiz	x0, x6, #5, #32
    1428:	add	x3, x1, x0
    142c:	ldr	x1, [x1, x0]
    1430:	cmn	x1, #0x1
    1434:	b.eq	1558 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x798>  // b.none
    1438:	cmn	x1, #0x2
    143c:	b.eq	154c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x78c>  // b.none
    1440:	ldr	x0, [x3, #8]
    1444:	cmp	x2, x0
    1448:	b.eq	1514 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x754>  // b.none
    144c:	ldr	w0, [sp, #136]
    1450:	add	w6, w6, w8
    1454:	add	w8, w8, #0x1
    1458:	and	w6, w0, w6
    145c:	b	1420 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x660>
    1460:	ldr	x0, [x28, #32]
    1464:	mov	w1, #0x0                   	// #0
    1468:	add	x0, x0, #0x1
    146c:	str	x0, [x28, #32]
    1470:	ldr	x0, [sp, #104]
    1474:	str	x2, [sp, #136]
    1478:	str	x5, [sp, #152]
    147c:	bl	0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    1480:	ldr	w0, [x28, #56]
    1484:	ldr	x2, [sp, #136]
    1488:	ldr	x5, [sp, #152]
    148c:	cbz	w0, 15b0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7f0>
    1490:	ldr	x1, [x28, #40]
    1494:	str	x1, [sp, #152]
    1498:	cmn	x5, #0x1
    149c:	b.eq	15d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    14a0:	cmn	x5, #0x2
    14a4:	b.eq	15d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    14a8:	sub	w0, w0, #0x1
    14ac:	mov	x1, x2
    14b0:	str	w0, [sp, #136]
    14b4:	mov	x0, x5
    14b8:	stp	x2, x5, [sp, #160]
    14bc:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    14c0:	ldr	w1, [sp, #136]
    14c4:	ldp	x2, x5, [sp, #160]
    14c8:	and	w6, w1, w0
    14cc:	mov	w8, #0x1                   	// #1
    14d0:	mov	x7, #0x0                   	// #0
    14d4:	ldr	x1, [sp, #152]
    14d8:	ubfiz	x0, x6, #5, #32
    14dc:	add	x3, x1, x0
    14e0:	ldr	x1, [x1, x0]
    14e4:	cmn	x1, #0x1
    14e8:	b.eq	1558 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x798>  // b.none
    14ec:	cmn	x1, #0x2
    14f0:	b.eq	15a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7e4>  // b.none
    14f4:	ldr	x0, [x3, #8]
    14f8:	cmp	x2, x0
    14fc:	b.eq	156c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7ac>  // b.none
    1500:	ldr	w0, [sp, #136]
    1504:	add	w6, w6, w8
    1508:	add	w8, w8, #0x1
    150c:	and	w6, w0, w6
    1510:	b	14d4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x714>
    1514:	mov	x0, x5
    1518:	stp	x5, x2, [sp, #160]
    151c:	str	x3, [sp, #176]
    1520:	str	w6, [sp, #184]
    1524:	str	x7, [sp, #192]
    1528:	str	w8, [sp, #204]
    152c:	bl	0 <memcmp>
    1530:	ldp	x5, x2, [sp, #160]
    1534:	ldr	x3, [sp, #176]
    1538:	cbz	w0, 1560 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7a0>
    153c:	ldr	w6, [sp, #184]
    1540:	ldr	w8, [sp, #204]
    1544:	ldr	x7, [sp, #192]
    1548:	b	144c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x68c>
    154c:	cmp	x7, #0x0
    1550:	csel	x7, x7, x3, ne  // ne = any
    1554:	b	144c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x68c>
    1558:	cmp	x7, #0x0
    155c:	csel	x3, x3, x7, eq  // eq = none
    1560:	ldr	w6, [x28, #48]
    1564:	add	w6, w6, #0x1
    1568:	b	135c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x59c>
    156c:	mov	x0, x5
    1570:	stp	x5, x2, [sp, #160]
    1574:	str	x3, [sp, #176]
    1578:	str	w6, [sp, #184]
    157c:	str	x7, [sp, #192]
    1580:	str	w8, [sp, #204]
    1584:	bl	0 <memcmp>
    1588:	ldp	x5, x2, [sp, #160]
    158c:	ldr	x3, [sp, #176]
    1590:	cbz	w0, 1560 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7a0>
    1594:	ldr	w6, [sp, #184]
    1598:	ldr	w8, [sp, #204]
    159c:	ldr	x7, [sp, #192]
    15a0:	b	1500 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x740>
    15a4:	cmp	x7, #0x0
    15a8:	csel	x7, x7, x3, ne  // ne = any
    15ac:	b	1500 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x740>
    15b0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15b4:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15b8:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15bc:	add	x3, x3, #0x0
    15c0:	add	x1, x1, #0x0
    15c4:	add	x0, x0, #0x0
    15c8:	mov	w2, #0x22f                 	// #559
    15cc:	bl	0 <__assert_fail>
    15d0:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15d4:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15d8:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
    15dc:	add	x3, x3, #0x0
    15e0:	add	x1, x1, #0x0
    15e4:	add	x0, x0, #0x0
    15e8:	mov	w2, #0x250                 	// #592
    15ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #96]
  18:	ldr	x1, [x1]
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, sp, #0x50
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x21, #0x10
  2c:	add	x1, x1, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x19, x8
  38:	str	x23, [sp, #48]
  3c:	add	x23, sp, #0x70
  40:	stp	x4, xzr, [sp, #80]
  44:	stp	x1, xzr, [sp, #112]
  48:	mov	x1, x23
  4c:	stp	xzr, xzr, [sp, #128]
  50:	str	w3, [sp, #144]
  54:	str	x21, [sp, #152]
  58:	blr	x2
  5c:	ldr	x0, [sp, #120]
  60:	ldr	x1, [sp, #136]
  64:	cmp	x1, x0
  68:	b.eq	74 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x74>  // b.none
  6c:	mov	x0, x23
  70:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  74:	ldr	x1, [sp, #152]
  78:	add	x0, x19, #0x10
  7c:	ldr	x20, [x1, #8]
  80:	str	x0, [x19]
  84:	ldr	x22, [x1]
  88:	cmn	x22, x20
  8c:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  90:	b.eq	128 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x128>  // b.none
  94:	str	x20, [sp, #72]
  98:	cmp	x20, #0xf
  9c:	b.hi	f4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xf4>  // b.pmore
  a0:	cmp	x20, #0x1
  a4:	b.ne	ec <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xec>  // b.any
  a8:	ldrb	w1, [x22]
  ac:	strb	w1, [x19, #16]
  b0:	str	x20, [x19, #8]
  b4:	add	x21, x21, #0x10
  b8:	strb	wzr, [x0, x20]
  bc:	mov	x0, x23
  c0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  c4:	ldr	x0, [sp, #80]
  c8:	cmp	x0, x21
  cc:	b.eq	d4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xd4>  // b.none
  d0:	bl	0 <_ZdlPv>
  d4:	mov	x0, x19
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldr	x23, [sp, #48]
  e4:	ldp	x29, x30, [sp], #160
  e8:	ret
  ec:	cbz	x20, b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
  f0:	b	110 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x110>
  f4:	add	x1, sp, #0x48
  f8:	mov	x0, x19
  fc:	mov	x2, #0x0                   	// #0
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 104:	ldr	x1, [sp, #72]
 108:	str	x0, [x19]
 10c:	str	x1, [x19, #16]
 110:	mov	x2, x20
 114:	mov	x1, x22
 118:	bl	0 <memcpy>
 11c:	ldr	x0, [x19]
 120:	ldr	x20, [sp, #72]
 124:	b	b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
 128:	adrp	x0, 0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
 12c:	add	x0, x0, #0x0
 130:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x21, x1
  24:	stp	x27, x28, [sp, #80]
  28:	mov	x27, x1
  2c:	sub	x1, x26, x24
  30:	cmp	x3, x1, asr #3
  34:	b.eq	1ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.none
  38:	mov	x22, x0
  3c:	mov	x20, x2
  40:	asr	x0, x1, #3
  44:	sub	x28, x21, x24
  48:	cbz	x0, 18c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  54:	lsl	x0, x0, #1
  58:	b.ls	178 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x178>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x23, x0
  68:	add	x25, x0, x25
  6c:	add	x19, x0, #0x8
  70:	ldr	x0, [x20]
  74:	str	x0, [x23, x28]
  78:	str	xzr, [x20]
  7c:	cmp	x21, x24
  80:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xcc>  // b.none
  84:	mov	x20, x23
  88:	mov	x19, x24
  8c:	nop
  90:	ldr	x1, [x19]
  94:	str	xzr, [x19]
  98:	str	x1, [x20]
  9c:	ldr	x0, [x19]
  a0:	cbz	x0, 164 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x164>
  a4:	ldr	x1, [x0]
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	ldr	x1, [x1, #8]
  b4:	blr	x1
  b8:	cmp	x21, x19
  bc:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
  c0:	sub	x19, x21, x24
  c4:	add	x19, x19, #0x8
  c8:	add	x19, x23, x19
  cc:	cmp	x21, x26
  d0:	b.eq	134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d4:	sub	x26, x26, x21
  d8:	sub	x26, x26, #0x8
  dc:	lsr	x1, x26, #3
  e0:	add	x1, x1, #0x1
  e4:	cbz	x26, 194 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x194>
  e8:	lsr	x0, x1, #1
  ec:	mov	x2, #0x0                   	// #0
  f0:	lsl	x0, x0, #4
  f4:	nop
  f8:	ldr	q0, [x21, x2]
  fc:	str	q0, [x19, x2]
 100:	add	x2, x2, #0x10
 104:	cmp	x0, x2
 108:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 10c:	and	x0, x1, #0xfffffffffffffffe
 110:	cmp	x1, x0
 114:	lsl	x0, x0, #3
 118:	add	x27, x21, x0
 11c:	add	x0, x19, x0
 120:	b.eq	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 124:	ldr	x1, [x27]
 128:	str	x1, [x0]
 12c:	add	x26, x26, #0x8
 130:	add	x19, x19, x26
 134:	cbz	x24, 140 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x140>
 138:	mov	x0, x24
 13c:	bl	0 <_ZdlPv>
 140:	ldp	x27, x28, [sp, #80]
 144:	stp	x23, x19, [x22]
 148:	str	x25, [x22, #16]
 14c:	ldp	x19, x20, [sp, #16]
 150:	ldp	x21, x22, [sp, #32]
 154:	ldp	x23, x24, [sp, #48]
 158:	ldp	x25, x26, [sp, #64]
 15c:	ldp	x29, x30, [sp], #96
 160:	ret
 164:	add	x19, x19, #0x8
 168:	add	x20, x20, #0x8
 16c:	cmp	x21, x19
 170:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
 174:	b	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
 178:	cbnz	x0, 19c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x19c>
 17c:	mov	x19, #0x8                   	// #8
 180:	mov	x25, #0x0                   	// #0
 184:	mov	x23, #0x0                   	// #0
 188:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>
 18c:	mov	x25, #0x8                   	// #8
 190:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 194:	mov	x0, x19
 198:	b	124 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>
 19c:	cmp	x0, x3
 1a0:	csel	x0, x0, x3, ls  // ls = plast
 1a4:	lsl	x25, x0, #3
 1a8:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 1ac:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>:
   0:	ldrb	w2, [x0, #8]
   4:	tbnz	w2, #1, 28 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x28>
   8:	tbz	w2, #0, 24 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x24>
   c:	ldr	x0, [x0]
  10:	cbz	x0, 24 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x24>
  14:	ldr	x1, [x0]
  18:	ldr	x1, [x1, #8]
  1c:	mov	x16, x1
  20:	br	x16
  24:	ret
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	sub	w1, w1, #0x1
   4:	stp	x29, x30, [sp, #-112]!
   8:	orr	x2, x1, x1, lsr #1
   c:	mov	x29, sp
  10:	orr	x2, x2, x2, lsr #2
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	orr	x2, x2, x2, lsr #4
  20:	mov	w0, #0x40                  	// #64
  24:	stp	x21, x22, [sp, #32]
  28:	orr	x2, x2, x2, lsr #8
  2c:	ldr	w19, [x20, #24]
  30:	orr	x2, x2, x2, lsr #16
  34:	add	x2, x2, #0x1
  38:	cmp	w2, w0
  3c:	csel	w0, w2, w0, cs  // cs = hs, nlast
  40:	str	w0, [x20, #24]
  44:	ldr	x22, [x20, #8]
  48:	ubfiz	x0, x0, #5, #32
  4c:	bl	0 <_Znwm>
  50:	str	x0, [x20, #8]
  54:	ldr	w1, [x20, #24]
  58:	sub	w2, w1, #0x1
  5c:	and	w2, w2, w1
  60:	cbz	x22, 1b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1b8>
  64:	stp	x27, x28, [sp, #80]
  68:	ubfiz	x19, x19, #5, #32
  6c:	add	x27, x22, x19
  70:	str	xzr, [x20, #16]
  74:	cbnz	w2, 224 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x224>
  78:	ubfiz	x1, x1, #5, #32
  7c:	mov	x2, #0xffffffffffffffff    	// #-1
  80:	add	x1, x0, x1
  84:	cmp	x0, x1
  88:	b.eq	a0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xa0>  // b.none
  8c:	nop
  90:	stp	x2, xzr, [x0]
  94:	add	x0, x0, #0x20
  98:	cmp	x1, x0
  9c:	b.ne	90 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x90>  // b.any
  a0:	cmp	x27, x22
  a4:	b.eq	160 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x160>  // b.none
  a8:	mov	x21, x22
  ac:	stp	x23, x24, [sp, #48]
  b0:	stp	x25, x26, [sp, #64]
  b4:	b	c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xc4>
  b8:	add	x21, x21, #0x20
  bc:	cmp	x27, x21
  c0:	b.eq	158 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x158>  // b.none
  c4:	ldr	x0, [x21]
  c8:	cmn	x0, #0x1
  cc:	b.eq	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>  // b.none
  d0:	cmn	x0, #0x2
  d4:	b.eq	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>  // b.none
  d8:	ldr	w2, [x20, #24]
  dc:	cbz	w2, 24c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x24c>
  e0:	ldr	x1, [x21, #8]
  e4:	sub	w25, w2, #0x1
  e8:	ldr	x24, [x20, #8]
  ec:	mov	w26, #0x1                   	// #1
  f0:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  f4:	and	w23, w25, w0
  f8:	ldp	x3, x28, [x21]
  fc:	mov	x4, #0x0                   	// #0
 100:	ubfiz	x0, x23, #5, #32
 104:	add	x2, x24, x0
 108:	ldr	x1, [x24, x0]
 10c:	cmn	x1, #0x1
 110:	b.eq	17c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x17c>  // b.none
 114:	cmn	x1, #0x2
 118:	b.eq	1a4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1a4>  // b.none
 11c:	ldr	x0, [x2, #8]
 120:	cmp	x0, x28
 124:	b.ne	148 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x148>  // b.any
 128:	str	x4, [sp, #96]
 12c:	cbz	x28, 184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>
 130:	mov	x2, x28
 134:	mov	x0, x3
 138:	str	x3, [sp, #104]
 13c:	bl	0 <memcmp>
 140:	cbz	w0, 184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>
 144:	ldp	x4, x3, [sp, #96]
 148:	add	w23, w23, w26
 14c:	and	w23, w25, w23
 150:	add	w26, w26, #0x1
 154:	b	100 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x100>
 158:	ldp	x23, x24, [sp, #48]
 15c:	ldp	x25, x26, [sp, #64]
 160:	mov	x1, x19
 164:	mov	x0, x22
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x27, x28, [sp, #80]
 174:	ldp	x29, x30, [sp], #112
 178:	b	0 <_ZdlPvm>
 17c:	cmn	x3, #0x1
 180:	b.ne	1f8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1f8>  // b.any
 184:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 188:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 18c:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 190:	add	x3, x3, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x0, x0, #0x0
 19c:	mov	w2, #0x17a                 	// #378
 1a0:	bl	0 <__assert_fail>
 1a4:	cmn	x3, #0x2
 1a8:	b.eq	184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>  // b.none
 1ac:	cmp	x4, #0x0
 1b0:	csel	x4, x4, x2, ne  // ne = any
 1b4:	b	148 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x148>
 1b8:	str	xzr, [x20, #16]
 1bc:	cbnz	w2, 220 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x220>
 1c0:	ubfiz	x1, x1, #5, #32
 1c4:	mov	x2, #0xffffffffffffffff    	// #-1
 1c8:	add	x1, x0, x1
 1cc:	cmp	x0, x1
 1d0:	b.eq	1e8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1e8>  // b.none
 1d4:	nop
 1d8:	stp	x2, xzr, [x0]
 1dc:	add	x0, x0, #0x20
 1e0:	cmp	x1, x0
 1e4:	b.ne	1d8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1d8>  // b.any
 1e8:	ldp	x19, x20, [sp, #16]
 1ec:	ldp	x21, x22, [sp, #32]
 1f0:	ldp	x29, x30, [sp], #112
 1f4:	ret
 1f8:	cmp	x4, #0x0
 1fc:	csel	x4, x4, x2, ne  // ne = any
 200:	ldp	x0, x1, [x21, #16]
 204:	ldp	x2, x3, [x21]
 208:	stp	x0, x1, [x4, #16]
 20c:	ldr	w0, [x20, #16]
 210:	stp	x2, x3, [x4]
 214:	add	w0, w0, #0x1
 218:	str	w0, [x20, #16]
 21c:	b	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>
 220:	stp	x27, x28, [sp, #80]
 224:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 228:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 22c:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 230:	add	x3, x3, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x0, x0, #0x0
 23c:	mov	w2, #0x15b                 	// #347
 240:	stp	x23, x24, [sp, #48]
 244:	stp	x25, x26, [sp, #64]
 248:	bl	0 <__assert_fail>
 24c:	mov	x0, #0x0                   	// #0
 250:	ldp	x2, x3, [x21]
 254:	stp	x2, x3, [x0]
 258:	brk	#0x3e8

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL12getSeparatorRKN4llvm5TwineE>:
       0:	stp	x29, x30, [sp, #-80]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	add	x19, sp, #0x30
      10:	mov	x8, x19
      14:	str	x21, [sp, #32]
      18:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
      1c:	ldp	x21, x2, [sp, #48]
      20:	add	x19, x19, #0x10
      24:	cbz	x2, 70 <_ZL12getSeparatorRKN4llvm5TwineE+0x70>
      28:	mov	x0, x21
      2c:	mov	w1, #0xa                   	// #10
      30:	bl	0 <memchr>
      34:	cbz	x0, 70 <_ZL12getSeparatorRKN4llvm5TwineE+0x70>
      38:	sub	x20, x0, x21
      3c:	cmp	x21, x19
      40:	b.eq	4c <_ZL12getSeparatorRKN4llvm5TwineE+0x4c>  // b.none
      44:	mov	x0, x21
      48:	bl	0 <_ZdlPv>
      4c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      50:	cmn	x20, #0x1
      54:	add	x0, x0, #0x0
      58:	mov	x1, #0x1                   	// #1
      5c:	b.eq	80 <_ZL12getSeparatorRKN4llvm5TwineE+0x80>  // b.none
      60:	ldp	x19, x20, [sp, #16]
      64:	ldr	x21, [sp, #32]
      68:	ldp	x29, x30, [sp], #80
      6c:	ret
      70:	cmp	x21, x19
      74:	b.eq	80 <_ZL12getSeparatorRKN4llvm5TwineE+0x80>  // b.none
      78:	mov	x0, x21
      7c:	bl	0 <_ZdlPv>
      80:	mov	x1, #0x0                   	// #0
      84:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      88:	add	x0, x0, #0x0
      8c:	ldp	x19, x20, [sp, #16]
      90:	ldr	x21, [sp, #32]
      94:	ldp	x29, x30, [sp], #80
      98:	ret
      9c:	nop

00000000000000a0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>:
      a0:	stp	x29, x30, [sp, #-48]!
      a4:	mov	x29, sp
      a8:	stp	x19, x20, [sp, #16]
      ac:	and	w20, w1, #0xff
      b0:	stp	x21, x22, [sp, #32]
      b4:	and	w21, w2, #0xffff
      b8:	and	w22, w3, #0xff
      bc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
      c0:	ldr	x2, [x0, #48]
      c4:	ubfiz	x1, x20, #1, #8
      c8:	ldrh	w1, [x2, x1]
      cc:	tst	w21, w1
      d0:	b.ne	108 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x68>  // b.any
      d4:	mov	w1, #0x0                   	// #0
      d8:	tbz	w22, #0, f4 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x54>
      dc:	ldrb	w1, [x0, #56]
      e0:	mov	x19, x0
      e4:	cbz	w1, 120 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x80>
      e8:	ldrb	w1, [x0, #152]
      ec:	cmp	w20, w1
      f0:	cset	w1, eq  // eq = none
      f4:	mov	w0, w1
      f8:	ldp	x19, x20, [sp, #16]
      fc:	ldp	x21, x22, [sp, #32]
     100:	ldp	x29, x30, [sp], #48
     104:	ret
     108:	mov	w1, #0x1                   	// #1
     10c:	mov	w0, w1
     110:	ldp	x19, x20, [sp, #16]
     114:	ldp	x21, x22, [sp, #32]
     118:	ldp	x29, x30, [sp], #48
     11c:	ret
     120:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
     124:	ldr	x2, [x19]
     128:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     12c:	add	x0, x0, #0x0
     130:	mov	w1, #0x5f                  	// #95
     134:	ldr	x2, [x2, #48]
     138:	cmp	x2, x0
     13c:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x4c>  // b.none
     140:	mov	x0, x19
     144:	blr	x2
     148:	and	w1, w0, #0xff
     14c:	b	ec <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x4c>

0000000000000150 <__tcf_0>:
     150:	stp	x29, x30, [sp, #-48]!
     154:	adrp	x0, 0 <__pthread_key_create>
     158:	mov	x29, sp
     15c:	ldr	x0, [x0]
     160:	stp	x19, x20, [sp, #16]
     164:	str	x21, [sp, #32]
     168:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     16c:	add	x21, x21, #0x0
     170:	add	x19, x21, #0x120
     174:	cbnz	x0, 18c <__tcf_0+0x3c>
     178:	b	250 <__tcf_0+0x100>
     17c:	add	x0, x19, #0x8
     180:	bl	0 <_ZNSt6localeD1Ev>
     184:	cmp	x19, x21
     188:	b.eq	200 <__tcf_0+0xb0>  // b.none
     18c:	ldur	x20, [x19, #-8]
     190:	sub	x19, x19, #0x20
     194:	add	x0, x20, #0x8
     198:	cbz	x20, 17c <__tcf_0+0x2c>
     19c:	ldaxr	w1, [x0]
     1a0:	sub	w2, w1, #0x1
     1a4:	stlxr	w3, w2, [x0]
     1a8:	cbnz	w3, 19c <__tcf_0+0x4c>
     1ac:	cmp	w1, #0x1
     1b0:	b.ne	17c <__tcf_0+0x2c>  // b.any
     1b4:	ldr	x1, [x20]
     1b8:	mov	x0, x20
     1bc:	ldr	x1, [x1, #16]
     1c0:	blr	x1
     1c4:	add	x0, x20, #0xc
     1c8:	ldaxr	w1, [x0]
     1cc:	sub	w2, w1, #0x1
     1d0:	stlxr	w3, w2, [x0]
     1d4:	cbnz	w3, 1c8 <__tcf_0+0x78>
     1d8:	cmp	w1, #0x1
     1dc:	b.ne	17c <__tcf_0+0x2c>  // b.any
     1e0:	ldr	x1, [x20]
     1e4:	mov	x0, x20
     1e8:	ldr	x1, [x1, #24]
     1ec:	blr	x1
     1f0:	add	x0, x19, #0x8
     1f4:	bl	0 <_ZNSt6localeD1Ev>
     1f8:	cmp	x19, x21
     1fc:	b.ne	18c <__tcf_0+0x3c>  // b.any
     200:	ldp	x19, x20, [sp, #16]
     204:	ldr	x21, [sp, #32]
     208:	ldp	x29, x30, [sp], #48
     20c:	ret
     210:	ldr	x1, [x20]
     214:	mov	x0, x20
     218:	ldr	x1, [x1, #16]
     21c:	blr	x1
     220:	ldr	w0, [x20, #12]
     224:	subs	w1, w0, #0x1
     228:	str	w1, [x20, #12]
     22c:	b.ne	240 <__tcf_0+0xf0>  // b.any
     230:	ldr	x1, [x20]
     234:	mov	x0, x20
     238:	ldr	x1, [x1, #24]
     23c:	blr	x1
     240:	add	x0, x19, #0x8
     244:	bl	0 <_ZNSt6localeD1Ev>
     248:	cmp	x19, x21
     24c:	b.eq	200 <__tcf_0+0xb0>  // b.none
     250:	ldur	x20, [x19, #-8]
     254:	sub	x19, x19, #0x20
     258:	cbz	x20, 240 <__tcf_0+0xf0>
     25c:	ldr	w0, [x20, #8]
     260:	subs	w1, w0, #0x1
     264:	str	w1, [x20, #8]
     268:	b.ne	240 <__tcf_0+0xf0>  // b.any
     26c:	b	210 <__tcf_0+0xc0>

0000000000000270 <_ZN3lld4outsEv>:
     270:	adrp	x0, 1a8 <__tcf_0+0x58>
     274:	ldr	x0, [x0]
     278:	ldr	x0, [x0]
     27c:	cbz	x0, 284 <_ZN3lld4outsEv+0x14>
     280:	ret
     284:	b	0 <_ZN4llvm4outsEv>

0000000000000288 <_ZN3lld4errsEv>:
     288:	adrp	x0, 1a0 <__tcf_0+0x50>
     28c:	ldr	x0, [x0]
     290:	ldr	x0, [x0]
     294:	cbz	x0, 29c <_ZN3lld4errsEv+0x14>
     298:	ret
     29c:	b	0 <_ZN4llvm4errsEv>

00000000000002a0 <_ZN3lld12errorHandlerEv>:
     2a0:	stp	x29, x30, [sp, #-32]!
     2a4:	mov	x29, sp
     2a8:	stp	x19, x20, [sp, #16]
     2ac:	adrp	x19, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2b0:	add	x19, x19, #0x0
     2b4:	add	x19, x19, #0x120
     2b8:	ldarb	w0, [x19]
     2bc:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2c0:	tbz	w0, #0, 2d4 <_ZN3lld12errorHandlerEv+0x34>
     2c4:	add	x0, x20, #0x0
     2c8:	ldp	x19, x20, [sp, #16]
     2cc:	ldp	x29, x30, [sp], #32
     2d0:	ret
     2d4:	mov	x0, x19
     2d8:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2dc:	bl	0 <__cxa_guard_acquire>
     2e0:	cbz	w0, 2c4 <_ZN3lld12errorHandlerEv+0x24>
     2e4:	mov	x0, x19
     2e8:	bl	0 <__cxa_guard_release>
     2ec:	add	x1, x20, #0x0
     2f0:	adrp	x2, 0 <__dso_handle>
     2f4:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2f8:	add	x2, x2, #0x0
     2fc:	add	x0, x0, #0x0
     300:	bl	0 <__cxa_atexit>
     304:	add	x0, x20, #0x0
     308:	ldp	x19, x20, [sp, #16]
     30c:	ldp	x29, x30, [sp], #32
     310:	ret
     314:	nop

0000000000000318 <_ZN3lld7exitLldEi>:
     318:	stp	x29, x30, [sp, #-32]!
     31c:	mov	x29, sp
     320:	str	x19, [sp, #16]
     324:	mov	w19, w0
     328:	bl	2a0 <_ZN3lld12errorHandlerEv>
     32c:	ldr	x0, [x0, #56]
     330:	cbz	x0, 348 <_ZN3lld7exitLldEi+0x30>
     334:	bl	2a0 <_ZN3lld12errorHandlerEv>
     338:	ldr	x0, [x0, #56]
     33c:	ldr	x1, [x0]
     340:	ldr	x1, [x1, #48]
     344:	blr	x1
     348:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     34c:	bl	270 <_ZN3lld4outsEv>
     350:	ldr	x2, [x0, #8]
     354:	ldr	x1, [x0, #24]
     358:	cmp	x1, x2
     35c:	b.eq	364 <_ZN3lld7exitLldEi+0x4c>  // b.none
     360:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     364:	bl	288 <_ZN3lld4errsEv>
     368:	ldr	x2, [x0, #8]
     36c:	ldr	x1, [x0, #24]
     370:	cmp	x1, x2
     374:	b.eq	37c <_ZN3lld7exitLldEi+0x64>  // b.none
     378:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     37c:	mov	w0, w19
     380:	bl	0 <_exit>
     384:	nop

0000000000000388 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     388:	stp	x29, x30, [sp, #-64]!
     38c:	mov	x29, sp
     390:	stp	x19, x20, [sp, #16]
     394:	mov	x20, x0
     398:	ldrb	w0, [x0, #50]
     39c:	cbnz	w0, 3ac <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x24>
     3a0:	ldp	x19, x20, [sp, #16]
     3a4:	ldp	x29, x30, [sp], #64
     3a8:	ret
     3ac:	stp	x21, x22, [sp, #32]
     3b0:	adrp	x22, 0 <__pthread_key_create>
     3b4:	mov	x21, x1
     3b8:	ldr	x0, [x22]
     3bc:	str	x23, [sp, #48]
     3c0:	cbz	x0, 3d8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x50>
     3c4:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     3c8:	add	x0, x0, #0x0
     3cc:	add	x0, x0, #0x128
     3d0:	bl	0 <pthread_mutex_lock>
     3d4:	cbnz	w0, 504 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x17c>
     3d8:	bl	288 <_ZN3lld4errsEv>
     3dc:	mov	x19, x0
     3e0:	ldp	x3, x4, [x0, #16]
     3e4:	ldp	x1, x23, [x20, #32]
     3e8:	sub	x3, x3, x4
     3ec:	cmp	x3, x23
     3f0:	b.cc	468 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xe0>  // b.lo, b.ul, b.last
     3f4:	cbnz	x23, 4e4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x15c>
     3f8:	cmp	x3, #0x1
     3fc:	b.ls	484 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xfc>  // b.plast
     400:	mov	w0, #0x203a                	// #8250
     404:	strh	w0, [x4]
     408:	mov	x1, x19
     40c:	ldr	x0, [x19, #24]
     410:	add	x0, x0, #0x2
     414:	str	x0, [x19, #24]
     418:	mov	x0, x21
     41c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     420:	ldp	x1, x0, [x19, #16]
     424:	cmp	x1, x0
     428:	b.eq	4b4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x12c>  // b.none
     42c:	mov	w1, #0xa                   	// #10
     430:	strb	w1, [x0]
     434:	ldr	x22, [x22]
     438:	ldr	x0, [x19, #24]
     43c:	add	x0, x0, #0x1
     440:	str	x0, [x19, #24]
     444:	cbz	x22, 4d0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x148>
     448:	ldp	x19, x20, [sp, #16]
     44c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     450:	ldp	x21, x22, [sp, #32]
     454:	add	x0, x0, #0x0
     458:	ldr	x23, [sp, #48]
     45c:	add	x0, x0, #0x128
     460:	ldp	x29, x30, [sp], #64
     464:	b	0 <pthread_mutex_unlock>
     468:	mov	x2, x23
     46c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     470:	ldp	x3, x4, [x0, #16]
     474:	mov	x19, x0
     478:	sub	x3, x3, x4
     47c:	cmp	x3, #0x1
     480:	b.hi	400 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x78>  // b.pmore
     484:	mov	x0, x19
     488:	mov	x2, #0x2                   	// #2
     48c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     490:	add	x1, x1, #0x0
     494:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     498:	mov	x19, x0
     49c:	mov	x1, x19
     4a0:	mov	x0, x21
     4a4:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     4a8:	ldp	x1, x0, [x19, #16]
     4ac:	cmp	x1, x0
     4b0:	b.ne	42c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xa4>  // b.any
     4b4:	mov	x0, x19
     4b8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     4bc:	mov	x2, #0x1                   	// #1
     4c0:	add	x1, x1, #0x0
     4c4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     4c8:	ldr	x22, [x22]
     4cc:	cbnz	x22, 448 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xc0>
     4d0:	ldp	x19, x20, [sp, #16]
     4d4:	ldp	x21, x22, [sp, #32]
     4d8:	ldr	x23, [sp, #48]
     4dc:	ldp	x29, x30, [sp], #64
     4e0:	ret
     4e4:	mov	x0, x4
     4e8:	mov	x2, x23
     4ec:	bl	0 <memcpy>
     4f0:	ldp	x3, x4, [x19, #16]
     4f4:	add	x4, x4, x23
     4f8:	str	x4, [x19, #24]
     4fc:	sub	x3, x3, x4
     500:	b	3f8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x70>
     504:	bl	0 <_ZSt20__throw_system_errori>

0000000000000508 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     508:	stp	x29, x30, [sp, #-48]!
     50c:	mov	x29, sp
     510:	stp	x19, x20, [sp, #16]
     514:	adrp	x20, 0 <__pthread_key_create>
     518:	ldr	x0, [x20]
     51c:	str	x21, [sp, #32]
     520:	mov	x21, x1
     524:	cbz	x0, 53c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x34>
     528:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     52c:	add	x0, x0, #0x0
     530:	add	x0, x0, #0x128
     534:	bl	0 <pthread_mutex_lock>
     538:	cbnz	w0, 5d4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xcc>
     53c:	bl	270 <_ZN3lld4outsEv>
     540:	mov	x19, x0
     544:	mov	x1, x19
     548:	mov	x0, x21
     54c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     550:	ldp	x1, x0, [x19, #16]
     554:	cmp	x1, x0
     558:	b.eq	5ac <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa4>  // b.none
     55c:	mov	w1, #0xa                   	// #10
     560:	strb	w1, [x0]
     564:	ldr	x0, [x19, #24]
     568:	add	x0, x0, #0x1
     56c:	str	x0, [x19, #24]
     570:	bl	270 <_ZN3lld4outsEv>
     574:	ldr	x2, [x0, #8]
     578:	ldr	x1, [x0, #24]
     57c:	cmp	x1, x2
     580:	b.eq	588 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x80>  // b.none
     584:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     588:	ldr	x20, [x20]
     58c:	cbz	x20, 5c4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xbc>
     590:	ldp	x19, x20, [sp, #16]
     594:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     598:	ldr	x21, [sp, #32]
     59c:	add	x0, x0, #0x0
     5a0:	ldp	x29, x30, [sp], #48
     5a4:	add	x0, x0, #0x128
     5a8:	b	0 <pthread_mutex_unlock>
     5ac:	mov	x0, x19
     5b0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     5b4:	mov	x2, #0x1                   	// #1
     5b8:	add	x1, x1, #0x0
     5bc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     5c0:	b	570 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x68>
     5c4:	ldp	x19, x20, [sp, #16]
     5c8:	ldr	x21, [sp, #32]
     5cc:	ldp	x29, x30, [sp], #48
     5d0:	ret
     5d4:	bl	0 <_ZSt20__throw_system_errori>

00000000000005d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0>:
     5d8:	stp	x29, x30, [sp, #-160]!
     5dc:	mov	x29, sp
     5e0:	stp	x27, x28, [sp, #80]
     5e4:	mov	x27, x0
     5e8:	add	x1, sp, #0x98
     5ec:	add	x0, x0, #0x60
     5f0:	stp	x19, x20, [sp, #16]
     5f4:	ldr	x2, [x27, #64]
     5f8:	stp	x21, x22, [sp, #32]
     5fc:	ldr	x3, [x27, #128]
     600:	str	x0, [sp, #96]
     604:	str	x1, [sp, #136]
     608:	str	x3, [sp, #152]
     60c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     610:	strb	wzr, [x27, #140]
     614:	ldp	x20, x19, [x27, #96]
     618:	cmp	x19, x20
     61c:	b.eq	d5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x784>  // b.none
     620:	mov	w22, #0x0                   	// #0
     624:	stp	x23, x24, [sp, #48]
     628:	stp	x25, x26, [sp, #64]
     62c:	nop
     630:	ldr	x1, [x27, #56]
     634:	ldr	x0, [x27, #120]
     638:	ldp	x3, x2, [x1, #56]
     63c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     640:	movk	x1, #0xaaab
     644:	sub	x2, x2, x3
     648:	asr	x2, x2, #4
     64c:	mul	x2, x2, x1
     650:	cbz	x2, 65c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x84>
     654:	mov	w1, #0x0                   	// #0
     658:	bl	0 <memset>
     65c:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     660:	mov	x25, x20
     664:	ldr	x0, [sp, #96]
     668:	ldr	x23, [x21]
     66c:	str	xzr, [x0, #16]
     670:	add	x0, x23, #0x1
     674:	stp	xzr, xzr, [x27, #96]
     678:	str	x0, [sp, #104]
     67c:	b	6b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xdc>
     680:	cmp	w1, #0x3
     684:	b.eq	bec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x614>  // b.none
     688:	b.le	820 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x248>
     68c:	cmp	w1, #0x4
     690:	b.eq	bbc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x5e4>  // b.none
     694:	ldr	x1, [x27, #24]
     698:	ldr	x0, [x27, #40]
     69c:	cmp	x1, x0
     6a0:	b.eq	c98 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x6c0>  // b.none
     6a4:	nop
     6a8:	add	x25, x25, #0x20
     6ac:	cmp	x19, x25
     6b0:	b.eq	768 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x190>  // b.none
     6b4:	ldur	q0, [x25, #8]
     6b8:	ldr	x0, [x27]
     6bc:	str	q0, [x27]
     6c0:	ldr	x1, [x25, #24]
     6c4:	str	x1, [x27, #16]
     6c8:	stp	xzr, xzr, [x25, #8]
     6cc:	str	xzr, [x25, #24]
     6d0:	cbz	x0, 6d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x100>
     6d4:	bl	0 <_ZdlPv>
     6d8:	ldr	x28, [x25]
     6dc:	ldr	x1, [x27, #120]
     6e0:	ldrb	w6, [x1, x28]
     6e4:	cbnz	w6, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     6e8:	ldr	x2, [x27, #56]
     6ec:	add	x0, x28, x28, lsl #1
     6f0:	mov	w24, #0x1                   	// #1
     6f4:	strb	w24, [x1, x28]
     6f8:	lsl	x0, x0, #4
     6fc:	ldr	x1, [x2, #56]
     700:	add	x26, x1, x0
     704:	ldr	w1, [x1, x0]
     708:	cmp	w1, #0x6
     70c:	b.eq	990 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x3b8>  // b.none
     710:	b.le	680 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xa8>
     714:	cmp	w1, #0x9
     718:	b.eq	93c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x364>  // b.none
     71c:	b.le	7e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x20c>
     720:	cmp	w1, #0xb
     724:	b.eq	a90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x4b8>  // b.none
     728:	cmp	w1, #0xc
     72c:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     730:	ldp	x1, x0, [x27, #24]
     734:	cmp	x1, x0
     738:	b.eq	cd0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x6f8>  // b.none
     73c:	ldrb	w0, [x27, #140]
     740:	cbnz	w0, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     744:	ldr	x0, [x27, #64]
     748:	mov	w1, #0x1                   	// #1
     74c:	strb	w1, [x27, #140]
     750:	add	x25, x25, #0x20
     754:	mov	x1, x27
     758:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     75c:	cmp	x19, x25
     760:	b.ne	6b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xdc>  // b.any
     764:	nop
     768:	ldr	x0, [x27, #24]
     76c:	mov	x21, x20
     770:	ldr	x2, [x27, #40]
     774:	ldrb	w1, [x27, #140]
     778:	cmp	x0, x2
     77c:	orr	w22, w1, w22
     780:	b.eq	874 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x29c>  // b.none
     784:	add	x0, x0, #0x1
     788:	str	x0, [x27, #24]
     78c:	nop
     790:	ldr	x0, [x21, #8]
     794:	add	x21, x21, #0x20
     798:	cbz	x0, 8e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x30c>
     79c:	bl	0 <_ZdlPv>
     7a0:	cmp	x21, x19
     7a4:	b.ne	790 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x1b8>  // b.any
     7a8:	cbz	x20, 8f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x318>
     7ac:	mov	x0, x20
     7b0:	bl	0 <_ZdlPv>
     7b4:	ldp	x20, x19, [x27, #96]
     7b8:	strb	wzr, [x27, #140]
     7bc:	cmp	x19, x20
     7c0:	b.ne	630 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x58>  // b.any
     7c4:	ldp	x23, x24, [sp, #48]
     7c8:	ldp	x25, x26, [sp, #64]
     7cc:	mov	w0, w22
     7d0:	ldp	x19, x20, [sp, #16]
     7d4:	ldp	x21, x22, [sp, #32]
     7d8:	ldp	x27, x28, [sp, #80]
     7dc:	ldp	x29, x30, [sp], #160
     7e0:	ret
     7e4:	cmp	w1, #0x7
     7e8:	b.eq	c00 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x628>  // b.none
     7ec:	cmp	w1, #0x8
     7f0:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     7f4:	ldp	x2, x28, [x26, #8]
     7f8:	mov	w1, w24
     7fc:	ldr	x24, [x27]
     800:	mov	x0, x27
     804:	ldr	x7, [x27, #24]
     808:	add	x28, x28, x28, lsl #1
     80c:	ldr	x26, [x24, x28, lsl #3]
     810:	str	x7, [x24, x28, lsl #3]
     814:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     818:	str	x26, [x24, x28, lsl #3]
     81c:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     820:	cmp	w1, #0x1
     824:	b.eq	90c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x334>  // b.none
     828:	cmp	w1, #0x2
     82c:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     830:	ldrb	w0, [x26, #24]
     834:	cbz	w0, c60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x688>
     838:	ldrb	w0, [x27, #140]
     83c:	cbnz	w0, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     840:	ldr	x2, [x26, #8]
     844:	mov	x0, x27
     848:	mov	w1, w24
     84c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     850:	ldrb	w0, [x27, #140]
     854:	cbnz	w0, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     858:	mov	x2, x28
     85c:	mov	x0, x27
     860:	mov	w1, #0x1                   	// #1
     864:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     868:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     86c:	cmp	x21, x19
     870:	b.eq	88c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2b4>  // b.none
     874:	ldr	x0, [x21, #8]
     878:	add	x21, x21, #0x20
     87c:	cbz	x0, 86c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x294>
     880:	bl	0 <_ZdlPv>
     884:	cmp	x21, x19
     888:	b.ne	874 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x29c>  // b.any
     88c:	cbz	x20, 898 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2c0>
     890:	mov	x0, x20
     894:	bl	0 <_ZdlPv>
     898:	ldp	x21, x20, [x27, #96]
     89c:	cmp	x21, x20
     8a0:	b.eq	7c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x1ec>  // b.none
     8a4:	mov	x19, x21
     8a8:	ldr	x0, [x19, #8]
     8ac:	add	x19, x19, #0x20
     8b0:	cbz	x0, d38 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x760>
     8b4:	bl	0 <_ZdlPv>
     8b8:	cmp	x19, x20
     8bc:	b.ne	8a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2d0>  // b.any
     8c0:	ldp	x23, x24, [sp, #48]
     8c4:	ldp	x25, x26, [sp, #64]
     8c8:	str	x21, [x27, #104]
     8cc:	mov	w0, w22
     8d0:	ldp	x19, x20, [sp, #16]
     8d4:	ldp	x21, x22, [sp, #32]
     8d8:	ldp	x27, x28, [sp, #80]
     8dc:	ldp	x29, x30, [sp], #160
     8e0:	ret
     8e4:	cmp	x21, x19
     8e8:	b.ne	790 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x1b8>  // b.any
     8ec:	cbnz	x20, 7ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x1d4>
     8f0:	ldp	x20, x19, [x27, #96]
     8f4:	strb	wzr, [x27, #140]
     8f8:	cmp	x20, x19
     8fc:	b.ne	630 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x58>  // b.any
     900:	ldp	x23, x24, [sp, #48]
     904:	ldp	x25, x26, [sp, #64]
     908:	b	7cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x1f4>
     90c:	ldr	w0, [x2, #24]
     910:	ldr	x2, [x26, #16]
     914:	tbz	w0, #4, c30 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x658>
     918:	mov	x0, x27
     91c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     920:	ldrb	w0, [x27, #140]
     924:	cbnz	w0, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     928:	ldr	x2, [x26, #8]
     92c:	mov	w1, w24
     930:	mov	x0, x27
     934:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     938:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     93c:	ldp	x2, x6, [x26, #8]
     940:	mov	w1, w24
     944:	ldr	x8, [x27]
     948:	mov	x0, x27
     94c:	ldr	x10, [x27, #24]
     950:	str	x8, [sp, #128]
     954:	add	x6, x6, x6, lsl #1
     958:	add	x28, x8, x6, lsl #3
     95c:	ldr	x9, [x8, x6, lsl #3]
     960:	stp	x9, x6, [sp, #112]
     964:	ldrb	w26, [x28, #16]
     968:	strb	w24, [x28, #16]
     96c:	ldr	x24, [x28, #8]
     970:	str	x10, [x28, #8]
     974:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     978:	ldp	x9, x6, [sp, #112]
     97c:	ldr	x8, [sp, #128]
     980:	str	x9, [x8, x6, lsl #3]
     984:	str	x24, [x28, #8]
     988:	strb	w26, [x28, #16]
     98c:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     990:	ldp	x0, x1, [x27, #24]
     994:	cmp	x0, x1
     998:	b.eq	cb4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x6dc>  // b.none
     99c:	ldr	x1, [x27, #40]
     9a0:	cmp	x1, x0
     9a4:	b.eq	cdc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x704>  // b.none
     9a8:	ldr	x2, [x27, #48]
     9ac:	mov	w3, #0x0                   	// #0
     9b0:	ldr	x1, [x21]
     9b4:	str	w6, [sp, #120]
     9b8:	ldr	x8, [x2, #16]
     9bc:	add	x2, x1, #0x1
     9c0:	ldurb	w28, [x0, #-1]
     9c4:	add	x24, x8, #0x50
     9c8:	mov	x0, x24
     9cc:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     9d0:	mov	w1, w0
     9d4:	mov	x0, x24
     9d8:	and	w3, w1, #0xffff
     9dc:	str	w3, [sp, #112]
     9e0:	ubfx	x1, x1, #16, #8
     9e4:	str	x1, [sp, #128]
     9e8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
     9ec:	mov	x24, x0
     9f0:	ldr	x8, [x0, #48]
     9f4:	ubfiz	x1, x28, #1, #8
     9f8:	ldr	w3, [sp, #112]
     9fc:	ldr	w6, [sp, #120]
     a00:	ldrh	w1, [x8, x1]
     a04:	tst	w3, w1
     a08:	b.eq	c84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x6ac>  // b.none
     a0c:	ldr	x0, [x27, #24]
     a10:	mov	w6, #0x1                   	// #1
     a14:	ldr	x1, [x27, #40]
     a18:	cmp	x0, x1
     a1c:	b.eq	a6c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x494>  // b.none
     a20:	ldr	x9, [x27, #48]
     a24:	mov	w3, #0x0                   	// #0
     a28:	ldr	x2, [sp, #104]
     a2c:	mov	x1, x23
     a30:	ldr	x28, [x9, #16]
     a34:	str	w6, [sp, #112]
     a38:	ldrb	w24, [x0]
     a3c:	add	x28, x28, #0x50
     a40:	mov	x0, x28
     a44:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a48:	mov	w3, w0
     a4c:	mov	w1, w24
     a50:	mov	w2, w3
     a54:	mov	x0, x28
     a58:	ubfx	x3, x3, #16, #8
     a5c:	bl	a0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>
     a60:	ldr	w6, [sp, #112]
     a64:	and	w0, w0, #0xff
     a68:	eor	w6, w6, w0
     a6c:	ldrb	w0, [x26, #24]
     a70:	eor	w0, w0, #0x1
     a74:	cmp	w0, w6
     a78:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     a7c:	ldr	x2, [x26, #8]
     a80:	mov	x0, x27
     a84:	mov	w1, #0x1                   	// #1
     a88:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a8c:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     a90:	ldr	x0, [x27, #24]
     a94:	ldr	x1, [x27, #40]
     a98:	cmp	x0, x1
     a9c:	b.eq	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.none
     aa0:	ldrb	w0, [x0]
     aa4:	strb	w0, [sp, #152]
     aa8:	ldr	x0, [x26, #32]
     aac:	cbz	x0, d70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x798>
     ab0:	ldr	x2, [x26, #40]
     ab4:	add	x0, x26, #0x10
     ab8:	ldr	x1, [sp, #136]
     abc:	blr	x2
     ac0:	tst	w0, #0xff
     ac4:	b.eq	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.none
     ac8:	ldr	x1, [sp, #96]
     acc:	ldr	x0, [x26, #8]
     ad0:	str	x0, [sp, #152]
     ad4:	ldp	x24, x2, [x1, #8]
     ad8:	cmp	x24, x2
     adc:	b.eq	d44 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x76c>  // b.none
     ae0:	ldp	x3, x2, [x27]
     ae4:	mov	x28, x24
     ae8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     aec:	str	x0, [x24]
     af0:	movk	x1, #0xaaab
     af4:	mov	x8, x24
     af8:	stp	xzr, xzr, [x28, #8]!
     afc:	sub	x26, x2, x3
     b00:	str	xzr, [x28, #16]
     b04:	asr	x0, x26, #3
     b08:	mul	x0, x0, x1
     b0c:	cbz	x0, b30 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x558>
     b10:	mov	x3, #0x5555555555555555    	// #6148914691236517205
     b14:	movk	x3, #0x555, lsl #48
     b18:	cmp	x0, x3
     b1c:	b.hi	d74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x79c>  // b.pmore
     b20:	mov	x0, x26
     b24:	bl	0 <_Znwm>
     b28:	ldr	x1, [sp, #96]
     b2c:	ldr	x8, [x1, #8]
     b30:	dup	v0.2d, x0
     b34:	add	x2, x0, x26
     b38:	stur	q0, [x24, #8]
     b3c:	str	x2, [x28, #16]
     b40:	ldp	x9, x3, [x27]
     b44:	cmp	x9, x3
     b48:	b.eq	ba8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x5d0>  // b.none
     b4c:	mov	x1, x9
     b50:	mov	x2, x0
     b54:	nop
     b58:	ldp	x6, x7, [x1]
     b5c:	stp	x6, x7, [x2]
     b60:	add	x1, x1, #0x18
     b64:	ldur	x6, [x1, #-8]
     b68:	str	x6, [x2, #16]
     b6c:	cmp	x3, x1
     b70:	add	x2, x2, #0x18
     b74:	b.ne	b58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x580>  // b.any
     b78:	sub	x1, x3, #0x18
     b7c:	mov	x2, #0xaaab                	// #43691
     b80:	sub	x1, x1, x9
     b84:	movk	x2, #0xaaaa, lsl #16
     b88:	movk	x2, #0xaaaa, lsl #32
     b8c:	lsr	x1, x1, #3
     b90:	movk	x2, #0xaaa, lsl #48
     b94:	mul	x1, x1, x2
     b98:	and	x1, x1, #0x1fffffffffffffff
     b9c:	add	x1, x1, #0x1
     ba0:	add	x1, x1, x1, lsl #1
     ba4:	add	x0, x0, x1, lsl #3
     ba8:	str	x0, [x28, #8]
     bac:	add	x8, x8, #0x20
     bb0:	ldr	x0, [sp, #96]
     bb4:	str	x8, [x0, #8]
     bb8:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     bbc:	ldp	x1, x0, [x27, #24]
     bc0:	cmp	x1, x0
     bc4:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     bc8:	ldr	w1, [x27, #136]
     bcc:	mov	w0, #0x81                  	// #129
     bd0:	tst	w1, w0
     bd4:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     bd8:	ldr	x2, [x26, #8]
     bdc:	mov	w1, w24
     be0:	mov	x0, x27
     be4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     be8:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     bec:	mov	x2, x28
     bf0:	mov	w1, w24
     bf4:	mov	x0, x27
     bf8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bfc:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     c00:	ldr	x1, [x26, #16]
     c04:	mov	x0, x27
     c08:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c0c:	ldrb	w1, [x26, #24]
     c10:	eor	w1, w1, #0x1
     c14:	cmp	w1, w0, uxtb
     c18:	b.ne	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>  // b.any
     c1c:	ldr	x2, [x26, #8]
     c20:	mov	w1, w24
     c24:	mov	x0, x27
     c28:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c2c:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     c30:	mov	x0, x27
     c34:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c38:	ldr	x2, [x26, #8]
     c3c:	mov	x0, x27
     c40:	ldrb	w28, [x27, #140]
     c44:	mov	w1, w24
     c48:	strb	wzr, [x27, #140]
     c4c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c50:	ldrb	w0, [x27, #140]
     c54:	orr	w28, w28, w0
     c58:	strb	w28, [x27, #140]
     c5c:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     c60:	mov	x2, x28
     c64:	mov	w1, w24
     c68:	mov	x0, x27
     c6c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c70:	ldr	x2, [x26, #8]
     c74:	mov	w1, w24
     c78:	mov	x0, x27
     c7c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     c80:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     c84:	ldr	x1, [sp, #128]
     c88:	tbnz	w1, #0, ce8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x710>
     c8c:	ldr	x0, [x27, #24]
     c90:	ldr	x1, [x27, #40]
     c94:	b	a18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x440>
     c98:	ldr	w0, [x27, #136]
     c9c:	tbnz	w0, #1, 6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     ca0:	ldr	x2, [x26, #8]
     ca4:	mov	x0, x27
     ca8:	mov	w1, #0x1                   	// #1
     cac:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     cb0:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     cb4:	ldr	w2, [x27, #136]
     cb8:	tbnz	w2, #2, a6c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x494>
     cbc:	ldr	x1, [x27, #40]
     cc0:	cmp	x1, x0
     cc4:	b.eq	d64 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x78c>  // b.none
     cc8:	tbz	w2, #7, a18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x440>
     ccc:	b	9a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x3d0>
     cd0:	ldr	w0, [x27, #136]
     cd4:	tbz	w0, #5, 73c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x164>
     cd8:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     cdc:	ldr	w1, [x27, #136]
     ce0:	tbnz	w1, #3, a6c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x494>
     ce4:	b	9a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x3d0>
     ce8:	ldrb	w1, [x0, #56]
     cec:	cbz	w1, d08 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x730>
     cf0:	ldrb	w1, [x0, #152]
     cf4:	cmp	w28, w1
     cf8:	cset	w6, eq  // eq = none
     cfc:	ldr	x0, [x27, #24]
     d00:	ldr	x1, [x27, #40]
     d04:	b	a18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x440>
     d08:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
     d0c:	ldr	x3, [x24]
     d10:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d14:	add	x0, x0, #0x0
     d18:	mov	w1, #0x5f                  	// #95
     d1c:	ldr	x3, [x3, #48]
     d20:	cmp	x3, x0
     d24:	b.eq	cf4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x71c>  // b.none
     d28:	mov	x0, x24
     d2c:	blr	x3
     d30:	and	w1, w0, #0xff
     d34:	b	cf4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x71c>
     d38:	cmp	x19, x20
     d3c:	b.ne	8a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2d0>  // b.any
     d40:	b	8c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2e8>
     d44:	ldr	x2, [sp, #136]
     d48:	mov	x0, x1
     d4c:	mov	x3, x27
     d50:	mov	x1, x24
     d54:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d58:	b	6a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0xd0>
     d5c:	mov	w22, #0x0                   	// #0
     d60:	b	8cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x2f4>
     d64:	tbnz	w2, #3, a6c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x494>
     d68:	tbz	w2, #7, a18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x440>
     d6c:	b	9a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE.constprop.0+0x3d0>
     d70:	bl	0 <_ZSt25__throw_bad_function_callv>
     d74:	bl	0 <_ZSt17__throw_bad_allocv>

0000000000000d78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     d78:	sub	sp, sp, #0x290
     d7c:	stp	x29, x30, [sp]
     d80:	mov	x29, sp
     d84:	ldrb	w2, [x0, #51]
     d88:	stp	x19, x20, [sp, #16]
     d8c:	mov	x19, x8
     d90:	stp	x23, x24, [sp, #48]
     d94:	mov	x23, x0
     d98:	cbnz	w2, df8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x80>
     d9c:	ldr	x1, [x23, #32]
     da0:	add	x0, x8, #0x10
     da4:	cbz	x1, dd8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x60>
     da8:	ldr	x2, [x23, #40]
     dac:	str	x0, [x8]
     db0:	mov	w3, #0x0                   	// #0
     db4:	mov	x0, x8
     db8:	add	x2, x1, x2
     dbc:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     dc0:	mov	x0, x19
     dc4:	ldp	x29, x30, [sp]
     dc8:	ldp	x19, x20, [sp, #16]
     dcc:	ldp	x23, x24, [sp, #48]
     dd0:	add	sp, sp, #0x290
     dd4:	ret
     dd8:	stp	x0, xzr, [x8]
     ddc:	mov	x0, x19
     de0:	strb	wzr, [x8, #16]
     de4:	ldp	x29, x30, [sp]
     de8:	ldp	x19, x20, [sp, #16]
     dec:	ldp	x23, x24, [sp, #48]
     df0:	add	sp, sp, #0x290
     df4:	ret
     df8:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     dfc:	stp	x25, x26, [sp, #64]
     e00:	add	x25, x20, #0x0
     e04:	add	x0, x25, #0x158
     e08:	stp	x21, x22, [sp, #32]
     e0c:	mov	x21, x1
     e10:	ldarb	w1, [x0]
     e14:	tbz	w1, #0, 10ec <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x374>
     e18:	add	x20, x20, #0x0
     e1c:	add	x25, sp, #0x80
     e20:	add	x22, sp, #0x60
     e24:	add	x24, x20, #0x120
     e28:	mov	x0, x21
     e2c:	mov	x8, x25
     e30:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     e34:	ldp	x0, x1, [sp, #128]
     e38:	mov	x3, x20
     e3c:	mov	x2, x22
     e40:	mov	w4, #0x0                   	// #0
     e44:	stp	xzr, xzr, [sp, #96]
     e48:	stp	xzr, xzr, [sp, #112]
     e4c:	add	x1, x0, x1
     e50:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e54:	tst	w0, #0xff
     e58:	b.eq	108c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x314>  // b.none
     e5c:	ldp	x1, x0, [sp, #96]
     e60:	cmp	x1, x0
     e64:	b.eq	1068 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f0>  // b.none
     e68:	sub	x0, x0, x1
     e6c:	cmp	x0, #0x78
     e70:	b.eq	18f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb80>  // b.none
     e74:	cmp	x0, #0x90
     e78:	b.ne	1068 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f0>  // b.any
     e7c:	add	x21, sp, #0xa0
     e80:	mov	x0, x22
     e84:	mov	x1, #0x1                   	// #1
     e88:	mov	x8, x21
     e8c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e90:	ldr	x1, [sp, #168]
     e94:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
     e98:	cmp	x1, x0
     e9c:	b.eq	1c58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xee0>  // b.none
     ea0:	mov	x2, #0x1                   	// #1
     ea4:	mov	x0, x21
     ea8:	add	x20, sp, #0xc0
     eac:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     eb0:	add	x1, x1, #0x0
     eb4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     eb8:	add	x2, x20, #0x10
     ebc:	str	x2, [sp, #192]
     ec0:	mov	x1, x0
     ec4:	ldr	x2, [x0], #16
     ec8:	cmp	x2, x0
     ecc:	b.eq	18d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb60>  // b.none
     ed0:	ldr	x3, [x1, #16]
     ed4:	str	x2, [sp, #192]
     ed8:	str	x3, [sp, #208]
     edc:	ldr	x2, [x1, #8]
     ee0:	str	x2, [sp, #200]
     ee4:	stp	x0, xzr, [x1]
     ee8:	add	x24, sp, #0xe0
     eec:	mov	x0, x22
     ef0:	strb	wzr, [x1, #16]
     ef4:	mov	x8, x24
     ef8:	mov	x1, #0x2                   	// #2
     efc:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f00:	ldp	x3, x4, [sp, #192]
     f04:	add	x0, x20, #0x10
     f08:	ldp	x1, x2, [sp, #224]
     f0c:	mov	x6, #0xf                   	// #15
     f10:	cmp	x3, x0
     f14:	ldr	x0, [sp, #208]
     f18:	add	x5, x4, x2
     f1c:	csel	x0, x0, x6, ne  // ne = any
     f20:	cmp	x5, x0
     f24:	b.ls	f40 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c8>  // b.plast
     f28:	ldr	x0, [sp, #240]
     f2c:	add	x7, x24, #0x10
     f30:	cmp	x1, x7
     f34:	csel	x0, x0, x6, ne  // ne = any
     f38:	cmp	x5, x0
     f3c:	b.ls	18e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb6c>  // b.plast
     f40:	mov	x0, x20
     f44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     f48:	mov	x1, x0
     f4c:	add	x22, sp, #0x100
     f50:	add	x2, x22, #0x10
     f54:	str	x2, [sp, #256]
     f58:	ldr	x2, [x1], #16
     f5c:	cmp	x2, x1
     f60:	b.eq	18cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb54>  // b.none
     f64:	str	x2, [sp, #256]
     f68:	ldr	x2, [x0, #16]
     f6c:	str	x2, [sp, #272]
     f70:	ldr	x2, [x0, #8]
     f74:	str	x2, [sp, #264]
     f78:	stp	x1, xzr, [x0]
     f7c:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
     f80:	strb	wzr, [x0, #16]
     f84:	ldr	x0, [sp, #264]
     f88:	cmp	x0, x2
     f8c:	b.eq	1c58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xee0>  // b.none
     f90:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f94:	add	x1, x1, #0x0
     f98:	mov	x2, #0x1                   	// #1
     f9c:	mov	x0, x22
     fa0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     fa4:	mov	x1, x0
     fa8:	add	x2, x19, #0x10
     fac:	str	x2, [x19]
     fb0:	ldr	x2, [x1], #16
     fb4:	cmp	x2, x1
     fb8:	b.eq	18c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb48>  // b.none
     fbc:	ldr	x3, [x0, #16]
     fc0:	str	x2, [x19]
     fc4:	str	x3, [x19, #16]
     fc8:	ldr	x2, [x0, #8]
     fcc:	str	x2, [x19, #8]
     fd0:	stp	x1, xzr, [x0]
     fd4:	add	x1, x22, #0x10
     fd8:	strb	wzr, [x0, #16]
     fdc:	ldr	x0, [sp, #256]
     fe0:	cmp	x0, x1
     fe4:	b.eq	fec <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x274>  // b.none
     fe8:	bl	0 <_ZdlPv>
     fec:	ldr	x0, [sp, #224]
     ff0:	add	x24, x24, #0x10
     ff4:	cmp	x0, x24
     ff8:	b.eq	1000 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x288>  // b.none
     ffc:	bl	0 <_ZdlPv>
    1000:	ldr	x0, [sp, #192]
    1004:	add	x20, x20, #0x10
    1008:	cmp	x0, x20
    100c:	b.eq	1014 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x29c>  // b.none
    1010:	bl	0 <_ZdlPv>
    1014:	ldr	x0, [sp, #160]
    1018:	add	x21, x21, #0x10
    101c:	cmp	x0, x21
    1020:	b.eq	1028 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2b0>  // b.none
    1024:	bl	0 <_ZdlPv>
    1028:	ldr	x0, [sp, #96]
    102c:	cbz	x0, 1034 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2bc>
    1030:	bl	0 <_ZdlPv>
    1034:	ldr	x0, [sp, #128]
    1038:	add	x25, x25, #0x10
    103c:	cmp	x0, x25
    1040:	b.eq	10cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x354>  // b.none
    1044:	bl	0 <_ZdlPv>
    1048:	mov	x0, x19
    104c:	ldp	x29, x30, [sp]
    1050:	ldp	x19, x20, [sp, #16]
    1054:	ldp	x21, x22, [sp, #32]
    1058:	ldp	x23, x24, [sp, #48]
    105c:	ldp	x25, x26, [sp, #64]
    1060:	add	sp, sp, #0x290
    1064:	ret
    1068:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    106c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1070:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1074:	add	x3, x3, #0x0
    1078:	add	x1, x1, #0x0
    107c:	add	x0, x0, #0x0
    1080:	mov	w2, #0x8f                  	// #143
    1084:	str	x27, [sp, #80]
    1088:	bl	0 <__assert_fail>
    108c:	ldr	x0, [sp, #96]
    1090:	add	x20, x20, #0x20
    1094:	cbz	x0, 18b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb3c>
    1098:	bl	0 <_ZdlPv>
    109c:	cmp	x24, x20
    10a0:	b.ne	e34 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbc>  // b.any
    10a4:	ldr	x1, [x23, #32]
    10a8:	add	x0, x19, #0x10
    10ac:	cbz	x1, 190c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb94>
    10b0:	ldr	x2, [x23, #40]
    10b4:	str	x0, [x19]
    10b8:	mov	w3, #0x0                   	// #0
    10bc:	mov	x0, x19
    10c0:	add	x2, x1, x2
    10c4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    10c8:	b	1034 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2bc>
    10cc:	mov	x0, x19
    10d0:	ldp	x29, x30, [sp]
    10d4:	ldp	x19, x20, [sp, #16]
    10d8:	ldp	x21, x22, [sp, #32]
    10dc:	ldp	x23, x24, [sp, #48]
    10e0:	ldp	x25, x26, [sp, #64]
    10e4:	add	sp, sp, #0x290
    10e8:	ret
    10ec:	bl	0 <__cxa_guard_acquire>
    10f0:	cbz	w0, e18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa0>
    10f4:	add	x24, sp, #0xe0
    10f8:	str	x27, [sp, #80]
    10fc:	mov	x0, x24
    1100:	bl	0 <_ZNSt6localeC1Ev>
    1104:	mov	w2, #0x10                  	// #16
    1108:	add	x26, x25, #0x8
    110c:	mov	x1, x24
    1110:	mov	x0, x26
    1114:	str	w2, [x20]
    1118:	bl	0 <_ZNSt6localeC1ERKS_>
    111c:	ldr	w4, [x20]
    1120:	add	x22, sp, #0x100
    1124:	mov	x0, x22
    1128:	mov	x3, x26
    112c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1130:	adrp	x2, 18 <_ZL12getSeparatorRKN4llvm5TwineE+0x18>
    1134:	add	x1, x1, #0x0
    1138:	add	x2, x2, #0x0
    113c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1140:	add	x0, sp, #0x200
    1144:	ldr	q0, [sp, #512]
    1148:	stp	xzr, xzr, [x0]
    114c:	ldr	x0, [sp, #560]
    1150:	str	q0, [x25, #16]
    1154:	cbz	x0, 1188 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x410>
    1158:	ldr	x26, [sp, #632]
    115c:	ldr	x25, [sp, #600]
    1160:	add	x26, x26, #0x8
    1164:	cmp	x25, x26
    1168:	b.cs	1184 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x40c>  // b.hs, b.nlast
    116c:	nop
    1170:	ldr	x0, [x25], #8
    1174:	bl	0 <_ZdlPv>
    1178:	cmp	x26, x25
    117c:	b.hi	1170 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3f8>  // b.pmore
    1180:	ldr	x0, [sp, #560]
    1184:	bl	0 <_ZdlPv>
    1188:	ldr	x0, [sp, #528]
    118c:	add	x1, x22, #0x120
    1190:	cmp	x0, x1
    1194:	b.eq	119c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x424>  // b.none
    1198:	bl	0 <_ZdlPv>
    119c:	ldr	x26, [sp, #520]
    11a0:	cbz	x26, 11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x454>
    11a4:	adrp	x25, 0 <__pthread_key_create>
    11a8:	ldr	x0, [x25]
    11ac:	cbz	x0, 1938 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbc0>
    11b0:	add	x1, x26, #0x8
    11b4:	ldaxr	w0, [x1]
    11b8:	sub	w2, w0, #0x1
    11bc:	stlxr	w3, w2, [x1]
    11c0:	cbnz	w3, 11b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x43c>
    11c4:	cmp	w0, #0x1
    11c8:	b.eq	1b48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdd0>  // b.none
    11cc:	ldr	x0, [sp, #464]
    11d0:	add	x1, x22, #0xe0
    11d4:	cmp	x0, x1
    11d8:	b.eq	11e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x468>  // b.none
    11dc:	bl	0 <_ZdlPv>
    11e0:	add	x25, x20, #0x0
    11e4:	mov	x0, x24
    11e8:	bl	0 <_ZNSt6localeD1Ev>
    11ec:	add	x26, x25, #0x28
    11f0:	mov	x0, x24
    11f4:	bl	0 <_ZNSt6localeC1Ev>
    11f8:	mov	w2, #0x10                  	// #16
    11fc:	str	w2, [x25, #32]
    1200:	mov	x0, x26
    1204:	mov	x1, x24
    1208:	bl	0 <_ZNSt6localeC1ERKS_>
    120c:	ldr	w4, [x25, #32]
    1210:	mov	x0, x22
    1214:	mov	x3, x26
    1218:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    121c:	adrp	x2, 60 <_ZL12getSeparatorRKN4llvm5TwineE+0x60>
    1220:	add	x1, x1, #0x0
    1224:	add	x2, x2, #0x0
    1228:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    122c:	add	x0, sp, #0x200
    1230:	ldr	q0, [sp, #512]
    1234:	stp	xzr, xzr, [x0]
    1238:	ldr	x0, [sp, #560]
    123c:	str	q0, [x25, #48]
    1240:	cbz	x0, 1270 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4f8>
    1244:	ldr	x26, [sp, #632]
    1248:	ldr	x25, [sp, #600]
    124c:	add	x26, x26, #0x8
    1250:	cmp	x25, x26
    1254:	b.cs	126c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4f4>  // b.hs, b.nlast
    1258:	ldr	x0, [x25], #8
    125c:	bl	0 <_ZdlPv>
    1260:	cmp	x26, x25
    1264:	b.hi	1258 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4e0>  // b.pmore
    1268:	ldr	x0, [sp, #560]
    126c:	bl	0 <_ZdlPv>
    1270:	ldr	x0, [sp, #528]
    1274:	add	x1, x22, #0x120
    1278:	cmp	x0, x1
    127c:	b.eq	1284 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x50c>  // b.none
    1280:	bl	0 <_ZdlPv>
    1284:	ldr	x26, [sp, #520]
    1288:	cbz	x26, 12b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x53c>
    128c:	adrp	x25, 0 <__pthread_key_create>
    1290:	ldr	x0, [x25]
    1294:	cbz	x0, 1948 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbd0>
    1298:	add	x1, x26, #0x8
    129c:	ldaxr	w0, [x1]
    12a0:	sub	w2, w0, #0x1
    12a4:	stlxr	w3, w2, [x1]
    12a8:	cbnz	w3, 129c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x524>
    12ac:	cmp	w0, #0x1
    12b0:	b.eq	19e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc68>  // b.none
    12b4:	ldr	x0, [sp, #464]
    12b8:	add	x1, x22, #0xe0
    12bc:	cmp	x0, x1
    12c0:	b.eq	12c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x550>  // b.none
    12c4:	bl	0 <_ZdlPv>
    12c8:	add	x25, x20, #0x0
    12cc:	mov	x0, x24
    12d0:	bl	0 <_ZNSt6localeD1Ev>
    12d4:	add	x26, x25, #0x48
    12d8:	mov	x0, x24
    12dc:	bl	0 <_ZNSt6localeC1Ev>
    12e0:	mov	w2, #0x10                  	// #16
    12e4:	str	w2, [x25, #64]
    12e8:	mov	x0, x26
    12ec:	mov	x1, x24
    12f0:	bl	0 <_ZNSt6localeC1ERKS_>
    12f4:	ldr	w4, [x25, #64]
    12f8:	mov	x0, x22
    12fc:	mov	x3, x26
    1300:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1304:	adrp	x2, a0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>
    1308:	add	x1, x1, #0x0
    130c:	add	x2, x2, #0x0
    1310:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1314:	add	x0, sp, #0x200
    1318:	ldr	q0, [sp, #512]
    131c:	stp	xzr, xzr, [x0]
    1320:	ldr	x0, [sp, #560]
    1324:	str	q0, [x25, #80]
    1328:	cbz	x0, 1358 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5e0>
    132c:	ldr	x26, [sp, #632]
    1330:	ldr	x25, [sp, #600]
    1334:	add	x26, x26, #0x8
    1338:	cmp	x25, x26
    133c:	b.cs	1354 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5dc>  // b.hs, b.nlast
    1340:	ldr	x0, [x25], #8
    1344:	bl	0 <_ZdlPv>
    1348:	cmp	x26, x25
    134c:	b.hi	1340 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5c8>  // b.pmore
    1350:	ldr	x0, [sp, #560]
    1354:	bl	0 <_ZdlPv>
    1358:	ldr	x0, [sp, #528]
    135c:	add	x1, x22, #0x120
    1360:	cmp	x0, x1
    1364:	b.eq	136c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5f4>  // b.none
    1368:	bl	0 <_ZdlPv>
    136c:	ldr	x26, [sp, #520]
    1370:	cbz	x26, 139c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x624>
    1374:	adrp	x25, 0 <__pthread_key_create>
    1378:	ldr	x0, [x25]
    137c:	cbz	x0, 1958 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbe0>
    1380:	add	x1, x26, #0x8
    1384:	ldaxr	w0, [x1]
    1388:	sub	w2, w0, #0x1
    138c:	stlxr	w3, w2, [x1]
    1390:	cbnz	w3, 1384 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x60c>
    1394:	cmp	w0, #0x1
    1398:	b.eq	1b00 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd88>  // b.none
    139c:	ldr	x0, [sp, #464]
    13a0:	add	x1, x22, #0xe0
    13a4:	cmp	x0, x1
    13a8:	b.eq	13b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x638>  // b.none
    13ac:	bl	0 <_ZdlPv>
    13b0:	add	x25, x20, #0x0
    13b4:	mov	x0, x24
    13b8:	bl	0 <_ZNSt6localeD1Ev>
    13bc:	add	x26, x25, #0x68
    13c0:	mov	x0, x24
    13c4:	bl	0 <_ZNSt6localeC1Ev>
    13c8:	mov	w2, #0x10                  	// #16
    13cc:	str	w2, [x25, #96]
    13d0:	mov	x0, x26
    13d4:	mov	x1, x24
    13d8:	bl	0 <_ZNSt6localeC1ERKS_>
    13dc:	ldr	w4, [x25, #96]
    13e0:	mov	x0, x22
    13e4:	mov	x3, x26
    13e8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13ec:	adrp	x2, d0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x30>
    13f0:	add	x1, x1, #0x0
    13f4:	add	x2, x2, #0x0
    13f8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    13fc:	add	x0, sp, #0x200
    1400:	ldr	q0, [sp, #512]
    1404:	stp	xzr, xzr, [x0]
    1408:	ldr	x0, [sp, #560]
    140c:	str	q0, [x25, #112]
    1410:	cbz	x0, 1440 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6c8>
    1414:	ldr	x26, [sp, #632]
    1418:	ldr	x25, [sp, #600]
    141c:	add	x26, x26, #0x8
    1420:	cmp	x25, x26
    1424:	b.cs	143c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6c4>  // b.hs, b.nlast
    1428:	ldr	x0, [x25], #8
    142c:	bl	0 <_ZdlPv>
    1430:	cmp	x26, x25
    1434:	b.hi	1428 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6b0>  // b.pmore
    1438:	ldr	x0, [sp, #560]
    143c:	bl	0 <_ZdlPv>
    1440:	ldr	x0, [sp, #528]
    1444:	add	x1, x22, #0x120
    1448:	cmp	x0, x1
    144c:	b.eq	1454 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6dc>  // b.none
    1450:	bl	0 <_ZdlPv>
    1454:	ldr	x26, [sp, #520]
    1458:	cbz	x26, 1484 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x70c>
    145c:	adrp	x25, 0 <__pthread_key_create>
    1460:	ldr	x0, [x25]
    1464:	cbz	x0, 1968 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbf0>
    1468:	add	x1, x26, #0x8
    146c:	ldaxr	w0, [x1]
    1470:	sub	w2, w0, #0x1
    1474:	stlxr	w3, w2, [x1]
    1478:	cbnz	w3, 146c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6f4>
    147c:	cmp	w0, #0x1
    1480:	b.eq	1a70 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcf8>  // b.none
    1484:	ldr	x0, [sp, #464]
    1488:	add	x1, x22, #0xe0
    148c:	cmp	x0, x1
    1490:	b.eq	1498 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x720>  // b.none
    1494:	bl	0 <_ZdlPv>
    1498:	add	x25, x20, #0x0
    149c:	mov	x0, x24
    14a0:	bl	0 <_ZNSt6localeD1Ev>
    14a4:	add	x26, x25, #0x88
    14a8:	mov	x0, x24
    14ac:	bl	0 <_ZNSt6localeC1Ev>
    14b0:	mov	w2, #0x10                  	// #16
    14b4:	str	w2, [x25, #128]
    14b8:	mov	x0, x26
    14bc:	mov	x1, x24
    14c0:	bl	0 <_ZNSt6localeC1ERKS_>
    14c4:	ldr	w4, [x25, #128]
    14c8:	mov	x0, x22
    14cc:	mov	x3, x26
    14d0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    14d4:	adrp	x2, 110 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x70>
    14d8:	add	x1, x1, #0x0
    14dc:	add	x2, x2, #0x0
    14e0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    14e4:	add	x0, sp, #0x200
    14e8:	ldr	q0, [sp, #512]
    14ec:	stp	xzr, xzr, [x0]
    14f0:	ldr	x0, [sp, #560]
    14f4:	str	q0, [x25, #144]
    14f8:	cbz	x0, 1528 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7b0>
    14fc:	ldr	x26, [sp, #632]
    1500:	ldr	x25, [sp, #600]
    1504:	add	x26, x26, #0x8
    1508:	cmp	x25, x26
    150c:	b.cs	1524 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7ac>  // b.hs, b.nlast
    1510:	ldr	x0, [x25], #8
    1514:	bl	0 <_ZdlPv>
    1518:	cmp	x26, x25
    151c:	b.hi	1510 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x798>  // b.pmore
    1520:	ldr	x0, [sp, #560]
    1524:	bl	0 <_ZdlPv>
    1528:	ldr	x0, [sp, #528]
    152c:	add	x1, x22, #0x120
    1530:	cmp	x0, x1
    1534:	b.eq	153c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7c4>  // b.none
    1538:	bl	0 <_ZdlPv>
    153c:	ldr	x26, [sp, #520]
    1540:	cbz	x26, 156c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7f4>
    1544:	adrp	x25, 0 <__pthread_key_create>
    1548:	ldr	x0, [x25]
    154c:	cbz	x0, 1978 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc00>
    1550:	add	x1, x26, #0x8
    1554:	ldaxr	w0, [x1]
    1558:	sub	w2, w0, #0x1
    155c:	stlxr	w3, w2, [x1]
    1560:	cbnz	w3, 1554 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7dc>
    1564:	cmp	w0, #0x1
    1568:	b.eq	1b90 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe18>  // b.none
    156c:	ldr	x0, [sp, #464]
    1570:	add	x1, x22, #0xe0
    1574:	cmp	x0, x1
    1578:	b.eq	1580 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x808>  // b.none
    157c:	bl	0 <_ZdlPv>
    1580:	add	x25, x20, #0x0
    1584:	mov	x0, x24
    1588:	bl	0 <_ZNSt6localeD1Ev>
    158c:	add	x26, x25, #0xa8
    1590:	mov	x0, x24
    1594:	bl	0 <_ZNSt6localeC1Ev>
    1598:	mov	w2, #0x10                  	// #16
    159c:	str	w2, [x25, #160]
    15a0:	mov	x0, x26
    15a4:	mov	x1, x24
    15a8:	bl	0 <_ZNSt6localeC1ERKS_>
    15ac:	ldr	w4, [x25, #160]
    15b0:	mov	x0, x22
    15b4:	mov	x3, x26
    15b8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    15bc:	adrp	x2, 148 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0xa8>
    15c0:	add	x1, x1, #0x0
    15c4:	add	x2, x2, #0x0
    15c8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    15cc:	add	x0, sp, #0x200
    15d0:	ldr	q0, [sp, #512]
    15d4:	stp	xzr, xzr, [x0]
    15d8:	ldr	x0, [sp, #560]
    15dc:	str	q0, [x25, #176]
    15e0:	cbz	x0, 1610 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x898>
    15e4:	ldr	x26, [sp, #632]
    15e8:	ldr	x25, [sp, #600]
    15ec:	add	x26, x26, #0x8
    15f0:	cmp	x25, x26
    15f4:	b.cs	160c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x894>  // b.hs, b.nlast
    15f8:	ldr	x0, [x25], #8
    15fc:	bl	0 <_ZdlPv>
    1600:	cmp	x26, x25
    1604:	b.hi	15f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x880>  // b.pmore
    1608:	ldr	x0, [sp, #560]
    160c:	bl	0 <_ZdlPv>
    1610:	ldr	x0, [sp, #528]
    1614:	add	x1, x22, #0x120
    1618:	cmp	x0, x1
    161c:	b.eq	1624 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8ac>  // b.none
    1620:	bl	0 <_ZdlPv>
    1624:	ldr	x26, [sp, #520]
    1628:	cbz	x26, 1654 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8dc>
    162c:	adrp	x25, 0 <__pthread_key_create>
    1630:	ldr	x0, [x25]
    1634:	cbz	x0, 1988 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc10>
    1638:	add	x1, x26, #0x8
    163c:	ldaxr	w0, [x1]
    1640:	sub	w2, w0, #0x1
    1644:	stlxr	w3, w2, [x1]
    1648:	cbnz	w3, 163c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8c4>
    164c:	cmp	w0, #0x1
    1650:	b.eq	1998 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc20>  // b.none
    1654:	ldr	x0, [sp, #464]
    1658:	add	x1, x22, #0xe0
    165c:	cmp	x0, x1
    1660:	b.eq	1668 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8f0>  // b.none
    1664:	bl	0 <_ZdlPv>
    1668:	add	x25, x20, #0x0
    166c:	mov	x0, x24
    1670:	bl	0 <_ZNSt6localeD1Ev>
    1674:	add	x26, x25, #0xc8
    1678:	mov	x0, x24
    167c:	bl	0 <_ZNSt6localeC1Ev>
    1680:	mov	w2, #0x10                  	// #16
    1684:	str	w2, [x25, #192]
    1688:	mov	x0, x26
    168c:	mov	x1, x24
    1690:	bl	0 <_ZNSt6localeC1ERKS_>
    1694:	ldr	w4, [x25, #192]
    1698:	mov	x0, x22
    169c:	mov	x3, x26
    16a0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    16a4:	adrp	x2, 180 <__tcf_0+0x30>
    16a8:	add	x1, x1, #0x0
    16ac:	add	x2, x2, #0x0
    16b0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    16b4:	add	x0, sp, #0x200
    16b8:	ldr	q0, [sp, #512]
    16bc:	stp	xzr, xzr, [x0]
    16c0:	ldr	x0, [sp, #560]
    16c4:	str	q0, [x25, #208]
    16c8:	cbz	x0, 16f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x980>
    16cc:	ldr	x26, [sp, #632]
    16d0:	ldr	x25, [sp, #600]
    16d4:	add	x26, x26, #0x8
    16d8:	cmp	x25, x26
    16dc:	b.cs	16f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x97c>  // b.hs, b.nlast
    16e0:	ldr	x0, [x25], #8
    16e4:	bl	0 <_ZdlPv>
    16e8:	cmp	x26, x25
    16ec:	b.hi	16e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x968>  // b.pmore
    16f0:	ldr	x0, [sp, #560]
    16f4:	bl	0 <_ZdlPv>
    16f8:	ldr	x0, [sp, #528]
    16fc:	add	x1, x22, #0x120
    1700:	cmp	x0, x1
    1704:	b.eq	170c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x994>  // b.none
    1708:	bl	0 <_ZdlPv>
    170c:	ldr	x26, [sp, #520]
    1710:	cbz	x26, 173c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c4>
    1714:	adrp	x25, 0 <__pthread_key_create>
    1718:	ldr	x0, [x25]
    171c:	cbz	x0, 1918 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xba0>
    1720:	add	x1, x26, #0x8
    1724:	ldaxr	w0, [x1]
    1728:	sub	w2, w0, #0x1
    172c:	stlxr	w3, w2, [x1]
    1730:	cbnz	w3, 1724 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9ac>
    1734:	cmp	w0, #0x1
    1738:	b.eq	1a28 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcb0>  // b.none
    173c:	ldr	x0, [sp, #464]
    1740:	add	x1, x22, #0xe0
    1744:	cmp	x0, x1
    1748:	b.eq	1750 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9d8>  // b.none
    174c:	bl	0 <_ZdlPv>
    1750:	add	x25, x20, #0x0
    1754:	mov	x0, x24
    1758:	bl	0 <_ZNSt6localeD1Ev>
    175c:	mov	w27, #0x10                  	// #16
    1760:	mov	x0, x22
    1764:	bl	0 <_ZNSt6localeC1Ev>
    1768:	str	w27, [x25, #224]
    176c:	add	x26, x25, #0xe8
    1770:	mov	x0, x26
    1774:	mov	x1, x22
    1778:	bl	0 <_ZNSt6localeC1ERKS_>
    177c:	ldr	w3, [x25, #224]
    1780:	mov	x2, x26
    1784:	add	x8, x25, #0xf0
    1788:	adrp	x1, 1c0 <__tcf_0+0x70>
    178c:	add	x1, x1, #0x0
    1790:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1794:	add	x0, x0, #0x0
    1798:	add	x26, x25, #0x108
    179c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    17a0:	mov	x0, x22
    17a4:	bl	0 <_ZNSt6localeD1Ev>
    17a8:	mov	x0, x24
    17ac:	bl	0 <_ZNSt6localeC1Ev>
    17b0:	str	w27, [x25, #256]
    17b4:	mov	x0, x26
    17b8:	mov	x1, x24
    17bc:	bl	0 <_ZNSt6localeC1ERKS_>
    17c0:	ldr	w4, [x25, #256]
    17c4:	mov	x0, x22
    17c8:	mov	x3, x26
    17cc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    17d0:	adrp	x2, 1f8 <__tcf_0+0xa8>
    17d4:	add	x1, x1, #0x0
    17d8:	add	x2, x2, #0x0
    17dc:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    17e0:	add	x0, sp, #0x200
    17e4:	ldr	q0, [sp, #512]
    17e8:	stp	xzr, xzr, [x0]
    17ec:	ldr	x0, [sp, #560]
    17f0:	str	q0, [x25, #272]
    17f4:	cbz	x0, 1828 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xab0>
    17f8:	ldr	x26, [sp, #632]
    17fc:	ldr	x25, [sp, #600]
    1800:	add	x26, x26, #0x8
    1804:	cmp	x25, x26
    1808:	b.cs	1824 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaac>  // b.hs, b.nlast
    180c:	nop
    1810:	ldr	x0, [x25], #8
    1814:	bl	0 <_ZdlPv>
    1818:	cmp	x26, x25
    181c:	b.hi	1810 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa98>  // b.pmore
    1820:	ldr	x0, [sp, #560]
    1824:	bl	0 <_ZdlPv>
    1828:	ldr	x0, [sp, #528]
    182c:	add	x1, x22, #0x120
    1830:	cmp	x0, x1
    1834:	b.eq	183c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xac4>  // b.none
    1838:	bl	0 <_ZdlPv>
    183c:	ldr	x26, [sp, #520]
    1840:	cbz	x26, 186c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaf4>
    1844:	adrp	x25, 0 <__pthread_key_create>
    1848:	ldr	x0, [x25]
    184c:	cbz	x0, 1928 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbb0>
    1850:	add	x1, x26, #0x8
    1854:	ldaxr	w0, [x1]
    1858:	sub	w2, w0, #0x1
    185c:	stlxr	w3, w2, [x1]
    1860:	cbnz	w3, 1854 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xadc>
    1864:	cmp	w0, #0x1
    1868:	b.eq	1ab8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd40>  // b.none
    186c:	ldr	x0, [sp, #464]
    1870:	add	x1, x22, #0xe0
    1874:	cmp	x0, x1
    1878:	b.eq	1880 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb08>  // b.none
    187c:	bl	0 <_ZdlPv>
    1880:	mov	x0, x24
    1884:	bl	0 <_ZNSt6localeD1Ev>
    1888:	add	x0, x20, #0x0
    188c:	add	x0, x0, #0x158
    1890:	bl	0 <__cxa_guard_release>
    1894:	mov	x1, #0x0                   	// #0
    1898:	adrp	x2, 0 <__dso_handle>
    189c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    18a0:	add	x2, x2, #0x0
    18a4:	add	x0, x0, #0x0
    18a8:	bl	0 <__cxa_atexit>
    18ac:	ldr	x27, [sp, #80]
    18b0:	b	e18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa0>
    18b4:	cmp	x20, x24
    18b8:	b.ne	e34 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbc>  // b.any
    18bc:	b	10a4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x32c>
    18c0:	ldp	x2, x3, [x0, #16]
    18c4:	stp	x2, x3, [x19, #16]
    18c8:	b	fc8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x250>
    18cc:	ldp	x2, x3, [x0, #16]
    18d0:	stp	x2, x3, [sp, #272]
    18d4:	b	f70 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1f8>
    18d8:	ldp	x2, x3, [x1, #16]
    18dc:	stp	x2, x3, [sp, #208]
    18e0:	b	edc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x164>
    18e4:	mov	x0, x24
    18e8:	mov	x2, #0x0                   	// #0
    18ec:	mov	x1, #0x0                   	// #0
    18f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    18f4:	b	f48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1d0>
    18f8:	mov	x0, x22
    18fc:	mov	x8, x19
    1900:	mov	x1, #0x1                   	// #1
    1904:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1908:	b	1028 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2b0>
    190c:	stp	x0, xzr, [x19]
    1910:	strb	wzr, [x19, #16]
    1914:	b	1034 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2bc>
    1918:	ldr	w0, [x26, #8]
    191c:	sub	w1, w0, #0x1
    1920:	str	w1, [x26, #8]
    1924:	b	1734 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9bc>
    1928:	ldr	w0, [x26, #8]
    192c:	sub	w1, w0, #0x1
    1930:	str	w1, [x26, #8]
    1934:	b	1864 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaec>
    1938:	ldr	w0, [x26, #8]
    193c:	sub	w1, w0, #0x1
    1940:	str	w1, [x26, #8]
    1944:	b	11c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44c>
    1948:	ldr	w0, [x26, #8]
    194c:	sub	w1, w0, #0x1
    1950:	str	w1, [x26, #8]
    1954:	b	12ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x534>
    1958:	ldr	w0, [x26, #8]
    195c:	sub	w1, w0, #0x1
    1960:	str	w1, [x26, #8]
    1964:	b	1394 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x61c>
    1968:	ldr	w0, [x26, #8]
    196c:	sub	w1, w0, #0x1
    1970:	str	w1, [x26, #8]
    1974:	b	147c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x704>
    1978:	ldr	w0, [x26, #8]
    197c:	sub	w1, w0, #0x1
    1980:	str	w1, [x26, #8]
    1984:	b	1564 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7ec>
    1988:	ldr	w0, [x26, #8]
    198c:	sub	w1, w0, #0x1
    1990:	str	w1, [x26, #8]
    1994:	b	164c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8d4>
    1998:	ldr	x1, [x26]
    199c:	mov	x0, x26
    19a0:	ldr	x1, [x1, #16]
    19a4:	blr	x1
    19a8:	ldr	x25, [x25]
    19ac:	cbz	x25, 1be8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe70>
    19b0:	add	x1, x26, #0xc
    19b4:	ldaxr	w0, [x1]
    19b8:	sub	w2, w0, #0x1
    19bc:	stlxr	w3, w2, [x1]
    19c0:	cbnz	w3, 19b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc3c>
    19c4:	cmp	w0, #0x1
    19c8:	b.ne	1654 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8dc>  // b.any
    19cc:	ldr	x1, [x26]
    19d0:	mov	x0, x26
    19d4:	ldr	x1, [x1, #24]
    19d8:	blr	x1
    19dc:	b	1654 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8dc>
    19e0:	ldr	x1, [x26]
    19e4:	mov	x0, x26
    19e8:	ldr	x1, [x1, #16]
    19ec:	blr	x1
    19f0:	ldr	x25, [x25]
    19f4:	cbz	x25, 1bd8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe60>
    19f8:	add	x1, x26, #0xc
    19fc:	ldaxr	w0, [x1]
    1a00:	sub	w2, w0, #0x1
    1a04:	stlxr	w3, w2, [x1]
    1a08:	cbnz	w3, 19fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc84>
    1a0c:	cmp	w0, #0x1
    1a10:	b.ne	12b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x53c>  // b.any
    1a14:	ldr	x1, [x26]
    1a18:	mov	x0, x26
    1a1c:	ldr	x1, [x1, #24]
    1a20:	blr	x1
    1a24:	b	12b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x53c>
    1a28:	ldr	x1, [x26]
    1a2c:	mov	x0, x26
    1a30:	ldr	x1, [x1, #16]
    1a34:	blr	x1
    1a38:	ldr	x25, [x25]
    1a3c:	cbz	x25, 1c08 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe90>
    1a40:	add	x1, x26, #0xc
    1a44:	ldaxr	w0, [x1]
    1a48:	sub	w2, w0, #0x1
    1a4c:	stlxr	w3, w2, [x1]
    1a50:	cbnz	w3, 1a44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xccc>
    1a54:	cmp	w0, #0x1
    1a58:	b.ne	173c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c4>  // b.any
    1a5c:	ldr	x1, [x26]
    1a60:	mov	x0, x26
    1a64:	ldr	x1, [x1, #24]
    1a68:	blr	x1
    1a6c:	b	173c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c4>
    1a70:	ldr	x1, [x26]
    1a74:	mov	x0, x26
    1a78:	ldr	x1, [x1, #16]
    1a7c:	blr	x1
    1a80:	ldr	x25, [x25]
    1a84:	cbz	x25, 1c28 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xeb0>
    1a88:	add	x1, x26, #0xc
    1a8c:	ldaxr	w0, [x1]
    1a90:	sub	w2, w0, #0x1
    1a94:	stlxr	w3, w2, [x1]
    1a98:	cbnz	w3, 1a8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd14>
    1a9c:	cmp	w0, #0x1
    1aa0:	b.ne	1484 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x70c>  // b.any
    1aa4:	ldr	x1, [x26]
    1aa8:	mov	x0, x26
    1aac:	ldr	x1, [x1, #24]
    1ab0:	blr	x1
    1ab4:	b	1484 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x70c>
    1ab8:	ldr	x1, [x26]
    1abc:	mov	x0, x26
    1ac0:	ldr	x1, [x1, #16]
    1ac4:	blr	x1
    1ac8:	ldr	x25, [x25]
    1acc:	cbz	x25, 1bf8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe80>
    1ad0:	add	x1, x26, #0xc
    1ad4:	ldaxr	w0, [x1]
    1ad8:	sub	w2, w0, #0x1
    1adc:	stlxr	w3, w2, [x1]
    1ae0:	cbnz	w3, 1ad4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd5c>
    1ae4:	cmp	w0, #0x1
    1ae8:	b.ne	186c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaf4>  // b.any
    1aec:	ldr	x1, [x26]
    1af0:	mov	x0, x26
    1af4:	ldr	x1, [x1, #24]
    1af8:	blr	x1
    1afc:	b	186c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaf4>
    1b00:	ldr	x1, [x26]
    1b04:	mov	x0, x26
    1b08:	ldr	x1, [x1, #16]
    1b0c:	blr	x1
    1b10:	ldr	x25, [x25]
    1b14:	cbz	x25, 1c38 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xec0>
    1b18:	add	x1, x26, #0xc
    1b1c:	ldaxr	w0, [x1]
    1b20:	sub	w2, w0, #0x1
    1b24:	stlxr	w3, w2, [x1]
    1b28:	cbnz	w3, 1b1c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xda4>
    1b2c:	cmp	w0, #0x1
    1b30:	b.ne	139c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x624>  // b.any
    1b34:	ldr	x1, [x26]
    1b38:	mov	x0, x26
    1b3c:	ldr	x1, [x1, #24]
    1b40:	blr	x1
    1b44:	b	139c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x624>
    1b48:	ldr	x1, [x26]
    1b4c:	mov	x0, x26
    1b50:	ldr	x1, [x1, #16]
    1b54:	blr	x1
    1b58:	ldr	x25, [x25]
    1b5c:	cbz	x25, 1c18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xea0>
    1b60:	add	x1, x26, #0xc
    1b64:	ldaxr	w0, [x1]
    1b68:	sub	w2, w0, #0x1
    1b6c:	stlxr	w3, w2, [x1]
    1b70:	cbnz	w3, 1b64 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdec>
    1b74:	cmp	w0, #0x1
    1b78:	b.ne	11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x454>  // b.any
    1b7c:	ldr	x1, [x26]
    1b80:	mov	x0, x26
    1b84:	ldr	x1, [x1, #24]
    1b88:	blr	x1
    1b8c:	b	11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x454>
    1b90:	ldr	x1, [x26]
    1b94:	mov	x0, x26
    1b98:	ldr	x1, [x1, #16]
    1b9c:	blr	x1
    1ba0:	ldr	x25, [x25]
    1ba4:	cbz	x25, 1c48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xed0>
    1ba8:	add	x1, x26, #0xc
    1bac:	ldaxr	w0, [x1]
    1bb0:	sub	w2, w0, #0x1
    1bb4:	stlxr	w3, w2, [x1]
    1bb8:	cbnz	w3, 1bac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe34>
    1bbc:	cmp	w0, #0x1
    1bc0:	b.ne	156c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7f4>  // b.any
    1bc4:	ldr	x1, [x26]
    1bc8:	mov	x0, x26
    1bcc:	ldr	x1, [x1, #24]
    1bd0:	blr	x1
    1bd4:	b	156c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7f4>
    1bd8:	ldr	w0, [x26, #12]
    1bdc:	sub	w1, w0, #0x1
    1be0:	str	w1, [x26, #12]
    1be4:	b	1a0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc94>
    1be8:	ldr	w0, [x26, #12]
    1bec:	sub	w1, w0, #0x1
    1bf0:	str	w1, [x26, #12]
    1bf4:	b	19c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc4c>
    1bf8:	ldr	w0, [x26, #12]
    1bfc:	sub	w1, w0, #0x1
    1c00:	str	w1, [x26, #12]
    1c04:	b	1ae4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd6c>
    1c08:	ldr	w0, [x26, #12]
    1c0c:	sub	w1, w0, #0x1
    1c10:	str	w1, [x26, #12]
    1c14:	b	1a54 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcdc>
    1c18:	ldr	w0, [x26, #12]
    1c1c:	sub	w1, w0, #0x1
    1c20:	str	w1, [x26, #12]
    1c24:	b	1b74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdfc>
    1c28:	ldr	w0, [x26, #12]
    1c2c:	sub	w1, w0, #0x1
    1c30:	str	w1, [x26, #12]
    1c34:	b	1a9c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd24>
    1c38:	ldr	w0, [x26, #12]
    1c3c:	sub	w1, w0, #0x1
    1c40:	str	w1, [x26, #12]
    1c44:	b	1b2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdb4>
    1c48:	ldr	w0, [x26, #12]
    1c4c:	sub	w1, w0, #0x1
    1c50:	str	w1, [x26, #12]
    1c54:	b	1bbc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe44>
    1c58:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1c5c:	add	x0, x0, #0x0
    1c60:	str	x27, [sp, #80]
    1c64:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000001c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
    1c68:	sub	sp, sp, #0x280
    1c6c:	stp	x29, x30, [sp]
    1c70:	mov	x29, sp
    1c74:	stp	x19, x20, [sp, #16]
    1c78:	mov	x19, x0
    1c7c:	ldrb	w0, [x0, #51]
    1c80:	stp	x21, x22, [sp, #32]
    1c84:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1c88:	mov	x21, x1
    1c8c:	stp	x23, x24, [sp, #48]
    1c90:	cbz	w0, 1d04 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c>
    1c94:	add	x22, x20, #0x0
    1c98:	add	x0, x22, #0x160
    1c9c:	ldarb	w1, [x0]
    1ca0:	tbz	w1, #0, 1e9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x234>
    1ca4:	add	x22, sp, #0x90
    1ca8:	mov	x0, x21
    1cac:	mov	x8, x22
    1cb0:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1cb4:	ldp	x0, x1, [sp, #144]
    1cb8:	add	x3, x20, #0x0
    1cbc:	movi	v0.4s, #0x0
    1cc0:	add	x24, sp, #0x70
    1cc4:	add	x3, x3, #0x170
    1cc8:	mov	x2, x24
    1ccc:	mov	w4, #0x0                   	// #0
    1cd0:	add	x1, x0, x1
    1cd4:	stp	q0, q0, [sp, #112]
    1cd8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1cdc:	tst	w0, #0xff
    1ce0:	b.ne	2000 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x398>  // b.any
    1ce4:	ldr	x0, [sp, #112]
    1ce8:	cbz	x0, 1cf0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x88>
    1cec:	bl	0 <_ZdlPv>
    1cf0:	ldr	x0, [sp, #144]
    1cf4:	add	x22, x22, #0x10
    1cf8:	cmp	x0, x22
    1cfc:	b.eq	1d04 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c>  // b.none
    1d00:	bl	0 <_ZdlPv>
    1d04:	adrp	x22, 0 <__pthread_key_create>
    1d08:	ldr	x0, [x22]
    1d0c:	cbz	x0, 1d20 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb8>
    1d10:	add	x0, x20, #0x0
    1d14:	add	x0, x0, #0x128
    1d18:	bl	0 <pthread_mutex_lock>
    1d1c:	cbnz	w0, 2278 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x610>
    1d20:	ldr	x0, [x19, #8]
    1d24:	cbz	x0, 1d84 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x11c>
    1d28:	ldr	x1, [x19]
    1d2c:	cmp	x0, x1
    1d30:	b.hi	1d84 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x11c>  // b.pmore
    1d34:	b.eq	21a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x540>  // b.none
    1d38:	mov	x0, x21
    1d3c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1d40:	add	x20, x20, #0x0
    1d44:	mov	x3, x1
    1d48:	ldr	x1, [x19]
    1d4c:	mov	x2, x0
    1d50:	ldr	x22, [x22]
    1d54:	add	x1, x1, #0x1
    1d58:	str	x1, [x19]
    1d5c:	stp	x2, x3, [x20, #400]
    1d60:	cbz	x22, 1d6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x104>
    1d64:	add	x0, x20, #0x128
    1d68:	bl	0 <pthread_mutex_unlock>
    1d6c:	ldp	x29, x30, [sp]
    1d70:	ldp	x19, x20, [sp, #16]
    1d74:	ldp	x21, x22, [sp, #32]
    1d78:	ldp	x23, x24, [sp, #48]
    1d7c:	add	sp, sp, #0x280
    1d80:	ret
    1d84:	bl	288 <_ZN3lld4errsEv>
    1d88:	mov	x24, x0
    1d8c:	ldp	x3, x2, [x0, #16]
    1d90:	add	x1, x20, #0x0
    1d94:	ldr	x23, [x1, #408]
    1d98:	sub	x3, x3, x2
    1d9c:	cmp	x23, x3
    1da0:	ldr	x1, [x1, #400]
    1da4:	b.hi	1e8c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x224>  // b.pmore
    1da8:	cbnz	x23, 218c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x524>
    1dac:	add	x23, sp, #0xf0
    1db0:	mov	x1, x21
    1db4:	mov	x8, x23
    1db8:	mov	x0, x19
    1dbc:	bl	d78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1dc0:	ldp	x1, x2, [sp, #240]
    1dc4:	mov	x0, x24
    1dc8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1dcc:	mov	x1, x0
    1dd0:	ldp	x2, x3, [x0, #16]
    1dd4:	sub	x2, x2, x3
    1dd8:	cmp	x2, #0x1
    1ddc:	b.ls	2174 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x50c>  // b.plast
    1de0:	mov	w0, #0x203a                	// #8250
    1de4:	strh	w0, [x3]
    1de8:	ldr	x0, [x1, #24]
    1dec:	add	x0, x0, #0x2
    1df0:	str	x0, [x1, #24]
    1df4:	mov	x0, x1
    1df8:	mov	w1, #0x1                   	// #1
    1dfc:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1e00:	mov	x1, x0
    1e04:	ldp	x2, x3, [x0, #16]
    1e08:	sub	x2, x2, x3
    1e0c:	cmp	x2, #0x6
    1e10:	b.ls	2144 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4dc>  // b.plast
    1e14:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e18:	add	x0, x0, #0x0
    1e1c:	ldr	w2, [x0]
    1e20:	ldur	w0, [x0, #3]
    1e24:	str	w2, [x3]
    1e28:	stur	w0, [x3, #3]
    1e2c:	ldr	x0, [x1, #24]
    1e30:	add	x0, x0, #0x7
    1e34:	str	x0, [x1, #24]
    1e38:	mov	x0, x1
    1e3c:	mov	w1, #0x9                   	// #9
    1e40:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1e44:	mov	x24, x0
    1e48:	mov	x1, x24
    1e4c:	mov	x0, x21
    1e50:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    1e54:	ldp	x1, x0, [x24, #16]
    1e58:	cmp	x1, x0
    1e5c:	b.eq	215c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4f4>  // b.none
    1e60:	mov	w1, #0xa                   	// #10
    1e64:	strb	w1, [x0]
    1e68:	ldr	x0, [x24, #24]
    1e6c:	add	x0, x0, #0x1
    1e70:	str	x0, [x24, #24]
    1e74:	ldr	x0, [sp, #240]
    1e78:	add	x23, x23, #0x10
    1e7c:	cmp	x0, x23
    1e80:	b.eq	1d38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xd0>  // b.none
    1e84:	bl	0 <_ZdlPv>
    1e88:	b	1d38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xd0>
    1e8c:	mov	x2, x23
    1e90:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e94:	mov	x24, x0
    1e98:	b	1dac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x144>
    1e9c:	bl	0 <__cxa_guard_acquire>
    1ea0:	cbz	w0, 1ca4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3c>
    1ea4:	str	x25, [sp, #64]
    1ea8:	add	x25, sp, #0xd0
    1eac:	mov	x0, x25
    1eb0:	bl	0 <_ZNSt6localeC1Ev>
    1eb4:	mov	w2, #0x10                  	// #16
    1eb8:	str	w2, [x22, #368]
    1ebc:	add	x24, x22, #0x178
    1ec0:	mov	x1, x25
    1ec4:	mov	x0, x24
    1ec8:	bl	0 <_ZNSt6localeC1ERKS_>
    1ecc:	ldr	w4, [x22, #368]
    1ed0:	add	x23, sp, #0xf0
    1ed4:	mov	x0, x23
    1ed8:	mov	x3, x24
    1edc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1ee0:	adrp	x2, 2e0 <_ZN3lld12errorHandlerEv+0x40>
    1ee4:	add	x1, x1, #0x0
    1ee8:	add	x2, x2, #0x0
    1eec:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1ef0:	ldr	q0, [sp, #496]
    1ef4:	stp	xzr, xzr, [sp, #496]
    1ef8:	ldr	x0, [sp, #544]
    1efc:	str	q0, [x22, #384]
    1f00:	cbz	x0, 1f30 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c8>
    1f04:	ldr	x24, [sp, #616]
    1f08:	ldr	x22, [sp, #584]
    1f0c:	add	x24, x24, #0x8
    1f10:	cmp	x22, x24
    1f14:	b.cs	1f2c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c4>  // b.hs, b.nlast
    1f18:	ldr	x0, [x22], #8
    1f1c:	bl	0 <_ZdlPv>
    1f20:	cmp	x24, x22
    1f24:	b.hi	1f18 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2b0>  // b.pmore
    1f28:	ldr	x0, [sp, #544]
    1f2c:	bl	0 <_ZdlPv>
    1f30:	ldr	x0, [sp, #512]
    1f34:	add	x1, x23, #0x120
    1f38:	cmp	x0, x1
    1f3c:	b.eq	1f44 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2dc>  // b.none
    1f40:	bl	0 <_ZdlPv>
    1f44:	ldr	x24, [sp, #504]
    1f48:	cbz	x24, 1fb8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x350>
    1f4c:	adrp	x22, 0 <__pthread_key_create>
    1f50:	ldr	x0, [x22]
    1f54:	cbz	x0, 2258 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5f0>
    1f58:	add	x1, x24, #0x8
    1f5c:	ldaxr	w0, [x1]
    1f60:	sub	w2, w0, #0x1
    1f64:	stlxr	w3, w2, [x1]
    1f68:	cbnz	w3, 1f5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2f4>
    1f6c:	cmp	w0, #0x1
    1f70:	b.ne	1fb8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x350>  // b.any
    1f74:	ldr	x1, [x24]
    1f78:	mov	x0, x24
    1f7c:	ldr	x1, [x1, #16]
    1f80:	blr	x1
    1f84:	ldr	x22, [x22]
    1f88:	cbz	x22, 2268 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x600>
    1f8c:	add	x1, x24, #0xc
    1f90:	ldaxr	w0, [x1]
    1f94:	sub	w2, w0, #0x1
    1f98:	stlxr	w3, w2, [x1]
    1f9c:	cbnz	w3, 1f90 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    1fa0:	cmp	w0, #0x1
    1fa4:	b.ne	1fb8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x350>  // b.any
    1fa8:	ldr	x1, [x24]
    1fac:	mov	x0, x24
    1fb0:	ldr	x1, [x1, #24]
    1fb4:	blr	x1
    1fb8:	ldr	x0, [sp, #448]
    1fbc:	add	x23, x23, #0xe0
    1fc0:	cmp	x0, x23
    1fc4:	b.eq	1fcc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x364>  // b.none
    1fc8:	bl	0 <_ZdlPv>
    1fcc:	mov	x0, x25
    1fd0:	add	x22, x20, #0x0
    1fd4:	bl	0 <_ZNSt6localeD1Ev>
    1fd8:	add	x0, x22, #0x160
    1fdc:	bl	0 <__cxa_guard_release>
    1fe0:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1fe4:	add	x1, x22, #0x170
    1fe8:	adrp	x2, 0 <__dso_handle>
    1fec:	add	x2, x2, #0x0
    1ff0:	ldr	x0, [x0]
    1ff4:	bl	0 <__cxa_atexit>
    1ff8:	ldr	x25, [sp, #64]
    1ffc:	b	1ca4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3c>
    2000:	add	x20, sp, #0xb0
    2004:	mov	x0, x24
    2008:	mov	x8, x20
    200c:	mov	x1, #0x1                   	// #1
    2010:	str	x25, [sp, #64]
    2014:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2018:	add	x25, sp, #0xd0
    201c:	add	x23, sp, #0xf0
    2020:	mov	x8, x25
    2024:	mov	x0, x24
    2028:	mov	x1, #0x2                   	// #2
    202c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2030:	mov	x8, x23
    2034:	mov	x1, x25
    2038:	mov	x0, x20
    203c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2040:	mov	w2, #0x104                 	// #260
    2044:	add	x21, sp, #0x58
    2048:	mov	x1, x21
    204c:	mov	x0, x19
    2050:	stp	x23, xzr, [sp, #88]
    2054:	strh	w2, [sp, #104]
    2058:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    205c:	ldr	x0, [sp, #240]
    2060:	add	x1, x23, #0x10
    2064:	cmp	x0, x1
    2068:	b.eq	2070 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x408>  // b.none
    206c:	bl	0 <_ZdlPv>
    2070:	ldr	x0, [sp, #208]
    2074:	add	x1, x25, #0x10
    2078:	cmp	x0, x1
    207c:	b.eq	2084 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x41c>  // b.none
    2080:	bl	0 <_ZdlPv>
    2084:	ldr	x0, [sp, #176]
    2088:	add	x1, x20, #0x10
    208c:	cmp	x0, x1
    2090:	b.eq	2098 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x430>  // b.none
    2094:	bl	0 <_ZdlPv>
    2098:	mov	x8, x20
    209c:	mov	x0, x24
    20a0:	mov	x1, #0x1                   	// #1
    20a4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    20a8:	mov	x8, x25
    20ac:	mov	x0, x24
    20b0:	mov	x1, #0x3                   	// #3
    20b4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    20b8:	mov	x8, x23
    20bc:	mov	x1, x25
    20c0:	mov	x0, x20
    20c4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    20c8:	mov	w2, #0x104                 	// #260
    20cc:	mov	x0, x19
    20d0:	mov	x1, x21
    20d4:	stp	x23, xzr, [sp, #88]
    20d8:	add	x23, x23, #0x10
    20dc:	strh	w2, [sp, #104]
    20e0:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    20e4:	ldr	x0, [sp, #240]
    20e8:	cmp	x0, x23
    20ec:	b.eq	20f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x48c>  // b.none
    20f0:	bl	0 <_ZdlPv>
    20f4:	ldr	x0, [sp, #208]
    20f8:	add	x25, x25, #0x10
    20fc:	cmp	x0, x25
    2100:	b.eq	2108 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4a0>  // b.none
    2104:	bl	0 <_ZdlPv>
    2108:	ldr	x0, [sp, #176]
    210c:	add	x20, x20, #0x10
    2110:	cmp	x0, x20
    2114:	b.eq	211c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4b4>  // b.none
    2118:	bl	0 <_ZdlPv>
    211c:	ldr	x0, [sp, #112]
    2120:	cbz	x0, 2128 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4c0>
    2124:	bl	0 <_ZdlPv>
    2128:	ldr	x0, [sp, #144]
    212c:	add	x22, x22, #0x10
    2130:	cmp	x0, x22
    2134:	b.eq	2250 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5e8>  // b.none
    2138:	bl	0 <_ZdlPv>
    213c:	ldr	x25, [sp, #64]
    2140:	b	1d6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x104>
    2144:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2148:	add	x1, x1, #0x0
    214c:	mov	x2, #0x7                   	// #7
    2150:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2154:	mov	x1, x0
    2158:	b	1e38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1d0>
    215c:	mov	x0, x24
    2160:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2164:	mov	x2, #0x1                   	// #1
    2168:	add	x1, x1, #0x0
    216c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2170:	b	1e74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x20c>
    2174:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2178:	add	x1, x1, #0x0
    217c:	mov	x2, #0x2                   	// #2
    2180:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2184:	mov	x1, x0
    2188:	b	1df4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x18c>
    218c:	mov	x0, x2
    2190:	mov	x2, x23
    2194:	bl	0 <memcpy>
    2198:	ldr	x2, [x24, #24]
    219c:	add	x2, x2, x23
    21a0:	str	x2, [x24, #24]
    21a4:	b	1dac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x144>
    21a8:	bl	288 <_ZN3lld4errsEv>
    21ac:	add	x23, sp, #0xf0
    21b0:	add	x1, x20, #0x0
    21b4:	ldp	x2, x3, [x1, #400]
    21b8:	mov	x1, x2
    21bc:	mov	x2, x3
    21c0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    21c4:	mov	x24, x0
    21c8:	mov	x8, x23
    21cc:	mov	x1, x21
    21d0:	mov	x0, x19
    21d4:	bl	d78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    21d8:	ldp	x1, x2, [sp, #240]
    21dc:	mov	x0, x24
    21e0:	add	x23, x23, #0x10
    21e4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    21e8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    21ec:	add	x1, x1, #0x0
    21f0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    21f4:	mov	w1, #0x1                   	// #1
    21f8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    21fc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2200:	add	x1, x1, #0x0
    2204:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2208:	mov	w1, #0x9                   	// #9
    220c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2210:	ldp	x2, x3, [x19, #16]
    2214:	mov	x1, x2
    2218:	mov	x2, x3
    221c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2220:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2224:	add	x1, x1, #0x0
    2228:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    222c:	ldr	x0, [sp, #240]
    2230:	cmp	x0, x23
    2234:	b.eq	223c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5d4>  // b.none
    2238:	bl	0 <_ZdlPv>
    223c:	ldrb	w0, [x19, #48]
    2240:	cbz	w0, 1d38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xd0>
    2244:	mov	w0, #0x1                   	// #1
    2248:	str	x25, [sp, #64]
    224c:	bl	318 <_ZN3lld7exitLldEi>
    2250:	ldr	x25, [sp, #64]
    2254:	b	1d6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x104>
    2258:	ldr	w0, [x24, #8]
    225c:	sub	w1, w0, #0x1
    2260:	str	w1, [x24, #8]
    2264:	b	1f6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x304>
    2268:	ldr	w0, [x24, #12]
    226c:	sub	w1, w0, #0x1
    2270:	str	w1, [x24, #12]
    2274:	b	1fa0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x338>
    2278:	str	x25, [sp, #64]
    227c:	bl	0 <_ZSt20__throw_system_errori>

0000000000002280 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>:
    2280:	stp	x29, x30, [sp, #-176]!
    2284:	mov	x29, sp
    2288:	stp	x19, x20, [sp, #16]
    228c:	mov	x19, x0
    2290:	mov	x20, x8
    2294:	ldr	x0, [x0]
    2298:	stp	x21, x22, [sp, #32]
    229c:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    22a0:	ldr	x2, [x0]
    22a4:	ldr	x21, [x21]
    22a8:	ldr	x2, [x2, #48]
    22ac:	mov	x1, x21
    22b0:	blr	x2
    22b4:	tst	w0, #0xff
    22b8:	b.ne	22e0 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x60>  // b.any
    22bc:	ldr	x0, [x19]
    22c0:	str	xzr, [x19]
    22c4:	ldp	x21, x22, [sp, #32]
    22c8:	orr	x0, x0, #0x1
    22cc:	str	x0, [x20]
    22d0:	mov	x0, x20
    22d4:	ldp	x19, x20, [sp, #16]
    22d8:	ldp	x29, x30, [sp], #176
    22dc:	ret
    22e0:	ldr	x22, [x19]
    22e4:	mov	x1, x21
    22e8:	mov	x0, x22
    22ec:	ldr	x2, [x22]
    22f0:	ldr	x2, [x2, #48]
    22f4:	str	x23, [sp, #48]
    22f8:	str	xzr, [x19]
    22fc:	blr	x2
    2300:	tst	w0, #0xff
    2304:	b.eq	2430 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x1b0>  // b.none
    2308:	ldr	x1, [x22]
    230c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2310:	add	x0, x0, #0x0
    2314:	ldr	x2, [x1, #24]
    2318:	cmp	x2, x0
    231c:	b.ne	2418 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x198>  // b.any
    2320:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    2324:	strb	wzr, [sp, #112]
    2328:	add	x21, sp, #0x60
    232c:	mov	w3, #0x1                   	// #1
    2330:	ldr	x0, [x0]
    2334:	add	x4, x21, #0x10
    2338:	ldr	x2, [x1, #16]
    233c:	add	x0, x0, #0x10
    2340:	stp	x4, xzr, [sp, #96]
    2344:	add	x23, sp, #0x80
    2348:	mov	x1, x23
    234c:	stp	x0, xzr, [sp, #128]
    2350:	mov	x0, x22
    2354:	stp	xzr, xzr, [sp, #144]
    2358:	str	w3, [sp, #160]
    235c:	str	x21, [sp, #168]
    2360:	blr	x2
    2364:	ldr	x0, [sp, #136]
    2368:	ldr	x1, [sp, #152]
    236c:	cmp	x1, x0
    2370:	b.eq	237c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0xfc>  // b.none
    2374:	mov	x0, x23
    2378:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    237c:	ldr	x2, [sp, #168]
    2380:	add	x19, sp, #0x40
    2384:	add	x0, x19, #0x10
    2388:	str	x0, [sp, #64]
    238c:	mov	w3, #0x0                   	// #0
    2390:	mov	x0, x19
    2394:	ldp	x1, x2, [x2]
    2398:	add	x21, x21, #0x10
    239c:	add	x2, x1, x2
    23a0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    23a4:	mov	x0, x23
    23a8:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    23ac:	ldr	x0, [sp, #96]
    23b0:	cmp	x0, x21
    23b4:	b.eq	23bc <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x13c>  // b.none
    23b8:	bl	0 <_ZdlPv>
    23bc:	mov	w0, #0x104                 	// #260
    23c0:	stp	x19, xzr, [sp, #128]
    23c4:	add	x19, x19, #0x10
    23c8:	strh	w0, [sp, #144]
    23cc:	bl	2a0 <_ZN3lld12errorHandlerEv>
    23d0:	mov	x1, x23
    23d4:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    23d8:	ldr	x0, [sp, #64]
    23dc:	cmp	x0, x19
    23e0:	b.eq	23e8 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x168>  // b.none
    23e4:	bl	0 <_ZdlPv>
    23e8:	ldr	x1, [x22]
    23ec:	mov	x0, #0x1                   	// #1
    23f0:	ldr	x1, [x1, #8]
    23f4:	str	x0, [x20]
    23f8:	mov	x0, x22
    23fc:	blr	x1
    2400:	mov	x0, x20
    2404:	ldp	x19, x20, [sp, #16]
    2408:	ldp	x21, x22, [sp, #32]
    240c:	ldr	x23, [sp, #48]
    2410:	ldp	x29, x30, [sp], #176
    2414:	ret
    2418:	add	x19, sp, #0x40
    241c:	add	x23, sp, #0x80
    2420:	mov	x8, x19
    2424:	mov	x0, x22
    2428:	blr	x2
    242c:	b	23bc <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x13c>
    2430:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2434:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2438:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    243c:	add	x3, x3, #0x0
    2440:	add	x1, x1, #0x0
    2444:	add	x0, x0, #0x0
    2448:	mov	w2, #0x329                 	// #809
    244c:	bl	0 <__assert_fail>

0000000000002450 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
    2450:	stp	x29, x30, [sp, #-256]!
    2454:	mov	x29, sp
    2458:	stp	x27, x28, [sp, #80]
    245c:	ldr	x1, [x0]
    2460:	str	xzr, [x0]
    2464:	str	xzr, [sp, #128]
    2468:	ands	x28, x1, #0xfffffffffffffffe
    246c:	b.ne	248c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3c>  // b.any
    2470:	ldr	x0, [sp, #128]
    2474:	tbnz	w0, #0, 2844 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3f4>
    2478:	tst	x0, #0xfffffffffffffffe
    247c:	b.ne	2844 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3f4>  // b.any
    2480:	ldp	x27, x28, [sp, #80]
    2484:	ldp	x29, x30, [sp], #256
    2488:	ret
    248c:	ldr	x2, [x28]
    2490:	stp	x21, x22, [sp, #32]
    2494:	adrp	x22, 0 <_ZN4llvm9ErrorList2IDE>
    2498:	stp	x19, x20, [sp, #16]
    249c:	mov	x0, x28
    24a0:	ldr	x1, [x22]
    24a4:	stp	x23, x24, [sp, #48]
    24a8:	ldr	x2, [x2, #48]
    24ac:	stp	x25, x26, [sp, #64]
    24b0:	str	xzr, [sp, #136]
    24b4:	blr	x2
    24b8:	tst	w0, #0xff
    24bc:	b.eq	25c0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>  // b.none
    24c0:	ldp	x20, x23, [x28, #8]
    24c4:	mov	x0, #0x1                   	// #1
    24c8:	str	x0, [sp, #144]
    24cc:	cmp	x20, x23
    24d0:	b.eq	2598 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x148>  // b.none
    24d4:	adrp	x21, 0 <_ZTVN4llvm9ErrorListE>
    24d8:	add	x25, sp, #0xa8
    24dc:	add	x24, sp, #0xa0
    24e0:	add	x26, sp, #0xd0
    24e4:	ldr	x21, [x21]
    24e8:	add	x27, sp, #0xb0
    24ec:	add	x21, x21, #0x10
    24f0:	orr	x0, x0, #0x1
    24f4:	stp	xzr, x0, [sp, #144]
    24f8:	mov	x8, x24
    24fc:	ldr	x1, [x20]
    2500:	str	xzr, [x20]
    2504:	mov	x0, x25
    2508:	str	x1, [sp, #168]
    250c:	bl	2280 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    2510:	ldr	x19, [sp, #152]
    2514:	ands	x19, x19, #0xfffffffffffffffe
    2518:	b.eq	25b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
    251c:	ldr	x0, [sp, #160]
    2520:	orr	x1, x19, #0x1
    2524:	str	x1, [sp, #152]
    2528:	ands	x0, x0, #0xfffffffffffffffe
    252c:	b.ne	2698 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x248>  // b.any
    2530:	stp	xzr, xzr, [sp, #152]
    2534:	ldr	x0, [sp, #144]
    2538:	tbnz	w0, #0, 285c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x40c>
    253c:	tst	x0, #0xfffffffffffffffe
    2540:	b.ne	285c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x40c>  // b.any
    2544:	ldr	x1, [sp, #160]
    2548:	orr	x19, x19, x0
    254c:	orr	x19, x19, #0x1
    2550:	str	x19, [sp, #144]
    2554:	tbnz	w1, #0, 287c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x42c>
    2558:	tst	x1, #0xfffffffffffffffe
    255c:	b.ne	287c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x42c>  // b.any
    2560:	ldr	x0, [sp, #168]
    2564:	cbz	x0, 2574 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x124>
    2568:	ldr	x1, [x0]
    256c:	ldr	x1, [x1, #8]
    2570:	blr	x1
    2574:	ldr	x0, [sp, #152]
    2578:	tbnz	w0, #0, 2884 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x434>
    257c:	tst	x0, #0xfffffffffffffffe
    2580:	b.ne	2884 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x434>  // b.any
    2584:	add	x20, x20, #0x8
    2588:	cmp	x23, x20
    258c:	ldr	x0, [sp, #144]
    2590:	b.ne	24f0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xa0>  // b.any
    2594:	orr	x0, x0, #0x1
    2598:	ldr	x1, [x28]
    259c:	ldr	x1, [x1, #8]
    25a0:	str	x0, [sp, #168]
    25a4:	mov	x0, x28
    25a8:	blr	x1
    25ac:	b	25e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x194>
    25b0:	ldr	x19, [sp, #160]
    25b4:	stp	xzr, xzr, [sp, #152]
    25b8:	and	x19, x19, #0xfffffffffffffffe
    25bc:	b	2534 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe4>
    25c0:	add	x0, sp, #0xd0
    25c4:	add	x8, sp, #0xa8
    25c8:	str	x28, [sp, #208]
    25cc:	bl	2280 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    25d0:	ldr	x0, [sp, #208]
    25d4:	cbz	x0, 25e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x194>
    25d8:	ldr	x1, [x0]
    25dc:	ldr	x1, [x1, #8]
    25e0:	blr	x1
    25e4:	ldr	x0, [sp, #168]
    25e8:	ands	x0, x0, #0xfffffffffffffffe
    25ec:	b.eq	2864 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x414>  // b.none
    25f0:	adrp	x3, 0 <_ZTVN4llvm18raw_string_ostreamE>
    25f4:	orr	x2, x0, #0x1
    25f8:	add	x4, sp, #0xb0
    25fc:	add	x6, sp, #0xc0
    2600:	ldr	x3, [x3]
    2604:	mov	w5, #0x1                   	// #1
    2608:	add	x19, sp, #0xd0
    260c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2610:	add	x3, x3, #0x10
    2614:	add	x1, x1, #0x0
    2618:	mov	x0, x19
    261c:	stp	x2, x6, [sp, #168]
    2620:	str	xzr, [sp, #184]
    2624:	strb	wzr, [sp, #192]
    2628:	stp	x3, xzr, [sp, #208]
    262c:	stp	xzr, xzr, [sp, #224]
    2630:	str	w5, [sp, #240]
    2634:	str	x4, [sp, #248]
    2638:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    263c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2640:	add	x1, x1, #0x0
    2644:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2648:	mov	x1, x0
    264c:	ldr	x2, [sp, #168]
    2650:	ands	x2, x2, #0xfffffffffffffffe
    2654:	b.eq	2a60 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x610>  // b.none
    2658:	ldr	x3, [x2]
    265c:	mov	x0, x2
    2660:	ldr	x2, [x3, #16]
    2664:	blr	x2
    2668:	ldr	x0, [sp, #216]
    266c:	ldr	x1, [sp, #232]
    2670:	cmp	x1, x0
    2674:	b.eq	2680 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x230>  // b.none
    2678:	mov	x0, x19
    267c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    2680:	ldr	x0, [sp, #248]
    2684:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2688:	mov	w2, #0x2c9                 	// #713
    268c:	add	x1, x1, #0x0
    2690:	ldr	x0, [x0]
    2694:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    2698:	ldr	x2, [x19]
    269c:	orr	x0, x0, #0x1
    26a0:	ldr	x1, [x22]
    26a4:	str	x1, [sp, #104]
    26a8:	ldr	x2, [x2, #48]
    26ac:	str	x0, [sp, #160]
    26b0:	mov	x0, x19
    26b4:	blr	x2
    26b8:	tst	w0, #0xff
    26bc:	ldr	x1, [sp, #104]
    26c0:	b.ne	27a8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x358>  // b.any
    26c4:	ldr	x0, [sp, #160]
    26c8:	mov	x2, #0x0                   	// #0
    26cc:	ands	x0, x0, #0xfffffffffffffffe
    26d0:	b.ne	2824 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3d4>  // b.any
    26d4:	ldr	x1, [sp, #152]
    26d8:	mov	x0, #0x20                  	// #32
    26dc:	stp	xzr, xzr, [sp, #152]
    26e0:	and	x1, x1, #0xfffffffffffffffe
    26e4:	str	x2, [sp, #176]
    26e8:	str	x1, [sp, #208]
    26ec:	bl	0 <_Znwm>
    26f0:	mov	x19, x0
    26f4:	mov	x2, x0
    26f8:	ldr	x0, [sp, #208]
    26fc:	str	x21, [x19], #8
    2700:	ldr	x1, [x22]
    2704:	str	xzr, [x2, #8]
    2708:	stp	x2, x1, [sp, #104]
    270c:	ldr	x2, [x0]
    2710:	ldr	x2, [x2, #48]
    2714:	stp	xzr, xzr, [x19, #8]
    2718:	blr	x2
    271c:	tst	w0, #0xff
    2720:	ldr	x1, [sp, #112]
    2724:	b.ne	2a40 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5f0>  // b.any
    2728:	ldr	x0, [sp, #176]
    272c:	ldr	x2, [x0]
    2730:	ldr	x2, [x2, #48]
    2734:	blr	x2
    2738:	tst	w0, #0xff
    273c:	b.ne	2a40 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5f0>  // b.any
    2740:	ldp	x0, x1, [x19, #8]
    2744:	cmp	x0, x1
    2748:	b.eq	29f8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5a8>  // b.none
    274c:	ldr	x2, [sp, #208]
    2750:	str	xzr, [sp, #208]
    2754:	str	x2, [x0], #8
    2758:	str	x0, [x19, #8]
    275c:	cmp	x0, x1
    2760:	b.eq	29e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x594>  // b.none
    2764:	ldr	x1, [sp, #176]
    2768:	str	xzr, [sp, #176]
    276c:	str	x1, [x0], #8
    2770:	str	x0, [x19, #8]
    2774:	ldr	x0, [sp, #176]
    2778:	ldr	x1, [sp, #104]
    277c:	and	x19, x1, #0xfffffffffffffffe
    2780:	cbz	x0, 2790 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x340>
    2784:	ldr	x1, [x0]
    2788:	ldr	x1, [x1, #8]
    278c:	blr	x1
    2790:	ldr	x0, [sp, #208]
    2794:	cbz	x0, 2534 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe4>
    2798:	ldr	x1, [x0]
    279c:	ldr	x1, [x1, #8]
    27a0:	blr	x1
    27a4:	b	2534 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe4>
    27a8:	ldp	x19, x0, [sp, #152]
    27ac:	and	x19, x19, #0xfffffffffffffffe
    27b0:	ands	x0, x0, #0xfffffffffffffffe
    27b4:	b.ne	2804 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3b4>  // b.any
    27b8:	mov	x2, #0x0                   	// #0
    27bc:	add	x0, x19, #0x8
    27c0:	str	xzr, [sp, #160]
    27c4:	ldp	x1, x3, [x0, #8]
    27c8:	str	x2, [sp, #208]
    27cc:	cmp	x1, x3
    27d0:	b.eq	29d8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x588>  // b.none
    27d4:	str	xzr, [sp, #208]
    27d8:	str	x2, [x1], #8
    27dc:	str	x1, [x0, #8]
    27e0:	ldr	x0, [sp, #208]
    27e4:	cbz	x0, 27f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3a4>
    27e8:	ldr	x1, [x0]
    27ec:	ldr	x1, [x1, #8]
    27f0:	blr	x1
    27f4:	ldr	x19, [sp, #152]
    27f8:	str	xzr, [sp, #152]
    27fc:	and	x19, x19, #0xfffffffffffffffe
    2800:	b	2534 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe4>
    2804:	ldr	x2, [x0]
    2808:	ldr	x2, [x2, #48]
    280c:	blr	x2
    2810:	tst	w0, #0xff
    2814:	b.ne	2960 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x510>  // b.any
    2818:	ldr	x2, [sp, #160]
    281c:	and	x2, x2, #0xfffffffffffffffe
    2820:	b	27bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x36c>
    2824:	ldr	x2, [x0]
    2828:	ldr	x2, [x2, #48]
    282c:	blr	x2
    2830:	tst	w0, #0xff
    2834:	b.ne	288c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x43c>  // b.any
    2838:	ldr	x2, [sp, #160]
    283c:	and	x2, x2, #0xfffffffffffffffe
    2840:	b	26d4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x284>
    2844:	add	x0, sp, #0x80
    2848:	stp	x19, x20, [sp, #16]
    284c:	stp	x21, x22, [sp, #32]
    2850:	stp	x23, x24, [sp, #48]
    2854:	stp	x25, x26, [sp, #64]
    2858:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    285c:	add	x0, sp, #0x90
    2860:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2864:	ldr	x0, [sp, #136]
    2868:	tbnz	w0, #0, 2874 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x424>
    286c:	tst	x0, #0xfffffffffffffffe
    2870:	b.eq	2a2c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5dc>  // b.none
    2874:	add	x0, sp, #0x88
    2878:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    287c:	mov	x0, x24
    2880:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2884:	add	x0, sp, #0x98
    2888:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    288c:	ldp	x1, x0, [sp, #152]
    2890:	str	xzr, [sp, #152]
    2894:	and	x0, x0, #0xfffffffffffffffe
    2898:	and	x1, x1, #0xfffffffffffffffe
    289c:	ldr	x4, [x0, #8]!
    28a0:	str	x4, [sp, #112]
    28a4:	ldp	x2, x3, [x0, #8]
    28a8:	str	x1, [sp, #208]
    28ac:	cmp	x2, x3
    28b0:	b.eq	2a1c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5cc>  // b.none
    28b4:	cmp	x4, x2
    28b8:	add	x3, x2, #0x8
    28bc:	b.eq	2a0c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x5bc>  // b.none
    28c0:	mov	x1, x2
    28c4:	ldur	x4, [x2, #-8]
    28c8:	stur	xzr, [x2, #-8]
    28cc:	str	x4, [x1], #-8
    28d0:	str	x3, [x0, #8]
    28d4:	ldr	x0, [sp, #112]
    28d8:	sub	x2, x1, x0
    28dc:	cmp	x2, #0x0
    28e0:	asr	x19, x2, #3
    28e4:	b.gt	28f0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4a0>
    28e8:	b	2918 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4c8>
    28ec:	sub	x1, x1, #0x8
    28f0:	ldp	x3, x0, [x1, #-8]
    28f4:	stp	xzr, x3, [x1, #-8]
    28f8:	cbz	x0, 2910 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4c0>
    28fc:	ldr	x3, [x0]
    2900:	str	x1, [sp, #104]
    2904:	ldr	x3, [x3, #8]
    2908:	blr	x3
    290c:	ldr	x1, [sp, #104]
    2910:	subs	x19, x19, #0x1
    2914:	b.ne	28ec <_ZN3lld10checkErrorEN4llvm5ErrorE+0x49c>  // b.any
    2918:	ldr	x2, [sp, #112]
    291c:	ldr	x1, [sp, #208]
    2920:	str	xzr, [sp, #208]
    2924:	ldr	x0, [x2]
    2928:	str	x1, [x2]
    292c:	cbz	x0, 293c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4ec>
    2930:	ldr	x1, [x0]
    2934:	ldr	x1, [x1, #8]
    2938:	blr	x1
    293c:	ldr	x0, [sp, #208]
    2940:	cbz	x0, 2950 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x500>
    2944:	ldr	x1, [x0]
    2948:	ldr	x1, [x1, #8]
    294c:	blr	x1
    2950:	ldr	x19, [sp, #160]
    2954:	str	xzr, [sp, #160]
    2958:	and	x19, x19, #0xfffffffffffffffe
    295c:	b	2534 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe4>
    2960:	ldr	x4, [sp, #160]
    2964:	str	xzr, [sp, #160]
    2968:	add	x19, x19, #0x8
    296c:	and	x4, x4, #0xfffffffffffffffe
    2970:	ldp	x2, x3, [x4, #8]
    2974:	cmp	x2, x3
    2978:	b.ne	299c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x54c>  // b.any
    297c:	b	29c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x574>
    2980:	ldr	x0, [x2]
    2984:	str	xzr, [x2]
    2988:	str	x0, [x1], #8
    298c:	str	x1, [x19, #8]
    2990:	add	x2, x2, #0x8
    2994:	cmp	x3, x2
    2998:	b.eq	29c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x574>  // b.none
    299c:	ldp	x1, x0, [x19, #8]
    29a0:	cmp	x1, x0
    29a4:	b.ne	2980 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x530>  // b.any
    29a8:	mov	x0, x19
    29ac:	stp	x2, x4, [sp, #104]
    29b0:	str	x3, [sp, #120]
    29b4:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    29b8:	ldp	x2, x4, [sp, #104]
    29bc:	ldr	x3, [sp, #120]
    29c0:	b	2990 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x540>
    29c4:	ldr	x1, [x4]
    29c8:	mov	x0, x4
    29cc:	ldr	x1, [x1, #8]
    29d0:	blr	x1
    29d4:	b	27f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3a4>
    29d8:	mov	x2, x26
    29dc:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    29e0:	b	27e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x390>
    29e4:	mov	x1, x0
    29e8:	mov	x2, x27
    29ec:	mov	x0, x19
    29f0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    29f4:	b	2774 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x324>
    29f8:	mov	x0, x19
    29fc:	mov	x2, x26
    2a00:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a04:	ldp	x0, x1, [x19, #8]
    2a08:	b	275c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x30c>
    2a0c:	str	xzr, [sp, #208]
    2a10:	str	x1, [x4]
    2a14:	str	x3, [x0, #8]
    2a18:	b	293c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4ec>
    2a1c:	mov	x1, x4
    2a20:	mov	x2, x26
    2a24:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a28:	b	293c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4ec>
    2a2c:	ldp	x19, x20, [sp, #16]
    2a30:	ldp	x21, x22, [sp, #32]
    2a34:	ldp	x23, x24, [sp, #48]
    2a38:	ldp	x25, x26, [sp, #64]
    2a3c:	b	2470 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x20>
    2a40:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a44:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a48:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a4c:	add	x3, x3, #0x0
    2a50:	add	x1, x1, #0x0
    2a54:	add	x0, x0, #0x0
    2a58:	mov	w2, #0x181                 	// #385
    2a5c:	bl	0 <__assert_fail>
    2a60:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a64:	add	x1, x1, #0x0
    2a68:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a6c:	b	2668 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x218>

0000000000002a70 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    2a70:	stp	x29, x30, [sp, #-16]!
    2a74:	mov	x29, sp
    2a78:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2a7c:	mov	w0, #0x1                   	// #1
    2a80:	bl	318 <_ZN3lld7exitLldEi>
    2a84:	nop

0000000000002a88 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
    2a88:	stp	x29, x30, [sp, #-96]!
    2a8c:	mov	x29, sp
    2a90:	ldrb	w2, [x0, #49]
    2a94:	cbnz	w2, 2c14 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x18c>
    2a98:	stp	x21, x22, [sp, #32]
    2a9c:	adrp	x21, 0 <__pthread_key_create>
    2aa0:	stp	x23, x24, [sp, #48]
    2aa4:	mov	x24, x0
    2aa8:	ldr	x0, [x21]
    2aac:	stp	x19, x20, [sp, #16]
    2ab0:	mov	x19, x1
    2ab4:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2ab8:	cbz	x0, 2acc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x44>
    2abc:	add	x0, x20, #0x0
    2ac0:	add	x0, x0, #0x128
    2ac4:	bl	0 <pthread_mutex_lock>
    2ac8:	cbnz	w0, 2c98 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x210>
    2acc:	bl	288 <_ZN3lld4errsEv>
    2ad0:	mov	x23, x0
    2ad4:	ldp	x3, x2, [x0, #16]
    2ad8:	add	x1, x20, #0x0
    2adc:	ldr	x22, [x1, #408]
    2ae0:	sub	x3, x3, x2
    2ae4:	cmp	x3, x22
    2ae8:	ldr	x1, [x1, #400]
    2aec:	b.cc	2c04 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x17c>  // b.lo, b.ul, b.last
    2af0:	cbnz	x22, 2c7c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1f4>
    2af4:	add	x22, sp, #0x40
    2af8:	mov	x0, x24
    2afc:	mov	x8, x22
    2b00:	mov	x1, x19
    2b04:	bl	d78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    2b08:	ldp	x1, x2, [sp, #64]
    2b0c:	mov	x0, x23
    2b10:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2b14:	mov	x1, x0
    2b18:	ldp	x2, x3, [x0, #16]
    2b1c:	sub	x2, x2, x3
    2b20:	cmp	x2, #0x1
    2b24:	b.ls	2c50 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1c8>  // b.plast
    2b28:	mov	w0, #0x203a                	// #8250
    2b2c:	strh	w0, [x3]
    2b30:	ldr	x0, [x1, #24]
    2b34:	add	x0, x0, #0x2
    2b38:	str	x0, [x1, #24]
    2b3c:	mov	x0, x1
    2b40:	mov	w1, #0x5                   	// #5
    2b44:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2b48:	mov	x1, x0
    2b4c:	ldp	x2, x3, [x0, #16]
    2b50:	sub	x2, x2, x3
    2b54:	cmp	x2, #0x8
    2b58:	b.ls	2c38 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1b0>  // b.plast
    2b5c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2b60:	add	x0, x0, #0x0
    2b64:	ldr	x2, [x0]
    2b68:	str	x2, [x3]
    2b6c:	ldrb	w0, [x0, #8]
    2b70:	strb	w0, [x3, #8]
    2b74:	ldr	x0, [x1, #24]
    2b78:	add	x0, x0, #0x9
    2b7c:	str	x0, [x1, #24]
    2b80:	mov	x0, x1
    2b84:	mov	w1, #0x9                   	// #9
    2b88:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2b8c:	mov	x23, x0
    2b90:	mov	x1, x23
    2b94:	mov	x0, x19
    2b98:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    2b9c:	ldp	x1, x0, [x23, #16]
    2ba0:	cmp	x1, x0
    2ba4:	b.eq	2c20 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x198>  // b.none
    2ba8:	mov	w1, #0xa                   	// #10
    2bac:	strb	w1, [x0]
    2bb0:	ldr	x0, [x23, #24]
    2bb4:	add	x0, x0, #0x1
    2bb8:	str	x0, [x23, #24]
    2bbc:	ldr	x0, [sp, #64]
    2bc0:	add	x22, x22, #0x10
    2bc4:	cmp	x0, x22
    2bc8:	b.eq	2bd0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x148>  // b.none
    2bcc:	bl	0 <_ZdlPv>
    2bd0:	add	x20, x20, #0x0
    2bd4:	mov	x0, x19
    2bd8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2bdc:	ldr	x21, [x21]
    2be0:	stp	x0, x1, [x20, #400]
    2be4:	cbz	x21, 2c68 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1e0>
    2be8:	add	x0, x20, #0x128
    2bec:	bl	0 <pthread_mutex_unlock>
    2bf0:	ldp	x19, x20, [sp, #16]
    2bf4:	ldp	x21, x22, [sp, #32]
    2bf8:	ldp	x23, x24, [sp, #48]
    2bfc:	ldp	x29, x30, [sp], #96
    2c00:	ret
    2c04:	mov	x2, x22
    2c08:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c0c:	mov	x23, x0
    2c10:	b	2af4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x6c>
    2c14:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2c18:	ldp	x29, x30, [sp], #96
    2c1c:	ret
    2c20:	mov	x0, x23
    2c24:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c28:	mov	x2, #0x1                   	// #1
    2c2c:	add	x1, x1, #0x0
    2c30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c34:	b	2bbc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x134>
    2c38:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c3c:	add	x1, x1, #0x0
    2c40:	mov	x2, #0x9                   	// #9
    2c44:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c48:	mov	x1, x0
    2c4c:	b	2b80 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xf8>
    2c50:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c54:	add	x1, x1, #0x0
    2c58:	mov	x2, #0x2                   	// #2
    2c5c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c60:	mov	x1, x0
    2c64:	b	2b3c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xb4>
    2c68:	ldp	x19, x20, [sp, #16]
    2c6c:	ldp	x21, x22, [sp, #32]
    2c70:	ldp	x23, x24, [sp, #48]
    2c74:	ldp	x29, x30, [sp], #96
    2c78:	ret
    2c7c:	mov	x0, x2
    2c80:	mov	x2, x22
    2c84:	bl	0 <memcpy>
    2c88:	ldr	x2, [x23, #24]
    2c8c:	add	x2, x2, x22
    2c90:	str	x2, [x23, #24]
    2c94:	b	2af4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x6c>
    2c98:	bl	0 <_ZSt20__throw_system_errori>
    2c9c:	nop

0000000000002ca0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
    2ca0:	stp	x29, x30, [sp, #-288]!
    2ca4:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
    2ca8:	mov	x5, #0x8000000000          	// #549755813888
    2cac:	mov	x29, sp
    2cb0:	ldr	x4, [x4]
    2cb4:	stp	x19, x20, [sp, #16]
    2cb8:	add	x19, sp, #0x90
    2cbc:	add	x6, x19, #0x10
    2cc0:	add	x4, x4, #0x10
    2cc4:	mov	x20, x0
    2cc8:	mov	w7, #0x1                   	// #1
    2ccc:	str	x21, [sp, #32]
    2cd0:	add	x21, sp, #0x60
    2cd4:	mov	x0, x21
    2cd8:	mov	w3, #0x0                   	// #0
    2cdc:	mov	x2, #0x0                   	// #0
    2ce0:	mov	x1, #0x0                   	// #0
    2ce4:	stp	x4, xzr, [sp, #96]
    2ce8:	stp	xzr, xzr, [sp, #112]
    2cec:	str	w7, [sp, #128]
    2cf0:	stp	x19, x6, [sp, #136]
    2cf4:	str	x5, [sp, #152]
    2cf8:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
    2cfc:	adrp	x2, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
    2d00:	mov	x0, x20
    2d04:	ldr	x3, [x20]
    2d08:	add	x1, sp, #0x38
    2d0c:	ldr	x2, [x2]
    2d10:	ldr	x3, [x3, #24]
    2d14:	add	x2, x2, #0x10
    2d18:	stp	x2, x21, [sp, #56]
    2d1c:	blr	x3
    2d20:	ldrb	w0, [x20, #12]
    2d24:	cmp	w0, #0x1
    2d28:	b.eq	2db0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x110>  // b.none
    2d2c:	b.hi	2d84 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xe4>  // b.pmore
    2d30:	mov	w0, #0x106                 	// #262
    2d34:	stp	x19, xzr, [sp, #72]
    2d38:	strh	w0, [sp, #88]
    2d3c:	bl	2a0 <_ZN3lld12errorHandlerEv>
    2d40:	add	x1, sp, #0x48
    2d44:	bl	1c68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2d48:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
    2d4c:	mov	x0, x21
    2d50:	add	x19, x19, #0x10
    2d54:	ldr	x1, [x1]
    2d58:	add	x1, x1, #0x10
    2d5c:	str	x1, [sp, #96]
    2d60:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
    2d64:	ldr	x0, [sp, #144]
    2d68:	cmp	x0, x19
    2d6c:	b.eq	2d74 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xd4>  // b.none
    2d70:	bl	0 <free>
    2d74:	ldp	x19, x20, [sp, #16]
    2d78:	ldr	x21, [sp, #32]
    2d7c:	ldp	x29, x30, [sp], #288
    2d80:	ret
    2d84:	sub	w0, w0, #0x2
    2d88:	and	w0, w0, #0xff
    2d8c:	cmp	w0, #0x1
    2d90:	b.hi	2d48 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>  // b.pmore
    2d94:	mov	w0, #0x106                 	// #262
    2d98:	stp	x19, xzr, [sp, #72]
    2d9c:	strh	w0, [sp, #88]
    2da0:	bl	2a0 <_ZN3lld12errorHandlerEv>
    2da4:	add	x1, sp, #0x48
    2da8:	bl	508 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
    2dac:	b	2d48 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>
    2db0:	mov	w0, #0x106                 	// #262
    2db4:	stp	x19, xzr, [sp, #72]
    2db8:	strh	w0, [sp, #88]
    2dbc:	bl	2a0 <_ZN3lld12errorHandlerEv>
    2dc0:	add	x1, sp, #0x48
    2dc4:	bl	2a88 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
    2dc8:	b	2d48 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>

Disassembly of section .text._ZNKSt5ctypeIcE8do_widenEc:

0000000000000000 <_ZNKSt5ctypeIcE8do_widenEc>:
   0:	mov	w0, w1
   4:	ret

Disassembly of section .text._ZNKSt5ctypeIcE9do_narrowEcc:

0000000000000000 <_ZNKSt5ctypeIcE9do_narrowEcc>:
   0:	mov	w0, w1
   4:	ret

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD1Ev>:
   0:	ldr	x0, [x0, #56]
   4:	cbz	x0, 18 <_ZN3lld12ErrorHandlerD1Ev+0x18>
   8:	ldr	x1, [x0]
   c:	ldr	x1, [x1, #40]
  10:	mov	x16, x1
  14:	br	x16
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #1]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldrh	w1, [x1]
  24:	strh	w1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #8]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x78
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	mov	x1, #0x68                  	// #104
   4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
   8:	mov	x29, sp
   c:	ldr	x2, [x2]
  10:	str	x19, [sp, #16]
  14:	add	x19, x0, #0x10
  18:	cmp	x1, x2
  1c:	b.eq	30 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x30>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	tst	w0, #0xff
  2c:	csel	x19, x19, xzr, ne  // ne = any
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbz	w0, #0, 64 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x64>
  2c:	ldr	x0, [x21]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w22
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	ldr	x20, [x20]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldrb	w1, [x20]
  50:	ldp	x19, x20, [sp, #16]
  54:	cmp	w1, w0, uxtb
  58:	cset	w0, ne  // ne = any
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	mov	x0, x19
  68:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  6c:	bl	0 <__cxa_guard_acquire>
  70:	cbz	w0, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  74:	ldr	x0, [x21]
  78:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  7c:	ldr	x2, [x0]
  80:	mov	w1, #0x0                   	// #0
  84:	ldr	x2, [x2, #32]
  88:	blr	x2
  8c:	mov	w2, w0
  90:	ldr	x1, [x20]
  94:	mov	x0, x19
  98:	strb	w2, [x1]
  9c:	bl	0 <__cxa_guard_release>
  a0:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbz	w0, #0, 64 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x64>
  2c:	ldr	x0, [x21]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w22
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	ldr	x20, [x20]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldrb	w1, [x20]
  50:	ldp	x19, x20, [sp, #16]
  54:	cmp	w1, w0, uxtb
  58:	cset	w0, ne  // ne = any
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	mov	x0, x19
  68:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  6c:	bl	0 <__cxa_guard_acquire>
  70:	cbz	w0, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  74:	ldr	x0, [x21]
  78:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  7c:	ldr	x2, [x0]
  80:	mov	w1, #0x0                   	// #0
  84:	ldr	x2, [x2, #32]
  88:	blr	x2
  8c:	mov	w2, w0
  90:	ldr	x1, [x20]
  94:	mov	x0, x19
  98:	strb	w2, [x1]
  9c:	bl	0 <__cxa_guard_release>
  a0:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	and	w20, w0, #0xff
  30:	ldr	x0, [x19]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, #0xa                   	// #10
  40:	ldr	x2, [x2, #32]
  44:	blr	x2
  48:	mov	w1, w0
  4c:	ldr	x0, [x19]
  50:	and	w19, w1, #0xff
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x2, [x0]
  5c:	mov	w1, #0xd                   	// #13
  60:	ldr	x2, [x2, #32]
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w20, w19
  70:	ccmp	w20, w0, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	and	w20, w0, #0xff
  30:	ldr	x0, [x19]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, #0xa                   	// #10
  40:	ldr	x2, [x2, #32]
  44:	blr	x2
  48:	mov	w1, w0
  4c:	ldr	x0, [x19]
  50:	and	w19, w1, #0xff
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x2, [x0]
  5c:	mov	w1, #0xd                   	// #13
  60:	ldr	x2, [x2, #32]
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w20, w19
  70:	ccmp	w20, w0, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	str	x21, [sp, #32]
  14:	ldr	x19, [x19]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbz	w0, #0, 48 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x48>
  28:	ldr	x20, [x20]
  2c:	ldrb	w0, [x20]
  30:	ldp	x19, x20, [sp, #16]
  34:	cmp	w0, w21
  38:	cset	w0, ne  // ne = any
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	x0, x19
  4c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  50:	bl	0 <__cxa_guard_acquire>
  54:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  58:	ldr	x1, [x20]
  5c:	mov	x0, x19
  60:	strb	wzr, [x1]
  64:	bl	0 <__cxa_guard_release>
  68:	ldr	x20, [x20]
  6c:	ldrb	w0, [x20]
  70:	ldp	x19, x20, [sp, #16]
  74:	cmp	w0, w21
  78:	cset	w0, ne  // ne = any
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	str	x21, [sp, #32]
  14:	ldr	x19, [x19]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbz	w0, #0, 48 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x48>
  28:	ldr	x20, [x20]
  2c:	ldrb	w0, [x20]
  30:	ldp	x19, x20, [sp, #16]
  34:	cmp	w0, w21
  38:	cset	w0, ne  // ne = any
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	x0, x19
  4c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  50:	bl	0 <__cxa_guard_acquire>
  54:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  58:	ldr	x1, [x20]
  5c:	mov	x0, x19
  60:	strb	wzr, [x1]
  64:	bl	0 <__cxa_guard_release>
  68:	ldr	x20, [x20]
  6c:	ldrb	w0, [x20]
  70:	ldp	x19, x20, [sp, #16]
  74:	cmp	w0, w21
  78:	cset	w0, ne  // ne = any
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #184]
  1c:	cmp	x0, x1
  20:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2e8>  // b.none
  24:	add	x1, x0, #0x1
  28:	str	x1, [x19, #176]
  2c:	ldr	x21, [x19, #192]
  30:	ldrb	w22, [x0]
  34:	add	x0, x21, x22
  38:	mov	x20, x22
  3c:	ldrb	w2, [x0, #313]
  40:	cbnz	w2, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  44:	ldr	x1, [x21]
  48:	adrp	x0, 0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  4c:	add	x0, x0, #0x0
  50:	mov	w2, w22
  54:	ldr	x3, [x1, #64]
  58:	cmp	x3, x0
  5c:	b.ne	1e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1e8>  // b.any
  60:	cbz	w2, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  64:	add	x21, x21, x22
  68:	strb	w2, [x21, #313]
  6c:	ldr	x3, [x19, #152]
  70:	ldrb	w1, [x3]
  74:	cbnz	w1, 84 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x84>
  78:	b	f8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xf8>
  7c:	ldrb	w1, [x3, #2]!
  80:	cbz	w1, f8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xf8>
  84:	cmp	w2, w1
  88:	b.ne	7c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x7c>  // b.any
  8c:	cmp	w20, #0x62
  90:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xcc>  // b.any
  94:	ldr	w0, [x19, #136]
  98:	cmp	w0, #0x2
  9c:	b.eq	cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xcc>  // b.none
  a0:	mov	w0, #0x18                  	// #24
  a4:	str	w0, [x19, #144]
  a8:	add	x0, x19, #0xc8
  ac:	mov	w4, #0x70                  	// #112
  b0:	ldp	x21, x22, [sp, #32]
  b4:	mov	x3, #0x1                   	// #1
  b8:	ldr	x2, [x19, #208]
  bc:	mov	x1, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x29, x30, [sp], #48
  c8:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  cc:	mov	w0, #0x1                   	// #1
  d0:	str	w0, [x19, #144]
  d4:	ldr	x2, [x19, #208]
  d8:	add	x0, x19, #0xc8
  dc:	ldrb	w4, [x3, #1]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	mov	x3, #0x1                   	// #1
  e8:	ldp	x21, x22, [sp, #32]
  ec:	mov	x1, #0x0                   	// #0
  f0:	ldp	x29, x30, [sp], #48
  f4:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  f8:	cmp	w20, #0x62
  fc:	b.eq	a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xa0>  // b.none
 100:	cmp	w20, #0x42
 104:	b.eq	204 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x204>  // b.none
 108:	and	w0, w20, #0xffffffdf
 10c:	cmp	w0, #0x44
 110:	b.eq	1bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1bc>  // b.none
 114:	mov	w0, #0xffffffdb            	// #-37
 118:	and	w0, w20, w0
 11c:	cmp	w0, #0x53
 120:	b.eq	1bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1bc>  // b.none
 124:	cmp	w20, #0x63
 128:	b.eq	294 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x294>  // b.none
 12c:	cmp	w20, #0x78
 130:	mov	w0, #0x75                  	// #117
 134:	add	x21, x19, #0xc8
 138:	ccmp	w20, w0, #0x4, ne  // ne = any
 13c:	b.eq	21c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x21c>  // b.none
 140:	ldr	x1, [x19, #192]
 144:	ubfiz	x0, x20, #1, #8
 148:	ldr	x2, [x19, #208]
 14c:	ldr	x1, [x1, #48]
 150:	ldrh	w0, [x1, x0]
 154:	tbz	w0, #11, 2d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2d4>
 158:	mov	x1, #0x0                   	// #0
 15c:	mov	w4, w20
 160:	mov	x0, x21
 164:	mov	x3, #0x1                   	// #1
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 16c:	ldp	x1, x0, [x19, #176]
 170:	cmp	x0, x1
 174:	b.ne	19c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x19c>  // b.any
 178:	b	1b0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1b0>
 17c:	add	x0, x1, #0x1
 180:	str	x0, [x19, #176]
 184:	mov	x0, x21
 188:	ldrb	w1, [x1]
 18c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 190:	ldp	x1, x0, [x19, #176]
 194:	cmp	x1, x0
 198:	b.eq	1b0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1b0>  // b.none
 19c:	ldr	x0, [x19, #192]
 1a0:	ldrb	w2, [x1]
 1a4:	ldr	x0, [x0, #48]
 1a8:	ldrh	w0, [x0, x2, lsl #1]
 1ac:	tbnz	w0, #11, 17c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x17c>
 1b0:	mov	w0, #0x4                   	// #4
 1b4:	str	w0, [x19, #144]
 1b8:	b	284 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x284>
 1bc:	mov	w0, #0xe                   	// #14
 1c0:	str	w0, [x19, #144]
 1c4:	mov	w4, w20
 1c8:	add	x0, x19, #0xc8
 1cc:	ldp	x21, x22, [sp, #32]
 1d0:	mov	x3, #0x1                   	// #1
 1d4:	ldr	x2, [x19, #208]
 1d8:	mov	x1, #0x0                   	// #0
 1dc:	ldp	x19, x20, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #48
 1e4:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 1e8:	mov	w2, #0x0                   	// #0
 1ec:	mov	w1, w22
 1f0:	mov	x0, x21
 1f4:	blr	x3
 1f8:	and	w2, w0, #0xff
 1fc:	cbnz	w2, 64 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x64>
 200:	b	6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
 204:	mov	w0, #0x18                  	// #24
 208:	mov	w4, #0x6e                  	// #110
 20c:	str	w0, [x19, #144]
 210:	add	x0, x19, #0xc8
 214:	ldr	x2, [x19, #208]
 218:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe0>
 21c:	ldr	x0, [x19, #200]
 220:	cmp	w20, #0x78
 224:	mov	w22, #0x2                   	// #2
 228:	mov	w1, #0x4                   	// #4
 22c:	csel	w22, w22, w1, eq  // eq = none
 230:	str	xzr, [x19, #208]
 234:	mov	w20, #0x0                   	// #0
 238:	strb	wzr, [x0]
 23c:	ldp	x1, x0, [x19, #176]
 240:	cmp	x1, x0
 244:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2e8>  // b.none
 248:	ldr	x0, [x19, #192]
 24c:	ldrb	w2, [x1]
 250:	ldr	x0, [x0, #48]
 254:	ldrh	w0, [x0, x2, lsl #1]
 258:	tbz	w0, #12, 2e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2e8>
 25c:	add	x0, x1, #0x1
 260:	str	x0, [x19, #176]
 264:	add	w20, w20, #0x1
 268:	mov	x0, x21
 26c:	ldrb	w1, [x1]
 270:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 274:	cmp	w22, w20
 278:	b.ne	23c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x23c>  // b.any
 27c:	mov	w0, #0x3                   	// #3
 280:	str	w0, [x19, #144]
 284:	ldp	x19, x20, [sp, #16]
 288:	ldp	x21, x22, [sp, #32]
 28c:	ldp	x29, x30, [sp], #48
 290:	ret
 294:	ldp	x4, x0, [x19, #176]
 298:	cmp	x4, x0
 29c:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2e8>  // b.none
 2a0:	add	x1, x4, #0x1
 2a4:	mov	w0, #0x1                   	// #1
 2a8:	ldp	x21, x22, [sp, #32]
 2ac:	str	w0, [x19, #144]
 2b0:	str	x1, [x19, #176]
 2b4:	add	x0, x19, #0xc8
 2b8:	ldr	x2, [x19, #208]
 2bc:	mov	x3, #0x1                   	// #1
 2c0:	ldp	x19, x20, [sp, #16]
 2c4:	mov	x1, #0x0                   	// #0
 2c8:	ldp	x29, x30, [sp], #48
 2cc:	ldrb	w4, [x4]
 2d0:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 2d4:	mov	w0, #0x1                   	// #1
 2d8:	mov	w4, w20
 2dc:	str	w0, [x19, #144]
 2e0:	mov	x0, x21
 2e4:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe0>
 2e8:	bl	0 <abort>

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0, #24]
  14:	cbz	x20, 48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x48>
  18:	str	x21, [sp, #32]
  1c:	adrp	x21, 0 <__pthread_key_create>
  20:	ldr	x0, [x21]
  24:	cbz	x0, 58 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x58>
  28:	add	x1, x20, #0x8
  2c:	ldaxr	w0, [x1]
  30:	sub	w2, w0, #0x1
  34:	stlxr	w3, w2, [x1]
  38:	cbnz	w3, 2c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x2c>
  3c:	cmp	w0, #0x1
  40:	b.eq	6c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x6c>  // b.none
  44:	ldr	x21, [sp, #32]
  48:	add	x0, x19, #0x8
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZNSt6localeD1Ev>
  58:	ldr	w0, [x20, #8]
  5c:	sub	w1, w0, #0x1
  60:	str	w1, [x20, #8]
  64:	cmp	w0, #0x1
  68:	b.ne	44 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x44>  // b.any
  6c:	ldr	x1, [x20]
  70:	mov	x0, x20
  74:	ldr	x1, [x1, #16]
  78:	blr	x1
  7c:	ldr	x21, [x21]
  80:	cbz	x21, b8 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0xb8>
  84:	add	x1, x20, #0xc
  88:	ldaxr	w0, [x1]
  8c:	sub	w2, w0, #0x1
  90:	stlxr	w3, w2, [x1]
  94:	cbnz	w3, 88 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x88>
  98:	cmp	w0, #0x1
  9c:	b.ne	44 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x44>  // b.any
  a0:	ldr	x1, [x20]
  a4:	mov	x0, x20
  a8:	ldr	x1, [x1, #24]
  ac:	blr	x1
  b0:	ldr	x21, [sp, #32]
  b4:	b	48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x48>
  b8:	ldr	w0, [x20, #12]
  bc:	sub	w1, w0, #0x1
  c0:	str	w1, [x20, #12]
  c4:	b	98 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x98>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	3e4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3e4>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	3cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3cc>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #112
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0x98                  	// #152
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	stp	x27, x28, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x27, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x27]
  60:	str	xzr, [x27, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 48c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x48c>
  6c:	b.mi	4f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4f4>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	fmov	d0, x0
  7c:	fmov	x0, d0
  80:	dup	v1.2d, v0.d[0]
  84:	add	x19, x0, x19
  88:	str	x19, [x27, #16]
  8c:	str	q1, [x27]
  90:	mov	x19, #0x0                   	// #0
  94:	ldp	x1, x0, [x22]
  98:	subs	x0, x0, x1
  9c:	b.ne	4ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4ac>  // b.any
  a0:	fmov	x0, d0
  a4:	mov	x24, x27
  a8:	add	x2, x0, x19
  ac:	mov	x19, #0x0                   	// #0
  b0:	ldp	x0, x20, [x22, #24]
  b4:	str	x2, [x27, #8]
  b8:	stp	xzr, xzr, [x24, #24]!
  bc:	str	xzr, [x24, #16]
  c0:	sub	x20, x20, x0
  c4:	cmp	xzr, x20, asr #5
  c8:	asr	x0, x20, #5
  cc:	b.eq	e8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xe8>  // b.none
  d0:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  d4:	cmp	x0, x1
  d8:	b.hi	4f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4f4>  // b.pmore
  dc:	mov	x0, x20
  e0:	bl	0 <_Znwm>
  e4:	mov	x19, x0
  e8:	dup	v0.2d, x19
  ec:	add	x20, x19, x20
  f0:	stur	q0, [x27, #24]
  f4:	str	x20, [x24, #16]
  f8:	ldp	x21, x25, [x22, #24]
  fc:	cmp	x21, x25
 100:	b.eq	1a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1a4>  // b.none
 104:	add	x26, sp, #0x68
 108:	b	134 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x134>
 10c:	cmp	x20, #0x1
 110:	b.ne	494 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x494>  // b.any
 114:	ldrb	w1, [x28]
 118:	strb	w1, [x19, #16]
 11c:	str	x20, [x19, #8]
 120:	add	x21, x21, #0x20
 124:	strb	wzr, [x0, x20]
 128:	cmp	x25, x21
 12c:	add	x19, x19, #0x20
 130:	b.eq	1a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1a4>  // b.none
 134:	add	x0, x19, #0x10
 138:	ldr	x20, [x21, #8]
 13c:	str	x0, [x19]
 140:	ldr	x28, [x21]
 144:	cmn	x28, x20
 148:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 14c:	b.eq	4f8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4f8>  // b.none
 150:	str	x20, [sp, #104]
 154:	cmp	x20, #0xf
 158:	b.ls	10c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10c>  // b.plast
 15c:	mov	x1, x26
 160:	mov	x0, x19
 164:	mov	x2, #0x0                   	// #0
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 16c:	ldr	x1, [sp, #104]
 170:	str	x0, [x19]
 174:	str	x1, [x19, #16]
 178:	mov	x2, x20
 17c:	mov	x1, x28
 180:	bl	0 <memcpy>
 184:	add	x21, x21, #0x20
 188:	ldr	x0, [x19]
 18c:	cmp	x25, x21
 190:	ldr	x20, [sp, #104]
 194:	str	x20, [x19, #8]
 198:	add	x19, x19, #0x20
 19c:	strb	wzr, [x0, x20]
 1a0:	b.ne	134 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x134>  // b.any
 1a4:	mov	x21, x27
 1a8:	ldr	x0, [x22, #48]
 1ac:	str	x19, [x24, #8]
 1b0:	ldr	x19, [x22, #56]
 1b4:	stp	xzr, xzr, [x21, #48]!
 1b8:	sub	x19, x19, x0
 1bc:	str	xzr, [x21, #16]
 1c0:	cmp	xzr, x19, asr #1
 1c4:	asr	x0, x19, #1
 1c8:	b.eq	4c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4c4>  // b.none
 1cc:	mov	x1, #0x3fffffffffffffff    	// #4611686018427387903
 1d0:	cmp	x0, x1
 1d4:	b.hi	4f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4f4>  // b.pmore
 1d8:	mov	x0, x19
 1dc:	bl	0 <_Znwm>
 1e0:	dup	v0.2d, x0
 1e4:	add	x19, x0, x19
 1e8:	str	q0, [x27, #48]
 1ec:	str	x19, [x21, #16]
 1f0:	ldp	x2, x6, [x22, #48]
 1f4:	cmp	x2, x6
 1f8:	b.eq	2e4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e4>  // b.none
 1fc:	add	x1, x2, #0xf
 200:	sub	x3, x6, #0x2
 204:	sub	x1, x1, x0
 208:	sub	x3, x3, x2
 20c:	cmp	x1, #0x1e
 210:	mov	x1, x2
 214:	ccmp	x3, #0xc, #0x0, hi  // hi = pmore
 218:	lsr	x5, x3, #1
 21c:	b.ls	4cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4cc>  // b.plast
 220:	add	x5, x5, #0x1
 224:	mov	x1, #0x0                   	// #0
 228:	lsr	x4, x5, #3
 22c:	lsl	x4, x4, #4
 230:	ldr	q0, [x2, x1]
 234:	str	q0, [x0, x1]
 238:	add	x1, x1, #0x10
 23c:	cmp	x4, x1
 240:	b.ne	230 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x230>  // b.any
 244:	and	x4, x5, #0xfffffffffffffff8
 248:	cmp	x5, x4
 24c:	lsl	x4, x4, #1
 250:	add	x1, x2, x4
 254:	add	x5, x0, x4
 258:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 25c:	ldrh	w7, [x2, x4]
 260:	add	x2, x1, #0x2
 264:	strh	w7, [x0, x4]
 268:	cmp	x6, x2
 26c:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 270:	ldrh	w4, [x1, #2]
 274:	add	x2, x1, #0x4
 278:	strh	w4, [x5, #2]
 27c:	cmp	x6, x2
 280:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 284:	ldrh	w4, [x1, #4]
 288:	add	x2, x1, #0x6
 28c:	strh	w4, [x5, #4]
 290:	cmp	x6, x2
 294:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 298:	ldrh	w4, [x1, #6]
 29c:	add	x2, x1, #0x8
 2a0:	strh	w4, [x5, #6]
 2a4:	cmp	x6, x2
 2a8:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2ac:	ldrh	w4, [x1, #8]
 2b0:	add	x2, x1, #0xa
 2b4:	strh	w4, [x5, #8]
 2b8:	cmp	x6, x2
 2bc:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2c0:	ldrh	w4, [x1, #10]
 2c4:	add	x2, x1, #0xc
 2c8:	strh	w4, [x5, #10]
 2cc:	cmp	x6, x2
 2d0:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2d4:	ldrh	w1, [x1, #12]
 2d8:	strh	w1, [x5, #12]
 2dc:	add	x3, x3, #0x2
 2e0:	add	x0, x0, x3
 2e4:	mov	x20, x27
 2e8:	fmov	d0, xzr
 2ec:	ldr	x19, [x22, #80]
 2f0:	str	x0, [x21, #8]
 2f4:	ldr	x0, [x22, #72]
 2f8:	stp	xzr, xzr, [x20, #72]!
 2fc:	sub	x19, x19, x0
 300:	str	xzr, [x20, #16]
 304:	cmp	xzr, x19, asr #2
 308:	asr	x0, x19, #2
 30c:	b.eq	328 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x328>  // b.none
 310:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 314:	cmp	x0, x1
 318:	b.hi	4f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4f4>  // b.pmore
 31c:	mov	x0, x19
 320:	bl	0 <_Znwm>
 324:	fmov	d0, x0
 328:	dup	v1.2d, v0.d[0]
 32c:	fmov	x0, d0
 330:	stur	q1, [x27, #72]
 334:	add	x19, x0, x19
 338:	str	x19, [x20, #16]
 33c:	ldp	x5, x2, [x22, #72]
 340:	cmp	x5, x2
 344:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 348:	mov	x1, x5
 34c:	nop
 350:	ldrh	w4, [x1]
 354:	add	x1, x1, #0x4
 358:	ldurb	w3, [x1, #-2]
 35c:	add	x0, x0, #0x4
 360:	sturh	w4, [x0, #-4]
 364:	cmp	x2, x1
 368:	sturb	w3, [x0, #-2]
 36c:	b.ne	350 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x350>  // b.any
 370:	sub	x2, x2, x5
 374:	fmov	d1, x2
 378:	add	d0, d0, d1
 37c:	add	x2, x22, #0x78
 380:	ldr	w1, [x22, #96]
 384:	ldp	x25, x26, [sp, #64]
 388:	str	d0, [x20, #8]
 38c:	str	w1, [x27, #96]
 390:	add	x0, x27, #0x78
 394:	ld1	{v0.16b, v1.16b}, [x2]
 398:	ldr	x1, [x22, #104]
 39c:	str	x1, [x27, #104]
 3a0:	ldrb	w1, [x22, #112]
 3a4:	strb	w1, [x27, #112]
 3a8:	ldp	x19, x20, [sp, #16]
 3ac:	st1	{v0.16b, v1.16b}, [x0]
 3b0:	mov	w0, #0x0                   	// #0
 3b4:	ldp	x21, x22, [sp, #32]
 3b8:	str	x27, [x23]
 3bc:	ldp	x23, x24, [sp, #48]
 3c0:	ldp	x27, x28, [sp, #80]
 3c4:	ldp	x29, x30, [sp], #112
 3c8:	ret
 3cc:	ldr	x0, [x1]
 3d0:	str	x0, [x23]
 3d4:	mov	w0, #0x0                   	// #0
 3d8:	ldp	x23, x24, [sp, #48]
 3dc:	ldp	x29, x30, [sp], #112
 3e0:	ret
 3e4:	stp	x21, x22, [sp, #32]
 3e8:	ldr	x21, [x0]
 3ec:	cbz	x21, 478 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x478>
 3f0:	ldr	x0, [x21, #72]
 3f4:	stp	x19, x20, [sp, #16]
 3f8:	cbz	x0, 400 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x400>
 3fc:	bl	0 <_ZdlPv>
 400:	ldr	x0, [x21, #48]
 404:	cbz	x0, 40c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x40c>
 408:	bl	0 <_ZdlPv>
 40c:	ldp	x19, x20, [x21, #24]
 410:	cmp	x19, x20
 414:	b.eq	43c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x43c>  // b.none
 418:	mov	x1, x19
 41c:	add	x19, x19, #0x20
 420:	ldr	x0, [x1], #16
 424:	cmp	x0, x1
 428:	b.eq	49c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x49c>  // b.none
 42c:	bl	0 <_ZdlPv>
 430:	cmp	x20, x19
 434:	b.ne	418 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x418>  // b.any
 438:	ldr	x20, [x21, #24]
 43c:	cbz	x20, 448 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x448>
 440:	mov	x0, x20
 444:	bl	0 <_ZdlPv>
 448:	ldr	x0, [x21]
 44c:	cbz	x0, 454 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x454>
 450:	bl	0 <_ZdlPv>
 454:	mov	x0, x21
 458:	mov	x1, #0x98                  	// #152
 45c:	bl	0 <_ZdlPvm>
 460:	mov	w0, #0x0                   	// #0
 464:	ldp	x19, x20, [sp, #16]
 468:	ldp	x21, x22, [sp, #32]
 46c:	ldp	x23, x24, [sp, #48]
 470:	ldp	x29, x30, [sp], #112
 474:	ret
 478:	mov	w0, #0x0                   	// #0
 47c:	ldp	x21, x22, [sp, #32]
 480:	ldp	x23, x24, [sp, #48]
 484:	ldp	x29, x30, [sp], #112
 488:	ret
 48c:	fmov	d0, xzr
 490:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 494:	cbz	x20, 11c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x11c>
 498:	b	178 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x178>
 49c:	cmp	x20, x19
 4a0:	b.ne	418 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x418>  // b.any
 4a4:	ldr	x20, [x21, #24]
 4a8:	b	43c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x43c>
 4ac:	mov	x2, x0
 4b0:	mov	x19, x0
 4b4:	fmov	x0, d0
 4b8:	bl	0 <memmove>
 4bc:	fmov	d0, x0
 4c0:	b	a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa0>
 4c4:	mov	x0, #0x0                   	// #0
 4c8:	b	1e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1e0>
 4cc:	mov	x2, x0
 4d0:	ldrb	w5, [x1]
 4d4:	add	x1, x1, #0x2
 4d8:	ldurb	w4, [x1, #-1]
 4dc:	add	x2, x2, #0x2
 4e0:	sturb	w5, [x2, #-2]
 4e4:	cmp	x6, x1
 4e8:	sturb	w4, [x2, #-1]
 4ec:	b.ne	4d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4d0>  // b.any
 4f0:	b	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>
 4f4:	bl	0 <_ZSt17__throw_bad_allocv>
 4f8:	adrp	x0, 0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 4fc:	add	x0, x0, #0x0
 500:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x24, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f4>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #128
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	stp	x27, x28, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x23, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x23]
  60:	str	xzr, [x23, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 3e4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3e4>
  6c:	b.mi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	fmov	d0, x0
  7c:	fmov	x0, d0
  80:	dup	v1.2d, v0.d[0]
  84:	add	x19, x0, x19
  88:	str	x19, [x23, #16]
  8c:	str	q1, [x23]
  90:	mov	x19, #0x0                   	// #0
  94:	ldp	x1, x0, [x22]
  98:	subs	x0, x0, x1
  9c:	b.ne	564 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x564>  // b.any
  a0:	fmov	x0, d0
  a4:	mov	x26, x23
  a8:	add	x2, x0, x19
  ac:	mov	x19, #0x0                   	// #0
  b0:	ldp	x0, x20, [x22, #24]
  b4:	str	x2, [x23, #8]
  b8:	stp	xzr, xzr, [x26, #24]!
  bc:	str	xzr, [x26, #16]
  c0:	sub	x20, x20, x0
  c4:	cmp	xzr, x20, asr #5
  c8:	asr	x0, x20, #5
  cc:	b.eq	ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xec>  // b.none
  d0:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  d4:	cmp	x0, x1
  d8:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
  dc:	mov	x0, x20
  e0:	bl	0 <_Znwm>
  e4:	mov	x19, x0
  e8:	str	x0, [sp, #104]
  ec:	dup	v0.2d, x19
  f0:	add	x20, x19, x20
  f4:	stur	q0, [x23, #24]
  f8:	str	x20, [x26, #16]
  fc:	ldp	x21, x25, [x22, #24]
 100:	cmp	x21, x25
 104:	b.eq	1ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1ac>  // b.none
 108:	add	x27, sp, #0x78
 10c:	b	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>
 110:	cmp	x20, #0x1
 114:	b.ne	3ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ec>  // b.any
 118:	ldrb	w1, [x28]
 11c:	strb	w1, [x19, #16]
 120:	str	x20, [x19, #8]
 124:	add	x21, x21, #0x20
 128:	strb	wzr, [x0, x20]
 12c:	cmp	x25, x21
 130:	add	x19, x19, #0x20
 134:	b.eq	1ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1ac>  // b.none
 138:	add	x0, x19, #0x10
 13c:	ldr	x20, [x21, #8]
 140:	str	x0, [x19]
 144:	ldr	x28, [x21]
 148:	cmn	x28, x20
 14c:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 150:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 154:	str	x20, [sp, #120]
 158:	cmp	x20, #0xf
 15c:	b.ls	110 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x110>  // b.plast
 160:	mov	x1, x27
 164:	mov	x0, x19
 168:	mov	x2, #0x0                   	// #0
 16c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 170:	ldr	x1, [sp, #120]
 174:	str	x0, [x19]
 178:	str	x1, [x19, #16]
 17c:	str	x0, [sp, #104]
 180:	mov	x2, x20
 184:	mov	x1, x28
 188:	bl	0 <memcpy>
 18c:	add	x21, x21, #0x20
 190:	ldr	x0, [x19]
 194:	cmp	x25, x21
 198:	ldr	x20, [sp, #120]
 19c:	str	x20, [x19, #8]
 1a0:	add	x19, x19, #0x20
 1a4:	strb	wzr, [x0, x20]
 1a8:	b.ne	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>  // b.any
 1ac:	ldp	x0, x20, [x22, #48]
 1b0:	mov	x25, x23
 1b4:	str	x19, [x26, #8]
 1b8:	mov	x19, #0x0                   	// #0
 1bc:	stp	xzr, xzr, [x25, #48]!
 1c0:	sub	x20, x20, x0
 1c4:	str	xzr, [x25, #16]
 1c8:	cmp	xzr, x20, asr #6
 1cc:	asr	x0, x20, #6
 1d0:	b.eq	1f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f0>  // b.none
 1d4:	mov	x1, #0x1ffffffffffffff     	// #144115188075855871
 1d8:	cmp	x0, x1
 1dc:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
 1e0:	mov	x0, x20
 1e4:	bl	0 <_Znwm>
 1e8:	mov	x19, x0
 1ec:	str	x0, [sp, #104]
 1f0:	dup	v0.2d, x19
 1f4:	add	x20, x19, x20
 1f8:	str	q0, [x23, #48]
 1fc:	str	x20, [x25, #16]
 200:	ldp	x21, x26, [x22, #48]
 204:	cmp	x21, x26
 208:	b.eq	438 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x438>  // b.none
 20c:	add	x27, sp, #0x78
 210:	b	27c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x27c>
 214:	cmp	x20, #0x1
 218:	b.ne	414 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x414>  // b.any
 21c:	ldrb	w1, [x28]
 220:	strb	w1, [x19, #16]
 224:	str	x20, [x19, #8]
 228:	strb	wzr, [x0, x20]
 22c:	add	x0, x19, #0x30
 230:	ldr	x20, [x21, #40]
 234:	str	x0, [x19, #32]
 238:	ldr	x28, [x21, #32]
 23c:	cmn	x28, x20
 240:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 244:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 248:	str	x20, [sp, #120]
 24c:	cmp	x20, #0xf
 250:	b.hi	52c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x52c>  // b.pmore
 254:	cmp	x20, #0x1
 258:	b.ne	41c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x41c>  // b.any
 25c:	ldrb	w1, [x28]
 260:	strb	w1, [x19, #48]
 264:	str	x20, [x19, #40]
 268:	add	x21, x21, #0x40
 26c:	strb	wzr, [x0, x20]
 270:	cmp	x26, x21
 274:	add	x19, x19, #0x40
 278:	b.eq	438 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x438>  // b.none
 27c:	add	x0, x19, #0x10
 280:	ldr	x20, [x21, #8]
 284:	str	x0, [x19]
 288:	ldr	x28, [x21]
 28c:	cmn	x28, x20
 290:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 294:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 298:	str	x20, [sp, #120]
 29c:	cmp	x20, #0xf
 2a0:	b.ls	214 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x214>  // b.plast
 2a4:	mov	x1, x27
 2a8:	mov	x0, x19
 2ac:	mov	x2, #0x0                   	// #0
 2b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2b4:	ldr	x1, [sp, #120]
 2b8:	str	x0, [x19]
 2bc:	str	x1, [x19, #16]
 2c0:	str	x0, [sp, #104]
 2c4:	mov	x2, x20
 2c8:	mov	x1, x28
 2cc:	bl	0 <memcpy>
 2d0:	ldr	x0, [x19]
 2d4:	ldr	x20, [sp, #120]
 2d8:	b	224 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x224>
 2dc:	ldr	x0, [x1]
 2e0:	str	x0, [x24]
 2e4:	mov	w0, #0x0                   	// #0
 2e8:	ldp	x23, x24, [sp, #48]
 2ec:	ldp	x29, x30, [sp], #128
 2f0:	ret
 2f4:	stp	x21, x22, [sp, #32]
 2f8:	ldr	x21, [x0]
 2fc:	cbz	x21, 3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>
 300:	ldr	x0, [x21, #72]
 304:	stp	x19, x20, [sp, #16]
 308:	cbz	x0, 310 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x310>
 30c:	bl	0 <_ZdlPv>
 310:	ldp	x19, x20, [x21, #48]
 314:	cmp	x19, x20
 318:	b.eq	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>  // b.none
 31c:	nop
 320:	ldr	x0, [x19, #32]
 324:	add	x1, x19, #0x30
 328:	cmp	x0, x1
 32c:	b.eq	334 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x334>  // b.none
 330:	bl	0 <_ZdlPv>
 334:	mov	x1, x19
 338:	add	x19, x19, #0x40
 33c:	ldr	x0, [x1], #16
 340:	cmp	x0, x1
 344:	b.eq	404 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x404>  // b.none
 348:	bl	0 <_ZdlPv>
 34c:	cmp	x19, x20
 350:	b.ne	320 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x320>  // b.any
 354:	ldr	x20, [x21, #48]
 358:	cbz	x20, 364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>
 35c:	mov	x0, x20
 360:	bl	0 <_ZdlPv>
 364:	ldp	x19, x20, [x21, #24]
 368:	cmp	x19, x20
 36c:	b.eq	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>  // b.none
 370:	mov	x1, x19
 374:	add	x19, x19, #0x20
 378:	ldr	x0, [x1], #16
 37c:	cmp	x0, x1
 380:	b.eq	3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>  // b.none
 384:	bl	0 <_ZdlPv>
 388:	cmp	x19, x20
 38c:	b.ne	370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>  // b.any
 390:	ldr	x20, [x21, #24]
 394:	cbz	x20, 3a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3a0>
 398:	mov	x0, x20
 39c:	bl	0 <_ZdlPv>
 3a0:	ldr	x0, [x21]
 3a4:	cbz	x0, 3ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ac>
 3a8:	bl	0 <_ZdlPv>
 3ac:	mov	x0, x21
 3b0:	mov	x1, #0xa0                  	// #160
 3b4:	bl	0 <_ZdlPvm>
 3b8:	mov	w0, #0x0                   	// #0
 3bc:	ldp	x19, x20, [sp, #16]
 3c0:	ldp	x21, x22, [sp, #32]
 3c4:	ldp	x23, x24, [sp, #48]
 3c8:	ldp	x29, x30, [sp], #128
 3cc:	ret
 3d0:	mov	w0, #0x0                   	// #0
 3d4:	ldp	x21, x22, [sp, #32]
 3d8:	ldp	x23, x24, [sp, #48]
 3dc:	ldp	x29, x30, [sp], #128
 3e0:	ret
 3e4:	fmov	d0, xzr
 3e8:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 3ec:	cbz	x20, 120 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x120>
 3f0:	b	180 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x180>
 3f4:	cmp	x20, x19
 3f8:	b.ne	370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>  // b.any
 3fc:	ldr	x20, [x21, #24]
 400:	b	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>
 404:	cmp	x20, x19
 408:	b.ne	320 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x320>  // b.any
 40c:	ldr	x20, [x21, #48]
 410:	b	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>
 414:	cbz	x20, 224 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x224>
 418:	b	2c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c4>
 41c:	cbnz	x20, 54c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x54c>
 420:	str	x20, [x19, #40]
 424:	add	x21, x21, #0x40
 428:	strb	wzr, [x0, x20]
 42c:	cmp	x26, x21
 430:	add	x19, x19, #0x40
 434:	b.ne	27c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x27c>  // b.any
 438:	mov	x20, x23
 43c:	fmov	d0, xzr
 440:	ldr	x0, [x22, #72]
 444:	str	x19, [x25, #8]
 448:	ldr	x19, [x22, #80]
 44c:	stp	xzr, xzr, [x20, #72]!
 450:	sub	x19, x19, x0
 454:	str	xzr, [x20, #16]
 458:	cmp	xzr, x19, asr #2
 45c:	asr	x0, x19, #2
 460:	b.eq	480 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x480>  // b.none
 464:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 468:	cmp	x0, x1
 46c:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
 470:	mov	x0, x19
 474:	bl	0 <_Znwm>
 478:	fmov	d0, x0
 47c:	str	x0, [sp, #104]
 480:	dup	v1.2d, v0.d[0]
 484:	fmov	x0, d0
 488:	stur	q1, [x23, #72]
 48c:	add	x19, x0, x19
 490:	str	x19, [x20, #16]
 494:	ldp	x5, x2, [x22, #72]
 498:	cmp	x5, x2
 49c:	b.eq	4d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4d4>  // b.none
 4a0:	fmov	x1, d0
 4a4:	mov	x0, x5
 4a8:	ldrh	w4, [x0]
 4ac:	add	x0, x0, #0x4
 4b0:	ldurb	w3, [x0, #-2]
 4b4:	add	x1, x1, #0x4
 4b8:	sturh	w4, [x1, #-4]
 4bc:	cmp	x2, x0
 4c0:	sturb	w3, [x1, #-2]
 4c4:	b.ne	4a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4a8>  // b.any
 4c8:	sub	x2, x2, x5
 4cc:	fmov	d1, x2
 4d0:	add	d0, d0, d1
 4d4:	add	x2, x22, #0x80
 4d8:	ldr	w1, [x22, #96]
 4dc:	ldp	x25, x26, [sp, #64]
 4e0:	add	x0, x23, #0x80
 4e4:	ldp	x27, x28, [sp, #80]
 4e8:	str	d0, [x20, #8]
 4ec:	str	w1, [x23, #96]
 4f0:	ldr	x1, [x22, #104]
 4f4:	str	x1, [x23, #104]
 4f8:	ld1	{v0.16b, v1.16b}, [x2]
 4fc:	ldr	x1, [x22, #112]
 500:	str	x1, [x23, #112]
 504:	ldrb	w1, [x22, #120]
 508:	strb	w1, [x23, #120]
 50c:	ldp	x19, x20, [sp, #16]
 510:	st1	{v0.16b, v1.16b}, [x0]
 514:	mov	w0, #0x0                   	// #0
 518:	ldp	x21, x22, [sp, #32]
 51c:	str	x23, [x24]
 520:	ldp	x23, x24, [sp, #48]
 524:	ldp	x29, x30, [sp], #128
 528:	ret
 52c:	mov	x1, x27
 530:	add	x0, x19, #0x20
 534:	mov	x2, #0x0                   	// #0
 538:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 53c:	ldr	x1, [sp, #120]
 540:	str	x0, [x19, #32]
 544:	str	x1, [x19, #48]
 548:	str	x0, [sp, #104]
 54c:	mov	x2, x20
 550:	mov	x1, x28
 554:	bl	0 <memcpy>
 558:	ldr	x0, [x19, #32]
 55c:	ldr	x20, [sp, #120]
 560:	b	264 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x264>
 564:	mov	x2, x0
 568:	mov	x19, x0
 56c:	fmov	x0, d0
 570:	bl	0 <memmove>
 574:	fmov	d0, x0
 578:	b	a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa0>
 57c:	adrp	x0, 0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 580:	add	x0, x0, #0x0
 584:	bl	0 <_ZSt19__throw_logic_errorPKc>
 588:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	3ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ec>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	3d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d4>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #112
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	stp	x27, x28, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x27, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x27]
  60:	str	xzr, [x27, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 494 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x494>
  6c:	b.mi	4fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4fc>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	fmov	d0, x0
  7c:	fmov	x0, d0
  80:	dup	v1.2d, v0.d[0]
  84:	add	x19, x0, x19
  88:	str	x19, [x27, #16]
  8c:	str	q1, [x27]
  90:	mov	x19, #0x0                   	// #0
  94:	ldp	x1, x0, [x22]
  98:	subs	x0, x0, x1
  9c:	b.ne	4b4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4b4>  // b.any
  a0:	fmov	x0, d0
  a4:	mov	x24, x27
  a8:	add	x2, x0, x19
  ac:	mov	x19, #0x0                   	// #0
  b0:	ldp	x0, x20, [x22, #24]
  b4:	str	x2, [x27, #8]
  b8:	stp	xzr, xzr, [x24, #24]!
  bc:	str	xzr, [x24, #16]
  c0:	sub	x20, x20, x0
  c4:	cmp	xzr, x20, asr #5
  c8:	asr	x0, x20, #5
  cc:	b.eq	e8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xe8>  // b.none
  d0:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  d4:	cmp	x0, x1
  d8:	b.hi	4fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4fc>  // b.pmore
  dc:	mov	x0, x20
  e0:	bl	0 <_Znwm>
  e4:	mov	x19, x0
  e8:	dup	v0.2d, x19
  ec:	add	x20, x19, x20
  f0:	stur	q0, [x27, #24]
  f4:	str	x20, [x24, #16]
  f8:	ldp	x21, x25, [x22, #24]
  fc:	cmp	x21, x25
 100:	b.eq	1a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1a4>  // b.none
 104:	add	x26, sp, #0x68
 108:	b	134 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x134>
 10c:	cmp	x20, #0x1
 110:	b.ne	49c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x49c>  // b.any
 114:	ldrb	w1, [x28]
 118:	strb	w1, [x19, #16]
 11c:	str	x20, [x19, #8]
 120:	add	x21, x21, #0x20
 124:	strb	wzr, [x0, x20]
 128:	cmp	x25, x21
 12c:	add	x19, x19, #0x20
 130:	b.eq	1a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1a4>  // b.none
 134:	add	x0, x19, #0x10
 138:	ldr	x20, [x21, #8]
 13c:	str	x0, [x19]
 140:	ldr	x28, [x21]
 144:	cmn	x28, x20
 148:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 14c:	b.eq	500 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x500>  // b.none
 150:	str	x20, [sp, #104]
 154:	cmp	x20, #0xf
 158:	b.ls	10c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10c>  // b.plast
 15c:	mov	x1, x26
 160:	mov	x0, x19
 164:	mov	x2, #0x0                   	// #0
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 16c:	ldr	x1, [sp, #104]
 170:	str	x0, [x19]
 174:	str	x1, [x19, #16]
 178:	mov	x2, x20
 17c:	mov	x1, x28
 180:	bl	0 <memcpy>
 184:	add	x21, x21, #0x20
 188:	ldr	x0, [x19]
 18c:	cmp	x25, x21
 190:	ldr	x20, [sp, #104]
 194:	str	x20, [x19, #8]
 198:	add	x19, x19, #0x20
 19c:	strb	wzr, [x0, x20]
 1a0:	b.ne	134 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x134>  // b.any
 1a4:	mov	x21, x27
 1a8:	ldr	x0, [x22, #48]
 1ac:	str	x19, [x24, #8]
 1b0:	ldr	x19, [x22, #56]
 1b4:	stp	xzr, xzr, [x21, #48]!
 1b8:	sub	x19, x19, x0
 1bc:	str	xzr, [x21, #16]
 1c0:	cmp	xzr, x19, asr #1
 1c4:	asr	x0, x19, #1
 1c8:	b.eq	4cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4cc>  // b.none
 1cc:	mov	x1, #0x3fffffffffffffff    	// #4611686018427387903
 1d0:	cmp	x0, x1
 1d4:	b.hi	4fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4fc>  // b.pmore
 1d8:	mov	x0, x19
 1dc:	bl	0 <_Znwm>
 1e0:	dup	v0.2d, x0
 1e4:	add	x19, x0, x19
 1e8:	str	q0, [x27, #48]
 1ec:	str	x19, [x21, #16]
 1f0:	ldp	x2, x6, [x22, #48]
 1f4:	cmp	x2, x6
 1f8:	b.eq	2e4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e4>  // b.none
 1fc:	add	x1, x2, #0xf
 200:	sub	x3, x6, #0x2
 204:	sub	x1, x1, x0
 208:	sub	x3, x3, x2
 20c:	cmp	x1, #0x1e
 210:	mov	x1, x2
 214:	ccmp	x3, #0xc, #0x0, hi  // hi = pmore
 218:	lsr	x5, x3, #1
 21c:	b.ls	4d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4d4>  // b.plast
 220:	add	x5, x5, #0x1
 224:	mov	x1, #0x0                   	// #0
 228:	lsr	x4, x5, #3
 22c:	lsl	x4, x4, #4
 230:	ldr	q0, [x2, x1]
 234:	str	q0, [x0, x1]
 238:	add	x1, x1, #0x10
 23c:	cmp	x4, x1
 240:	b.ne	230 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x230>  // b.any
 244:	and	x4, x5, #0xfffffffffffffff8
 248:	cmp	x5, x4
 24c:	lsl	x4, x4, #1
 250:	add	x1, x2, x4
 254:	add	x5, x0, x4
 258:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 25c:	ldrh	w7, [x2, x4]
 260:	add	x2, x1, #0x2
 264:	strh	w7, [x0, x4]
 268:	cmp	x6, x2
 26c:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 270:	ldrh	w4, [x1, #2]
 274:	add	x2, x1, #0x4
 278:	strh	w4, [x5, #2]
 27c:	cmp	x6, x2
 280:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 284:	ldrh	w4, [x1, #4]
 288:	add	x2, x1, #0x6
 28c:	strh	w4, [x5, #4]
 290:	cmp	x6, x2
 294:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 298:	ldrh	w4, [x1, #6]
 29c:	add	x2, x1, #0x8
 2a0:	strh	w4, [x5, #6]
 2a4:	cmp	x6, x2
 2a8:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2ac:	ldrh	w4, [x1, #8]
 2b0:	add	x2, x1, #0xa
 2b4:	strh	w4, [x5, #8]
 2b8:	cmp	x6, x2
 2bc:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2c0:	ldrh	w4, [x1, #10]
 2c4:	add	x2, x1, #0xc
 2c8:	strh	w4, [x5, #10]
 2cc:	cmp	x6, x2
 2d0:	b.eq	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>  // b.none
 2d4:	ldrh	w1, [x1, #12]
 2d8:	strh	w1, [x5, #12]
 2dc:	add	x3, x3, #0x2
 2e0:	add	x0, x0, x3
 2e4:	mov	x20, x27
 2e8:	fmov	d0, xzr
 2ec:	ldr	x19, [x22, #80]
 2f0:	str	x0, [x21, #8]
 2f4:	ldr	x0, [x22, #72]
 2f8:	stp	xzr, xzr, [x20, #72]!
 2fc:	sub	x19, x19, x0
 300:	str	xzr, [x20, #16]
 304:	cmp	xzr, x19, asr #2
 308:	asr	x0, x19, #2
 30c:	b.eq	328 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x328>  // b.none
 310:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 314:	cmp	x0, x1
 318:	b.hi	4fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4fc>  // b.pmore
 31c:	mov	x0, x19
 320:	bl	0 <_Znwm>
 324:	fmov	d0, x0
 328:	dup	v1.2d, v0.d[0]
 32c:	fmov	x0, d0
 330:	stur	q1, [x27, #72]
 334:	add	x19, x0, x19
 338:	str	x19, [x20, #16]
 33c:	ldp	x5, x2, [x22, #72]
 340:	cmp	x5, x2
 344:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 348:	mov	x1, x5
 34c:	nop
 350:	ldrh	w4, [x1]
 354:	add	x1, x1, #0x4
 358:	ldurb	w3, [x1, #-2]
 35c:	add	x0, x0, #0x4
 360:	sturh	w4, [x0, #-4]
 364:	cmp	x2, x1
 368:	sturb	w3, [x0, #-2]
 36c:	b.ne	350 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x350>  // b.any
 370:	sub	x2, x2, x5
 374:	fmov	d1, x2
 378:	add	d0, d0, d1
 37c:	add	x2, x22, #0x80
 380:	ldr	w1, [x22, #96]
 384:	ldp	x25, x26, [sp, #64]
 388:	str	d0, [x20, #8]
 38c:	str	w1, [x27, #96]
 390:	add	x0, x27, #0x80
 394:	ldr	x1, [x22, #104]
 398:	str	x1, [x27, #104]
 39c:	ld1	{v0.16b, v1.16b}, [x2]
 3a0:	ldr	x1, [x22, #112]
 3a4:	str	x1, [x27, #112]
 3a8:	ldrb	w1, [x22, #120]
 3ac:	strb	w1, [x27, #120]
 3b0:	ldp	x19, x20, [sp, #16]
 3b4:	st1	{v0.16b, v1.16b}, [x0]
 3b8:	mov	w0, #0x0                   	// #0
 3bc:	ldp	x21, x22, [sp, #32]
 3c0:	str	x27, [x23]
 3c4:	ldp	x23, x24, [sp, #48]
 3c8:	ldp	x27, x28, [sp, #80]
 3cc:	ldp	x29, x30, [sp], #112
 3d0:	ret
 3d4:	ldr	x0, [x1]
 3d8:	str	x0, [x23]
 3dc:	mov	w0, #0x0                   	// #0
 3e0:	ldp	x23, x24, [sp, #48]
 3e4:	ldp	x29, x30, [sp], #112
 3e8:	ret
 3ec:	stp	x21, x22, [sp, #32]
 3f0:	ldr	x21, [x0]
 3f4:	cbz	x21, 480 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x480>
 3f8:	ldr	x0, [x21, #72]
 3fc:	stp	x19, x20, [sp, #16]
 400:	cbz	x0, 408 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x408>
 404:	bl	0 <_ZdlPv>
 408:	ldr	x0, [x21, #48]
 40c:	cbz	x0, 414 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x414>
 410:	bl	0 <_ZdlPv>
 414:	ldp	x19, x20, [x21, #24]
 418:	cmp	x19, x20
 41c:	b.eq	444 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x444>  // b.none
 420:	mov	x1, x19
 424:	add	x19, x19, #0x20
 428:	ldr	x0, [x1], #16
 42c:	cmp	x0, x1
 430:	b.eq	4a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4a4>  // b.none
 434:	bl	0 <_ZdlPv>
 438:	cmp	x20, x19
 43c:	b.ne	420 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x420>  // b.any
 440:	ldr	x20, [x21, #24]
 444:	cbz	x20, 450 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x450>
 448:	mov	x0, x20
 44c:	bl	0 <_ZdlPv>
 450:	ldr	x0, [x21]
 454:	cbz	x0, 45c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x45c>
 458:	bl	0 <_ZdlPv>
 45c:	mov	x0, x21
 460:	mov	x1, #0xa0                  	// #160
 464:	bl	0 <_ZdlPvm>
 468:	mov	w0, #0x0                   	// #0
 46c:	ldp	x19, x20, [sp, #16]
 470:	ldp	x21, x22, [sp, #32]
 474:	ldp	x23, x24, [sp, #48]
 478:	ldp	x29, x30, [sp], #112
 47c:	ret
 480:	mov	w0, #0x0                   	// #0
 484:	ldp	x21, x22, [sp, #32]
 488:	ldp	x23, x24, [sp, #48]
 48c:	ldp	x29, x30, [sp], #112
 490:	ret
 494:	fmov	d0, xzr
 498:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 49c:	cbz	x20, 11c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x11c>
 4a0:	b	178 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x178>
 4a4:	cmp	x20, x19
 4a8:	b.ne	420 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x420>  // b.any
 4ac:	ldr	x20, [x21, #24]
 4b0:	b	444 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x444>
 4b4:	mov	x2, x0
 4b8:	mov	x19, x0
 4bc:	fmov	x0, d0
 4c0:	bl	0 <memmove>
 4c4:	fmov	d0, x0
 4c8:	b	a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa0>
 4cc:	mov	x0, #0x0                   	// #0
 4d0:	b	1e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1e0>
 4d4:	mov	x2, x0
 4d8:	ldrb	w5, [x1]
 4dc:	add	x1, x1, #0x2
 4e0:	ldurb	w4, [x1, #-1]
 4e4:	add	x2, x2, #0x2
 4e8:	sturb	w5, [x2, #-2]
 4ec:	cmp	x6, x1
 4f0:	sturb	w4, [x2, #-1]
 4f4:	b.ne	4d8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4d8>  // b.any
 4f8:	b	2dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2dc>
 4fc:	bl	0 <_ZSt17__throw_bad_allocv>
 500:	adrp	x0, 0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 504:	add	x0, x0, #0x0
 508:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x24, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2f8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f8>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #128
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	stp	x27, x28, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x23, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x23]
  60:	str	xzr, [x23, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 3e4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3e4>
  6c:	b.mi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	fmov	d0, x0
  7c:	str	x0, [sp, #104]
  80:	fmov	x0, d0
  84:	dup	v1.2d, v0.d[0]
  88:	add	x19, x0, x19
  8c:	str	x19, [x23, #16]
  90:	str	q1, [x23]
  94:	mov	x19, #0x0                   	// #0
  98:	ldp	x1, x0, [x22]
  9c:	subs	x0, x0, x1
  a0:	b.ne	564 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x564>  // b.any
  a4:	fmov	x0, d0
  a8:	mov	x26, x23
  ac:	add	x2, x0, x19
  b0:	mov	x19, #0x0                   	// #0
  b4:	ldp	x0, x20, [x22, #24]
  b8:	str	x2, [x23, #8]
  bc:	stp	xzr, xzr, [x26, #24]!
  c0:	str	xzr, [x26, #16]
  c4:	sub	x20, x20, x0
  c8:	cmp	xzr, x20, asr #5
  cc:	asr	x0, x20, #5
  d0:	b.eq	f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xf0>  // b.none
  d4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  d8:	cmp	x0, x1
  dc:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
  e0:	mov	x0, x20
  e4:	bl	0 <_Znwm>
  e8:	mov	x19, x0
  ec:	str	x0, [sp, #104]
  f0:	dup	v0.2d, x19
  f4:	add	x20, x19, x20
  f8:	stur	q0, [x23, #24]
  fc:	str	x20, [x26, #16]
 100:	ldp	x21, x25, [x22, #24]
 104:	cmp	x21, x25
 108:	b.eq	1b0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b0>  // b.none
 10c:	add	x27, sp, #0x78
 110:	b	13c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x13c>
 114:	cmp	x20, #0x1
 118:	b.ne	3ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ec>  // b.any
 11c:	ldrb	w1, [x28]
 120:	strb	w1, [x19, #16]
 124:	str	x20, [x19, #8]
 128:	add	x21, x21, #0x20
 12c:	strb	wzr, [x0, x20]
 130:	cmp	x25, x21
 134:	add	x19, x19, #0x20
 138:	b.eq	1b0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b0>  // b.none
 13c:	add	x0, x19, #0x10
 140:	ldr	x20, [x21, #8]
 144:	str	x0, [x19]
 148:	ldr	x28, [x21]
 14c:	cmn	x28, x20
 150:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 154:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 158:	str	x20, [sp, #120]
 15c:	cmp	x20, #0xf
 160:	b.ls	114 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x114>  // b.plast
 164:	mov	x1, x27
 168:	mov	x0, x19
 16c:	mov	x2, #0x0                   	// #0
 170:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 174:	ldr	x1, [sp, #120]
 178:	str	x0, [x19]
 17c:	str	x1, [x19, #16]
 180:	str	x0, [sp, #104]
 184:	mov	x2, x20
 188:	mov	x1, x28
 18c:	bl	0 <memcpy>
 190:	add	x21, x21, #0x20
 194:	ldr	x0, [x19]
 198:	cmp	x25, x21
 19c:	ldr	x20, [sp, #120]
 1a0:	str	x20, [x19, #8]
 1a4:	add	x19, x19, #0x20
 1a8:	strb	wzr, [x0, x20]
 1ac:	b.ne	13c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x13c>  // b.any
 1b0:	ldp	x0, x20, [x22, #48]
 1b4:	mov	x25, x23
 1b8:	str	x19, [x26, #8]
 1bc:	mov	x19, #0x0                   	// #0
 1c0:	stp	xzr, xzr, [x25, #48]!
 1c4:	sub	x20, x20, x0
 1c8:	str	xzr, [x25, #16]
 1cc:	cmp	xzr, x20, asr #6
 1d0:	asr	x0, x20, #6
 1d4:	b.eq	1f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f4>  // b.none
 1d8:	mov	x1, #0x1ffffffffffffff     	// #144115188075855871
 1dc:	cmp	x0, x1
 1e0:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
 1e4:	mov	x0, x20
 1e8:	bl	0 <_Znwm>
 1ec:	mov	x19, x0
 1f0:	str	x0, [sp, #104]
 1f4:	dup	v0.2d, x19
 1f8:	add	x20, x19, x20
 1fc:	str	q0, [x23, #48]
 200:	str	x20, [x25, #16]
 204:	ldp	x21, x26, [x22, #48]
 208:	cmp	x21, x26
 20c:	b.eq	438 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x438>  // b.none
 210:	add	x27, sp, #0x78
 214:	b	280 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x280>
 218:	cmp	x20, #0x1
 21c:	b.ne	414 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x414>  // b.any
 220:	ldrb	w1, [x28]
 224:	strb	w1, [x19, #16]
 228:	str	x20, [x19, #8]
 22c:	strb	wzr, [x0, x20]
 230:	add	x0, x19, #0x30
 234:	ldr	x20, [x21, #40]
 238:	str	x0, [x19, #32]
 23c:	ldr	x28, [x21, #32]
 240:	cmn	x28, x20
 244:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 248:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 24c:	str	x20, [sp, #120]
 250:	cmp	x20, #0xf
 254:	b.hi	52c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x52c>  // b.pmore
 258:	cmp	x20, #0x1
 25c:	b.ne	41c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x41c>  // b.any
 260:	ldrb	w1, [x28]
 264:	strb	w1, [x19, #48]
 268:	str	x20, [x19, #40]
 26c:	add	x21, x21, #0x40
 270:	strb	wzr, [x0, x20]
 274:	cmp	x26, x21
 278:	add	x19, x19, #0x40
 27c:	b.eq	438 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x438>  // b.none
 280:	add	x0, x19, #0x10
 284:	ldr	x20, [x21, #8]
 288:	str	x0, [x19]
 28c:	ldr	x28, [x21]
 290:	cmn	x28, x20
 294:	ccmp	x28, #0x0, #0x0, ne  // ne = any
 298:	b.eq	57c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x57c>  // b.none
 29c:	str	x20, [sp, #120]
 2a0:	cmp	x20, #0xf
 2a4:	b.ls	218 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x218>  // b.plast
 2a8:	mov	x1, x27
 2ac:	mov	x0, x19
 2b0:	mov	x2, #0x0                   	// #0
 2b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2b8:	ldr	x1, [sp, #120]
 2bc:	str	x0, [x19]
 2c0:	str	x1, [x19, #16]
 2c4:	str	x0, [sp, #104]
 2c8:	mov	x2, x20
 2cc:	mov	x1, x28
 2d0:	bl	0 <memcpy>
 2d4:	ldr	x0, [x19]
 2d8:	ldr	x20, [sp, #120]
 2dc:	b	228 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x228>
 2e0:	ldr	x0, [x1]
 2e4:	str	x0, [x24]
 2e8:	mov	w0, #0x0                   	// #0
 2ec:	ldp	x23, x24, [sp, #48]
 2f0:	ldp	x29, x30, [sp], #128
 2f4:	ret
 2f8:	stp	x21, x22, [sp, #32]
 2fc:	ldr	x21, [x0]
 300:	cbz	x21, 3d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d0>
 304:	ldr	x0, [x21, #72]
 308:	stp	x19, x20, [sp, #16]
 30c:	cbz	x0, 314 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x314>
 310:	bl	0 <_ZdlPv>
 314:	ldp	x19, x20, [x21, #48]
 318:	cmp	x19, x20
 31c:	b.eq	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>  // b.none
 320:	ldr	x0, [x19, #32]
 324:	add	x1, x19, #0x30
 328:	cmp	x0, x1
 32c:	b.eq	334 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x334>  // b.none
 330:	bl	0 <_ZdlPv>
 334:	mov	x1, x19
 338:	add	x19, x19, #0x40
 33c:	ldr	x0, [x1], #16
 340:	cmp	x0, x1
 344:	b.eq	404 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x404>  // b.none
 348:	bl	0 <_ZdlPv>
 34c:	cmp	x19, x20
 350:	b.ne	320 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x320>  // b.any
 354:	ldr	x20, [x21, #48]
 358:	cbz	x20, 364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>
 35c:	mov	x0, x20
 360:	bl	0 <_ZdlPv>
 364:	ldp	x19, x20, [x21, #24]
 368:	cmp	x19, x20
 36c:	b.eq	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>  // b.none
 370:	mov	x1, x19
 374:	add	x19, x19, #0x20
 378:	ldr	x0, [x1], #16
 37c:	cmp	x0, x1
 380:	b.eq	3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>  // b.none
 384:	bl	0 <_ZdlPv>
 388:	cmp	x19, x20
 38c:	b.ne	370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>  // b.any
 390:	ldr	x20, [x21, #24]
 394:	cbz	x20, 3a0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3a0>
 398:	mov	x0, x20
 39c:	bl	0 <_ZdlPv>
 3a0:	ldr	x0, [x21]
 3a4:	cbz	x0, 3ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ac>
 3a8:	bl	0 <_ZdlPv>
 3ac:	mov	x0, x21
 3b0:	mov	x1, #0xa0                  	// #160
 3b4:	bl	0 <_ZdlPvm>
 3b8:	mov	w0, #0x0                   	// #0
 3bc:	ldp	x19, x20, [sp, #16]
 3c0:	ldp	x21, x22, [sp, #32]
 3c4:	ldp	x23, x24, [sp, #48]
 3c8:	ldp	x29, x30, [sp], #128
 3cc:	ret
 3d0:	mov	w0, #0x0                   	// #0
 3d4:	ldp	x21, x22, [sp, #32]
 3d8:	ldp	x23, x24, [sp, #48]
 3dc:	ldp	x29, x30, [sp], #128
 3e0:	ret
 3e4:	fmov	d0, xzr
 3e8:	b	80 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x80>
 3ec:	cbz	x20, 124 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x124>
 3f0:	b	184 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x184>
 3f4:	cmp	x20, x19
 3f8:	b.ne	370 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x370>  // b.any
 3fc:	ldr	x20, [x21, #24]
 400:	b	394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>
 404:	cmp	x20, x19
 408:	b.ne	320 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x320>  // b.any
 40c:	ldr	x20, [x21, #48]
 410:	b	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>
 414:	cbz	x20, 228 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x228>
 418:	b	2c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c8>
 41c:	cbnz	x20, 54c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x54c>
 420:	str	x20, [x19, #40]
 424:	add	x21, x21, #0x40
 428:	strb	wzr, [x0, x20]
 42c:	cmp	x26, x21
 430:	add	x19, x19, #0x40
 434:	b.ne	280 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x280>  // b.any
 438:	mov	x20, x23
 43c:	fmov	d0, xzr
 440:	ldr	x0, [x22, #72]
 444:	str	x19, [x25, #8]
 448:	ldr	x19, [x22, #80]
 44c:	stp	xzr, xzr, [x20, #72]!
 450:	sub	x19, x19, x0
 454:	str	xzr, [x20, #16]
 458:	cmp	xzr, x19, asr #2
 45c:	asr	x0, x19, #2
 460:	b.eq	480 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x480>  // b.none
 464:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 468:	cmp	x0, x1
 46c:	b.hi	588 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x588>  // b.pmore
 470:	mov	x0, x19
 474:	bl	0 <_Znwm>
 478:	fmov	d0, x0
 47c:	str	x0, [sp, #104]
 480:	dup	v1.2d, v0.d[0]
 484:	fmov	x0, d0
 488:	stur	q1, [x23, #72]
 48c:	add	x19, x0, x19
 490:	str	x19, [x20, #16]
 494:	ldp	x5, x2, [x22, #72]
 498:	cmp	x5, x2
 49c:	b.eq	4d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4d4>  // b.none
 4a0:	fmov	x1, d0
 4a4:	mov	x0, x5
 4a8:	ldrh	w4, [x0]
 4ac:	add	x0, x0, #0x4
 4b0:	ldurb	w3, [x0, #-2]
 4b4:	add	x1, x1, #0x4
 4b8:	sturh	w4, [x1, #-4]
 4bc:	cmp	x2, x0
 4c0:	sturb	w3, [x1, #-2]
 4c4:	b.ne	4a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x4a8>  // b.any
 4c8:	sub	x2, x2, x5
 4cc:	fmov	d1, x2
 4d0:	add	d0, d0, d1
 4d4:	add	x2, x22, #0x80
 4d8:	ldr	w1, [x22, #96]
 4dc:	ldp	x25, x26, [sp, #64]
 4e0:	add	x0, x23, #0x80
 4e4:	ldp	x27, x28, [sp, #80]
 4e8:	str	d0, [x20, #8]
 4ec:	str	w1, [x23, #96]
 4f0:	ldr	x1, [x22, #104]
 4f4:	str	x1, [x23, #104]
 4f8:	ld1	{v0.16b, v1.16b}, [x2]
 4fc:	ldr	x1, [x22, #112]
 500:	str	x1, [x23, #112]
 504:	ldrb	w1, [x22, #120]
 508:	strb	w1, [x23, #120]
 50c:	ldp	x19, x20, [sp, #16]
 510:	st1	{v0.16b, v1.16b}, [x0]
 514:	mov	w0, #0x0                   	// #0
 518:	ldp	x21, x22, [sp, #32]
 51c:	str	x23, [x24]
 520:	ldp	x23, x24, [sp, #48]
 524:	ldp	x29, x30, [sp], #128
 528:	ret
 52c:	mov	x1, x27
 530:	add	x0, x19, #0x20
 534:	mov	x2, #0x0                   	// #0
 538:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 53c:	ldr	x1, [sp, #120]
 540:	str	x0, [x19, #32]
 544:	str	x1, [x19, #48]
 548:	str	x0, [sp, #104]
 54c:	mov	x2, x20
 550:	mov	x1, x28
 554:	bl	0 <memcpy>
 558:	ldr	x0, [x19, #32]
 55c:	ldr	x20, [sp, #120]
 560:	b	268 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x268>
 564:	mov	x2, x0
 568:	mov	x19, x0
 56c:	fmov	x0, d0
 570:	bl	0 <memmove>
 574:	fmov	d0, x0
 578:	b	a4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa4>
 57c:	adrp	x0, 0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 580:	add	x0, x0, #0x0
 584:	bl	0 <_ZSt19__throw_logic_errorPKc>
 588:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	ldp	x3, x4, [x0, #16]
   4:	sub	x3, x3, x4
   8:	cmp	x3, x2
   c:	b.cc	5c <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x5c>  // b.lo, b.ul, b.last
  10:	stp	x29, x30, [sp, #-32]!
  14:	mov	x29, sp
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	mov	x20, x2
  24:	cbnz	x2, 38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret
  38:	mov	x0, x4
  3c:	bl	0 <memcpy>
  40:	ldr	x2, [x19, #24]
  44:	mov	x0, x19
  48:	add	x20, x2, x20
  4c:	str	x20, [x19, #24]
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
   0:	mov	x5, x1
   4:	mov	x1, x0
   8:	stp	x29, x30, [sp, #-32]!
   c:	mov	x29, sp
  10:	ldr	x4, [x0, #8]
  14:	ldr	x2, [x5, #8]
  18:	ldr	x3, [x1], #16
  1c:	str	x19, [sp, #16]
  20:	add	x6, x4, x2
  24:	mov	x19, x8
  28:	cmp	x3, x1
  2c:	b.eq	f8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xf8>  // b.none
  30:	ldr	x1, [x0, #16]
  34:	cmp	x6, x1
  38:	ldr	x1, [x5]
  3c:	b.ls	58 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x58>  // b.plast
  40:	add	x7, x5, #0x10
  44:	cmp	x1, x7
  48:	b.eq	100 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x100>  // b.none
  4c:	ldr	x7, [x5, #16]
  50:	cmp	x6, x7
  54:	b.ls	a4 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xa4>  // b.plast
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  5c:	mov	x1, x0
  60:	mov	x2, x1
  64:	add	x0, x19, #0x10
  68:	str	x0, [x19]
  6c:	ldr	x0, [x2], #16
  70:	cmp	x0, x2
  74:	b.eq	d0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xd0>  // b.none
  78:	str	x0, [x19]
  7c:	ldr	x0, [x1, #8]
  80:	str	x0, [x19, #8]
  84:	ldr	x3, [x1, #16]
  88:	str	x3, [x19, #16]
  8c:	stp	x2, xzr, [x1]
  90:	mov	x0, x19
  94:	strb	wzr, [x1, #16]
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret
  a4:	mov	x1, #0x0                   	// #0
  a8:	mov	x2, #0x0                   	// #0
  ac:	mov	x0, x5
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
  b4:	mov	x1, x0
  b8:	add	x0, x19, #0x10
  bc:	mov	x2, x1
  c0:	str	x0, [x19]
  c4:	ldr	x0, [x2], #16
  c8:	cmp	x0, x2
  cc:	b.ne	78 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x78>  // b.any
  d0:	ldr	x0, [x1, #8]
  d4:	str	x0, [x19, #8]
  d8:	ldp	x4, x5, [x1, #16]
  dc:	stp	x4, x5, [x19, #16]
  e0:	mov	x0, x19
  e4:	stp	x2, xzr, [x1]
  e8:	strb	wzr, [x1, #16]
  ec:	ldr	x19, [sp, #16]
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret
  f8:	mov	x1, #0xf                   	// #15
  fc:	b	34 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x34>
 100:	mov	x7, #0xf                   	// #15
 104:	b	50 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x50>

Disassembly of section .text._ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm:

0000000000000000 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	ldp	x2, x0, [x0]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	cmp	x2, x0
  18:	sub	x0, x0, x2
  1c:	b.eq	68 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x68>  // b.none
  20:	asr	x3, x0, #3
  24:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  28:	movk	x4, #0xaaab
  2c:	mul	x3, x3, x4
  30:	sub	x3, x3, #0x3
  34:	cmp	x1, x3
  38:	b.cs	68 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x68>  // b.hs, b.nlast
  3c:	add	x1, x1, x1, lsl #1
  40:	add	x0, x19, #0x10
  44:	add	x2, x2, x1, lsl #3
  48:	ldrb	w1, [x2, #16]
  4c:	cbnz	w1, 7c <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x7c>
  50:	stp	x0, xzr, [x19]
  54:	mov	x0, x19
  58:	strb	wzr, [x19, #16]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	sub	x0, x0, #0x48
  6c:	add	x2, x2, x0
  70:	add	x0, x19, #0x10
  74:	ldrb	w1, [x2, #16]
  78:	cbz	w1, 50 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0x50>
  7c:	ldr	x20, [x2, #8]
  80:	str	x21, [sp, #32]
  84:	ldr	x21, [x2]
  88:	str	x0, [x19]
  8c:	sub	x20, x20, x21
  90:	str	x20, [sp, #56]
  94:	cmp	x20, #0xf
  98:	b.hi	d0 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xd0>  // b.pmore
  9c:	cmp	x20, #0x1
  a0:	b.ne	c8 <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xc8>  // b.any
  a4:	ldrb	w1, [x21]
  a8:	strb	w1, [x19, #16]
  ac:	str	x20, [x19, #8]
  b0:	strb	wzr, [x0, x20]
  b4:	mov	x0, x19
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	cbz	x20, ac <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xac>
  cc:	b	ec <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xec>
  d0:	add	x1, sp, #0x38
  d4:	mov	x0, x19
  d8:	mov	x2, #0x0                   	// #0
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	ldr	x1, [sp, #56]
  e4:	str	x0, [x19]
  e8:	str	x1, [x19, #16]
  ec:	mov	x2, x20
  f0:	mov	x1, x21
  f4:	bl	0 <memcpy>
  f8:	ldr	x0, [x19]
  fc:	ldr	x20, [sp, #56]
 100:	b	ac <_ZNKSt7__cxx1113match_resultsIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEESaINS_9sub_matchISA_EEEE3strEm+0xac>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x21, x1
  24:	stp	x27, x28, [sp, #80]
  28:	mov	x27, x1
  2c:	sub	x1, x26, x24
  30:	cmp	x3, x1, asr #3
  34:	b.eq	1ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.none
  38:	mov	x22, x0
  3c:	mov	x20, x2
  40:	asr	x0, x1, #3
  44:	sub	x28, x21, x24
  48:	cbz	x0, 18c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  54:	lsl	x0, x0, #1
  58:	b.ls	178 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x178>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x23, x0
  68:	add	x25, x0, x25
  6c:	add	x19, x0, #0x8
  70:	ldr	x0, [x20]
  74:	str	x0, [x23, x28]
  78:	str	xzr, [x20]
  7c:	cmp	x21, x24
  80:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xcc>  // b.none
  84:	mov	x20, x23
  88:	mov	x19, x24
  8c:	nop
  90:	ldr	x1, [x19]
  94:	str	xzr, [x19]
  98:	str	x1, [x20]
  9c:	ldr	x0, [x19]
  a0:	cbz	x0, 164 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x164>
  a4:	ldr	x1, [x0]
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	ldr	x1, [x1, #8]
  b4:	blr	x1
  b8:	cmp	x21, x19
  bc:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
  c0:	sub	x19, x21, x24
  c4:	add	x19, x19, #0x8
  c8:	add	x19, x23, x19
  cc:	cmp	x21, x26
  d0:	b.eq	134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d4:	sub	x26, x26, x21
  d8:	sub	x26, x26, #0x8
  dc:	lsr	x1, x26, #3
  e0:	add	x1, x1, #0x1
  e4:	cbz	x26, 194 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x194>
  e8:	lsr	x0, x1, #1
  ec:	mov	x2, #0x0                   	// #0
  f0:	lsl	x0, x0, #4
  f4:	nop
  f8:	ldr	q0, [x21, x2]
  fc:	str	q0, [x19, x2]
 100:	add	x2, x2, #0x10
 104:	cmp	x0, x2
 108:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 10c:	and	x0, x1, #0xfffffffffffffffe
 110:	cmp	x1, x0
 114:	lsl	x0, x0, #3
 118:	add	x27, x21, x0
 11c:	add	x0, x19, x0
 120:	b.eq	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 124:	ldr	x1, [x27]
 128:	str	x1, [x0]
 12c:	add	x26, x26, #0x8
 130:	add	x19, x19, x26
 134:	cbz	x24, 140 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x140>
 138:	mov	x0, x24
 13c:	bl	0 <_ZdlPv>
 140:	ldp	x27, x28, [sp, #80]
 144:	stp	x23, x19, [x22]
 148:	str	x25, [x22, #16]
 14c:	ldp	x19, x20, [sp, #16]
 150:	ldp	x21, x22, [sp, #32]
 154:	ldp	x23, x24, [sp, #48]
 158:	ldp	x25, x26, [sp, #64]
 15c:	ldp	x29, x30, [sp], #96
 160:	ret
 164:	add	x19, x19, #0x8
 168:	add	x20, x20, #0x8
 16c:	cmp	x21, x19
 170:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
 174:	b	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
 178:	cbnz	x0, 19c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x19c>
 17c:	mov	x19, #0x8                   	// #8
 180:	mov	x25, #0x0                   	// #0
 184:	mov	x23, #0x0                   	// #0
 188:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>
 18c:	mov	x25, #0x8                   	// #8
 190:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 194:	mov	x0, x19
 198:	b	124 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>
 19c:	cmp	x0, x3
 1a0:	csel	x0, x0, x3, ls  // ls = plast
 1a4:	lsl	x25, x0, #3
 1a8:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 1ac:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #64]
  18:	ldr	x1, [x1]
  1c:	stp	x19, x20, [sp, #16]
  20:	add	x20, sp, #0x30
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x20, #0x10
  2c:	add	x1, x1, #0x10
  30:	str	x21, [sp, #32]
  34:	stp	x4, xzr, [sp, #48]
  38:	add	x21, sp, #0x50
  3c:	mov	x19, x8
  40:	stp	x1, xzr, [sp, #80]
  44:	mov	x1, x21
  48:	stp	xzr, xzr, [sp, #96]
  4c:	str	w3, [sp, #112]
  50:	str	x20, [sp, #120]
  54:	blr	x2
  58:	ldr	x0, [sp, #88]
  5c:	ldr	x1, [sp, #104]
  60:	cmp	x1, x0
  64:	b.eq	70 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x70>  // b.none
  68:	mov	x0, x21
  6c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  70:	ldr	x2, [sp, #120]
  74:	add	x0, x19, #0x10
  78:	str	x0, [x19]
  7c:	mov	w3, #0x0                   	// #0
  80:	mov	x0, x19
  84:	add	x20, x20, #0x10
  88:	ldp	x1, x2, [x2]
  8c:	add	x2, x1, x2
  90:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #48]
  a0:	cmp	x0, x20
  a4:	b.eq	ac <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	mov	x0, x19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldr	x21, [sp, #32]
  b8:	ldp	x29, x30, [sp], #128
  bc:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #352]
  14:	ldr	x1, [x19, #360]
  18:	cmp	x0, x1
  1c:	b.eq	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x44>  // b.none
  20:	sub	x1, x0, #0x18
  24:	ldp	x2, x3, [x0, #-24]
  28:	stp	x2, x3, [x8]
  2c:	ldur	x0, [x0, #-8]
  30:	str	x0, [x8, #16]
  34:	str	x1, [x19, #352]
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	ldr	x1, [x19, #376]
  48:	ldur	x1, [x1, #-8]
  4c:	ldp	x2, x3, [x1, #480]
  50:	stp	x2, x3, [x8]
  54:	ldr	x1, [x1, #496]
  58:	str	x1, [x8, #16]
  5c:	bl	0 <_ZdlPv>
  60:	ldr	x0, [x19, #376]
  64:	add	x1, x19, #0x130
  68:	sub	x2, x0, #0x8
  6c:	ldur	x0, [x0, #-8]
  70:	str	x0, [x19, #360]
  74:	str	x2, [x19, #376]
  78:	add	x2, x0, #0x1f8
  7c:	str	x2, [x19, #368]
  80:	add	x0, x0, #0x1e0
  84:	str	x0, [x1, #48]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	cbz	x1, 98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x98>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   c:	movk	x2, #0xaaab
  10:	mov	x29, sp
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x1
  1c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  20:	ldp	x1, x4, [x0]
  24:	stp	x21, x22, [sp, #32]
  28:	mov	x21, x0
  2c:	ldr	x0, [x0, #16]
  30:	movk	x3, #0x555, lsl #48
  34:	sub	x20, x4, x1
  38:	sub	x0, x0, x4
  3c:	asr	x22, x20, #3
  40:	asr	x0, x0, #3
  44:	mul	x22, x22, x2
  48:	mul	x0, x0, x2
  4c:	sub	x1, x3, x22
  50:	cmp	x0, x19
  54:	b.cc	9c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x9c>  // b.lo, b.ul, b.last
  58:	movi	v0.4s, #0x0
  5c:	mov	x2, x4
  60:	mov	x3, x19
  64:	nop
  68:	strb	wzr, [x2, #16]
  6c:	subs	x3, x3, #0x1
  70:	str	q0, [x2]
  74:	add	x2, x2, #0x18
  78:	b.ne	68 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x68>  // b.any
  7c:	add	x19, x19, x19, lsl #1
  80:	add	x4, x4, x19, lsl #3
  84:	str	x4, [x21, #8]
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldp	x21, x22, [sp, #32]
  90:	ldp	x29, x30, [sp], #64
  94:	ret
  98:	ret
  9c:	stp	x23, x24, [sp, #48]
  a0:	cmp	x1, x19
  a4:	b.cc	15c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x15c>  // b.lo, b.ul, b.last
  a8:	cmp	x22, x19
  ac:	csel	x23, x22, x19, cs  // cs = hs, nlast
  b0:	add	x23, x22, x23
  b4:	cmp	x23, x3
  b8:	csel	x23, x23, x3, ls  // ls = plast
  bc:	add	x23, x23, x23, lsl #1
  c0:	lsl	x23, x23, #3
  c4:	mov	x0, x23
  c8:	bl	0 <_Znwm>
  cc:	movi	v0.4s, #0x0
  d0:	mov	x2, x19
  d4:	mov	x24, x0
  d8:	add	x1, x0, x20
  dc:	nop
  e0:	strb	wzr, [x1, #16]
  e4:	subs	x2, x2, #0x1
  e8:	str	q0, [x1]
  ec:	add	x1, x1, #0x18
  f0:	b.ne	e0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xe0>  // b.any
  f4:	ldp	x0, x6, [x21]
  f8:	mov	x2, x24
  fc:	mov	x1, x0
 100:	cmp	x0, x6
 104:	b.eq	128 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x128>  // b.none
 108:	ldp	x4, x5, [x1]
 10c:	stp	x4, x5, [x2]
 110:	add	x1, x1, #0x18
 114:	ldur	x3, [x1, #-8]
 118:	str	x3, [x2, #16]
 11c:	cmp	x6, x1
 120:	add	x2, x2, #0x18
 124:	b.ne	108 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x108>  // b.any
 128:	cbz	x0, 130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x130>
 12c:	bl	0 <_ZdlPv>
 130:	add	x19, x22, x19
 134:	add	x23, x24, x23
 138:	str	x23, [x21, #16]
 13c:	add	x19, x19, x19, lsl #1
 140:	add	x19, x24, x19, lsl #3
 144:	stp	x24, x19, [x21]
 148:	ldp	x19, x20, [sp, #16]
 14c:	ldp	x21, x22, [sp, #32]
 150:	ldp	x23, x24, [sp, #48]
 154:	ldp	x29, x30, [sp], #64
 158:	ret
 15c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
 160:	add	x0, x0, #0x0
 164:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail6_StateIcED2Ev:

0000000000000000 <_ZNSt8__detail6_StateIcED1Ev>:
   0:	ldr	w1, [x0]
   4:	cmp	w1, #0xb
   8:	b.eq	10 <_ZNSt8__detail6_StateIcED1Ev+0x10>  // b.none
   c:	ret
  10:	ldr	x3, [x0, #32]
  14:	add	x1, x0, #0x10
  18:	cbz	x3, c <_ZNSt8__detail6_StateIcED1Ev+0xc>
  1c:	mov	x0, x1
  20:	mov	x16, x3
  24:	mov	w2, #0x3                   	// #3
  28:	br	x16

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x60
  14:	str	x21, [sp, #32]
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldp	x20, x21, [x19, #72]
  20:	cmp	x20, x21
  24:	b.eq	40 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x40>  // b.none
  28:	mov	x0, x20
  2c:	add	x20, x20, #0x30
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  34:	cmp	x21, x20
  38:	b.ne	28 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x28>  // b.any
  3c:	ldr	x21, [x19, #72]
  40:	cbz	x21, 4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  44:	mov	x0, x21
  48:	bl	0 <_ZdlPv>
  4c:	ldr	x0, [x19, #16]
  50:	cbz	x0, 64 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x64>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	b	0 <_ZdlPv>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZNSt8__detail6_StateIcEC2EOS1_:

0000000000000000 <_ZNSt8__detail6_StateIcEC1EOS1_>:
   0:	ldp	x2, x3, [x1]
   4:	stp	x2, x3, [x0]
   8:	ldr	w2, [x1]
   c:	ldp	x4, x5, [x1, #16]
  10:	cmp	w2, #0xb
  14:	ldp	x2, x3, [x1, #32]
  18:	stp	x4, x5, [x0, #16]
  1c:	stp	x2, x3, [x0, #32]
  20:	b.eq	28 <_ZNSt8__detail6_StateIcEC1EOS1_+0x28>  // b.none
  24:	ret
  28:	str	xzr, [x0, #32]
  2c:	ldp	x2, x3, [x1, #16]
  30:	stp	x2, x3, [x0, #16]
  34:	ldp	x2, x3, [x1, #32]
  38:	str	x2, [x0, #32]
  3c:	ldr	x2, [x0, #40]
  40:	stp	x4, x5, [x1, #16]
  44:	stp	xzr, x2, [x1, #32]
  48:	str	x3, [x0, #40]
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	b.eq	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x5, #0xaaab
  24:	ldp	x19, x21, [x1]
  28:	ldr	x2, [x0]
  2c:	ldr	x1, [x0, #16]
  30:	sub	x22, x21, x19
  34:	sub	x1, x1, x2
  38:	asr	x3, x22, #3
  3c:	asr	x1, x1, #3
  40:	mul	x3, x3, x5
  44:	mul	x1, x1, x5
  48:	cmp	x3, x1
  4c:	b.hi	b0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb0>  // b.pmore
  50:	ldr	x4, [x0, #8]
  54:	add	x6, x2, x22
  58:	sub	x1, x4, x2
  5c:	asr	x0, x1, #3
  60:	mul	x0, x0, x5
  64:	cmp	x3, x0
  68:	b.hi	130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x130>  // b.pmore
  6c:	cmp	x22, #0x0
  70:	b.le	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x98>
  74:	nop
  78:	ldr	q0, [x19]
  7c:	subs	x3, x3, #0x1
  80:	ldrb	w0, [x19, #16]
  84:	add	x2, x2, #0x18
  88:	sturb	w0, [x2, #-8]
  8c:	add	x19, x19, #0x18
  90:	stur	q0, [x2, #-24]
  94:	b.ne	78 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x78>  // b.any
  98:	ldp	x21, x22, [sp, #32]
  9c:	str	x6, [x20, #8]
  a0:	mov	x0, x20
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	ret
  b0:	str	x23, [sp, #48]
  b4:	mov	x23, #0x0                   	// #0
  b8:	cbz	x3, dc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xdc>
  bc:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  c0:	movk	x0, #0x555, lsl #48
  c4:	cmp	x3, x0
  c8:	b.hi	194 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x194>  // b.pmore
  cc:	mov	x0, x22
  d0:	bl	0 <_Znwm>
  d4:	ldr	x2, [x20]
  d8:	mov	x23, x0
  dc:	mov	x1, x23
  e0:	cmp	x19, x21
  e4:	b.eq	108 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x108>  // b.none
  e8:	ldp	x4, x5, [x19]
  ec:	stp	x4, x5, [x1]
  f0:	add	x19, x19, #0x18
  f4:	ldur	x3, [x19, #-8]
  f8:	str	x3, [x1, #16]
  fc:	cmp	x21, x19
 100:	add	x1, x1, #0x18
 104:	b.ne	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>  // b.any
 108:	cbz	x2, 114 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x114>
 10c:	mov	x0, x2
 110:	bl	0 <_ZdlPv>
 114:	add	x6, x23, x22
 118:	str	x23, [x20]
 11c:	str	x6, [x20, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldr	x23, [sp, #48]
 128:	str	x6, [x20, #8]
 12c:	b	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>
 130:	cmp	x1, #0x0
 134:	add	x1, x19, x1
 138:	b.le	160 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x160>
 13c:	nop
 140:	ldr	q0, [x19]
 144:	subs	x0, x0, #0x1
 148:	ldrb	w3, [x19, #16]
 14c:	add	x2, x2, #0x18
 150:	sturb	w3, [x2, #-8]
 154:	add	x19, x19, #0x18
 158:	stur	q0, [x2, #-24]
 15c:	b.ne	140 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x140>  // b.any
 160:	cmp	x1, x21
 164:	b.eq	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x98>  // b.none
 168:	ldp	x2, x3, [x1]
 16c:	stp	x2, x3, [x4]
 170:	add	x1, x1, #0x18
 174:	ldur	x0, [x1, #-8]
 178:	str	x0, [x4, #16]
 17c:	cmp	x21, x1
 180:	add	x4, x4, #0x18
 184:	b.ne	168 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x168>  // b.any
 188:	ldp	x21, x22, [sp, #32]
 18c:	str	x6, [x20, #8]
 190:	b	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>
 194:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x1, x0, #0x1
  1c:	str	x1, [x19, #176]
  20:	ldr	x20, [x19, #192]
  24:	ldrb	w22, [x0]
  28:	add	x0, x20, x22
  2c:	mov	x21, x22
  30:	ldrb	w0, [x0, #313]
  34:	cbnz	w0, 60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
  38:	ldr	x2, [x20]
  3c:	adrp	x1, 0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>
  40:	add	x1, x1, #0x0
  44:	mov	w0, w22
  48:	ldr	x3, [x2, #64]
  4c:	cmp	x3, x1
  50:	b.ne	1e8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1e8>  // b.any
  54:	cbz	w0, 60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
  58:	add	x20, x20, x22
  5c:	strb	w0, [x20, #313]
  60:	ldr	x3, [x19, #152]
  64:	ldrb	w1, [x3]
  68:	cbnz	w1, 78 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x78>
  6c:	b	ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>
  70:	ldrb	w1, [x3, #2]!
  74:	cbz	w1, ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>
  78:	cmp	w1, w0
  7c:	b.ne	70 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x70>  // b.any
  80:	mov	w0, #0x1                   	// #1
  84:	mov	x1, #0x0                   	// #0
  88:	ldp	x21, x22, [sp, #32]
  8c:	str	w0, [x19, #144]
  90:	add	x0, x19, #0xc8
  94:	ldr	x2, [x19, #208]
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ldrb	w4, [x3, #1]
  a4:	mov	x3, #0x1                   	// #1
  a8:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  ac:	ldr	x1, [x19, #192]
  b0:	ubfiz	x0, x21, #1, #8
  b4:	ldr	x1, [x1, #48]
  b8:	ldrh	w0, [x1, x0]
  bc:	tbz	w0, #11, 25c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x25c>
  c0:	sub	w0, w21, #0x38
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x1
  cc:	b.ls	25c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x25c>  // b.plast
  d0:	ldr	x2, [x19, #208]
  d4:	add	x20, x19, #0xc8
  d8:	mov	w4, w21
  dc:	mov	x0, x20
  e0:	mov	x3, #0x1                   	// #1
  e4:	mov	x1, #0x0                   	// #0
  e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  ec:	ldp	x2, x0, [x19, #176]
  f0:	cmp	x0, x2
  f4:	b.eq	1d0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1d0>  // b.none
  f8:	ldr	x1, [x19, #192]
  fc:	ldrb	w0, [x2]
 100:	ldr	x3, [x1, #48]
 104:	ubfiz	x1, x0, #1, #8
 108:	sub	w0, w0, #0x38
 10c:	and	w0, w0, #0xff
 110:	ldrh	w1, [x3, x1]
 114:	tst	x1, #0x800
 118:	ccmp	w0, #0x1, #0x0, ne  // ne = any
 11c:	b.ls	1d0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1d0>  // b.plast
 120:	ldp	x0, x22, [x19, #200]
 124:	stp	x23, x24, [sp, #48]
 128:	add	x1, x2, #0x1
 12c:	str	x1, [x19, #176]
 130:	add	x23, x19, #0xd8
 134:	ldrb	w24, [x2]
 138:	add	x21, x22, #0x1
 13c:	cmp	x0, x23
 140:	b.eq	244 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x244>  // b.none
 144:	ldr	x1, [x20, #16]
 148:	cmp	x21, x1
 14c:	b.hi	204 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x204>  // b.pmore
 150:	strb	w24, [x0, x22]
 154:	str	x21, [x19, #208]
 158:	ldr	x0, [x19, #200]
 15c:	strb	wzr, [x0, x21]
 160:	ldp	x2, x0, [x19, #176]
 164:	cmp	x2, x0
 168:	b.eq	254 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x254>  // b.none
 16c:	ldr	x1, [x19, #192]
 170:	ldrb	w0, [x2]
 174:	ldr	x3, [x1, #48]
 178:	ubfiz	x1, x0, #1, #8
 17c:	sub	w0, w0, #0x38
 180:	and	w0, w0, #0xff
 184:	ldrh	w1, [x3, x1]
 188:	tst	x1, #0x800
 18c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
 190:	b.ls	254 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x254>  // b.plast
 194:	ldp	x0, x22, [x19, #200]
 198:	add	x1, x2, #0x1
 19c:	str	x1, [x19, #176]
 1a0:	cmp	x0, x23
 1a4:	add	x21, x22, #0x1
 1a8:	ldrb	w23, [x2]
 1ac:	b.eq	24c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x24c>  // b.none
 1b0:	ldr	x1, [x20, #16]
 1b4:	cmp	x21, x1
 1b8:	b.hi	224 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x224>  // b.pmore
 1bc:	strb	w23, [x0, x22]
 1c0:	str	x21, [x19, #208]
 1c4:	ldr	x0, [x19, #200]
 1c8:	strb	wzr, [x0, x21]
 1cc:	ldp	x23, x24, [sp, #48]
 1d0:	mov	w0, #0x2                   	// #2
 1d4:	ldp	x21, x22, [sp, #32]
 1d8:	str	w0, [x19, #144]
 1dc:	ldp	x19, x20, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	ret
 1e8:	mov	w1, w22
 1ec:	mov	x0, x20
 1f0:	mov	w2, #0x0                   	// #0
 1f4:	blr	x3
 1f8:	and	w0, w0, #0xff
 1fc:	cbnz	w0, 58 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x58>
 200:	b	60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
 204:	mov	x0, x20
 208:	mov	x1, x22
 20c:	mov	x4, #0x1                   	// #1
 210:	mov	x3, #0x0                   	// #0
 214:	mov	x2, #0x0                   	// #0
 218:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 21c:	ldr	x0, [x19, #200]
 220:	b	150 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x150>
 224:	mov	x0, x20
 228:	mov	x1, x22
 22c:	mov	x4, #0x1                   	// #1
 230:	mov	x3, #0x0                   	// #0
 234:	mov	x2, #0x0                   	// #0
 238:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 23c:	ldr	x0, [x19, #200]
 240:	b	1bc <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1bc>
 244:	mov	x1, #0xf                   	// #15
 248:	b	148 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x148>
 24c:	mov	x1, #0xf                   	// #15
 250:	b	1b4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b4>
 254:	ldp	x23, x24, [sp, #48]
 258:	b	1d0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1d0>
 25c:	stp	x23, x24, [sp, #48]
 260:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #184]
  1c:	str	x23, [sp, #48]
  20:	cmp	x0, x1
  24:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  28:	ldr	x21, [x19, #192]
  2c:	ldrb	w22, [x0]
  30:	ldr	x23, [x19, #160]
  34:	add	x0, x21, x22
  38:	mov	x20, x22
  3c:	ldrb	w1, [x0, #313]
  40:	cbnz	w1, 70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
  44:	ldr	x3, [x21]
  48:	adrp	x2, 0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
  4c:	add	x2, x2, #0x0
  50:	mov	w1, w22
  54:	mov	w0, w22
  58:	ldr	x3, [x3, #64]
  5c:	cmp	x3, x2
  60:	b.ne	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.any
  64:	cbz	w0, 70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
  68:	add	x21, x21, x22
  6c:	strb	w0, [x21, #313]
  70:	mov	x0, x23
  74:	bl	0 <strchr>
  78:	cbz	x0, 84 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x84>
  7c:	ldrb	w0, [x0]
  80:	cbnz	w0, f8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xf8>
  84:	ldr	w0, [x19, #140]
  88:	tbnz	w0, #7, 120 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x120>
  8c:	mov	w1, #0x120                 	// #288
  90:	tst	w0, w1
  94:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  98:	ldr	x1, [x19, #192]
  9c:	ubfiz	x0, x20, #1, #8
  a0:	cmp	w20, #0x30
  a4:	ldr	x1, [x1, #48]
  a8:	ldrh	w0, [x1, x0]
  ac:	and	w0, w0, #0x800
  b0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  b4:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  b8:	ldr	x2, [x19, #208]
  bc:	mov	w0, #0x4                   	// #4
  c0:	str	w0, [x19, #144]
  c4:	mov	w4, w20
  c8:	add	x0, x19, #0xc8
  cc:	mov	x3, #0x1                   	// #1
  d0:	mov	x1, #0x0                   	// #0
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  d8:	ldr	x0, [x19, #176]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	add	x0, x0, #0x1
  e4:	ldr	x23, [sp, #48]
  e8:	str	x0, [x19, #176]
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x29, x30, [sp], #64
  f4:	ret
  f8:	mov	w0, #0x1                   	// #1
  fc:	ldr	x2, [x19, #208]
 100:	b	c0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xc0>
 104:	mov	x0, x21
 108:	mov	w2, #0x0                   	// #0
 10c:	blr	x3
 110:	and	w0, w0, #0xff
 114:	mov	w1, w0
 118:	cbnz	w0, 68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
 11c:	b	70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
 120:	mov	x0, x19
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldr	x23, [sp, #48]
 130:	ldp	x29, x30, [sp], #64
 134:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 138:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x21, [x19, #192]
  1c:	str	x23, [sp, #48]
  20:	add	x1, x0, #0x1
  24:	str	x1, [x19, #176]
  28:	ldr	x23, [x19, #160]
  2c:	ldrb	w22, [x0]
  30:	add	x0, x21, x22
  34:	mov	x20, x22
  38:	ldrb	w1, [x0, #313]
  3c:	cbnz	w1, 70 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x70>
  40:	ldr	x3, [x21]
  44:	adrp	x2, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  48:	add	x2, x2, #0x0
  4c:	mov	w1, w22
  50:	mov	w0, w22
  54:	ldr	x3, [x3, #64]
  58:	cmp	x3, x2
  5c:	b.ne	278 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x278>  // b.any
  60:	cmp	w0, #0x20
  64:	b.eq	70 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x70>  // b.none
  68:	add	x21, x21, x22
  6c:	strb	w0, [x21, #313]
  70:	mov	x0, x23
  74:	bl	0 <strchr>
  78:	cbz	x0, 248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>
  7c:	cmp	w20, #0x5c
  80:	b.eq	144 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x144>  // b.none
  84:	cmp	w20, #0x28
  88:	b.eq	114 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x114>  // b.none
  8c:	cmp	w20, #0x29
  90:	b.eq	22c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x22c>  // b.none
  94:	cmp	w20, #0x5b
  98:	b.eq	290 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x290>  // b.none
  9c:	cmp	w20, #0x7b
  a0:	b.eq	1e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e8>  // b.none
  a4:	and	w0, w20, #0xffffffdf
  a8:	cmp	w0, #0x5d
  ac:	b.eq	248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>  // b.none
  b0:	ldr	x22, [x19, #192]
  b4:	mov	x21, x19
  b8:	mov	w23, w20
  bc:	add	x0, x22, w20, sxtw
  c0:	ldrb	w0, [x0, #313]
  c4:	cbnz	w0, 2f4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2f4>
  c8:	ldr	x1, [x22]
  cc:	adrp	x0, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  d0:	add	x0, x0, #0x0
  d4:	ldr	x3, [x1, #64]
  d8:	cmp	x3, x0
  dc:	b.ne	2d8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2d8>  // b.any
  e0:	cbz	w20, ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
  e4:	add	x22, x22, w23, sxtw
  e8:	strb	w20, [x22, #313]
  ec:	ldrb	w0, [x19]
  f0:	cbnz	w0, 100 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x100>
  f4:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
  f8:	ldrb	w0, [x21, #8]!
  fc:	cbz	w0, 130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 100:	cmp	w20, w0
 104:	b.ne	f8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xf8>  // b.any
 108:	ldr	w0, [x21, #4]
 10c:	str	w0, [x19, #144]
 110:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 114:	ldr	w0, [x19, #140]
 118:	tbnz	w0, #4, 188 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x188>
 11c:	tst	x0, #0x2
 120:	mov	w1, #0x6                   	// #6
 124:	mov	w0, #0x5                   	// #5
 128:	csel	w0, w0, w1, eq  // eq = none
 12c:	str	w0, [x19, #144]
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x21, x22, [sp, #32]
 138:	ldr	x23, [sp, #48]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	ldp	x0, x1, [x19, #176]
 148:	cmp	x0, x1
 14c:	b.eq	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.none
 150:	ldr	w2, [x19, #140]
 154:	mov	w1, #0x120                 	// #288
 158:	tst	w2, w1
 15c:	b.eq	1fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1fc>  // b.none
 160:	ldrb	w2, [x0]
 164:	sub	w1, w2, #0x28
 168:	cmp	w2, #0x7b
 16c:	and	w1, w1, #0xff
 170:	ccmp	w1, #0x1, #0x0, ne  // ne = any
 174:	b.hi	1fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1fc>  // b.pmore
 178:	add	x1, x0, #0x1
 17c:	str	x1, [x19, #176]
 180:	ldrb	w20, [x0]
 184:	b	84 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x84>
 188:	ldr	x1, [x19, #176]
 18c:	ldrb	w2, [x1]
 190:	cmp	w2, #0x3f
 194:	b.ne	11c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x11c>  // b.any
 198:	ldr	x2, [x19, #184]
 19c:	add	x0, x1, #0x1
 1a0:	str	x0, [x19, #176]
 1a4:	cmp	x0, x2
 1a8:	b.eq	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.none
 1ac:	ldrb	w0, [x1, #1]
 1b0:	cmp	w0, #0x3a
 1b4:	b.eq	2fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2fc>  // b.none
 1b8:	cmp	w0, #0x3d
 1bc:	b.eq	310 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x310>  // b.none
 1c0:	cmp	w0, #0x21
 1c4:	b.ne	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.any
 1c8:	mov	w0, #0x7                   	// #7
 1cc:	add	x1, x1, #0x2
 1d0:	mov	w4, #0x6e                  	// #110
 1d4:	str	w0, [x19, #144]
 1d8:	add	x0, x19, #0xc8
 1dc:	str	x1, [x19, #176]
 1e0:	ldr	x2, [x19, #208]
 1e4:	b	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>
 1e8:	mov	w1, #0x1                   	// #1
 1ec:	mov	w0, #0xc                   	// #12
 1f0:	str	w1, [x19, #136]
 1f4:	str	w0, [x19, #144]
 1f8:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 1fc:	ldp	x2, x1, [x19, #232]
 200:	asr	x3, x1, #1
 204:	add	x0, x19, x3
 208:	tbz	w1, #0, 214 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x214>
 20c:	ldr	x1, [x19, x3]
 210:	ldr	x2, [x1, x2]
 214:	mov	x16, x2
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldr	x23, [sp, #48]
 224:	ldp	x29, x30, [sp], #64
 228:	br	x16
 22c:	mov	w0, #0x8                   	// #8
 230:	str	w0, [x19, #144]
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldr	x23, [sp, #48]
 240:	ldp	x29, x30, [sp], #64
 244:	ret
 248:	mov	w0, #0x1                   	// #1
 24c:	mov	w4, w20
 250:	ldr	x2, [x19, #208]
 254:	str	w0, [x19, #144]
 258:	add	x0, x19, #0xc8
 25c:	ldp	x19, x20, [sp, #16]
 260:	mov	x3, #0x1                   	// #1
 264:	ldp	x21, x22, [sp, #32]
 268:	mov	x1, #0x0                   	// #0
 26c:	ldr	x23, [sp, #48]
 270:	ldp	x29, x30, [sp], #64
 274:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 278:	mov	x0, x21
 27c:	mov	w2, #0x20                  	// #32
 280:	blr	x3
 284:	and	w0, w0, #0xff
 288:	mov	w1, w0
 28c:	b	60 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x60>
 290:	ldp	x0, x1, [x19, #176]
 294:	mov	w3, #0x2                   	// #2
 298:	mov	w2, #0x1                   	// #1
 29c:	str	w3, [x19, #136]
 2a0:	strb	w2, [x19, #168]
 2a4:	cmp	x0, x1
 2a8:	b.eq	2b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2b8>  // b.none
 2ac:	ldrb	w1, [x0]
 2b0:	cmp	w1, #0x5e
 2b4:	b.eq	2c4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c4>  // b.none
 2b8:	mov	w0, #0x9                   	// #9
 2bc:	str	w0, [x19, #144]
 2c0:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 2c4:	add	x0, x0, #0x1
 2c8:	mov	w1, #0xa                   	// #10
 2cc:	str	w1, [x19, #144]
 2d0:	str	x0, [x19, #176]
 2d4:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 2d8:	mov	w1, w20
 2dc:	mov	x0, x22
 2e0:	mov	w2, #0x0                   	// #0
 2e4:	blr	x3
 2e8:	and	w20, w0, #0xff
 2ec:	cbnz	w20, e4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe4>
 2f0:	b	ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
 2f4:	mov	w20, w0
 2f8:	b	ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
 2fc:	add	x1, x1, #0x2
 300:	mov	w0, #0x6                   	// #6
 304:	str	w0, [x19, #144]
 308:	str	x1, [x19, #176]
 30c:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 310:	mov	w0, #0x7                   	// #7
 314:	add	x1, x1, #0x2
 318:	mov	w4, #0x70                  	// #112
 31c:	str	w0, [x19, #144]
 320:	add	x0, x19, #0xc8
 324:	str	x1, [x19, #176]
 328:	ldr	x2, [x19, #208]
 32c:	b	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>
 330:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x2, [x19, #184]
  18:	cmp	x0, x2
  1c:	b.eq	1b4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1b4>  // b.none
  20:	ldr	x3, [x19, #192]
  24:	add	x1, x0, #0x1
  28:	ldr	x5, [x3, #48]
  2c:	str	x1, [x19, #176]
  30:	ldrb	w4, [x0]
  34:	ubfiz	x3, x4, #1, #8
  38:	ldrh	w3, [x5, x3]
  3c:	tbnz	w3, #11, a4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xa4>
  40:	cmp	w4, #0x2c
  44:	b.eq	90 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x90>  // b.none
  48:	ldr	w5, [x19, #140]
  4c:	mov	w3, #0x120                 	// #288
  50:	tst	w5, w3
  54:	b.eq	194 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x194>  // b.none
  58:	cmp	w4, #0x5c
  5c:	ccmp	x2, x1, #0x4, eq  // eq = none
  60:	b.eq	1b4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1b4>  // b.none
  64:	ldrb	w1, [x0, #1]
  68:	cmp	w1, #0x7d
  6c:	b.ne	1b4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1b4>  // b.any
  70:	add	x0, x0, #0x2
  74:	mov	w1, #0xd                   	// #13
  78:	str	wzr, [x19, #136]
  7c:	str	w1, [x19, #144]
  80:	str	x0, [x19, #176]
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret
  90:	mov	w0, #0x19                  	// #25
  94:	str	w0, [x19, #144]
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret
  a4:	ldr	x2, [x19, #208]
  a8:	stp	x23, x24, [sp, #48]
  ac:	mov	w0, #0x1a                  	// #26
  b0:	str	w0, [x19, #144]
  b4:	add	x23, x19, #0xc8
  b8:	mov	x1, #0x0                   	// #0
  bc:	mov	x0, x23
  c0:	mov	x3, #0x1                   	// #1
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  c8:	ldp	x0, x1, [x19, #176]
  cc:	cmp	x1, x0
  d0:	b.eq	13c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x13c>  // b.none
  d4:	add	x24, x19, #0xd8
  d8:	stp	x21, x22, [sp, #32]
  dc:	nop
  e0:	ldrb	w2, [x0]
  e4:	ldr	x1, [x19, #192]
  e8:	ldr	x1, [x1, #48]
  ec:	ldrh	w1, [x1, x2, lsl #1]
  f0:	tbz	w1, #11, 138 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x138>
  f4:	ldp	x1, x21, [x19, #200]
  f8:	add	x2, x0, #0x1
  fc:	str	x2, [x19, #176]
 100:	ldrb	w22, [x0]
 104:	cmp	x1, x24
 108:	add	x20, x21, #0x1
 10c:	b.eq	18c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x18c>  // b.none
 110:	ldr	x0, [x23, #16]
 114:	cmp	x20, x0
 118:	b.hi	14c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x14c>  // b.pmore
 11c:	strb	w22, [x1, x21]
 120:	str	x20, [x19, #208]
 124:	ldr	x0, [x19, #200]
 128:	strb	wzr, [x0, x20]
 12c:	ldp	x0, x1, [x19, #176]
 130:	cmp	x0, x1
 134:	b.ne	e0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe0>  // b.any
 138:	ldp	x21, x22, [sp, #32]
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x23, x24, [sp, #48]
 144:	ldp	x29, x30, [sp], #64
 148:	ret
 14c:	mov	x1, x21
 150:	mov	x0, x23
 154:	mov	x4, #0x1                   	// #1
 158:	mov	x3, #0x0                   	// #0
 15c:	mov	x2, #0x0                   	// #0
 160:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 164:	ldr	x0, [x19, #200]
 168:	strb	w22, [x0, x21]
 16c:	str	x20, [x19, #208]
 170:	ldr	x0, [x19, #200]
 174:	strb	wzr, [x0, x20]
 178:	ldp	x0, x1, [x19, #176]
 17c:	cmp	x1, x0
 180:	b.ne	e0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe0>  // b.any
 184:	ldp	x21, x22, [sp, #32]
 188:	b	13c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x13c>
 18c:	mov	x0, #0xf                   	// #15
 190:	b	114 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x114>
 194:	cmp	w4, #0x7d
 198:	b.ne	1b4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1b4>  // b.any
 19c:	mov	w0, #0xd                   	// #13
 1a0:	str	wzr, [x19, #136]
 1a4:	str	w0, [x19, #144]
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x29, x30, [sp], #64
 1b0:	ret
 1b4:	stp	x21, x22, [sp, #32]
 1b8:	stp	x23, x24, [sp, #48]
 1bc:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	add	x24, x0, #0xc8
  18:	and	w23, w1, #0xff
  1c:	str	x25, [sp, #64]
  20:	add	x25, x0, #0xd8
  24:	ldr	x0, [x0, #200]
  28:	stp	x21, x22, [sp, #32]
  2c:	str	xzr, [x19, #208]
  30:	strb	wzr, [x0]
  34:	ldp	x2, x3, [x19, #176]
  38:	cmp	x3, x2
  3c:	b.eq	90 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x90>  // b.none
  40:	mov	x1, x2
  44:	ldrb	w4, [x1], #1
  48:	cmp	w4, w23
  4c:	b.eq	dc <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xdc>  // b.none
  50:	ldp	x3, x21, [x19, #200]
  54:	str	x1, [x19, #176]
  58:	ldrb	w22, [x2]
  5c:	cmp	x3, x25
  60:	add	x20, x21, #0x1
  64:	b.eq	11c <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x11c>  // b.none
  68:	ldr	x1, [x24, #16]
  6c:	cmp	x20, x1
  70:	b.hi	94 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x94>  // b.pmore
  74:	strb	w22, [x3, x21]
  78:	str	x20, [x19, #208]
  7c:	ldr	x1, [x19, #200]
  80:	strb	wzr, [x1, x20]
  84:	ldp	x2, x3, [x19, #176]
  88:	cmp	x2, x3
  8c:	b.ne	40 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x40>  // b.any
  90:	bl	0 <abort>
  94:	mov	x0, x24
  98:	mov	x3, #0x0                   	// #0
  9c:	mov	x2, #0x0                   	// #0
  a0:	mov	x1, x21
  a4:	mov	x4, #0x1                   	// #1
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  ac:	ldr	x0, [x19, #200]
  b0:	strb	w22, [x0, x21]
  b4:	str	x20, [x19, #208]
  b8:	ldr	x0, [x19, #200]
  bc:	strb	wzr, [x0, x20]
  c0:	ldp	x2, x3, [x19, #176]
  c4:	cmp	x3, x2
  c8:	b.eq	90 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x90>  // b.none
  cc:	mov	x1, x2
  d0:	ldrb	w4, [x1], #1
  d4:	cmp	w4, w23
  d8:	b.ne	50 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x50>  // b.any
  dc:	str	x1, [x19, #176]
  e0:	ldrb	w0, [x2]
  e4:	cmp	w0, w23
  e8:	ccmp	x3, x1, #0x4, eq  // eq = none
  ec:	b.eq	90 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x90>  // b.none
  f0:	add	x0, x2, #0x2
  f4:	str	x0, [x19, #176]
  f8:	ldrb	w0, [x2, #1]
  fc:	cmp	w0, #0x5d
 100:	b.ne	90 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x90>  // b.any
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldp	x23, x24, [sp, #48]
 110:	ldr	x25, [sp, #64]
 114:	ldp	x29, x30, [sp], #80
 118:	ret
 11c:	mov	x1, #0xf                   	// #15
 120:	b	6c <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x6c>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x3, [x0, #176]
   c:	str	x19, [sp, #16]
  10:	cmp	x1, x3
  14:	b.eq	148 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x148>  // b.none
  18:	add	x2, x1, #0x1
  1c:	str	x2, [x0, #176]
  20:	mov	x19, x0
  24:	ldrb	w4, [x1]
  28:	cmp	w4, #0x2d
  2c:	b.eq	dc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xdc>  // b.none
  30:	cmp	w4, #0x5b
  34:	b.eq	84 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x84>  // b.none
  38:	cmp	w4, #0x5d
  3c:	b.eq	11c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x11c>  // b.none
  40:	cmp	w4, #0x5c
  44:	b.ne	b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>  // b.any
  48:	ldr	w1, [x19, #140]
  4c:	mov	w0, #0x90                  	// #144
  50:	tst	w1, w0
  54:	b.eq	b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>  // b.none
  58:	ldp	x1, x2, [x19, #232]
  5c:	asr	x3, x2, #1
  60:	add	x0, x19, x3
  64:	tbz	w2, #0, 70 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x70>
  68:	ldr	x2, [x19, x3]
  6c:	ldr	x1, [x2, x1]
  70:	blr	x1
  74:	strb	wzr, [x19, #168]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	cmp	x3, x2
  88:	b.eq	148 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x148>  // b.none
  8c:	ldrb	w2, [x1, #1]
  90:	mov	w3, #0x10                  	// #16
  94:	cmp	w2, #0x2e
  98:	b.eq	f8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf8>  // b.none
  9c:	cmp	w2, #0x3a
  a0:	mov	w3, #0xf                   	// #15
  a4:	b.eq	f8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf8>  // b.none
  a8:	cmp	w2, #0x3d
  ac:	b.eq	f4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf4>  // b.none
  b0:	ldr	x2, [x19, #208]
  b4:	mov	w0, #0x1                   	// #1
  b8:	str	w0, [x19, #144]
  bc:	mov	x3, #0x1                   	// #1
  c0:	add	x0, x19, #0xc8
  c4:	mov	x1, #0x0                   	// #0
  c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  cc:	strb	wzr, [x19, #168]
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret
  dc:	mov	w0, #0x1c                  	// #28
  e0:	str	w0, [x19, #144]
  e4:	strb	wzr, [x19, #168]
  e8:	ldr	x19, [sp, #16]
  ec:	ldp	x29, x30, [sp], #32
  f0:	ret
  f4:	mov	w3, #0x11                  	// #17
  f8:	add	x2, x1, #0x2
  fc:	str	w3, [x19, #144]
 100:	str	x2, [x19, #176]
 104:	ldrb	w1, [x1, #1]
 108:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 10c:	strb	wzr, [x19, #168]
 110:	ldr	x19, [sp, #16]
 114:	ldp	x29, x30, [sp], #32
 118:	ret
 11c:	ldr	w0, [x0, #140]
 120:	tbnz	w0, #4, 12c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x12c>
 124:	ldrb	w0, [x19, #168]
 128:	cbnz	w0, b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>
 12c:	mov	w0, #0xb                   	// #11
 130:	str	wzr, [x19, #136]
 134:	str	w0, [x19, #144]
 138:	strb	wzr, [x19, #168]
 13c:	ldr	x19, [sp, #16]
 140:	ldp	x29, x30, [sp], #32
 144:	ret
 148:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE10_M_advanceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>:
   0:	ldp	x3, x2, [x0, #176]
   4:	mov	x1, x0
   8:	cmp	x3, x2
   c:	b.eq	38 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x38>  // b.none
  10:	ldr	w1, [x0, #136]
  14:	cbz	w1, 2c <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x2c>
  18:	cmp	w1, #0x2
  1c:	b.eq	30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>  // b.none
  20:	cmp	w1, #0x1
  24:	b.eq	34 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x34>  // b.none
  28:	ret
  2c:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  30:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  34:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  38:	mov	w0, #0x1b                  	// #27
  3c:	str	w0, [x1, #144]
  40:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x23, x24, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x0
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x0, x24, x23
  28:	stp	x27, x28, [sp, #80]
  2c:	cmp	x4, x0, asr #5
  30:	b.eq	224 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x224>  // b.none
  34:	mov	x19, x1
  38:	mov	x27, x2
  3c:	mov	x25, x3
  40:	asr	x20, x0, #5
  44:	sub	x28, x1, x23
  48:	cbz	x20, 200 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x200>
  4c:	cmp	x20, x20, lsl #1
  50:	lsl	x20, x20, #1
  54:	b.ls	1f4 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1f4>  // b.plast
  58:	mov	x20, #0x7fffffffffffffe0    	// #9223372036854775776
  5c:	mov	x0, x20
  60:	bl	0 <_Znwm>
  64:	mov	x22, x0
  68:	ldp	x8, x5, [x25]
  6c:	add	x1, x22, x28
  70:	ldr	x0, [x27]
  74:	mov	x26, x1
  78:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  7c:	str	x0, [x22, x28]
  80:	movk	x2, #0xaaab
  84:	sub	x27, x5, x8
  88:	stp	xzr, xzr, [x26, #8]!
  8c:	asr	x0, x27, #3
  90:	str	xzr, [x26, #16]
  94:	mul	x0, x0, x2
  98:	cbz	x0, c0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xc0>
  9c:	mov	x2, #0x5555555555555555    	// #6148914691236517205
  a0:	movk	x2, #0x555, lsl #48
  a4:	cmp	x0, x2
  a8:	b.hi	210 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x210>  // b.pmore
  ac:	mov	x0, x27
  b0:	str	x1, [sp, #104]
  b4:	bl	0 <_Znwm>
  b8:	ldp	x8, x5, [x25]
  bc:	ldr	x1, [sp, #104]
  c0:	dup	v0.2d, x0
  c4:	add	x27, x0, x27
  c8:	cmp	x8, x5
  cc:	stur	q0, [x1, #8]
  d0:	str	x27, [x26, #16]
  d4:	b.eq	130 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x130>  // b.none
  d8:	mov	x3, x8
  dc:	mov	x4, x0
  e0:	ldp	x6, x7, [x3]
  e4:	stp	x6, x7, [x4]
  e8:	add	x3, x3, #0x18
  ec:	ldur	x1, [x3, #-8]
  f0:	str	x1, [x4, #16]
  f4:	cmp	x5, x3
  f8:	add	x4, x4, #0x18
  fc:	b.ne	e0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xe0>  // b.any
 100:	sub	x3, x5, #0x18
 104:	mov	x1, #0xaaab                	// #43691
 108:	sub	x3, x3, x8
 10c:	movk	x1, #0xaaaa, lsl #16
 110:	movk	x1, #0xaaaa, lsl #32
 114:	lsr	x3, x3, #3
 118:	movk	x1, #0xaaa, lsl #48
 11c:	mul	x3, x3, x1
 120:	and	x3, x3, #0x1fffffffffffffff
 124:	add	x3, x3, #0x1
 128:	add	x3, x3, x3, lsl #1
 12c:	add	x0, x0, x3, lsl #3
 130:	str	x0, [x26, #8]
 134:	cmp	x19, x23
 138:	b.eq	208 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x208>  // b.none
 13c:	mov	x4, x22
 140:	mov	x3, x23
 144:	nop
 148:	ldur	q0, [x3, #8]
 14c:	add	x3, x3, #0x20
 150:	ldur	x1, [x3, #-32]
 154:	str	x1, [x4]
 158:	stur	q0, [x4, #8]
 15c:	add	x4, x4, #0x20
 160:	ldur	x1, [x3, #-8]
 164:	stur	x1, [x4, #-8]
 168:	cmp	x19, x3
 16c:	b.ne	148 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x148>  // b.any
 170:	sub	x25, x19, x23
 174:	add	x25, x22, x25
 178:	add	x25, x25, #0x20
 17c:	cmp	x19, x24
 180:	b.eq	1c0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1c0>  // b.none
 184:	mov	x2, x19
 188:	mov	x3, x25
 18c:	nop
 190:	ldur	q0, [x2, #8]
 194:	add	x2, x2, #0x20
 198:	ldur	x1, [x2, #-32]
 19c:	str	x1, [x3]
 1a0:	ldur	x1, [x2, #-8]
 1a4:	str	x1, [x3, #24]
 1a8:	stur	q0, [x3, #8]
 1ac:	cmp	x2, x24
 1b0:	add	x3, x3, #0x20
 1b4:	b.ne	190 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x190>  // b.any
 1b8:	sub	x2, x2, x19
 1bc:	add	x25, x25, x2
 1c0:	cbz	x23, 1cc <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1cc>
 1c4:	mov	x0, x23
 1c8:	bl	0 <_ZdlPv>
 1cc:	add	x20, x22, x20
 1d0:	ldp	x23, x24, [sp, #48]
 1d4:	ldp	x27, x28, [sp, #80]
 1d8:	stp	x22, x25, [x21]
 1dc:	str	x20, [x21, #16]
 1e0:	ldp	x19, x20, [sp, #16]
 1e4:	ldp	x21, x22, [sp, #32]
 1e8:	ldp	x25, x26, [sp, #64]
 1ec:	ldp	x29, x30, [sp], #112
 1f0:	ret
 1f4:	cbnz	x20, 214 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x214>
 1f8:	mov	x22, #0x0                   	// #0
 1fc:	b	68 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x68>
 200:	mov	x20, #0x20                  	// #32
 204:	b	5c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x5c>
 208:	mov	x25, x22
 20c:	b	178 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x178>
 210:	bl	0 <_ZSt17__throw_bad_allocv>
 214:	cmp	x20, x4
 218:	csel	x20, x20, x4, ls  // ls = plast
 21c:	lsl	x20, x20, #5
 220:	b	5c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x5c>
 224:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x2
  10:	stp	x21, x22, [sp, #32]
  14:	ldp	x22, x2, [x0, #8]
  18:	cmp	x22, x2
  1c:	b.eq	110 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x110>  // b.none
  20:	ldp	x3, x21, [x20]
  24:	mov	x19, x0
  28:	ldr	x0, [x1]
  2c:	str	x23, [sp, #48]
  30:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	mov	x23, x22
  38:	str	x0, [x22]
  3c:	movk	x2, #0xaaab
  40:	sub	x21, x21, x3
  44:	mov	x6, x22
  48:	stp	xzr, xzr, [x23, #8]!
  4c:	asr	x0, x21, #3
  50:	str	xzr, [x23, #16]
  54:	mul	x0, x0, x2
  58:	cbz	x0, 78 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x78>
  5c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  60:	movk	x1, #0x555, lsl #48
  64:	cmp	x0, x1
  68:	b.hi	12c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x12c>  // b.pmore
  6c:	mov	x0, x21
  70:	bl	0 <_Znwm>
  74:	ldr	x6, [x19, #8]
  78:	dup	v0.2d, x0
  7c:	add	x21, x0, x21
  80:	stur	q0, [x22, #8]
  84:	str	x21, [x23, #16]
  88:	ldp	x7, x1, [x20]
  8c:	cmp	x7, x1
  90:	b.eq	f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xf0>  // b.none
  94:	mov	x2, x7
  98:	mov	x3, x0
  9c:	nop
  a0:	ldp	x4, x5, [x2]
  a4:	stp	x4, x5, [x3]
  a8:	add	x2, x2, #0x18
  ac:	ldur	x4, [x2, #-8]
  b0:	str	x4, [x3, #16]
  b4:	cmp	x1, x2
  b8:	add	x3, x3, #0x18
  bc:	b.ne	a0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xa0>  // b.any
  c0:	sub	x1, x1, #0x18
  c4:	mov	x2, #0xaaab                	// #43691
  c8:	sub	x1, x1, x7
  cc:	movk	x2, #0xaaaa, lsl #16
  d0:	movk	x2, #0xaaaa, lsl #32
  d4:	lsr	x1, x1, #3
  d8:	movk	x2, #0xaaa, lsl #48
  dc:	mul	x1, x1, x2
  e0:	and	x1, x1, #0x1fffffffffffffff
  e4:	add	x1, x1, #0x1
  e8:	add	x1, x1, x1, lsl #1
  ec:	add	x0, x0, x1, lsl #3
  f0:	ldp	x21, x22, [sp, #32]
  f4:	str	x0, [x23, #8]
  f8:	add	x6, x6, #0x20
  fc:	ldr	x23, [sp, #48]
 100:	str	x6, [x19, #8]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	ret
 110:	mov	x3, x20
 114:	mov	x2, x1
 118:	mov	x1, x22
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #64
 128:	b	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>
 12c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	sub	sp, sp, #0x220
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	stp	x27, x28, [sp, #80]
  10:	add	x28, sp, #0x80
  14:	add	x3, x28, #0x10
  18:	mov	w27, w2
  1c:	mov	w2, w1
  20:	mov	x1, #0x1                   	// #1
  24:	mov	x0, x28
  28:	stp	x19, x20, [sp, #16]
  2c:	add	x19, sp, #0xa0
  30:	adrp	x20, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  34:	stp	x21, x22, [sp, #32]
  38:	adrp	x22, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
  3c:	stp	x23, x24, [sp, #48]
  40:	adrp	x23, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
  44:	stp	x25, x26, [sp, #64]
  48:	adrp	x26, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
  4c:	str	x3, [sp, #128]
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  54:	add	x0, x19, #0x78
  58:	bl	0 <_ZNSt8ios_baseC2Ev>
  5c:	adrp	x0, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  60:	strh	wzr, [sp, #504]
  64:	movi	v0.4s, #0x0
  68:	str	xzr, [sp, #496]
  6c:	ldr	x0, [x0]
  70:	ldr	x1, [x22]
  74:	stp	q0, q0, [sp, #512]
  78:	ldp	x25, x24, [x0, #8]
  7c:	add	x1, x1, #0x10
  80:	str	x25, [sp, #160]
  84:	ldur	x2, [x25, #-24]
  88:	str	x1, [sp, #280]
  8c:	mov	x1, #0x0                   	// #0
  90:	str	x24, [x19, x2]
  94:	str	xzr, [sp, #168]
  98:	ldur	x0, [x25, #-24]
  9c:	add	x0, x19, x0
  a0:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  a4:	ldr	x1, [x20]
  a8:	add	x0, x19, #0x48
  ac:	ldr	x2, [x23]
  b0:	add	x3, x1, #0x18
  b4:	add	x1, x1, #0x40
  b8:	str	x3, [sp, #160]
  bc:	add	x2, x2, #0x10
  c0:	stp	x2, xzr, [sp, #176]
  c4:	stp	xzr, xzr, [sp, #192]
  c8:	stp	xzr, xzr, [sp, #208]
  cc:	str	xzr, [sp, #224]
  d0:	str	x1, [sp, #280]
  d4:	bl	0 <_ZNSt6localeC1Ev>
  d8:	ldp	x3, x21, [sp, #128]
  dc:	add	x0, x19, #0x68
  e0:	ldr	x1, [x26]
  e4:	str	wzr, [sp, #240]
  e8:	str	x0, [sp, #248]
  ec:	add	x1, x1, #0x10
  f0:	str	x1, [sp, #176]
  f4:	cmn	x3, x21
  f8:	ccmp	x3, #0x0, #0x0, ne  // ne = any
  fc:	b.eq	2c0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x2c0>  // b.none
 100:	str	x21, [sp, #120]
 104:	cmp	x21, #0xf
 108:	b.hi	234 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x234>  // b.pmore
 10c:	cmp	x21, #0x1
 110:	b.ne	228 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x228>  // b.any
 114:	ldrb	w2, [x3]
 118:	mov	x1, x0
 11c:	strb	w2, [sp, #264]
 120:	str	x21, [sp, #256]
 124:	mov	w4, #0x8                   	// #8
 128:	strb	wzr, [x1, x21]
 12c:	mov	x3, #0x0                   	// #0
 130:	add	x21, x19, #0x10
 134:	mov	x2, #0x0                   	// #0
 138:	ldr	x1, [sp, #248]
 13c:	mov	x0, x21
 140:	str	w4, [sp, #240]
 144:	bl	0 <_ZNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEE7_M_syncEPcmm>
 148:	mov	x1, x21
 14c:	add	x0, x19, #0x78
 150:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
 154:	ldr	x0, [sp, #128]
 158:	add	x1, x28, #0x10
 15c:	cmp	x0, x1
 160:	b.eq	168 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x168>  // b.none
 164:	bl	0 <_ZdlPv>
 168:	cmp	w27, #0x8
 16c:	b.eq	270 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x270>  // b.none
 170:	cmp	w27, #0x10
 174:	b.eq	294 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x294>  // b.none
 178:	mov	x1, x28
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
 184:	ldr	w1, [sp, #312]
 188:	mov	w0, #0x5                   	// #5
 18c:	tst	w1, w0
 190:	b.ne	2b8 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x2b8>  // b.any
 194:	ldr	w21, [sp, #128]
 198:	ldr	x20, [x20]
 19c:	add	x1, x19, #0x68
 1a0:	ldr	x26, [x26]
 1a4:	add	x2, x20, #0x18
 1a8:	ldr	x0, [sp, #248]
 1ac:	add	x26, x26, #0x10
 1b0:	add	x20, x20, #0x40
 1b4:	str	x2, [sp, #160]
 1b8:	str	x26, [sp, #176]
 1bc:	cmp	x0, x1
 1c0:	str	x20, [sp, #280]
 1c4:	b.eq	1cc <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x1cc>  // b.none
 1c8:	bl	0 <_ZdlPv>
 1cc:	ldr	x23, [x23]
 1d0:	add	x0, x19, #0x48
 1d4:	add	x23, x23, #0x10
 1d8:	str	x23, [sp, #176]
 1dc:	bl	0 <_ZNSt6localeD1Ev>
 1e0:	ldur	x1, [x25, #-24]
 1e4:	str	x25, [sp, #160]
 1e8:	ldr	x22, [x22]
 1ec:	add	x0, x19, #0x78
 1f0:	str	x24, [x19, x1]
 1f4:	add	x22, x22, #0x10
 1f8:	str	xzr, [sp, #168]
 1fc:	str	x22, [sp, #280]
 200:	bl	0 <_ZNSt8ios_baseD2Ev>
 204:	mov	w0, w21
 208:	ldp	x29, x30, [sp]
 20c:	ldp	x19, x20, [sp, #16]
 210:	ldp	x21, x22, [sp, #32]
 214:	ldp	x23, x24, [sp, #48]
 218:	ldp	x25, x26, [sp, #64]
 21c:	ldp	x27, x28, [sp, #80]
 220:	add	sp, sp, #0x220
 224:	ret
 228:	mov	x1, x0
 22c:	cbz	x21, 120 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x120>
 230:	b	258 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x258>
 234:	add	x1, sp, #0x78
 238:	add	x0, x19, #0x58
 23c:	mov	x2, #0x0                   	// #0
 240:	str	x3, [sp, #104]
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 248:	str	x0, [sp, #248]
 24c:	ldr	x3, [sp, #104]
 250:	ldr	x1, [sp, #120]
 254:	str	x1, [sp, #264]
 258:	mov	x2, x21
 25c:	mov	x1, x3
 260:	bl	0 <memcpy>
 264:	ldr	x21, [sp, #120]
 268:	ldr	x1, [sp, #248]
 26c:	b	120 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x120>
 270:	ldr	x0, [sp, #160]
 274:	mov	w2, #0xffffffb5            	// #-75
 278:	ldur	x1, [x0, #-24]
 27c:	add	x1, x19, x1
 280:	ldr	w0, [x1, #24]
 284:	and	w0, w0, w2
 288:	orr	w0, w0, #0x40
 28c:	str	w0, [x1, #24]
 290:	b	178 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x178>
 294:	ldr	x0, [sp, #160]
 298:	mov	w2, #0xffffffb5            	// #-75
 29c:	ldur	x1, [x0, #-24]
 2a0:	add	x1, x19, x1
 2a4:	ldr	w0, [x1, #24]
 2a8:	and	w0, w0, w2
 2ac:	orr	w0, w0, #0x8
 2b0:	str	w0, [x1, #24]
 2b4:	b	178 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x178>
 2b8:	mov	w21, #0xffffffff            	// #-1
 2bc:	b	198 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x198>
 2c0:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
 2c4:	add	x0, x0, #0x0
 2c8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #280]
  14:	cbz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x70>
  18:	mov	w22, w1
  1c:	str	x23, [sp, #48]
  20:	sxtw	x23, w1
  24:	mov	x0, #0x0                   	// #0
  28:	stp	x19, x20, [sp, #16]
  2c:	mov	x20, #0x0                   	// #0
  30:	mul	x19, x23, x0
  34:	ldr	x3, [x21, #272]
  38:	mov	w2, w22
  3c:	ldr	x0, [x21, #384]
  40:	ldrb	w1, [x3, x20]
  44:	add	x20, x20, #0x1
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>
  4c:	add	x0, x19, w0, sxtw
  50:	ldr	x3, [x21, #280]
  54:	cmp	x20, x3
  58:	b.cc	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x30>  // b.lo, b.ul, b.last
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldr	x23, [sp, #48]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret
  70:	mov	w0, #0x0                   	// #0
  74:	ldp	x21, x22, [sp, #32]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w20, [x0, #152]
  14:	cmp	w20, #0x2
  18:	b.eq	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x3c>  // b.none
  1c:	cmp	w20, #0x3
  20:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xc4>  // b.none
  24:	cmp	w20, #0x1
  28:	mov	w0, #0x0                   	// #0
  2c:	b.eq	128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x128>  // b.none
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret
  3c:	add	x1, x0, #0xd0
  40:	stp	x21, x22, [sp, #32]
  44:	add	x22, x0, #0x110
  48:	mov	x0, x22
  4c:	add	x20, x19, #0x8
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  54:	mov	x0, x20
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  5c:	ldr	x2, [x19, #280]
  60:	cbz	x2, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x150>
  64:	mov	x0, #0x0                   	// #0
  68:	mov	x21, #0x0                   	// #0
  6c:	nop
  70:	ldr	x1, [x19, #272]
  74:	lsl	x20, x0, #3
  78:	ldr	x0, [x19, #384]
  7c:	mov	w2, #0x8                   	// #8
  80:	ldrb	w1, [x1, x21]
  84:	add	x21, x21, #0x1
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  8c:	add	x0, x20, w0, sxtw
  90:	ldr	x2, [x19, #280]
  94:	cmp	x2, x21
  98:	b.hi	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x70>  // b.pmore
  9c:	and	w4, w0, #0xff
  a0:	mov	x0, x22
  a4:	mov	x3, #0x1                   	// #1
  a8:	mov	x1, #0x0                   	// #0
  ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  b0:	mov	w0, #0x1                   	// #1
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret
  c4:	add	x1, x0, #0xd0
  c8:	stp	x21, x22, [sp, #32]
  cc:	add	x22, x0, #0x110
  d0:	mov	x0, x22
  d4:	add	x20, x19, #0x8
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  e4:	ldr	x2, [x19, #280]
  e8:	cbz	x2, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x150>
  ec:	mov	x0, #0x0                   	// #0
  f0:	mov	x21, #0x0                   	// #0
  f4:	nop
  f8:	ldr	x1, [x19, #272]
  fc:	lsl	x20, x0, #4
 100:	ldr	x0, [x19, #384]
 104:	mov	w2, #0x10                  	// #16
 108:	ldrb	w1, [x1, x21]
 10c:	add	x21, x21, #0x1
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 114:	add	x0, x20, w0, sxtw
 118:	ldr	x2, [x19, #280]
 11c:	cmp	x2, x21
 120:	b.hi	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xf8>  // b.pmore
 124:	b	9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x9c>
 128:	add	x1, x19, #0xd0
 12c:	add	x0, x19, #0x110
 130:	stp	x21, x22, [sp, #32]
 134:	add	x21, x19, #0x8
 138:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 13c:	mov	x0, x21
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 144:	mov	w0, w20
 148:	ldp	x21, x22, [sp, #32]
 14c:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x30>
 150:	mov	w4, #0x0                   	// #0
 154:	b	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xa0>

Disassembly of section .text._ZNSt8__detail6_StateIcEC2ERKS1_:

0000000000000000 <_ZNSt8__detail6_StateIcEC1ERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	ldp	x0, x1, [x1]
  18:	stp	x0, x1, [x20]
  1c:	ldr	w0, [x19]
  20:	ldp	x2, x3, [x19, #16]
  24:	cmp	w0, #0xb
  28:	ldp	x0, x1, [x19, #32]
  2c:	stp	x2, x3, [x20, #16]
  30:	stp	x0, x1, [x20, #32]
  34:	b.eq	44 <_ZNSt8__detail6_StateIcEC1ERKS1_+0x44>  // b.none
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	str	xzr, [x20, #32]
  48:	add	x0, x20, #0x10
  4c:	ldr	x3, [x19, #32]
  50:	cbz	x3, 38 <_ZNSt8__detail6_StateIcEC1ERKS1_+0x38>
  54:	add	x1, x19, #0x10
  58:	mov	w2, #0x2                   	// #2
  5c:	blr	x3
  60:	ldr	q0, [x19, #32]
  64:	str	q0, [x20, #32]
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, x0
  1c:	ldp	x23, x22, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x20, x1
  28:	stp	x25, x26, [sp, #64]
  2c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x1, #0x2aa, lsl #48
  34:	str	x27, [sp, #80]
  38:	sub	x0, x22, x23
  3c:	asr	x0, x0, #4
  40:	mul	x0, x0, x3
  44:	cmp	x0, x1
  48:	b.eq	1c4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1c4>  // b.none
  4c:	mov	x19, x2
  50:	sub	x21, x20, x23
  54:	cbz	x0, 1a8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1a8>
  58:	cmp	x0, x0, lsl #1
  5c:	mov	x26, #0x7fffffffffffffe0    	// #9223372036854775776
  60:	lsl	x0, x0, #1
  64:	b.ls	194 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x194>  // b.plast
  68:	mov	x0, x26
  6c:	bl	0 <_Znwm>
  70:	mov	x25, x0
  74:	add	x26, x0, x26
  78:	add	x27, x0, #0x30
  7c:	mov	x1, x19
  80:	add	x0, x25, x21
  84:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	e4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe4>  // b.none
  90:	mov	x21, x25
  94:	mov	x19, x23
  98:	mov	x1, x19
  9c:	mov	x0, x21
  a0:	add	x19, x19, #0x30
  a4:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a8:	cmp	x20, x19
  ac:	add	x21, x21, #0x30
  b0:	b.ne	98 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>  // b.any
  b4:	sub	x27, x20, #0x30
  b8:	mov	x0, #0xaaab                	// #43691
  bc:	sub	x27, x27, x23
  c0:	movk	x0, #0xaaaa, lsl #16
  c4:	movk	x0, #0xaaaa, lsl #32
  c8:	lsr	x27, x27, #4
  cc:	movk	x0, #0xaaa, lsl #48
  d0:	mul	x27, x27, x0
  d4:	and	x27, x27, #0xfffffffffffffff
  d8:	add	x27, x27, #0x2
  dc:	add	x27, x27, x27, lsl #1
  e0:	add	x27, x25, x27, lsl #4
  e4:	cmp	x20, x22
  e8:	mov	x19, x20
  ec:	mov	x21, x27
  f0:	b.eq	144 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x144>  // b.none
  f4:	nop
  f8:	mov	x1, x19
  fc:	mov	x0, x21
 100:	add	x19, x19, #0x30
 104:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 108:	cmp	x19, x22
 10c:	add	x21, x21, #0x30
 110:	b.ne	f8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf8>  // b.any
 114:	sub	x0, x22, x20
 118:	mov	x1, #0xaaab                	// #43691
 11c:	sub	x0, x0, #0x30
 120:	movk	x1, #0xaaaa, lsl #16
 124:	movk	x1, #0xaaaa, lsl #32
 128:	lsr	x0, x0, #4
 12c:	movk	x1, #0xaaa, lsl #48
 130:	mul	x0, x0, x1
 134:	and	x0, x0, #0xfffffffffffffff
 138:	add	x0, x0, #0x1
 13c:	add	x0, x0, x0, lsl #1
 140:	add	x27, x27, x0, lsl #4
 144:	cmp	x23, x22
 148:	mov	x19, x23
 14c:	b.eq	164 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x164>  // b.none
 150:	mov	x0, x19
 154:	add	x19, x19, #0x30
 158:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 15c:	cmp	x19, x22
 160:	b.ne	150 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x150>  // b.any
 164:	cbz	x23, 170 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x170>
 168:	mov	x0, x23
 16c:	bl	0 <_ZdlPv>
 170:	ldp	x19, x20, [sp, #16]
 174:	ldp	x21, x22, [sp, #32]
 178:	stp	x25, x27, [x24]
 17c:	str	x26, [x24, #16]
 180:	ldp	x23, x24, [sp, #48]
 184:	ldp	x25, x26, [sp, #64]
 188:	ldr	x27, [sp, #80]
 18c:	ldp	x29, x30, [sp], #96
 190:	ret
 194:	cbnz	x0, 1b0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1b0>
 198:	mov	x27, #0x30                  	// #48
 19c:	mov	x26, #0x0                   	// #0
 1a0:	mov	x25, #0x0                   	// #0
 1a4:	b	7c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x7c>
 1a8:	mov	x26, #0x30                  	// #48
 1ac:	b	68 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
 1b0:	cmp	x0, x1
 1b4:	mov	x26, #0x30                  	// #48
 1b8:	csel	x0, x0, x1, ls  // ls = plast
 1bc:	mul	x26, x0, x26
 1c0:	b	68 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
 1c4:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c8:	add	x0, x0, #0x0
 1cc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x3, x1
   8:	mov	w7, #0xb                   	// #11
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x19, x0, #0x38
  18:	mov	x20, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x22, sp, #0x30
  24:	add	x21, sp, #0x60
  28:	ldp	x4, x5, [x3]
  2c:	str	w7, [sp, #48]
  30:	ldp	x6, x2, [x3, #16]
  34:	stp	xzr, xzr, [x3, #16]
  38:	ldp	x0, x1, [sp, #96]
  3c:	stp	x0, x1, [x3]
  40:	mov	x3, #0xffffffffffffffff    	// #-1
  44:	mov	x1, x22
  48:	mov	x0, x21
  4c:	str	x3, [sp, #56]
  50:	stp	x4, x5, [sp, #64]
  54:	stp	x6, x2, [sp, #80]
  58:	stp	x4, x5, [sp, #96]
  5c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  60:	ldp	x0, x1, [x19, #8]
  64:	cmp	x0, x1
  68:	b.eq	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xcc>  // b.none
  6c:	mov	x1, x21
  70:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  74:	ldr	x1, [x19, #8]
  78:	add	x1, x1, #0x30
  7c:	str	x1, [x19, #8]
  80:	ldr	x19, [x20, #56]
  84:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  88:	movk	x2, #0xaaab
  8c:	mov	x0, #0x86a0                	// #34464
  90:	sub	x19, x1, x19
  94:	movk	x0, #0x1, lsl #16
  98:	asr	x19, x19, #4
  9c:	mul	x19, x19, x2
  a0:	cmp	x19, x0
  a4:	b.hi	e4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xe4>  // b.pmore
  a8:	mov	x0, x21
  ac:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  b0:	mov	x0, x22
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  b8:	sub	x0, x19, #0x1
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x21, x22, [sp, #32]
  c4:	ldp	x29, x30, [sp], #144
  c8:	ret
  cc:	mov	x1, x0
  d0:	mov	x2, x21
  d4:	mov	x0, x19
  d8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  dc:	ldr	x1, [x20, #64]
  e0:	b	80 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x80>
  e4:	bl	0 <abort>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	and	w1, w3, #0xff
  14:	add	x22, sp, #0x70
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x2
  24:	add	x24, x22, #0x10
  28:	str	w1, [sp, #108]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	stp	x24, xzr, [sp, #112]
  34:	cmp	x21, x23
  38:	strb	wzr, [sp, #128]
  3c:	b.eq	dc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xdc>  // b.none
  40:	mov	x20, x0
  44:	stp	x27, x28, [sp, #80]
  48:	adrp	x27, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  4c:	add	x27, x27, #0x0
  50:	stp	x25, x26, [sp, #64]
  54:	mov	x26, #0xf                   	// #15
  58:	ldr	x2, [x20]
  5c:	mov	x0, x20
  60:	ldrb	w1, [x21]
  64:	ldr	x2, [x2, #32]
  68:	blr	x2
  6c:	and	w19, w0, #0xff
  70:	mov	w28, w19
  74:	add	x1, x20, w19, sxtw
  78:	ldrb	w1, [x1, #313]
  7c:	cbnz	w1, 134 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x134>
  80:	ldr	x1, [x20]
  84:	ldr	x3, [x1, #64]
  88:	cmp	x3, x27
  8c:	b.ne	190 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x190>  // b.any
  90:	add	x28, x20, w28, sxtw
  94:	cbz	w19, 9c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x9c>
  98:	strb	w19, [x28, #313]
  9c:	ldp	x2, x25, [sp, #112]
  a0:	ldr	x0, [sp, #128]
  a4:	cmp	x2, x24
  a8:	add	x28, x25, #0x1
  ac:	csel	x0, x0, x26, ne  // ne = any
  b0:	cmp	x28, x0
  b4:	b.hi	154 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x154>  // b.pmore
  b8:	strb	w19, [x2, x25]
  bc:	add	x21, x21, #0x1
  c0:	str	x28, [sp, #120]
  c4:	cmp	x23, x21
  c8:	ldr	x0, [sp, #112]
  cc:	strb	wzr, [x0, x28]
  d0:	b.ne	58 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x58>  // b.any
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x27, x28, [sp, #80]
  dc:	adrp	x19, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  e0:	ldr	x19, [x19]
  e4:	add	x20, x19, #0xf0
  e8:	ldr	x1, [x19]
  ec:	mov	x0, x22
  f0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  f4:	cbz	w0, 1a8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1a8>
  f8:	add	x19, x19, #0x10
  fc:	cmp	x19, x20
 100:	b.ne	e8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xe8>  // b.any
 104:	mov	w19, #0x0                   	// #0
 108:	ldr	x0, [sp, #112]
 10c:	add	x22, x22, #0x10
 110:	cmp	x0, x22
 114:	b.eq	11c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x11c>  // b.none
 118:	bl	0 <_ZdlPv>
 11c:	mov	w0, w19
 120:	ldp	x19, x20, [sp, #16]
 124:	ldp	x21, x22, [sp, #32]
 128:	ldp	x23, x24, [sp, #48]
 12c:	ldp	x29, x30, [sp], #144
 130:	ret
 134:	ldp	x2, x25, [sp, #112]
 138:	mov	w19, w1
 13c:	ldr	x0, [sp, #128]
 140:	cmp	x2, x24
 144:	add	x28, x25, #0x1
 148:	csel	x0, x0, x26, ne  // ne = any
 14c:	cmp	x28, x0
 150:	b.ls	b8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xb8>  // b.plast
 154:	mov	x0, x22
 158:	mov	x1, x25
 15c:	mov	x4, #0x1                   	// #1
 160:	mov	x3, #0x0                   	// #0
 164:	mov	x2, #0x0                   	// #0
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 16c:	ldr	x0, [sp, #112]
 170:	add	x21, x21, #0x1
 174:	cmp	x23, x21
 178:	strb	w19, [x0, x25]
 17c:	str	x28, [sp, #120]
 180:	ldr	x0, [sp, #112]
 184:	strb	wzr, [x0, x28]
 188:	b.ne	58 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x58>  // b.any
 18c:	b	d4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xd4>
 190:	mov	w1, w0
 194:	mov	w2, #0x0                   	// #0
 198:	mov	x0, x20
 19c:	blr	x3
 1a0:	and	w19, w0, #0xff
 1a4:	b	90 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x90>
 1a8:	ldr	w0, [sp, #108]
 1ac:	cbz	w0, 1c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1c4>
 1b0:	ldrh	w0, [x19, #8]
 1b4:	tst	w0, #0x300
 1b8:	b.eq	1c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1c4>  // b.none
 1bc:	mov	w19, #0x400                 	// #1024
 1c0:	b	108 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x108>
 1c4:	ldr	w19, [x19, #8]
 1c8:	b	108 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x108>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	ldr	x4, [x0, #56]
   c:	stp	x21, x22, [sp, #32]
  10:	and	w22, w1, #0xff
  14:	add	x1, x2, x2, lsl #1
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	ldr	x3, [x4, #56]
  24:	lsl	x1, x1, #4
  28:	add	x21, x3, x1
  2c:	ldr	w1, [x3, x1]
  30:	cmp	w1, #0x6
  34:	b.eq	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.none
  38:	b.le	b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xb0>
  3c:	cmp	w1, #0x9
  40:	b.eq	254 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x254>  // b.none
  44:	b.le	130 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x130>
  48:	cmp	w1, #0xb
  4c:	b.eq	2a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2a4>  // b.none
  50:	cmp	w1, #0xc
  54:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  58:	ldr	x0, [x0, #24]
  5c:	cbz	w22, 460 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x460>
  60:	ldr	x1, [x19, #32]
  64:	mov	w2, #0x1                   	// #1
  68:	strb	w2, [x19, #116]
  6c:	cmp	x1, x0
  70:	b.eq	52c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x52c>  // b.none
  74:	ldr	w1, [x4, #24]
  78:	tbnz	w1, #4, 51c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x51c>
  7c:	ldr	x1, [x19, #104]
  80:	cmp	x1, #0x0
  84:	ccmp	x1, x0, #0x0, ne  // ne = any
  88:	b.cs	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.hs, b.nlast
  8c:	ldr	x2, [x19, #24]
  90:	str	x2, [x19, #104]
  94:	ldr	x0, [x19, #64]
  98:	mov	x1, x19
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x21, x22, [sp, #32]
  a8:	ldp	x29, x30, [sp], #144
  ac:	ret
  b0:	cmp	w1, #0x3
  b4:	b.eq	308 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x308>  // b.none
  b8:	b.le	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xec>
  bc:	cmp	w1, #0x4
  c0:	b.eq	3cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3cc>  // b.none
  c4:	ldr	x2, [x0, #24]
  c8:	ldr	x1, [x0, #40]
  cc:	cmp	x2, x1
  d0:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  d4:	ldr	w1, [x0, #112]
  d8:	tbnz	w1, #1, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
  dc:	ldr	x2, [x21, #8]
  e0:	mov	w1, w22
  e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  e8:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
  ec:	cmp	w1, #0x1
  f0:	b.eq	3ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3ec>  // b.none
  f4:	cmp	w1, #0x2
  f8:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  fc:	ldrb	w1, [x21, #24]
 100:	cbz	w1, 44c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x44c>
 104:	mov	x20, x2
 108:	mov	w1, w22
 10c:	ldr	x2, [x21, #8]
 110:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 114:	ldrb	w0, [x19, #116]
 118:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 11c:	mov	x2, x20
 120:	mov	w1, w22
 124:	mov	x0, x19
 128:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 12c:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 130:	cmp	w1, #0x7
 134:	b.eq	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>  // b.none
 138:	cmp	w1, #0x8
 13c:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 140:	ldp	x2, x20, [x21, #8]
 144:	mov	w1, w22
 148:	ldr	x22, [x0]
 14c:	ldr	x3, [x0, #24]
 150:	add	x20, x20, x20, lsl #1
 154:	lsl	x20, x20, #3
 158:	ldr	x19, [x22, x20]
 15c:	str	x3, [x22, x20]
 160:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 164:	str	x19, [x22, x20]
 168:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 16c:	ldr	x1, [x21, #16]
 170:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 174:	ldrb	w1, [x21, #24]
 178:	eor	w1, w1, #0x1
 17c:	cmp	w1, w0, uxtb
 180:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 184:	b	408 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x408>
 188:	ldp	x4, x0, [x0, #24]
 18c:	stp	x23, x24, [sp, #48]
 190:	cmp	x4, x0
 194:	b.eq	4e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4e0>  // b.none
 198:	ldr	x0, [x19, #40]
 19c:	cmp	x4, x0
 1a0:	b.eq	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x484>  // b.none
 1a4:	ldr	x0, [x19, #48]
 1a8:	adrp	x23, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1ac:	mov	w3, #0x0                   	// #0
 1b0:	ldurb	w24, [x4, #-1]
 1b4:	ldr	x1, [x23]
 1b8:	ldr	x20, [x0, #16]
 1bc:	add	x2, x1, #0x1
 1c0:	add	x20, x20, #0x50
 1c4:	mov	x0, x20
 1c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1cc:	mov	w3, w0
 1d0:	mov	w1, w24
 1d4:	mov	x0, x20
 1d8:	mov	w2, w3
 1dc:	ubfx	x3, x3, #16, #8
 1e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1e4:	and	w20, w0, #0xff
 1e8:	ldr	x4, [x19, #24]
 1ec:	ldr	x0, [x19, #40]
 1f0:	cmp	x0, x4
 1f4:	b.eq	23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x23c>  // b.none
 1f8:	ldr	x0, [x19, #48]
 1fc:	mov	w3, #0x0                   	// #0
 200:	ldr	x1, [x23]
 204:	ldr	x23, [x0, #16]
 208:	add	x2, x1, #0x1
 20c:	ldrb	w24, [x4]
 210:	add	x23, x23, #0x50
 214:	mov	x0, x23
 218:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 21c:	mov	w3, w0
 220:	mov	w1, w24
 224:	mov	w2, w3
 228:	mov	x0, x23
 22c:	ubfx	x3, x3, #16, #8
 230:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 234:	and	w0, w0, #0xff
 238:	eor	w20, w0, w20
 23c:	ldrb	w0, [x21, #24]
 240:	eor	w0, w0, #0x1
 244:	cmp	w0, w20
 248:	b.eq	504 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x504>  // b.none
 24c:	ldp	x23, x24, [sp, #48]
 250:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 254:	stp	x23, x24, [sp, #48]
 258:	mov	w1, w22
 25c:	mov	w4, #0x1                   	// #1
 260:	ldp	x2, x20, [x21, #8]
 264:	ldr	x23, [x0]
 268:	ldr	x3, [x0, #24]
 26c:	add	x20, x20, x20, lsl #1
 270:	lsl	x20, x20, #3
 274:	add	x21, x23, x20
 278:	ldr	x24, [x23, x20]
 27c:	ldrb	w19, [x21, #16]
 280:	strb	w4, [x21, #16]
 284:	ldr	x22, [x21, #8]
 288:	str	x3, [x21, #8]
 28c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 290:	str	x24, [x23, x20]
 294:	strb	w19, [x21, #16]
 298:	ldp	x23, x24, [sp, #48]
 29c:	str	x22, [x21, #8]
 2a0:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 2a4:	ldr	x0, [x0, #24]
 2a8:	ldr	x1, [x19, #40]
 2ac:	cmp	x0, x1
 2b0:	b.eq	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.none
 2b4:	ldrb	w0, [x0]
 2b8:	strb	w0, [sp, #136]
 2bc:	ldr	x0, [x21, #32]
 2c0:	cbz	x0, 5f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5f4>
 2c4:	ldr	x2, [x21, #40]
 2c8:	add	x0, x21, #0x10
 2cc:	add	x1, sp, #0x88
 2d0:	blr	x2
 2d4:	tst	w0, #0xff
 2d8:	b.eq	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.none
 2dc:	ldr	x0, [x19, #24]
 2e0:	mov	w1, w22
 2e4:	ldr	x2, [x21, #8]
 2e8:	add	x0, x0, #0x1
 2ec:	str	x0, [x19, #24]
 2f0:	mov	x0, x19
 2f4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2f8:	ldr	x0, [x19, #24]
 2fc:	sub	x0, x0, #0x1
 300:	str	x0, [x19, #24]
 304:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 308:	ldr	x2, [x0]
 30c:	ldr	x0, [x21, #16]
 310:	add	x0, x0, x0, lsl #1
 314:	lsl	x0, x0, #3
 318:	add	x1, x2, x0
 31c:	ldrb	w3, [x1, #16]
 320:	cbz	w3, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 324:	stp	x23, x24, [sp, #48]
 328:	ldr	x23, [x19, #24]
 32c:	stp	x25, x26, [sp, #64]
 330:	ldr	x20, [x19, #40]
 334:	stp	x27, x28, [sp, #80]
 338:	cmp	x23, x20
 33c:	ldr	x24, [x2, x0]
 340:	ldr	x28, [x1, #8]
 344:	b.eq	370 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x370>  // b.none
 348:	add	x1, x28, x23
 34c:	mov	x0, x23
 350:	sub	x1, x1, x24
 354:	b	364 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x364>
 358:	add	x0, x0, #0x1
 35c:	cmp	x20, x0
 360:	b.eq	370 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x370>  // b.none
 364:	cmp	x0, x1
 368:	b.ne	358 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x358>  // b.any
 36c:	mov	x20, x0
 370:	ldr	x1, [x19, #48]
 374:	sub	x2, x28, x24
 378:	sub	x26, x20, x23
 37c:	ldr	w0, [x1]
 380:	ldr	x1, [x1, #16]
 384:	and	w3, w0, #0x1
 388:	str	w3, [sp, #108]
 38c:	tbnz	w0, #0, 494 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x494>
 390:	cmp	x26, x2
 394:	b.ne	4d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4d0>  // b.any
 398:	cbnz	x26, 56c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x56c>
 39c:	cmp	x23, x20
 3a0:	b.eq	54c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x54c>  // b.none
 3a4:	str	x20, [x19, #24]
 3a8:	mov	w1, w22
 3ac:	mov	x0, x19
 3b0:	ldr	x2, [x21, #8]
 3b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3b8:	ldp	x25, x26, [sp, #64]
 3bc:	ldp	x27, x28, [sp, #80]
 3c0:	str	x23, [x19, #24]
 3c4:	ldp	x23, x24, [sp, #48]
 3c8:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 3cc:	ldp	x2, x1, [x0, #24]
 3d0:	cmp	x2, x1
 3d4:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 3d8:	ldr	w2, [x0, #112]
 3dc:	mov	w1, #0x81                  	// #129
 3e0:	tst	w2, w1
 3e4:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 3e8:	b	dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xdc>
 3ec:	ldr	w1, [x4, #24]
 3f0:	ldr	x2, [x21, #16]
 3f4:	tbz	w1, #4, 41c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x41c>
 3f8:	mov	w1, w22
 3fc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 400:	ldrb	w0, [x19, #116]
 404:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 408:	ldr	x2, [x21, #8]
 40c:	mov	w1, w22
 410:	mov	x0, x19
 414:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 418:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 41c:	mov	w1, w22
 420:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 424:	ldr	x2, [x21, #8]
 428:	mov	x0, x19
 42c:	ldrb	w20, [x19, #116]
 430:	mov	w1, w22
 434:	strb	wzr, [x19, #116]
 438:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 43c:	ldrb	w0, [x19, #116]
 440:	orr	w20, w20, w0
 444:	strb	w20, [x19, #116]
 448:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 44c:	mov	w1, w22
 450:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 454:	ldrb	w0, [x19, #116]
 458:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 45c:	b	408 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x408>
 460:	ldp	x2, x1, [x19, #32]
 464:	cmp	x1, x0
 468:	cset	w3, eq  // eq = none
 46c:	strb	w3, [x19, #116]
 470:	cmp	x2, x0
 474:	b.eq	53c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x53c>  // b.none
 478:	cmp	x1, x0
 47c:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 480:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x74>
 484:	ldr	w0, [x19, #112]
 488:	mov	w20, #0x0                   	// #0
 48c:	tbnz	w0, #3, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x23c>
 490:	b	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>
 494:	add	x3, sp, #0x88
 498:	add	x1, x1, #0x50
 49c:	mov	x0, x3
 4a0:	stp	x3, x2, [sp, #112]
 4a4:	bl	0 <_ZNSt6localeC1ERKS_>
 4a8:	ldr	x3, [sp, #112]
 4ac:	mov	x0, x3
 4b0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4b4:	mov	x25, x0
 4b8:	ldr	x3, [sp, #112]
 4bc:	mov	x0, x3
 4c0:	bl	0 <_ZNSt6localeD1Ev>
 4c4:	ldr	x2, [sp, #120]
 4c8:	cmp	x26, x2
 4cc:	b.eq	598 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x598>  // b.none
 4d0:	ldp	x23, x24, [sp, #48]
 4d4:	ldp	x25, x26, [sp, #64]
 4d8:	ldp	x27, x28, [sp, #80]
 4dc:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 4e0:	ldr	w0, [x19, #112]
 4e4:	mov	w20, #0x0                   	// #0
 4e8:	tbnz	w0, #2, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x23c>
 4ec:	ldr	x1, [x19, #40]
 4f0:	cmp	x4, x1
 4f4:	b.eq	604 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x604>  // b.none
 4f8:	adrp	x23, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 4fc:	tbz	w0, #7, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f8>
 500:	b	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>
 504:	ldr	x2, [x21, #8]
 508:	mov	w1, w22
 50c:	mov	x0, x19
 510:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 514:	ldp	x23, x24, [sp, #48]
 518:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 51c:	ldr	x0, [x19, #64]
 520:	mov	x1, x19
 524:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 528:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 52c:	ldr	w1, [x19, #112]
 530:	tbz	w1, #5, 74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x74>
 534:	strb	wzr, [x19, #116]
 538:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 53c:	ldr	w2, [x19, #112]
 540:	tbz	w2, #5, 478 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x478>
 544:	strb	wzr, [x19, #116]
 548:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 54c:	ldr	x2, [x21, #8]
 550:	mov	w1, w22
 554:	mov	x0, x19
 558:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 55c:	ldp	x23, x24, [sp, #48]
 560:	ldp	x25, x26, [sp, #64]
 564:	ldp	x27, x28, [sp, #80]
 568:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 56c:	mov	x2, x26
 570:	mov	x1, x23
 574:	mov	x0, x24
 578:	bl	0 <memcmp>
 57c:	cmp	w0, #0x0
 580:	cset	w0, eq  // eq = none
 584:	str	w0, [sp, #108]
 588:	ldr	w0, [sp, #108]
 58c:	cbz	w0, 4d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4d0>
 590:	ldr	x23, [x19, #24]
 594:	b	39c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x39c>
 598:	cmp	x24, x28
 59c:	b.eq	590 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x590>  // b.none
 5a0:	mov	x26, #0x0                   	// #0
 5a4:	b	5b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5b8>
 5a8:	add	x26, x26, #0x1
 5ac:	add	x0, x24, x26
 5b0:	cmp	x28, x0
 5b4:	b.eq	588 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x588>  // b.none
 5b8:	ldr	x3, [x25]
 5bc:	mov	x0, x25
 5c0:	ldrb	w1, [x24, x26]
 5c4:	ldrb	w27, [x23, x26]
 5c8:	ldr	x3, [x3, #32]
 5cc:	blr	x3
 5d0:	ldr	x3, [x25]
 5d4:	mov	w1, w27
 5d8:	and	w27, w0, #0xff
 5dc:	mov	x0, x25
 5e0:	ldr	x3, [x3, #32]
 5e4:	blr	x3
 5e8:	cmp	w27, w0, uxtb
 5ec:	b.eq	5a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5a8>  // b.none
 5f0:	b	4d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4d0>
 5f4:	stp	x23, x24, [sp, #48]
 5f8:	stp	x25, x26, [sp, #64]
 5fc:	stp	x27, x28, [sp, #80]
 600:	bl	0 <_ZSt25__throw_bad_function_callv>
 604:	tbnz	w0, #3, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x23c>
 608:	tbz	w0, #7, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x23c>
 60c:	b	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	lsl	x19, x2, #4
  18:	add	x2, x2, x2, lsl #1
  1c:	ldr	x20, [x0, #72]
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	x4, [x0, #56]
  28:	add	x21, x20, x19
  2c:	ldr	w22, [x21, #8]
  30:	ldr	x4, [x4, #56]
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x20, x19]
  3c:	add	x2, x4, x2, lsl #4
  40:	cbz	w22, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x4, [x0, #24]
  48:	cmp	x23, x4
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x20, x19]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x21, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x2, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x20, x19]
  70:	str	w22, [x21, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w22, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w22, w22, #0x1
  94:	str	w22, [x21, #8]
  98:	ldr	x2, [x2, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x21, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x21, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	ldp	x6, x2, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	stp	xzr, xzr, [sp, #48]
  28:	sub	x21, x2, x6
  2c:	str	xzr, [sp, #64]
  30:	asr	x0, x21, #3
  34:	mul	x0, x0, x3
  38:	cbz	x0, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x58>
  3c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40:	movk	x1, #0x555, lsl #48
  44:	cmp	x0, x1
  48:	b.hi	248 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x248>  // b.pmore
  4c:	mov	x0, x21
  50:	bl	0 <_Znwm>
  54:	ldp	x6, x2, [x20]
  58:	dup	v0.2d, x0
  5c:	add	x21, x0, x21
  60:	str	x21, [sp, #64]
  64:	cmp	x6, x2
  68:	str	q0, [sp, #48]
  6c:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc8>  // b.none
  70:	mov	x1, x6
  74:	mov	x3, x0
  78:	ldp	x4, x5, [x1]
  7c:	stp	x4, x5, [x3]
  80:	add	x1, x1, #0x18
  84:	ldur	x4, [x1, #-8]
  88:	str	x4, [x3, #16]
  8c:	cmp	x2, x1
  90:	add	x3, x3, #0x18
  94:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x78>  // b.any
  98:	sub	x2, x2, #0x18
  9c:	mov	x1, #0xaaab                	// #43691
  a0:	sub	x2, x2, x6
  a4:	movk	x1, #0xaaaa, lsl #16
  a8:	movk	x1, #0xaaaa, lsl #32
  ac:	lsr	x2, x2, #3
  b0:	movk	x1, #0xaaa, lsl #48
  b4:	mul	x2, x2, x1
  b8:	and	x2, x2, #0x1fffffffffffffff
  bc:	add	x2, x2, #0x1
  c0:	add	x2, x2, x2, lsl #1
  c4:	add	x0, x0, x2, lsl #3
  c8:	ldp	x6, x3, [x20, #40]
  cc:	str	x0, [sp, #56]
  d0:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d4:	add	x1, sp, #0x30
  d8:	movk	x5, #0xaaab
  dc:	stp	xzr, xzr, [sp, #80]
  e0:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
  e4:	ldr	x7, [x20, #24]
  e8:	ldr	x2, [x3, #16]
  ec:	stp	xzr, xzr, [sp, #96]
  f0:	ldr	w22, [x20, #112]
  f4:	stp	x7, x6, [sp, #112]
  f8:	ldr	x8, [x2, #56]
  fc:	stp	x3, x2, [sp, #128]
 100:	ldr	x0, [x2, #64]
 104:	str	x1, [sp, #144]
 108:	sub	x0, x0, x8
 10c:	asr	x0, x0, #4
 110:	mul	x0, x0, x5
 114:	cmp	x0, x4
 118:	b.hi	23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x23c>  // b.pmore
 11c:	stp	xzr, xzr, [sp, #152]
 120:	lsl	x21, x0, #4
 124:	mov	x2, #0x0                   	// #0
 128:	str	xzr, [sp, #168]
 12c:	cbz	x0, 160 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x160>
 130:	mov	x0, x21
 134:	bl	0 <_Znwm>
 138:	add	x2, x0, x21
 13c:	str	x0, [sp, #152]
 140:	str	x2, [sp, #168]
 144:	nop
 148:	str	xzr, [x0]
 14c:	add	x0, x0, #0x10
 150:	stur	wzr, [x0, #-8]
 154:	cmp	x2, x0
 158:	b.ne	148 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x148>  // b.any
 15c:	ldr	x1, [sp, #144]
 160:	tst	x22, #0x80
 164:	ldr	x3, [sp, #112]
 168:	add	x21, sp, #0x50
 16c:	mov	w0, #0xfffffffa            	// #-6
 170:	and	w0, w22, w0
 174:	csel	w22, w0, w22, ne  // ne = any
 178:	mov	x0, x21
 17c:	str	x3, [sp, #104]
 180:	str	x2, [sp, #160]
 184:	stp	x19, xzr, [sp, #176]
 188:	str	w22, [sp, #192]
 18c:	strb	wzr, [sp, #196]
 190:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 194:	ldr	x2, [sp, #176]
 198:	mov	x0, x21
 19c:	mov	w1, #0x1                   	// #1
 1a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1a4:	ldrb	w19, [sp, #196]
 1a8:	cbnz	w19, 1e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1e4>
 1ac:	ldr	x0, [sp, #152]
 1b0:	cbz	x0, 1b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1b8>
 1b4:	bl	0 <_ZdlPv>
 1b8:	ldr	x0, [sp, #80]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldr	x0, [sp, #48]
 1c8:	cbz	x0, 1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1d0>
 1cc:	bl	0 <_ZdlPv>
 1d0:	mov	w0, w19
 1d4:	ldp	x19, x20, [sp, #16]
 1d8:	ldp	x21, x22, [sp, #32]
 1dc:	ldp	x29, x30, [sp], #208
 1e0:	ret
 1e4:	ldp	x5, x2, [sp, #48]
 1e8:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1ec:	movk	x4, #0xaaab
 1f0:	mov	x1, #0x0                   	// #0
 1f4:	mov	w6, #0x1                   	// #1
 1f8:	sub	x2, x2, x5
 1fc:	add	x3, x5, #0x10
 200:	asr	x0, x2, #3
 204:	mul	x0, x0, x4
 208:	cbz	x0, 1ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1ac>
 20c:	nop
 210:	ldrb	w0, [x3, x1]
 214:	cbz	w0, 22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x22c>
 218:	ldr	x0, [x20]
 21c:	ldr	q0, [x5, x1]
 220:	add	x4, x0, x1
 224:	str	q0, [x0, x1]
 228:	strb	w6, [x4, #16]
 22c:	add	x1, x1, #0x18
 230:	cmp	x1, x2
 234:	b.ne	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x210>  // b.any
 238:	b	1ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1ac>
 23c:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 240:	add	x0, x0, #0x0
 244:	bl	0 <_ZSt20__throw_length_errorPKc>
 248:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	ldp	x6, x2, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	str	x23, [sp, #48]
  28:	sub	x21, x2, x6
  2c:	stp	xzr, xzr, [sp, #64]
  30:	asr	x0, x21, #3
  34:	str	xzr, [sp, #80]
  38:	mul	x0, x0, x3
  3c:	cbz	x0, 5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x5c>
  40:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  44:	movk	x1, #0x555, lsl #48
  48:	cmp	x0, x1
  4c:	b.hi	2e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2e8>  // b.pmore
  50:	mov	x0, x21
  54:	bl	0 <_Znwm>
  58:	ldp	x6, x2, [x20]
  5c:	dup	v0.2d, x0
  60:	add	x21, x0, x21
  64:	str	x21, [sp, #80]
  68:	cmp	x6, x2
  6c:	str	q0, [sp, #64]
  70:	b.eq	d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xd0>  // b.none
  74:	mov	x1, x6
  78:	mov	x3, x0
  7c:	nop
  80:	ldp	x4, x5, [x1]
  84:	stp	x4, x5, [x3]
  88:	add	x1, x1, #0x18
  8c:	ldur	x4, [x1, #-8]
  90:	str	x4, [x3, #16]
  94:	cmp	x2, x1
  98:	add	x3, x3, #0x18
  9c:	b.ne	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x80>  // b.any
  a0:	sub	x2, x2, #0x18
  a4:	mov	x1, #0xaaab                	// #43691
  a8:	sub	x2, x2, x6
  ac:	movk	x1, #0xaaaa, lsl #16
  b0:	movk	x1, #0xaaaa, lsl #32
  b4:	lsr	x2, x2, #3
  b8:	movk	x1, #0xaaa, lsl #48
  bc:	mul	x2, x2, x1
  c0:	and	x2, x2, #0x1fffffffffffffff
  c4:	add	x2, x2, #0x1
  c8:	add	x2, x2, x2, lsl #1
  cc:	add	x0, x0, x2, lsl #3
  d0:	ldp	x6, x3, [x20, #40]
  d4:	str	x0, [sp, #72]
  d8:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  dc:	add	x1, sp, #0x40
  e0:	movk	x5, #0xaaab
  e4:	stp	xzr, xzr, [sp, #96]
  e8:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
  ec:	ldr	x7, [x20, #24]
  f0:	ldr	x2, [x3, #16]
  f4:	stp	xzr, xzr, [sp, #112]
  f8:	ldr	w22, [x20, #136]
  fc:	stp	x7, x6, [sp, #128]
 100:	ldr	x8, [x2, #56]
 104:	stp	x3, x2, [sp, #144]
 108:	ldr	x0, [x2, #64]
 10c:	str	x1, [sp, #160]
 110:	sub	x0, x0, x8
 114:	asr	x0, x0, #4
 118:	mul	x0, x0, x5
 11c:	cmp	x0, x4
 120:	b.hi	2ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ec>  // b.pmore
 124:	movi	v0.4s, #0x0
 128:	str	xzr, [sp, #184]
 12c:	lsl	x21, x0, #4
 130:	stur	q0, [sp, #168]
 134:	cbz	x0, 2cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2cc>
 138:	mov	x0, x21
 13c:	bl	0 <_Znwm>
 140:	add	x1, x0, x21
 144:	str	x0, [sp, #168]
 148:	str	x1, [sp, #184]
 14c:	nop
 150:	str	xzr, [x0]
 154:	add	x0, x0, #0x10
 158:	stur	wzr, [x0, #-8]
 15c:	cmp	x0, x1
 160:	b.ne	150 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x150>  // b.any
 164:	ldr	x1, [sp, #152]
 168:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 16c:	movk	x2, #0xaaab
 170:	ldp	x3, x21, [x1, #56]
 174:	str	x0, [sp, #176]
 178:	stp	xzr, xzr, [sp, #192]
 17c:	str	xzr, [sp, #208]
 180:	sub	x21, x21, x3
 184:	asr	x21, x21, #4
 188:	mul	x21, x21, x2
 18c:	mov	x0, x21
 190:	bl	0 <_Znam>
 194:	cmp	x21, #0x1
 198:	mov	x23, x0
 19c:	b.mi	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1b4>  // b.first
 1a0:	sub	x2, x21, #0x2
 1a4:	mov	w1, #0x0                   	// #0
 1a8:	cmn	x2, #0x1
 1ac:	csinc	x2, x21, xzr, ge  // ge = tcont
 1b0:	bl	0 <memset>
 1b4:	ldr	x2, [sp, #128]
 1b8:	tst	x22, #0x80
 1bc:	mov	w1, #0xfffffffa            	// #-6
 1c0:	and	w1, w22, w1
 1c4:	csel	w22, w1, w22, ne  // ne = any
 1c8:	add	x0, sp, #0x60
 1cc:	str	x2, [sp, #120]
 1d0:	stp	x23, x19, [sp, #216]
 1d4:	str	w22, [sp, #232]
 1d8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 1dc:	mov	w21, w0
 1e0:	tst	w0, #0xff
 1e4:	b.ne	274 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x274>  // b.any
 1e8:	ldr	x0, [sp, #216]
 1ec:	cbz	x0, 1f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1f4>
 1f0:	bl	0 <_ZdaPv>
 1f4:	ldp	x19, x20, [sp, #192]
 1f8:	cmp	x19, x20
 1fc:	b.eq	21c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x21c>  // b.none
 200:	ldr	x0, [x19, #8]
 204:	add	x19, x19, #0x20
 208:	cbz	x0, 264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x264>
 20c:	bl	0 <_ZdlPv>
 210:	cmp	x19, x20
 214:	b.ne	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x200>  // b.any
 218:	ldr	x20, [sp, #192]
 21c:	cbz	x20, 228 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x228>
 220:	mov	x0, x20
 224:	bl	0 <_ZdlPv>
 228:	ldr	x0, [sp, #168]
 22c:	cbz	x0, 234 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x234>
 230:	bl	0 <_ZdlPv>
 234:	ldr	x0, [sp, #96]
 238:	cbz	x0, 240 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x240>
 23c:	bl	0 <_ZdlPv>
 240:	ldr	x0, [sp, #64]
 244:	cbz	x0, 24c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x24c>
 248:	bl	0 <_ZdlPv>
 24c:	mov	w0, w21
 250:	ldp	x19, x20, [sp, #16]
 254:	ldp	x21, x22, [sp, #32]
 258:	ldr	x23, [sp, #48]
 25c:	ldp	x29, x30, [sp], #240
 260:	ret
 264:	cmp	x20, x19
 268:	b.ne	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x200>  // b.any
 26c:	ldr	x20, [sp, #192]
 270:	b	21c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x21c>
 274:	ldp	x5, x3, [sp, #64]
 278:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 27c:	movk	x2, #0xaaab
 280:	mov	x1, #0x0                   	// #0
 284:	mov	w6, #0x1                   	// #1
 288:	sub	x3, x3, x5
 28c:	add	x4, x5, #0x10
 290:	asr	x0, x3, #3
 294:	mul	x0, x0, x2
 298:	cbz	x0, 1e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1e8>
 29c:	nop
 2a0:	ldrb	w2, [x4, x1]
 2a4:	cbz	w2, 2bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2bc>
 2a8:	ldr	x0, [x20]
 2ac:	ldr	q0, [x5, x1]
 2b0:	add	x2, x0, x1
 2b4:	str	q0, [x0, x1]
 2b8:	strb	w6, [x2, #16]
 2bc:	add	x1, x1, #0x18
 2c0:	cmp	x1, x3
 2c4:	b.ne	2a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2a0>  // b.any
 2c8:	b	1e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1e8>
 2cc:	mov	x0, #0x0                   	// #0
 2d0:	str	xzr, [sp, #176]
 2d4:	str	q0, [sp, #192]
 2d8:	str	xzr, [sp, #208]
 2dc:	bl	0 <_Znam>
 2e0:	mov	x23, x0
 2e4:	b	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1b4>
 2e8:	bl	0 <_ZSt17__throw_bad_allocv>
 2ec:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 2f0:	add	x0, x0, #0x0
 2f4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	ldr	x3, [x0, #120]
   c:	stp	x21, x22, [sp, #32]
  10:	ldrb	w21, [x3, x2]
  14:	cbnz	w21, b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
  18:	ldr	x4, [x0, #56]
  1c:	and	w22, w1, #0xff
  20:	add	x1, x2, x2, lsl #1
  24:	stp	x19, x20, [sp, #16]
  28:	mov	w5, #0x1                   	// #1
  2c:	stp	x23, x24, [sp, #48]
  30:	lsl	x1, x1, #4
  34:	mov	x19, x0
  38:	strb	w5, [x3, x2]
  3c:	mov	x20, x2
  40:	ldr	x3, [x4, #56]
  44:	add	x23, x3, x1
  48:	ldr	w1, [x3, x1]
  4c:	cmp	w1, #0x6
  50:	b.eq	260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x260>  // b.none
  54:	b.le	c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xc4>
  58:	cmp	w1, #0x9
  5c:	b.eq	33c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x33c>  // b.none
  60:	b.le	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x14c>
  64:	cmp	w1, #0xb
  68:	b.eq	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x200>  // b.none
  6c:	cmp	w1, #0xc
  70:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
  74:	ldp	x0, x1, [x0, #24]
  78:	cmp	x0, x1
  7c:	b.eq	3e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3e0>  // b.none
  80:	cmp	w22, #0x1
  84:	b.eq	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x94>  // b.none
  88:	ldr	x1, [x19, #40]
  8c:	cmp	x0, x1
  90:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
  94:	ldrb	w0, [x19, #140]
  98:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
  9c:	ldr	x0, [x19, #64]
  a0:	mov	w1, #0x1                   	// #1
  a4:	strb	w1, [x19, #140]
  a8:	mov	x1, x19
  ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x23, x24, [sp, #48]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	cmp	w1, #0x3
  c8:	b.eq	388 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x388>  // b.none
  cc:	b.le	fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xfc>
  d0:	cmp	w1, #0x4
  d4:	b.eq	190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x190>  // b.none
  d8:	ldr	x2, [x0, #24]
  dc:	ldr	x1, [x0, #40]
  e0:	cmp	x2, x1
  e4:	b.eq	40c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x40c>  // b.none
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x23, x24, [sp, #48]
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret
  fc:	cmp	w1, #0x1
 100:	b.eq	1c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1c4>  // b.none
 104:	cmp	w1, #0x2
 108:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 10c:	ldrb	w1, [x23, #24]
 110:	cbz	w1, 3d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3d4>
 114:	ldrb	w1, [x0, #140]
 118:	cbnz	w1, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 11c:	ldr	x2, [x23, #8]
 120:	mov	w1, w22
 124:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 128:	ldrb	w0, [x19, #140]
 12c:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 130:	mov	x2, x20
 134:	mov	x0, x19
 138:	mov	w1, w22
 13c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 140:	ldp	x19, x20, [sp, #16]
 144:	ldp	x23, x24, [sp, #48]
 148:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 14c:	cmp	w1, #0x7
 150:	b.eq	1e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1e4>  // b.none
 154:	cmp	w1, #0x8
 158:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 15c:	ldp	x2, x20, [x23, #8]
 160:	mov	w1, w22
 164:	ldr	x21, [x0]
 168:	ldr	x3, [x0, #24]
 16c:	add	x20, x20, x20, lsl #1
 170:	lsl	x20, x20, #3
 174:	ldr	x19, [x21, x20]
 178:	str	x3, [x21, x20]
 17c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 180:	str	x19, [x21, x20]
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x23, x24, [sp, #48]
 18c:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 190:	ldp	x2, x1, [x0, #24]
 194:	cmp	x2, x1
 198:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 19c:	ldr	w2, [x0, #136]
 1a0:	mov	w1, #0x81                  	// #129
 1a4:	tst	w2, w1
 1a8:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 1ac:	ldr	x2, [x23, #8]
 1b0:	mov	w1, w22
 1b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1b8:	ldp	x19, x20, [sp, #16]
 1bc:	ldp	x23, x24, [sp, #48]
 1c0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 1c4:	ldr	w1, [x4, #24]
 1c8:	ldr	x2, [x23, #16]
 1cc:	tbz	w1, #4, 39c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x39c>
 1d0:	mov	w1, w22
 1d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1d8:	ldrb	w0, [x19, #140]
 1dc:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 1e0:	b	320 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x320>
 1e4:	ldr	x1, [x23, #16]
 1e8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1ec:	ldrb	w1, [x23, #24]
 1f0:	eor	w1, w1, #0x1
 1f4:	cmp	w1, w0, uxtb
 1f8:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 1fc:	b	320 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x320>
 200:	ldr	x0, [x0, #24]
 204:	ldr	x1, [x19, #40]
 208:	cmp	x0, x1
 20c:	b.eq	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.none
 210:	ldrb	w0, [x0]
 214:	strb	w0, [sp, #72]
 218:	ldr	x0, [x23, #32]
 21c:	cbz	x0, 430 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x430>
 220:	ldr	x2, [x23, #40]
 224:	add	x20, sp, #0x48
 228:	add	x0, x23, #0x10
 22c:	mov	x1, x20
 230:	blr	x2
 234:	tst	w0, #0xff
 238:	b.eq	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.none
 23c:	ldr	x3, [x23, #8]
 240:	mov	x1, x20
 244:	mov	x2, x19
 248:	add	x0, x19, #0x60
 24c:	str	x3, [sp, #72]
 250:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 254:	ldp	x19, x20, [sp, #16]
 258:	ldp	x23, x24, [sp, #48]
 25c:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 260:	ldp	x4, x0, [x0, #24]
 264:	cmp	x4, x0
 268:	b.eq	3ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3ec>  // b.none
 26c:	ldr	x0, [x19, #40]
 270:	cmp	x4, x0
 274:	b.eq	418 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x418>  // b.none
 278:	ldr	x0, [x19, #48]
 27c:	adrp	x24, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 280:	mov	w3, #0x0                   	// #0
 284:	ldurb	w21, [x4, #-1]
 288:	ldr	x1, [x24]
 28c:	ldr	x20, [x0, #16]
 290:	add	x2, x1, #0x1
 294:	add	x20, x20, #0x50
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2a0:	mov	w3, w0
 2a4:	mov	w1, w21
 2a8:	mov	w2, w3
 2ac:	mov	x0, x20
 2b0:	ubfx	x3, x3, #16, #8
 2b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2b8:	and	w21, w0, #0xff
 2bc:	ldr	x4, [x19, #24]
 2c0:	ldr	x0, [x19, #40]
 2c4:	cmp	x0, x4
 2c8:	b.eq	310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>  // b.none
 2cc:	ldr	x0, [x19, #48]
 2d0:	mov	w3, #0x0                   	// #0
 2d4:	ldr	x1, [x24]
 2d8:	ldr	x20, [x0, #16]
 2dc:	add	x2, x1, #0x1
 2e0:	ldrb	w24, [x4]
 2e4:	add	x20, x20, #0x50
 2e8:	mov	x0, x20
 2ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2f0:	mov	w3, w0
 2f4:	mov	w1, w24
 2f8:	mov	w2, w3
 2fc:	mov	x0, x20
 300:	ubfx	x3, x3, #16, #8
 304:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 308:	and	w0, w0, #0xff
 30c:	eor	w21, w0, w21
 310:	ldrb	w0, [x23, #24]
 314:	eor	w0, w0, #0x1
 318:	cmp	w0, w21
 31c:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 320:	ldr	x2, [x23, #8]
 324:	mov	x0, x19
 328:	mov	w1, w22
 32c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x23, x24, [sp, #48]
 338:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 33c:	ldp	x2, x20, [x23, #8]
 340:	mov	w1, w22
 344:	ldr	x22, [x0]
 348:	ldr	x3, [x0, #24]
 34c:	add	x20, x20, x20, lsl #1
 350:	lsl	x20, x20, #3
 354:	add	x21, x22, x20
 358:	ldr	x24, [x22, x20]
 35c:	ldrb	w19, [x21, #16]
 360:	strb	w5, [x21, #16]
 364:	ldr	x23, [x21, #8]
 368:	str	x3, [x21, #8]
 36c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 370:	str	x24, [x22, x20]
 374:	strb	w19, [x21, #16]
 378:	ldp	x19, x20, [sp, #16]
 37c:	str	x23, [x21, #8]
 380:	ldp	x23, x24, [sp, #48]
 384:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 388:	mov	w1, w22
 38c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 390:	ldp	x19, x20, [sp, #16]
 394:	ldp	x23, x24, [sp, #48]
 398:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 39c:	mov	w1, w22
 3a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3a4:	ldr	x2, [x23, #8]
 3a8:	mov	x0, x19
 3ac:	ldrb	w20, [x19, #140]
 3b0:	mov	w1, w22
 3b4:	strb	wzr, [x19, #140]
 3b8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3bc:	ldrb	w0, [x19, #140]
 3c0:	ldp	x23, x24, [sp, #48]
 3c4:	orr	w20, w20, w0
 3c8:	strb	w20, [x19, #140]
 3cc:	ldp	x19, x20, [sp, #16]
 3d0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 3d4:	mov	w1, w22
 3d8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3dc:	b	320 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x320>
 3e0:	ldr	w1, [x19, #136]
 3e4:	tbz	w1, #5, 80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x80>
 3e8:	b	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 3ec:	ldr	w0, [x19, #136]
 3f0:	tbnz	w0, #2, 310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>
 3f4:	ldr	x1, [x19, #40]
 3f8:	cmp	x1, x4
 3fc:	b.eq	424 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x424>  // b.none
 400:	adrp	x24, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 404:	tbz	w0, #7, 2cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2cc>
 408:	b	278 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x278>
 40c:	ldr	w1, [x0, #136]
 410:	tbnz	w1, #1, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 414:	b	1ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1ac>
 418:	ldr	w0, [x19, #136]
 41c:	tbnz	w0, #3, 310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>
 420:	b	278 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x278>
 424:	tbnz	w0, #3, 310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>
 428:	tbz	w0, #7, 310 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x310>
 42c:	b	278 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x278>
 430:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	lsl	x19, x2, #4
  18:	add	x2, x2, x2, lsl #1
  1c:	ldr	x20, [x0, #72]
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	x4, [x0, #56]
  28:	add	x21, x20, x19
  2c:	ldr	w22, [x21, #8]
  30:	ldr	x4, [x4, #56]
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x20, x19]
  3c:	add	x2, x4, x2, lsl #4
  40:	cbz	w22, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x4, [x0, #24]
  48:	cmp	x23, x4
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x20, x19]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x21, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x2, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x20, x19]
  70:	str	w22, [x21, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w22, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w22, w22, #0x1
  94:	str	w22, [x21, #8]
  98:	ldr	x2, [x2, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x21, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x21, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	add	x2, x2, x2, lsl #1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	ldr	x0, [x0, #56]
  18:	stp	x21, x22, [sp, #32]
  1c:	and	w21, w1, #0xff
  20:	ldr	x3, [x20]
  24:	ldr	x22, [x0, #56]
  28:	add	x22, x22, x2, lsl #4
  2c:	ldr	x0, [x22, #16]
  30:	add	x0, x0, x0, lsl #1
  34:	lsl	x0, x0, #3
  38:	add	x1, x3, x0
  3c:	ldrb	w2, [x1, #16]
  40:	cbz	w2, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xe8>
  44:	stp	x23, x24, [sp, #48]
  48:	ldr	x23, [x20, #24]
  4c:	stp	x25, x26, [sp, #64]
  50:	ldr	x19, [x20, #40]
  54:	stp	x27, x28, [sp, #80]
  58:	cmp	x23, x19
  5c:	ldr	x24, [x3, x0]
  60:	ldr	x28, [x1, #8]
  64:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x90>  // b.none
  68:	add	x2, x28, x23
  6c:	mov	x1, x23
  70:	sub	x2, x2, x24
  74:	b	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x80>
  78:	cmp	x19, x1
  7c:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x90>  // b.none
  80:	cmp	x2, x1
  84:	add	x1, x1, #0x1
  88:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x78>  // b.any
  8c:	mov	x19, x2
  90:	ldr	x1, [x20, #48]
  94:	sub	x2, x28, x24
  98:	sub	x25, x19, x23
  9c:	ldr	w0, [x1]
  a0:	ldr	x1, [x1, #16]
  a4:	and	w3, w0, #0x1
  a8:	str	w3, [sp, #108]
  ac:	tbnz	w0, #0, f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xf8>
  b0:	cmp	x25, x2
  b4:	b.ne	134 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x134>  // b.any
  b8:	cbnz	x25, 150 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x150>
  bc:	cmp	x23, x19
  c0:	b.eq	1d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x1d8>  // b.none
  c4:	str	x19, [x20, #24]
  c8:	mov	w1, w21
  cc:	mov	x0, x20
  d0:	ldr	x2, [x22, #8]
  d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
  d8:	ldp	x25, x26, [sp, #64]
  dc:	ldp	x27, x28, [sp, #80]
  e0:	str	x23, [x20, #24]
  e4:	ldp	x23, x24, [sp, #48]
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x29, x30, [sp], #144
  f4:	ret
  f8:	add	x3, sp, #0x88
  fc:	add	x1, x1, #0x50
 100:	mov	x0, x3
 104:	stp	x3, x2, [sp, #112]
 108:	bl	0 <_ZNSt6localeC1ERKS_>
 10c:	ldr	x3, [sp, #112]
 110:	mov	x0, x3
 114:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 118:	mov	x26, x0
 11c:	ldr	x3, [sp, #112]
 120:	mov	x0, x3
 124:	bl	0 <_ZNSt6localeD1Ev>
 128:	ldr	x2, [sp, #120]
 12c:	cmp	x25, x2
 130:	b.eq	17c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x17c>  // b.none
 134:	ldp	x19, x20, [sp, #16]
 138:	ldp	x21, x22, [sp, #32]
 13c:	ldp	x23, x24, [sp, #48]
 140:	ldp	x25, x26, [sp, #64]
 144:	ldp	x27, x28, [sp, #80]
 148:	ldp	x29, x30, [sp], #144
 14c:	ret
 150:	mov	x2, x25
 154:	mov	x1, x23
 158:	mov	x0, x24
 15c:	bl	0 <memcmp>
 160:	cmp	w0, #0x0
 164:	cset	w0, eq  // eq = none
 168:	str	w0, [sp, #108]
 16c:	ldr	w0, [sp, #108]
 170:	cbz	w0, 134 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x134>
 174:	ldr	x23, [x20, #24]
 178:	b	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xbc>
 17c:	cmp	x24, x28
 180:	b.eq	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x174>  // b.none
 184:	mov	x25, #0x0                   	// #0
 188:	b	194 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x194>
 18c:	cmp	x28, x1
 190:	b.eq	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x16c>  // b.none
 194:	ldr	x3, [x26]
 198:	mov	x0, x26
 19c:	ldrb	w1, [x24, x25]
 1a0:	ldrb	w27, [x23, x25]
 1a4:	add	x25, x25, #0x1
 1a8:	ldr	x3, [x3, #32]
 1ac:	blr	x3
 1b0:	ldr	x3, [x26]
 1b4:	mov	w1, w27
 1b8:	and	w27, w0, #0xff
 1bc:	mov	x0, x26
 1c0:	ldr	x3, [x3, #32]
 1c4:	blr	x3
 1c8:	cmp	w27, w0, uxtb
 1cc:	add	x1, x24, x25
 1d0:	b.eq	18c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x18c>  // b.none
 1d4:	b	134 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x134>
 1d8:	ldr	x2, [x22, #8]
 1dc:	mov	w1, w21
 1e0:	mov	x0, x20
 1e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 1e8:	ldp	x23, x24, [sp, #48]
 1ec:	ldp	x25, x26, [sp, #64]
 1f0:	ldp	x27, x28, [sp, #80]
 1f4:	b	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xe8>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-352]!
   4:	mov	x29, sp
   8:	ldr	x5, [x3, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	cbz	x5, 2e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2e8>
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, x2
  1c:	mov	x23, x1
  20:	stp	x25, x26, [sp, #64]
  24:	mov	x25, x0
  28:	mov	x6, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	ldp	x0, x2, [x2]
  30:	movk	x6, #0xaaab
  34:	stp	x19, x20, [sp, #16]
  38:	mov	x20, x3
  3c:	mov	w19, w4
  40:	ldr	x3, [x5, #40]
  44:	str	x25, [x24, #24]
  48:	sub	x1, x2, x0
  4c:	add	w4, w3, #0x3
  50:	add	w3, w3, #0x3
  54:	asr	x1, x1, #3
  58:	mul	x1, x1, x6
  5c:	cmp	x4, x1
  60:	b.hi	42c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x42c>  // b.pmore
  64:	b.cs	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.hs, b.nlast
  68:	mov	w1, #0x18                  	// #24
  6c:	umaddl	x3, w3, w1, x0
  70:	cmp	x2, x3
  74:	b.eq	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.none
  78:	str	x3, [x24, #8]
  7c:	mov	x2, x3
  80:	cmp	x0, x2
  84:	b.eq	98 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x98>  // b.none
  88:	add	x0, x0, #0x18
  8c:	sturb	wzr, [x0, #-8]
  90:	cmp	x0, x2
  94:	b.ne	88 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x88>  // b.any
  98:	ldp	x3, x0, [x5, #56]
  9c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a0:	ldr	w1, [x20]
  a4:	movk	x2, #0xaaab
  a8:	sub	x0, x0, x3
  ac:	asr	x0, x0, #4
  b0:	mul	x0, x0, x2
  b4:	tbz	w1, #10, 468 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x468>
  b8:	stp	xzr, xzr, [sp, #208]
  bc:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  c0:	cmp	x0, x1
  c4:	stp	xzr, xzr, [sp, #224]
  c8:	stp	x25, x23, [sp, #240]
  cc:	stp	x20, x5, [sp, #256]
  d0:	str	x24, [sp, #272]
  d4:	b.hi	58c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x58c>  // b.pmore
  d8:	movi	v0.4s, #0x0
  dc:	add	x1, sp, #0x200
  e0:	str	xzr, [sp, #296]
  e4:	lsl	x20, x0, #4
  e8:	stur	q0, [x1, #-232]
  ec:	cbz	x0, 56c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x56c>
  f0:	mov	x0, x20
  f4:	bl	0 <_Znwm>
  f8:	add	x1, x0, x20
  fc:	str	x0, [sp, #280]
 100:	str	x1, [sp, #296]
 104:	nop
 108:	str	xzr, [x0]
 10c:	add	x0, x0, #0x10
 110:	stur	wzr, [x0, #-8]
 114:	cmp	x0, x1
 118:	b.ne	108 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x108>  // b.any
 11c:	ldr	x1, [sp, #264]
 120:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 124:	movk	x2, #0xaaab
 128:	ldp	x3, x20, [x1, #56]
 12c:	ldr	x21, [x1, #32]
 130:	str	x0, [sp, #288]
 134:	stp	xzr, xzr, [sp, #304]
 138:	sub	x20, x20, x3
 13c:	str	xzr, [sp, #320]
 140:	asr	x20, x20, #4
 144:	mul	x20, x20, x2
 148:	mov	x0, x20
 14c:	bl	0 <_Znam>
 150:	cmp	x20, #0x1
 154:	mov	x26, x0
 158:	b.mi	170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>  // b.first
 15c:	sub	x2, x20, #0x2
 160:	mov	w1, #0x0                   	// #0
 164:	cmn	x2, #0x1
 168:	csinc	x2, x20, xzr, ge  // ge = tcont
 16c:	bl	0 <memset>
 170:	ldr	x3, [sp, #240]
 174:	tst	x19, #0x80
 178:	ldr	x2, [sp, #272]
 17c:	add	x22, sp, #0xd0
 180:	mov	w1, #0xfffffffa            	// #-6
 184:	and	w1, w19, w1
 188:	csel	w19, w1, w19, ne  // ne = any
 18c:	add	x0, x22, #0x60
 190:	add	x1, sp, #0x50
 194:	str	x21, [sp, #80]
 198:	str	x3, [sp, #232]
 19c:	stp	x26, x21, [sp, #328]
 1a0:	str	w19, [sp, #344]
 1a4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1a8:	ldp	x21, x20, [sp, #304]
 1ac:	strb	wzr, [sp, #348]
 1b0:	cmp	x20, x21
 1b4:	b.eq	27c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x27c>  // b.none
 1b8:	mov	x26, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1bc:	movk	x26, #0xaaab
 1c0:	ldr	x1, [sp, #264]
 1c4:	ldr	x0, [sp, #328]
 1c8:	ldp	x3, x2, [x1, #56]
 1cc:	sub	x2, x2, x3
 1d0:	asr	x2, x2, #4
 1d4:	mul	x2, x2, x26
 1d8:	cbz	x2, 1e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e4>
 1dc:	mov	w1, #0x0                   	// #0
 1e0:	bl	0 <memset>
 1e4:	mov	x19, x21
 1e8:	stp	xzr, xzr, [sp, #304]
 1ec:	str	xzr, [sp, #320]
 1f0:	ldur	q0, [x19, #8]
 1f4:	ldr	x0, [sp, #208]
 1f8:	str	q0, [sp, #208]
 1fc:	ldr	x1, [x19, #24]
 200:	str	x1, [sp, #224]
 204:	stp	xzr, xzr, [x19, #8]
 208:	str	xzr, [x19, #24]
 20c:	cbz	x0, 214 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x214>
 210:	bl	0 <_ZdlPv>
 214:	ldr	x2, [x19], #32
 218:	mov	x0, x22
 21c:	mov	w1, #0x0                   	// #0
 220:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 224:	cmp	x20, x19
 228:	b.ne	1f0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f0>  // b.any
 22c:	ldr	x0, [sp, #232]
 230:	mov	x19, x21
 234:	ldr	x1, [sp, #248]
 238:	cmp	x0, x1
 23c:	b.eq	304 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x304>  // b.none
 240:	add	x0, x0, #0x1
 244:	str	x0, [sp, #232]
 248:	ldr	x0, [x19, #8]
 24c:	add	x19, x19, #0x20
 250:	cbz	x0, 444 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x444>
 254:	bl	0 <_ZdlPv>
 258:	cmp	x19, x20
 25c:	b.ne	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.any
 260:	cbz	x21, 450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 264:	mov	x0, x21
 268:	bl	0 <_ZdlPv>
 26c:	ldp	x21, x20, [sp, #304]
 270:	strb	wzr, [sp, #348]
 274:	cmp	x20, x21
 278:	b.ne	1c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c0>  // b.any
 27c:	mov	w21, #0x0                   	// #0
 280:	b	35c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x35c>
 284:	asr	x4, x4, #3
 288:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 28c:	movk	x1, #0xaaab
 290:	mul	x4, x4, x1
 294:	cmp	x4, #0x2
 298:	b.ls	52c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x52c>  // b.plast
 29c:	cmp	x4, #0x3
 2a0:	b.eq	2b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b8>  // b.none
 2a4:	add	x0, x2, #0x48
 2a8:	cmp	x3, x0
 2ac:	b.eq	2b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b8>  // b.none
 2b0:	mov	x3, x0
 2b4:	str	x0, [x24, #8]
 2b8:	cmp	x3, x2
 2bc:	b.eq	2dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2dc>  // b.none
 2c0:	mov	x0, x2
 2c4:	nop
 2c8:	str	x23, [x0, #8]
 2cc:	strb	wzr, [x0, #16]
 2d0:	str	x23, [x0], #24
 2d4:	cmp	x3, x0
 2d8:	b.ne	2c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2c8>  // b.any
 2dc:	ldp	x19, x20, [sp, #16]
 2e0:	ldp	x23, x24, [sp, #48]
 2e4:	ldp	x25, x26, [sp, #64]
 2e8:	mov	w21, #0x0                   	// #0
 2ec:	mov	w0, w21
 2f0:	ldp	x21, x22, [sp, #32]
 2f4:	ldp	x29, x30, [sp], #352
 2f8:	ret
 2fc:	cmp	x19, x20
 300:	b.eq	31c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x31c>  // b.none
 304:	ldr	x0, [x19, #8]
 308:	add	x19, x19, #0x20
 30c:	cbz	x0, 2fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2fc>
 310:	bl	0 <_ZdlPv>
 314:	cmp	x19, x20
 318:	b.ne	304 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x304>  // b.any
 31c:	cbz	x21, 328 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x328>
 320:	mov	x0, x21
 324:	bl	0 <_ZdlPv>
 328:	ldp	x20, x22, [sp, #304]
 32c:	ldrb	w21, [sp, #348]
 330:	cmp	x20, x22
 334:	b.eq	35c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x35c>  // b.none
 338:	mov	x19, x20
 33c:	nop
 340:	ldr	x0, [x19, #8]
 344:	add	x19, x19, #0x20
 348:	cbz	x0, 554 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x554>
 34c:	bl	0 <_ZdlPv>
 350:	cmp	x19, x22
 354:	b.ne	340 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x340>  // b.any
 358:	str	x20, [sp, #312]
 35c:	ldr	x0, [sp, #328]
 360:	cbz	x0, 36c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x36c>
 364:	bl	0 <_ZdaPv>
 368:	ldr	x20, [sp, #312]
 36c:	ldr	x19, [sp, #304]
 370:	cmp	x19, x20
 374:	b.eq	394 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x394>  // b.none
 378:	ldr	x0, [x19, #8]
 37c:	add	x19, x19, #0x20
 380:	cbz	x0, 544 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x544>
 384:	bl	0 <_ZdlPv>
 388:	cmp	x19, x20
 38c:	b.ne	378 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x378>  // b.any
 390:	ldr	x20, [sp, #304]
 394:	cbz	x20, 3a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3a0>
 398:	mov	x0, x20
 39c:	bl	0 <_ZdlPv>
 3a0:	ldr	x0, [sp, #280]
 3a4:	cbz	x0, 3ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3ac>
 3a8:	bl	0 <_ZdlPv>
 3ac:	ldr	x0, [sp, #208]
 3b0:	cbz	x0, 3b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3b8>
 3b4:	bl	0 <_ZdlPv>
 3b8:	ldp	x2, x3, [x24]
 3bc:	sub	x4, x3, x2
 3c0:	cbz	w21, 284 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x284>
 3c4:	cmp	x3, x2
 3c8:	mov	x0, x2
 3cc:	b.eq	3e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3e8>  // b.none
 3d0:	ldrb	w1, [x0, #16]
 3d4:	cbnz	w1, 3dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3dc>
 3d8:	stp	x23, x23, [x0]
 3dc:	add	x0, x0, #0x18
 3e0:	cmp	x3, x0
 3e4:	b.ne	3d0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3d0>  // b.any
 3e8:	sub	x3, x4, #0x30
 3ec:	sub	x4, x4, #0x18
 3f0:	add	x1, x2, x3
 3f4:	add	x0, x2, x4
 3f8:	ldp	x19, x20, [sp, #16]
 3fc:	strb	wzr, [x1, #16]
 400:	str	x25, [x2, x3]
 404:	str	x25, [x1, #8]
 408:	strb	wzr, [x0, #16]
 40c:	str	x23, [x2, x4]
 410:	ldp	x25, x26, [sp, #64]
 414:	str	x23, [x0, #8]
 418:	mov	w0, w21
 41c:	ldp	x21, x22, [sp, #32]
 420:	ldp	x23, x24, [sp, #48]
 424:	ldp	x29, x30, [sp], #352
 428:	ret
 42c:	mov	x0, x24
 430:	sub	x1, x4, x1
 434:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 438:	ldp	x0, x2, [x24]
 43c:	ldr	x5, [x20, #16]
 440:	b	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>
 444:	cmp	x19, x20
 448:	b.ne	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.any
 44c:	cbnz	x21, 264 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x264>
 450:	ldp	x21, x20, [sp, #304]
 454:	strb	wzr, [sp, #348]
 458:	cmp	x21, x20
 45c:	b.ne	1c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c0>  // b.any
 460:	mov	w21, #0x0                   	// #0
 464:	b	35c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x35c>
 468:	stp	xzr, xzr, [sp, #80]
 46c:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 470:	cmp	x0, x1
 474:	stp	xzr, xzr, [sp, #96]
 478:	stp	x25, x23, [sp, #112]
 47c:	stp	x20, x5, [sp, #128]
 480:	str	x24, [sp, #144]
 484:	b.hi	58c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x58c>  // b.pmore
 488:	stp	xzr, xzr, [sp, #152]
 48c:	lsl	x20, x0, #4
 490:	str	xzr, [sp, #168]
 494:	cbz	x0, 560 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x560>
 498:	mov	x0, x20
 49c:	bl	0 <_Znwm>
 4a0:	add	x2, x0, x20
 4a4:	str	x0, [sp, #152]
 4a8:	str	x2, [sp, #168]
 4ac:	nop
 4b0:	str	xzr, [x0]
 4b4:	add	x0, x0, #0x10
 4b8:	stur	wzr, [x0, #-8]
 4bc:	cmp	x0, x2
 4c0:	b.ne	4b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4b0>  // b.any
 4c4:	ldp	x5, x1, [sp, #136]
 4c8:	tst	x19, #0x80
 4cc:	ldr	x3, [x5, #32]
 4d0:	add	x20, sp, #0x50
 4d4:	ldr	x4, [sp, #112]
 4d8:	mov	w0, #0xfffffffa            	// #-6
 4dc:	and	w0, w19, w0
 4e0:	str	x4, [sp, #104]
 4e4:	csel	w19, w0, w19, ne  // ne = any
 4e8:	mov	x0, x20
 4ec:	str	x2, [sp, #160]
 4f0:	stp	x3, xzr, [sp, #176]
 4f4:	str	w19, [sp, #192]
 4f8:	strb	wzr, [sp, #196]
 4fc:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 500:	ldr	x2, [sp, #176]
 504:	mov	x0, x20
 508:	mov	w1, #0x0                   	// #0
 50c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 510:	ldrb	w21, [sp, #196]
 514:	ldr	x0, [sp, #152]
 518:	cbz	x0, 520 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x520>
 51c:	bl	0 <_ZdlPv>
 520:	ldr	x0, [sp, #80]
 524:	cbnz	x0, 3b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3b4>
 528:	b	3b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3b8>
 52c:	mov	x0, x24
 530:	mov	x1, #0x3                   	// #3
 534:	sub	x1, x1, x4
 538:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 53c:	ldp	x2, x3, [x24]
 540:	b	2b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b8>
 544:	cmp	x19, x20
 548:	b.ne	378 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x378>  // b.any
 54c:	ldr	x20, [sp, #304]
 550:	b	394 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x394>
 554:	cmp	x19, x22
 558:	b.ne	340 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x340>  // b.any
 55c:	b	358 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x358>
 560:	mov	x1, x24
 564:	mov	x2, #0x0                   	// #0
 568:	b	4c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c8>
 56c:	mov	x0, #0x0                   	// #0
 570:	ldr	x21, [x5, #32]
 574:	str	xzr, [sp, #288]
 578:	str	q0, [sp, #304]
 57c:	str	xzr, [sp, #320]
 580:	bl	0 <_Znam>
 584:	mov	x26, x0
 588:	b	170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 58c:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 590:	add	x0, x0, #0x0
 594:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-368]!
   4:	mov	x29, sp
   8:	ldr	x6, [x3, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	cbz	x6, dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xdc>
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	mov	x22, x0
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x1
  28:	mov	w20, w4
  2c:	ldp	x5, x0, [x21]
  30:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x4, #0xaaab
  38:	mov	x23, x3
  3c:	ldr	x2, [x6, #40]
  40:	str	x22, [x21, #24]
  44:	sub	x1, x0, x5
  48:	add	w3, w2, #0x3
  4c:	add	w2, w2, #0x3
  50:	asr	x1, x1, #3
  54:	mul	x1, x1, x4
  58:	cmp	x3, x1
  5c:	b.hi	f0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf0>  // b.pmore
  60:	b.cs	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.hs, b.nlast
  64:	mov	w1, #0x18                  	// #24
  68:	umaddl	x2, w2, w1, x5
  6c:	cmp	x0, x2
  70:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  74:	mov	x0, x2
  78:	str	x2, [x21, #8]
  7c:	b	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>
  80:	asr	x1, x1, #3
  84:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  88:	movk	x0, #0xaaab
  8c:	mul	x1, x1, x0
  90:	cmp	x1, #0x2
  94:	b.ls	490 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x490>  // b.plast
  98:	cmp	x1, #0x3
  9c:	b.eq	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.none
  a0:	add	x0, x3, #0x48
  a4:	cmp	x4, x0
  a8:	b.eq	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.none
  ac:	mov	x4, x0
  b0:	str	x0, [x21, #8]
  b4:	cmp	x4, x3
  b8:	b.eq	d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xd4>  // b.none
  bc:	mov	x0, x3
  c0:	str	x19, [x0, #8]
  c4:	strb	wzr, [x0, #16]
  c8:	str	x19, [x0], #24
  cc:	cmp	x4, x0
  d0:	b.ne	c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xc0>  // b.any
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x21, x22, [sp, #32]
  dc:	mov	w23, #0x0                   	// #0
  e0:	mov	w0, w23
  e4:	ldp	x23, x24, [sp, #48]
  e8:	ldp	x29, x30, [sp], #368
  ec:	ret
  f0:	mov	x0, x21
  f4:	sub	x1, x3, x1
  f8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  fc:	ldp	x5, x0, [x21]
 100:	ldr	x6, [x23, #16]
 104:	cmp	x0, x5
 108:	b.eq	120 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x120>  // b.none
 10c:	nop
 110:	strb	wzr, [x5, #16]
 114:	add	x5, x5, #0x18
 118:	cmp	x5, x0
 11c:	b.ne	110 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x110>  // b.any
 120:	ldp	x3, x0, [x6, #56]
 124:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 128:	ldr	w1, [x23]
 12c:	movk	x2, #0xaaab
 130:	sub	x0, x0, x3
 134:	asr	x0, x0, #4
 138:	mul	x0, x0, x2
 13c:	tbz	w1, #10, 368 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x368>
 140:	stp	x25, x26, [sp, #64]
 144:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 148:	cmp	x0, x1
 14c:	stp	xzr, xzr, [sp, #224]
 150:	stp	xzr, xzr, [sp, #240]
 154:	stp	x22, x19, [sp, #256]
 158:	stp	x23, x6, [sp, #272]
 15c:	str	x21, [sp, #288]
 160:	b.hi	4f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4f8>  // b.pmore
 164:	movi	v0.4s, #0x0
 168:	add	x1, sp, #0x210
 16c:	str	xzr, [sp, #312]
 170:	lsl	x23, x0, #4
 174:	stur	q0, [x1, #-232]
 178:	cbz	x0, 4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>
 17c:	mov	x0, x23
 180:	bl	0 <_Znwm>
 184:	mov	x3, x0
 188:	str	x0, [sp, #88]
 18c:	str	x0, [sp, #296]
 190:	add	x0, x0, x23
 194:	str	x0, [sp, #312]
 198:	str	xzr, [x3]
 19c:	add	x3, x3, #0x10
 1a0:	stur	wzr, [x3, #-8]
 1a4:	cmp	x3, x0
 1a8:	b.ne	198 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x198>  // b.any
 1ac:	ldr	x0, [sp, #280]
 1b0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1b4:	movk	x2, #0xaaab
 1b8:	ldp	x1, x23, [x0, #56]
 1bc:	ldr	x25, [x0, #32]
 1c0:	str	x3, [sp, #304]
 1c4:	stp	xzr, xzr, [sp, #320]
 1c8:	sub	x23, x23, x1
 1cc:	str	xzr, [sp, #336]
 1d0:	asr	x23, x23, #4
 1d4:	mul	x23, x23, x2
 1d8:	mov	x0, x23
 1dc:	bl	0 <_Znam>
 1e0:	cmp	x23, #0x1
 1e4:	mov	x26, x0
 1e8:	b.mi	200 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x200>  // b.first
 1ec:	sub	x2, x23, #0x2
 1f0:	mov	w1, #0x0                   	// #0
 1f4:	cmn	x2, #0x1
 1f8:	csinc	x2, x23, xzr, ge  // ge = tcont
 1fc:	bl	0 <memset>
 200:	ldr	x2, [sp, #256]
 204:	tst	x20, #0x80
 208:	mov	w1, #0xfffffffa            	// #-6
 20c:	and	w1, w20, w1
 210:	add	x24, sp, #0xe0
 214:	csel	w20, w1, w20, ne  // ne = any
 218:	mov	x0, x24
 21c:	str	x2, [sp, #248]
 220:	stp	x26, x25, [sp, #344]
 224:	str	w20, [sp, #360]
 228:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 22c:	ands	w23, w0, #0xff
 230:	b.ne	4b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4b8>  // b.any
 234:	ldr	w0, [sp, #360]
 238:	tbnz	w0, #6, 26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 23c:	orr	w0, w0, #0x80
 240:	str	w0, [sp, #360]
 244:	b	260 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x260>
 248:	add	x1, x1, #0x1
 24c:	mov	x0, x24
 250:	stp	x1, x1, [sp, #248]
 254:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 258:	tst	w0, #0xff
 25c:	b.ne	4b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4b8>  // b.any
 260:	ldp	x1, x0, [sp, #256]
 264:	cmp	x1, x0
 268:	b.ne	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.any
 26c:	ldr	x0, [sp, #344]
 270:	cbz	x0, 278 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x278>
 274:	bl	0 <_ZdaPv>
 278:	ldp	x20, x24, [sp, #320]
 27c:	cmp	x20, x24
 280:	b.eq	2a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2a4>  // b.none
 284:	nop
 288:	ldr	x0, [x20, #8]
 28c:	add	x20, x20, #0x20
 290:	cbz	x0, 358 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x358>
 294:	bl	0 <_ZdlPv>
 298:	cmp	x24, x20
 29c:	b.ne	288 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x288>  // b.any
 2a0:	ldr	x24, [sp, #320]
 2a4:	cbz	x24, 2b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b0>
 2a8:	mov	x0, x24
 2ac:	bl	0 <_ZdlPv>
 2b0:	ldr	x0, [sp, #296]
 2b4:	cbz	x0, 2bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2bc>
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldr	x0, [sp, #224]
 2c0:	cbz	x0, 488 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x488>
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldp	x25, x26, [sp, #64]
 2cc:	ldp	x3, x4, [x21]
 2d0:	sub	x1, x4, x3
 2d4:	cbz	w23, 80 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x80>
 2d8:	cmp	x3, x4
 2dc:	mov	x2, x3
 2e0:	b.eq	300 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x300>  // b.none
 2e4:	nop
 2e8:	ldrb	w0, [x2, #16]
 2ec:	cbnz	w0, 2f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2f4>
 2f0:	stp	x19, x19, [x2]
 2f4:	add	x2, x2, #0x18
 2f8:	cmp	x4, x2
 2fc:	b.ne	2e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2e8>  // b.any
 300:	sub	x2, x1, #0x30
 304:	sub	x1, x1, #0x18
 308:	add	x4, x3, x2
 30c:	add	x0, x3, x1
 310:	str	x22, [x3, x2]
 314:	ldr	x5, [x3]
 318:	cmp	x22, x5
 31c:	ldp	x21, x22, [sp, #32]
 320:	str	x5, [x4, #8]
 324:	cset	w5, ne  // ne = any
 328:	ldr	x2, [x3, #8]
 32c:	strb	w5, [x4, #16]
 330:	str	x2, [x3, x1]
 334:	cmp	x2, x19
 338:	str	x19, [x0, #8]
 33c:	cset	w1, ne  // ne = any
 340:	strb	w1, [x0, #16]
 344:	mov	w0, w23
 348:	ldp	x19, x20, [sp, #16]
 34c:	ldp	x23, x24, [sp, #48]
 350:	ldp	x29, x30, [sp], #368
 354:	ret
 358:	cmp	x24, x20
 35c:	b.ne	288 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x288>  // b.any
 360:	ldr	x24, [sp, #320]
 364:	b	2a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2a4>
 368:	stp	xzr, xzr, [sp, #96]
 36c:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 370:	cmp	x0, x1
 374:	stp	xzr, xzr, [sp, #112]
 378:	stp	x22, x19, [sp, #128]
 37c:	stp	x23, x6, [sp, #144]
 380:	str	x21, [sp, #160]
 384:	b.hi	4f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4f4>  // b.pmore
 388:	stp	xzr, xzr, [sp, #168]
 38c:	lsl	x23, x0, #4
 390:	str	xzr, [sp, #184]
 394:	cbz	x0, 4c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c8>
 398:	mov	x0, x23
 39c:	bl	0 <_Znwm>
 3a0:	mov	x3, x0
 3a4:	add	x2, x0, x23
 3a8:	str	x0, [sp, #168]
 3ac:	str	x2, [sp, #184]
 3b0:	str	xzr, [x3]
 3b4:	add	x3, x3, #0x10
 3b8:	stur	wzr, [x3, #-8]
 3bc:	cmp	x3, x2
 3c0:	b.ne	3b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3b0>  // b.any
 3c4:	ldp	x6, x1, [sp, #152]
 3c8:	tst	x20, #0x80
 3cc:	ldr	x3, [x6, #32]
 3d0:	add	x24, sp, #0x60
 3d4:	ldr	x4, [sp, #128]
 3d8:	mov	w0, #0xfffffffa            	// #-6
 3dc:	and	w0, w20, w0
 3e0:	str	x4, [sp, #120]
 3e4:	csel	w20, w0, w20, ne  // ne = any
 3e8:	mov	x0, x24
 3ec:	str	x2, [sp, #176]
 3f0:	stp	x3, xzr, [sp, #192]
 3f4:	str	w20, [sp, #208]
 3f8:	strb	wzr, [sp, #212]
 3fc:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 400:	ldr	x2, [sp, #192]
 404:	mov	x0, x24
 408:	mov	w1, #0x1                   	// #1
 40c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 410:	ldrb	w23, [sp, #212]
 414:	cbnz	w23, 4a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a8>
 418:	ldr	w0, [sp, #208]
 41c:	tbnz	w0, #6, 46c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x46c>
 420:	orr	w0, w0, #0x80
 424:	str	w0, [sp, #208]
 428:	b	460 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x460>
 42c:	ldr	x1, [sp, #160]
 430:	add	x2, x2, #0x1
 434:	mov	x0, x24
 438:	stp	x2, x2, [sp, #120]
 43c:	str	xzr, [sp, #200]
 440:	strb	wzr, [sp, #212]
 444:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 448:	ldr	x2, [sp, #192]
 44c:	mov	x0, x24
 450:	mov	w1, #0x1                   	// #1
 454:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 458:	ldrb	w0, [sp, #212]
 45c:	cbnz	w0, 4a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a8>
 460:	ldp	x2, x0, [sp, #128]
 464:	cmp	x2, x0
 468:	b.ne	42c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x42c>  // b.any
 46c:	ldr	x0, [sp, #168]
 470:	cbz	x0, 478 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x478>
 474:	bl	0 <_ZdlPv>
 478:	ldr	x0, [sp, #96]
 47c:	cbz	x0, 2cc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2cc>
 480:	bl	0 <_ZdlPv>
 484:	b	2cc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2cc>
 488:	ldp	x25, x26, [sp, #64]
 48c:	b	2cc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2cc>
 490:	mov	x2, #0x3                   	// #3
 494:	mov	x0, x21
 498:	sub	x1, x2, x1
 49c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4a0:	ldp	x3, x4, [x21]
 4a4:	b	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>
 4a8:	ldr	x0, [sp, #168]
 4ac:	mov	w23, #0x1                   	// #1
 4b0:	cbnz	x0, 474 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x474>
 4b4:	b	478 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x478>
 4b8:	ldr	x0, [sp, #344]
 4bc:	mov	w23, #0x1                   	// #1
 4c0:	cbnz	x0, 274 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x274>
 4c4:	b	278 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x278>
 4c8:	mov	x1, x21
 4cc:	mov	x2, #0x0                   	// #0
 4d0:	b	3c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3c8>
 4d4:	mov	x0, #0x0                   	// #0
 4d8:	ldr	x25, [x6, #32]
 4dc:	str	xzr, [sp, #304]
 4e0:	str	q0, [sp, #320]
 4e4:	str	xzr, [sp, #336]
 4e8:	bl	0 <_Znam>
 4ec:	mov	x26, x0
 4f0:	b	200 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x200>
 4f4:	stp	x25, x26, [sp, #64]
 4f8:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4fc:	add	x0, x0, #0x0
 500:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	cbz	x1, 40 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x40>
   4:	stp	x29, x30, [sp, #-32]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	mov	x19, x1
  18:	ldr	x1, [x19, #24]
  1c:	mov	x0, x20
  20:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  24:	mov	x0, x19
  28:	ldr	x19, [x19, #16]
  2c:	bl	0 <_ZdlPv>
  30:	cbnz	x19, 18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x18>
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x3
  10:	mov	x22, x1
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x24, x0
  20:	mov	x0, #0x30                  	// #48
  24:	str	x25, [sp, #64]
  28:	bl	0 <_Znwm>
  2c:	ldr	x4, [x21]
  30:	add	x25, x24, #0x8
  34:	mov	x20, x0
  38:	cmp	x25, x22
  3c:	ldr	x21, [x4]
  40:	stp	x21, xzr, [x0, #32]
  44:	b.eq	140 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x140>  // b.none
  48:	mov	x19, x22
  4c:	ldr	x22, [x22, #32]
  50:	cmp	x21, x22
  54:	b.ge	d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0xd0>  // b.tcont
  58:	ldr	x22, [x24, #24]
  5c:	mov	x0, x19
  60:	cmp	x22, x19
  64:	b.eq	84 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x84>  // b.none
  68:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  6c:	ldr	x1, [x0, #32]
  70:	cmp	x21, x1
  74:	b.le	1bc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1bc>
  78:	ldr	x1, [x0, #24]
  7c:	cbz	x1, 198 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x198>
  80:	mov	x0, x19
  84:	cmp	x0, #0x0
  88:	cset	w1, ne  // ne = any
  8c:	cmp	x25, x19
  90:	csinc	w0, w1, wzr, ne  // ne = any
  94:	cbz	w0, 1ac <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1ac>
  98:	mov	x3, x25
  9c:	mov	x2, x19
  a0:	mov	x1, x20
  a4:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  a8:	ldr	x1, [x24, #40]
  ac:	mov	x0, x20
  b0:	ldp	x19, x20, [sp, #16]
  b4:	add	x1, x1, #0x1
  b8:	str	x1, [x24, #40]
  bc:	ldp	x21, x22, [sp, #32]
  c0:	ldp	x23, x24, [sp, #48]
  c4:	ldr	x25, [sp, #64]
  c8:	ldp	x29, x30, [sp], #80
  cc:	ret
  d0:	b.le	11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x11c>
  d4:	ldr	x0, [x24, #32]
  d8:	cmp	x0, x19
  dc:	b.eq	224 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x224>  // b.none
  e0:	mov	x0, x19
  e4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  e8:	ldr	x1, [x0, #32]
  ec:	cmp	x21, x1
  f0:	b.ge	290 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x290>  // b.tcont
  f4:	ldr	x1, [x19, #24]
  f8:	cbz	x1, 1b0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1b0>
  fc:	mov	x19, x0
 100:	mov	w0, #0x1                   	// #1
 104:	b	98 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x98>
 108:	mov	x19, x23
 10c:	cbnz	w0, 230 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x230>
 110:	cmp	x21, x2
 114:	b.gt	220 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x220>
 118:	mov	x19, x23
 11c:	mov	x0, x20
 120:	bl	0 <_ZdlPv>
 124:	mov	x0, x19
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x23, x24, [sp, #48]
 134:	ldr	x25, [sp, #64]
 138:	ldp	x29, x30, [sp], #80
 13c:	ret
 140:	ldr	x0, [x24, #40]
 144:	cbz	x0, 158 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x158>
 148:	ldr	x0, [x24, #32]
 14c:	ldr	x1, [x0, #32]
 150:	cmp	x21, x1
 154:	b.gt	198 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x198>
 158:	ldr	x23, [x24, #16]
 15c:	cbz	x23, 22c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x22c>
 160:	ldr	x2, [x23, #32]
 164:	mov	w0, #0x1                   	// #1
 168:	cmp	x21, x2
 16c:	b.ge	18c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x18c>  // b.tcont
 170:	ldr	x1, [x23, #16]
 174:	cbz	x1, 108 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x108>
 178:	mov	x23, x1
 17c:	mov	w0, #0x1                   	// #1
 180:	ldr	x2, [x23, #32]
 184:	cmp	x21, x2
 188:	b.lt	170 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x170>  // b.tstop
 18c:	mov	w0, #0x0                   	// #0
 190:	ldr	x1, [x23, #24]
 194:	b	174 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x174>
 198:	mov	x19, x0
 19c:	mov	w1, #0x0                   	// #0
 1a0:	cmp	x25, x19
 1a4:	csinc	w0, w1, wzr, ne  // ne = any
 1a8:	cbnz	w0, 98 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x98>
 1ac:	ldr	x22, [x19, #32]
 1b0:	cmp	x21, x22
 1b4:	cset	w0, lt  // lt = tstop
 1b8:	b	98 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x98>
 1bc:	ldr	x19, [x24, #16]
 1c0:	cbz	x19, 26c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x26c>
 1c4:	ldr	x1, [x19, #32]
 1c8:	mov	w2, #0x1                   	// #1
 1cc:	cmp	x21, x1
 1d0:	b.ge	1f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1f4>  // b.tcont
 1d4:	nop
 1d8:	ldr	x0, [x19, #16]
 1dc:	cbz	x0, 254 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x254>
 1e0:	mov	x19, x0
 1e4:	mov	w2, #0x1                   	// #1
 1e8:	ldr	x1, [x19, #32]
 1ec:	cmp	x21, x1
 1f0:	b.lt	1d8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1d8>  // b.tstop
 1f4:	mov	w2, #0x0                   	// #0
 1f8:	ldr	x0, [x19, #24]
 1fc:	b	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x1dc>
 200:	mov	x3, x19
 204:	cbz	w2, 25c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x25c>
 208:	ldr	x0, [x24, #24]
 20c:	cmp	x0, x19
 210:	b.ne	278 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x278>  // b.any
 214:	mov	x3, x19
 218:	mov	x19, x3
 21c:	nop
 220:	cbz	x19, 11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x11c>
 224:	mov	x0, #0x0                   	// #0
 228:	b	84 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x84>
 22c:	mov	x23, x22
 230:	ldr	x0, [x24, #24]
 234:	cmp	x0, x23
 238:	b.eq	2d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2d0>  // b.none
 23c:	mov	x0, x23
 240:	mov	x19, x23
 244:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 248:	mov	x23, x0
 24c:	ldr	x2, [x0, #32]
 250:	b	110 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x110>
 254:	mov	x3, x19
 258:	cbnz	w2, 270 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x270>
 25c:	cmp	x21, x1
 260:	b.le	11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x11c>
 264:	mov	x19, x3
 268:	b	220 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x220>
 26c:	mov	x19, x25
 270:	cmp	x22, x19
 274:	b.eq	2dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2dc>  // b.none
 278:	mov	x0, x19
 27c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 280:	mov	x3, x19
 284:	mov	x19, x0
 288:	ldr	x1, [x0, #32]
 28c:	b	25c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x25c>
 290:	ldr	x19, [x24, #16]
 294:	cbz	x19, 2e8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2e8>
 298:	ldr	x1, [x19, #32]
 29c:	mov	w2, #0x1                   	// #1
 2a0:	cmp	x21, x1
 2a4:	b.ge	2c4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2c4>  // b.tcont
 2a8:	ldr	x0, [x19, #16]
 2ac:	cbz	x0, 200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x200>
 2b0:	mov	x19, x0
 2b4:	mov	w2, #0x1                   	// #1
 2b8:	ldr	x1, [x19, #32]
 2bc:	cmp	x21, x1
 2c0:	b.lt	2a8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2a8>  // b.tstop
 2c4:	mov	w2, #0x0                   	// #0
 2c8:	ldr	x0, [x19, #24]
 2cc:	b	2ac <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x2ac>
 2d0:	mov	x19, x23
 2d4:	cbnz	x19, 224 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x224>
 2d8:	b	11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x11c>
 2dc:	mov	x3, x22
 2e0:	mov	x19, x3
 2e4:	b	220 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x220>
 2e8:	mov	x19, x25
 2ec:	b	208 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x208>

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x5, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	add	x24, x0, #0x10
  14:	stp	x19, x20, [sp, #16]
  18:	add	x20, x0, #0x30
  1c:	mov	x19, x0
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	ldr	x6, [x0, #16]
  2c:	stp	x25, x26, [sp, #64]
  30:	ldr	x2, [x0, #48]
  34:	ldp	x0, x1, [x24, #16]
  38:	ldr	x23, [x20, #24]
  3c:	ldr	x7, [x20, #8]
  40:	sub	x25, x23, x1
  44:	sub	x0, x0, x6
  48:	sub	x2, x2, x7
  4c:	asr	x3, x25, #3
  50:	sub	x4, x3, #0x1
  54:	lsl	x4, x4, #6
  58:	add	x2, x4, x2, asr #3
  5c:	add	x0, x2, x0, asr #3
  60:	cmp	x0, x5
  64:	b.eq	1ac <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1ac>  // b.none
  68:	ldp	x4, x2, [x19]
  6c:	sub	x0, x23, x4
  70:	sub	x0, x2, x0, asr #3
  74:	cmp	x0, #0x1
  78:	b.ls	c8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc8>  // b.plast
  7c:	mov	x0, #0x200                 	// #512
  80:	bl	0 <_Znwm>
  84:	ldr	x3, [x21]
  88:	ldp	x21, x22, [sp, #32]
  8c:	ldp	x25, x26, [sp, #64]
  90:	str	x0, [x23, #8]
  94:	ldr	x0, [x19, #72]
  98:	ldr	x2, [x19, #48]
  9c:	add	x1, x0, #0x8
  a0:	ldr	x0, [x0, #8]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	str	x3, [x2]
  ac:	add	x2, x0, #0x200
  b0:	stp	x0, x2, [x20, #8]
  b4:	str	x1, [x20, #24]
  b8:	str	x0, [x19, #48]
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret
  c8:	add	x22, x3, #0x2
  cc:	cmp	x2, x22, lsl #1
  d0:	b.hi	160 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x160>  // b.pmore
  d4:	cmp	x2, #0x0
  d8:	add	x23, x2, #0x2
  dc:	csinc	x2, x2, xzr, ne  // ne = any
  e0:	add	x23, x2, x23
  e4:	cmp	x23, x5
  e8:	b.hi	1b8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1b8>  // b.pmore
  ec:	lsl	x0, x23, #3
  f0:	bl	0 <_Znwm>
  f4:	sub	x22, x23, x22
  f8:	mov	x26, x0
  fc:	ldr	x2, [x19, #72]
 100:	lsr	x22, x22, #1
 104:	ldr	x1, [x19, #40]
 108:	add	x2, x2, #0x8
 10c:	add	x22, x0, x22, lsl #3
 110:	cmp	x1, x2
 114:	b.eq	124 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x124>  // b.none
 118:	sub	x2, x2, x1
 11c:	mov	x0, x22
 120:	bl	0 <memmove>
 124:	ldr	x0, [x19]
 128:	bl	0 <_ZdlPv>
 12c:	stp	x26, x23, [x19]
 130:	add	x23, x22, x25
 134:	ldr	x0, [x22]
 138:	str	x0, [x24, #8]
 13c:	str	x22, [x24, #24]
 140:	add	x0, x0, #0x200
 144:	str	x0, [x24, #16]
 148:	ldr	x0, [x22, x25]
 14c:	str	x0, [x20, #8]
 150:	str	x23, [x20, #24]
 154:	add	x0, x0, #0x200
 158:	str	x0, [x20, #16]
 15c:	b	7c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x7c>
 160:	sub	x22, x2, x22
 164:	add	x23, x23, #0x8
 168:	sub	x2, x23, x1
 16c:	lsr	x22, x22, #1
 170:	add	x22, x4, x22, lsl #3
 174:	cmp	x1, x22
 178:	b.ls	190 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x190>  // b.plast
 17c:	cmp	x1, x23
 180:	b.eq	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>  // b.none
 184:	mov	x0, x22
 188:	bl	0 <memmove>
 18c:	b	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>
 190:	cmp	x1, x23
 194:	b.eq	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>  // b.none
 198:	add	x0, x25, #0x8
 19c:	sub	x0, x0, x2
 1a0:	add	x0, x22, x0
 1a4:	bl	0 <memmove>
 1a8:	b	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>
 1ac:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>
 1b8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x22, x1
  10:	ldr	x1, [x0, #40]
  14:	stp	x23, x24, [sp, #48]
  18:	and	w24, w2, #0xff
  1c:	ldr	x4, [x0, #72]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x20, x0
  28:	sub	x23, x4, x1
  2c:	ldr	x0, [x0, #8]
  30:	asr	x19, x23, #3
  34:	add	x19, x19, #0x1
  38:	add	x19, x19, x22
  3c:	cmp	x0, x19, lsl #1
  40:	b.ls	88 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x88>  // b.plast
  44:	sub	x19, x0, x19
  48:	cmp	w24, #0x0
  4c:	ldr	x3, [x20]
  50:	lsr	x19, x19, #1
  54:	add	x4, x4, #0x8
  58:	lsl	x19, x19, #3
  5c:	sub	x2, x4, x1
  60:	add	x22, x19, x22, lsl #3
  64:	csel	x19, x22, x19, ne  // ne = any
  68:	add	x19, x3, x19
  6c:	cmp	x1, x19
  70:	b.ls	138 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x138>  // b.plast
  74:	cmp	x1, x4
  78:	b.eq	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>  // b.none
  7c:	mov	x0, x19
  80:	bl	0 <memmove>
  84:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
  88:	cmp	x0, x22
  8c:	add	x21, x0, #0x2
  90:	csel	x0, x0, x22, cs  // cs = hs, nlast
  94:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  98:	add	x21, x0, x21
  9c:	cmp	x21, x1
  a0:	b.hi	154 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x154>  // b.pmore
  a4:	sub	x19, x21, x19
  a8:	lsl	x0, x21, #3
  ac:	bl	0 <_Znwm>
  b0:	lsr	x19, x19, #1
  b4:	cmp	w24, #0x0
  b8:	ldr	x3, [x20, #72]
  bc:	lsl	x19, x19, #3
  c0:	ldr	x1, [x20, #40]
  c4:	add	x22, x19, x22, lsl #3
  c8:	csel	x19, x22, x19, ne  // ne = any
  cc:	add	x3, x3, #0x8
  d0:	mov	x24, x0
  d4:	add	x19, x0, x19
  d8:	cmp	x1, x3
  dc:	b.eq	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xec>  // b.none
  e0:	sub	x2, x3, x1
  e4:	mov	x0, x19
  e8:	bl	0 <memmove>
  ec:	ldr	x0, [x20]
  f0:	bl	0 <_ZdlPv>
  f4:	stp	x24, x21, [x20]
  f8:	add	x2, x19, x23
  fc:	ldr	x0, [x19]
 100:	ldp	x21, x22, [sp, #32]
 104:	str	x0, [x20, #24]
 108:	add	x0, x0, #0x1f8
 10c:	str	x0, [x20, #32]
 110:	str	x19, [x20, #40]
 114:	ldr	x0, [x19, x23]
 118:	ldp	x23, x24, [sp, #48]
 11c:	str	x0, [x20, #56]
 120:	add	x0, x0, #0x1f8
 124:	str	x0, [x20, #64]
 128:	str	x2, [x20, #72]
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x29, x30, [sp], #64
 134:	ret
 138:	cmp	x1, x4
 13c:	b.eq	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>  // b.none
 140:	add	x0, x23, #0x8
 144:	sub	x0, x0, x2
 148:	add	x0, x19, x0
 14c:	bl	0 <memmove>
 150:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
 154:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldr	x1, [x0, #64]
  18:	ldr	x2, [x0, #48]
  1c:	sub	x1, x1, #0x18
  20:	cmp	x2, x1
  24:	b.eq	4c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x4c>  // b.none
  28:	ldp	x0, x1, [x20]
  2c:	stp	x0, x1, [x2]
  30:	ldr	x1, [x20, #16]
  34:	str	x1, [x2, #16]
  38:	add	x0, x2, #0x18
  3c:	str	x0, [x19, #48]
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret
  4c:	stp	x21, x22, [sp, #32]
  50:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  54:	movk	x5, #0xaaab
  58:	ldp	x3, x1, [x0, #32]
  5c:	mov	x6, #0x5555555555555555    	// #6148914691236517205
  60:	ldr	x22, [x0, #72]
  64:	add	x21, x0, #0x30
  68:	ldr	x8, [x21, #8]
  6c:	movk	x6, #0x555, lsl #48
  70:	sub	x1, x22, x1
  74:	ldr	x7, [x0, #16]
  78:	asr	x1, x1, #3
  7c:	sub	x1, x1, #0x1
  80:	sub	x2, x2, x8
  84:	sub	x3, x3, x7
  88:	add	x4, x1, x1, lsl #2
  8c:	asr	x2, x2, #3
  90:	asr	x3, x3, #3
  94:	add	x1, x1, x4, lsl #2
  98:	madd	x2, x2, x5, x1
  9c:	madd	x2, x3, x5, x2
  a0:	cmp	x2, x6
  a4:	b.eq	11c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x11c>  // b.none
  a8:	ldp	x1, x2, [x0]
  ac:	sub	x1, x22, x1
  b0:	sub	x1, x2, x1, asr #3
  b4:	cmp	x1, #0x1
  b8:	b.ls	108 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x108>  // b.plast
  bc:	mov	x0, #0x1f8                 	// #504
  c0:	bl	0 <_Znwm>
  c4:	ldp	x4, x5, [x20]
  c8:	str	x0, [x22, #8]
  cc:	ldr	x0, [x19, #72]
  d0:	ldr	x1, [x19, #48]
  d4:	add	x2, x0, #0x8
  d8:	ldr	x0, [x0, #8]
  dc:	stp	x4, x5, [x1]
  e0:	ldr	x3, [x20, #16]
  e4:	str	x3, [x1, #16]
  e8:	add	x1, x0, #0x1f8
  ec:	stp	x0, x1, [x21, #8]
  f0:	str	x2, [x21, #24]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	str	x0, [x19, #48]
  fc:	ldp	x19, x20, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	mov	w2, #0x0                   	// #0
 10c:	mov	x1, #0x1                   	// #1
 110:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 114:	ldr	x22, [x19, #72]
 118:	b	bc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0xbc>
 11c:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #272]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x22, sp, #0x60
  1c:	ldr	x21, [x19, #384]
  20:	ldr	x20, [x19, #256]
  24:	str	x23, [sp, #48]
  28:	ldrb	w23, [x0]
  2c:	mov	x0, x21
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w23
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	mov	w4, w0
  48:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  4c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  50:	mov	x1, x22
  54:	mov	x0, x20
  58:	ldr	x3, [x3]
  5c:	str	x21, [sp, #96]
  60:	ldr	x2, [x2]
  64:	strb	w4, [sp, #104]
  68:	stp	x3, x2, [sp, #112]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  70:	mov	x2, x0
  74:	add	x1, sp, #0x40
  78:	add	x0, x19, #0x130
  7c:	dup	v0.2d, x2
  80:	str	x20, [sp, #64]
  84:	stur	q0, [sp, #72]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  8c:	ldr	x3, [sp, #112]
  90:	cbz	x3, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xa4>
  94:	mov	x1, x22
  98:	mov	x0, x22
  9c:	mov	w2, #0x3                   	// #3
  a0:	blr	x3
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldr	x23, [sp, #48]
  b0:	ldp	x29, x30, [sp], #128
  b4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #272]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x22, sp, #0x60
  1c:	ldr	x21, [x19, #384]
  20:	ldr	x20, [x19, #256]
  24:	str	x23, [sp, #48]
  28:	ldrb	w23, [x0]
  2c:	mov	x0, x21
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w23
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	mov	w4, w0
  48:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  4c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  50:	mov	x1, x22
  54:	mov	x0, x20
  58:	ldr	x3, [x3]
  5c:	str	x21, [sp, #96]
  60:	ldr	x2, [x2]
  64:	strb	w4, [sp, #104]
  68:	stp	x3, x2, [sp, #112]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  70:	mov	x2, x0
  74:	add	x1, sp, #0x40
  78:	add	x0, x19, #0x130
  7c:	dup	v0.2d, x2
  80:	str	x20, [sp, #64]
  84:	stur	q0, [sp, #72]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  8c:	ldr	x3, [sp, #112]
  90:	cbz	x3, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xa4>
  94:	mov	x1, x22
  98:	mov	x0, x22
  9c:	mov	w2, #0x3                   	// #3
  a0:	blr	x3
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldr	x23, [sp, #48]
  b0:	ldp	x29, x30, [sp], #128
  b4:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x5, #0xaaab
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x20, x0, #0x30
  18:	mov	x6, #0x5555555555555555    	// #6148914691236517205
  1c:	ldp	x3, x2, [x0, #32]
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	ldr	x22, [x20, #24]
  2c:	movk	x6, #0x555, lsl #48
  30:	ldr	x1, [x20, #8]
  34:	sub	x2, x22, x2
  38:	ldr	x4, [x0, #48]
  3c:	asr	x2, x2, #3
  40:	sub	x2, x2, #0x1
  44:	ldr	x7, [x0, #16]
  48:	sub	x4, x4, x1
  4c:	add	x1, x2, x2, lsl #2
  50:	sub	x3, x3, x7
  54:	asr	x4, x4, #3
  58:	add	x2, x2, x1, lsl #2
  5c:	asr	x3, x3, #3
  60:	madd	x2, x4, x5, x2
  64:	madd	x2, x3, x5, x2
  68:	cmp	x2, x6
  6c:	b.eq	e8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xe8>  // b.none
  70:	ldp	x2, x1, [x0]
  74:	mov	x19, x0
  78:	sub	x2, x22, x2
  7c:	sub	x2, x1, x2, asr #3
  80:	cmp	x2, #0x1
  84:	b.ls	d4 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xd4>  // b.plast
  88:	mov	x0, #0x1f8                 	// #504
  8c:	bl	0 <_Znwm>
  90:	ldp	x4, x5, [x21]
  94:	str	x0, [x22, #8]
  98:	ldr	x0, [x19, #72]
  9c:	ldr	x1, [x19, #48]
  a0:	add	x2, x0, #0x8
  a4:	ldr	x0, [x0, #8]
  a8:	stp	x4, x5, [x1]
  ac:	ldr	x3, [x21, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	str	x3, [x1, #16]
  b8:	add	x1, x0, #0x1f8
  bc:	stp	x0, x1, [x20, #8]
  c0:	str	x2, [x20, #24]
  c4:	str	x0, [x19, #48]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	mov	w2, #0x0                   	// #0
  d8:	mov	x1, #0x1                   	// #1
  dc:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  e0:	ldr	x22, [x19, #72]
  e4:	b	88 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x88>
  e8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  ec:	add	x0, x0, #0x0
  f0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>:
   0:	ldr	x5, [x0, #64]
   4:	mov	x2, x0
   8:	ldr	x4, [x0, #48]
   c:	sub	x5, x5, #0x18
  10:	mov	x3, x1
  14:	cmp	x4, x5
  18:	b.eq	38 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_+0x38>  // b.none
  1c:	ldp	x0, x1, [x1]
  20:	stp	x0, x1, [x4]
  24:	ldr	x1, [x3, #16]
  28:	str	x1, [x4, #16]
  2c:	add	x0, x4, #0x18
  30:	str	x0, [x2, #48]
  34:	ret
  38:	b	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	150 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x150>  // b.none
  34:	mov	x23, x0
  38:	mov	x25, x2
  3c:	asr	x0, x1, #2
  40:	sub	x27, x19, x24
  44:	cbz	x0, 138 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x138>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x26, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	124 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.plast
  58:	mov	x0, x26
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x26, x0, x26
  68:	add	x21, x0, #0x4
  6c:	add	x0, x22, x27
  70:	ldrh	w2, [x25]
  74:	ldrb	w1, [x25, #2]
  78:	cmp	x19, x24
  7c:	strh	w2, [x22, x27]
  80:	strb	w1, [x0, #2]
  84:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xbc>  // b.none
  88:	mov	x3, x22
  8c:	mov	x2, x24
  90:	ldrh	w4, [x2]
  94:	add	x2, x2, #0x4
  98:	ldurb	w1, [x2, #-2]
  9c:	add	x3, x3, #0x4
  a0:	sturh	w4, [x3, #-4]
  a4:	cmp	x19, x2
  a8:	sturb	w1, [x3, #-2]
  ac:	b.ne	90 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x90>  // b.any
  b0:	sub	x21, x19, x24
  b4:	add	x21, x21, #0x4
  b8:	add	x21, x22, x21
  bc:	cmp	x19, x20
  c0:	b.eq	f4 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf4>  // b.none
  c4:	mov	x2, x19
  c8:	mov	x3, x21
  cc:	nop
  d0:	ldrb	w1, [x2, #2]
  d4:	add	x3, x3, #0x4
  d8:	ldrh	w4, [x2], #4
  dc:	sturh	w4, [x3, #-4]
  e0:	sturb	w1, [x3, #-2]
  e4:	cmp	x2, x20
  e8:	b.ne	d0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd0>  // b.any
  ec:	sub	x2, x2, x19
  f0:	add	x21, x21, x2
  f4:	cbz	x24, 100 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x100>
  f8:	mov	x0, x24
  fc:	bl	0 <_ZdlPv>
 100:	ldp	x19, x20, [sp, #16]
 104:	ldr	x27, [sp, #80]
 108:	stp	x22, x21, [x23]
 10c:	str	x26, [x23, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldp	x29, x30, [sp], #96
 120:	ret
 124:	cbnz	x0, 140 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x140>
 128:	mov	x21, #0x4                   	// #4
 12c:	mov	x26, #0x0                   	// #0
 130:	mov	x22, #0x0                   	// #0
 134:	b	6c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x6c>
 138:	mov	x26, #0x4                   	// #4
 13c:	b	58 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x58>
 140:	cmp	x0, x3
 144:	csel	x0, x0, x3, ls  // ls = plast
 148:	lsl	x26, x0, #2
 14c:	b	58 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x58>
 150:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 154:	add	x0, x0, #0x0
 158:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	lsr	x20, x1, #6
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, x1
  1c:	add	x1, x20, #0x3
  20:	str	x25, [sp, #64]
  24:	mov	x23, x0
  28:	add	x20, x20, #0x1
  2c:	cmp	x1, #0x8
  30:	b.hi	cc <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0xcc>  // b.pmore
  34:	mov	x1, #0x8                   	// #8
  38:	mov	x0, #0x40                  	// #64
  3c:	str	x1, [x23, #8]
  40:	bl	0 <_Znwm>
  44:	str	x0, [x23]
  48:	ldr	x21, [x23, #8]
  4c:	mov	x22, x0
  50:	sub	x21, x21, x20
  54:	lsr	x21, x21, #1
  58:	add	x25, x0, x21, lsl #3
  5c:	add	x20, x25, x20, lsl #3
  60:	mov	x19, x25
  64:	cmp	x25, x20
  68:	b.cs	84 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x84>  // b.hs, b.nlast
  6c:	nop
  70:	mov	x0, #0x200                 	// #512
  74:	bl	0 <_Znwm>
  78:	str	x0, [x19], #8
  7c:	cmp	x20, x19
  80:	b.hi	70 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x70>  // b.pmore
  84:	ldr	x0, [x22, x21, lsl #3]
  88:	sub	x20, x20, #0x8
  8c:	ldr	x2, [x20]
  90:	add	x4, x0, #0x200
  94:	ubfiz	x24, x24, #3, #6
  98:	add	x24, x2, x24
  9c:	ldp	x21, x22, [sp, #32]
  a0:	stp	x0, x0, [x23, #16]
  a4:	stp	x4, x25, [x23, #32]
  a8:	add	x4, x2, #0x200
  ac:	stp	x24, x2, [x23, #48]
  b0:	str	x20, [x23, #72]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x25, [sp, #64]
  bc:	str	x4, [x23, #64]
  c0:	ldp	x23, x24, [sp, #48]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret
  cc:	lsl	x0, x1, #3
  d0:	str	x1, [x23, #8]
  d4:	b	40 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x40>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	movi	v0.4s, #0x0
   4:	stp	x29, x30, [sp, #-368]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	add	x20, sp, #0x90
  14:	add	x2, x20, #0x8
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x0
  20:	add	x3, x21, #0x8
  24:	add	x1, sp, #0x120
  28:	stp	x23, x24, [sp, #48]
  2c:	mov	x0, x1
  30:	stp	x25, x26, [sp, #64]
  34:	stp	x8, x3, [sp, #104]
  38:	str	x1, [sp, #120]
  3c:	mov	x1, #0x0                   	// #0
  40:	str	wzr, [sp, #152]
  44:	stp	xzr, x2, [sp, #160]
  48:	stp	x2, xzr, [sp, #176]
  4c:	stp	xzr, xzr, [sp, #288]
  50:	stp	q0, q0, [sp, #304]
  54:	stp	q0, q0, [sp, #336]
  58:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  5c:	ldr	x1, [sp, #352]
  60:	ldr	x0, [sp, #336]
  64:	sub	x1, x1, #0x8
  68:	cmp	x0, x1
  6c:	b.eq	5e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5e8>  // b.none
  70:	ldr	x1, [x21, #8]
  74:	str	x1, [x0], #8
  78:	str	x0, [sp, #336]
  7c:	ldr	x1, [sp, #304]
  80:	cmp	x1, x0
  84:	b.eq	1f4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1f4>  // b.none
  88:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	mov	x24, #0x86a0                	// #34464
  90:	add	x23, sp, #0xc0
  94:	add	x22, sp, #0xf0
  98:	stp	x27, x28, [sp, #80]
  9c:	add	x28, sp, #0x88
  a0:	add	x27, sp, #0x80
  a4:	movk	x25, #0xaaab
  a8:	movk	x24, #0x1, lsl #16
  ac:	nop
  b0:	ldr	x1, [sp, #344]
  b4:	cmp	x1, x0
  b8:	b.eq	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.none
  bc:	ldr	x1, [x0, #-8]!
  c0:	str	x1, [sp, #136]
  c4:	str	x0, [sp, #336]
  c8:	ldr	x2, [x21]
  cc:	add	x1, x1, x1, lsl #1
  d0:	mov	x0, x23
  d4:	ldr	x2, [x2, #56]
  d8:	add	x1, x2, x1, lsl #4
  dc:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  e0:	ldr	x19, [x21]
  e4:	mov	x1, x23
  e8:	mov	x0, x22
  ec:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  f0:	add	x26, x19, #0x38
  f4:	ldp	x0, x1, [x26, #8]
  f8:	cmp	x0, x1
  fc:	b.eq	364 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x364>  // b.none
 100:	mov	x1, x22
 104:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 108:	ldr	x0, [x26, #8]
 10c:	add	x0, x0, #0x30
 110:	str	x0, [x26, #8]
 114:	ldr	x19, [x19, #56]
 118:	sub	x19, x0, x19
 11c:	asr	x19, x19, #4
 120:	mul	x19, x19, x25
 124:	cmp	x19, x24
 128:	b.hi	614 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x614>  // b.pmore
 12c:	mov	x0, x22
 130:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 134:	ldr	x2, [sp, #160]
 138:	sub	x19, x19, #0x1
 13c:	add	x1, x20, #0x8
 140:	cbz	x2, 178 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x178>
 144:	ldr	x3, [sp, #136]
 148:	ldr	x0, [x2, #32]
 14c:	cmp	x0, x3
 150:	b.lt	2a0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2a0>  // b.tstop
 154:	mov	x1, x2
 158:	ldr	x2, [x2, #16]
 15c:	cbnz	x2, 148 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x148>
 160:	add	x0, x20, #0x8
 164:	cmp	x1, x0
 168:	b.eq	178 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x178>  // b.none
 16c:	ldr	x0, [x1, #32]
 170:	cmp	x3, x0
 174:	b.ge	198 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x198>  // b.tcont
 178:	adrp	x0, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 17c:	mov	x4, x27
 180:	add	x2, x0, #0x0
 184:	mov	x3, x22
 188:	mov	x0, x20
 18c:	str	x28, [sp, #240]
 190:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 194:	mov	x1, x0
 198:	ldr	w0, [sp, #192]
 19c:	str	x19, [x1, #40]
 1a0:	sub	w1, w0, #0x1
 1a4:	cmp	w1, #0x1
 1a8:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 1ac:	b.ne	1bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1bc>  // b.any
 1b0:	ldr	x2, [sp, #208]
 1b4:	cmn	x2, #0x1
 1b8:	b.ne	37c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x37c>  // b.any
 1bc:	ldr	x1, [x21, #16]
 1c0:	ldr	x0, [sp, #136]
 1c4:	cmp	x1, x0
 1c8:	b.eq	1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>  // b.none
 1cc:	ldr	x2, [sp, #200]
 1d0:	cmn	x2, #0x1
 1d4:	b.ne	2b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2b8>  // b.any
 1d8:	mov	x0, x23
 1dc:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1e0:	ldr	x1, [sp, #304]
 1e4:	ldr	x0, [sp, #336]
 1e8:	cmp	x1, x0
 1ec:	b.ne	b0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xb0>  // b.any
 1f0:	ldp	x27, x28, [sp, #80]
 1f4:	add	x22, x20, #0x8
 1f8:	ldp	x19, x0, [sp, #160]
 1fc:	ldr	x24, [x21]
 200:	cmp	x0, x22
 204:	b.ne	238 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x238>  // b.any
 208:	b	438 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x438>
 20c:	ldr	w1, [x7, x2]
 210:	sub	w2, w1, #0x1
 214:	cmp	w2, #0x1
 218:	ccmp	w1, #0x7, #0x4, hi  // hi = pmore
 21c:	b.ne	22c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x22c>  // b.any
 220:	ldr	x2, [x6, #16]
 224:	cmn	x2, #0x1
 228:	b.ne	3e4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3e4>  // b.any
 22c:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 230:	cmp	x0, x22
 234:	b.eq	438 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x438>  // b.none
 238:	ldr	x2, [x0, #40]
 23c:	ldr	x7, [x24, #56]
 240:	add	x2, x2, x2, lsl #1
 244:	lsl	x2, x2, #4
 248:	add	x6, x7, x2
 24c:	ldr	x4, [x6, #8]
 250:	cmn	x4, #0x1
 254:	b.eq	20c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x20c>  // b.none
 258:	cbz	x19, 5c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5c8>
 25c:	mov	x1, x19
 260:	add	x5, x20, #0x8
 264:	nop
 268:	ldr	x3, [x1, #32]
 26c:	cmp	x4, x3
 270:	b.gt	2ac <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2ac>
 274:	mov	x5, x1
 278:	ldr	x1, [x1, #16]
 27c:	cbnz	x1, 268 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x268>
 280:	cmp	x5, x22
 284:	b.eq	294 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x294>  // b.none
 288:	ldr	x1, [x5, #32]
 28c:	cmp	x4, x1
 290:	csel	x5, x5, x22, ge  // ge = tcont
 294:	ldr	x1, [x5, #40]
 298:	str	x1, [x6, #8]
 29c:	b	20c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x20c>
 2a0:	ldr	x2, [x2, #24]
 2a4:	cbnz	x2, 148 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x148>
 2a8:	b	160 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x160>
 2ac:	ldr	x1, [x1, #24]
 2b0:	cbnz	x1, 268 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x268>
 2b4:	b	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>
 2b8:	ldr	x0, [sp, #160]
 2bc:	cbz	x0, 2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>
 2c0:	add	x3, x20, #0x8
 2c4:	nop
 2c8:	ldr	x1, [x0, #32]
 2cc:	cmp	x2, x1
 2d0:	b.gt	318 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x318>
 2d4:	mov	x3, x0
 2d8:	ldr	x0, [x0, #16]
 2dc:	cbnz	x0, 2c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2c8>
 2e0:	add	x0, x20, #0x8
 2e4:	cmp	x3, x0
 2e8:	b.eq	2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>  // b.none
 2ec:	ldr	x0, [x3, #32]
 2f0:	cmp	x2, x0
 2f4:	b.ge	1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>  // b.tcont
 2f8:	ldr	x1, [sp, #352]
 2fc:	ldr	x0, [sp, #336]
 300:	sub	x1, x1, #0x8
 304:	cmp	x0, x1
 308:	b.eq	5fc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5fc>  // b.none
 30c:	str	x2, [x0], #8
 310:	str	x0, [sp, #336]
 314:	b	1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>
 318:	ldr	x0, [x0, #24]
 31c:	cbnz	x0, 2c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2c8>
 320:	b	2e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e0>
 324:	ldr	x1, [sp, #360]
 328:	ldur	x1, [x1, #-8]
 32c:	ldr	x1, [x1, #504]
 330:	str	x1, [sp, #136]
 334:	bl	0 <_ZdlPv>
 338:	ldr	x0, [sp, #360]
 33c:	ldr	x1, [sp, #136]
 340:	sub	x2, x0, #0x8
 344:	ldur	x0, [x0, #-8]
 348:	str	x0, [sp, #344]
 34c:	str	x2, [sp, #360]
 350:	add	x2, x0, #0x200
 354:	add	x0, x0, #0x1f8
 358:	str	x0, [sp, #336]
 35c:	str	x2, [sp, #352]
 360:	b	c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xc8>
 364:	mov	x1, x0
 368:	mov	x2, x22
 36c:	mov	x0, x26
 370:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 374:	ldr	x0, [x19, #64]
 378:	b	114 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x114>
 37c:	ldr	x0, [sp, #160]
 380:	cbz	x0, 3b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b8>
 384:	add	x3, x20, #0x8
 388:	ldr	x1, [x0, #32]
 38c:	cmp	x2, x1
 390:	b.gt	3d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3d8>
 394:	mov	x3, x0
 398:	ldr	x0, [x0, #16]
 39c:	cbnz	x0, 388 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x388>
 3a0:	add	x0, x20, #0x8
 3a4:	cmp	x3, x0
 3a8:	b.eq	3b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b8>  // b.none
 3ac:	ldr	x0, [x3, #32]
 3b0:	cmp	x2, x0
 3b4:	b.ge	1bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1bc>  // b.tcont
 3b8:	ldr	x1, [sp, #352]
 3bc:	ldr	x0, [sp, #336]
 3c0:	sub	x1, x1, #0x8
 3c4:	cmp	x0, x1
 3c8:	b.eq	5d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5d8>  // b.none
 3cc:	str	x2, [x0], #8
 3d0:	str	x0, [sp, #336]
 3d4:	b	1bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1bc>
 3d8:	ldr	x0, [x0, #24]
 3dc:	cbnz	x0, 388 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x388>
 3e0:	b	3a0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3a0>
 3e4:	add	x3, x20, #0x8
 3e8:	cbz	x19, 41c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x41c>
 3ec:	nop
 3f0:	ldr	x1, [x19, #32]
 3f4:	cmp	x2, x1
 3f8:	b.gt	56c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x56c>
 3fc:	mov	x3, x19
 400:	ldr	x19, [x19, #16]
 404:	cbnz	x19, 3f0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3f0>
 408:	cmp	x3, x22
 40c:	b.eq	41c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x41c>  // b.none
 410:	ldr	x1, [x3, #32]
 414:	cmp	x2, x1
 418:	csel	x3, x3, x22, ge  // ge = tcont
 41c:	ldr	x1, [x3, #40]
 420:	str	x1, [x6, #16]
 424:	ldr	x24, [x21]
 428:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 42c:	cmp	x0, x22
 430:	ldr	x19, [sp, #160]
 434:	b.ne	238 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x238>  // b.any
 438:	cbz	x19, 60c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x60c>
 43c:	ldr	x3, [x21, #8]
 440:	mov	x0, x19
 444:	add	x1, x20, #0x8
 448:	ldr	x2, [x0, #32]
 44c:	cmp	x2, x3
 450:	b.lt	584 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x584>  // b.tstop
 454:	mov	x1, x0
 458:	ldr	x0, [x0, #16]
 45c:	cbnz	x0, 448 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x448>
 460:	add	x0, x20, #0x8
 464:	cmp	x1, x0
 468:	b.eq	478 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x478>  // b.none
 46c:	ldr	x0, [x1, #32]
 470:	cmp	x3, x0
 474:	b.ge	5c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5c0>  // b.tcont
 478:	ldr	x5, [sp, #112]
 47c:	add	x23, sp, #0xc0
 480:	add	x22, sp, #0xf0
 484:	mov	x4, x23
 488:	mov	x3, x22
 48c:	mov	x0, x20
 490:	adrp	x25, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 494:	add	x2, x25, #0x0
 498:	str	x5, [sp, #240]
 49c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4a0:	ldr	x19, [sp, #160]
 4a4:	ldr	x26, [x0, #40]
 4a8:	cbz	x19, 5d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5d0>
 4ac:	ldr	x0, [x21, #16]
 4b0:	add	x1, x20, #0x8
 4b4:	nop
 4b8:	ldr	x2, [x19, #32]
 4bc:	cmp	x2, x0
 4c0:	b.lt	578 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x578>  // b.tstop
 4c4:	mov	x1, x19
 4c8:	ldr	x19, [x19, #16]
 4cc:	cbnz	x19, 4b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4b8>
 4d0:	add	x2, x20, #0x8
 4d4:	cmp	x1, x2
 4d8:	b.eq	590 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x590>  // b.none
 4dc:	ldr	x2, [x1, #32]
 4e0:	cmp	x0, x2
 4e4:	b.lt	590 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x590>  // b.tstop
 4e8:	ldr	x2, [sp, #104]
 4ec:	ldr	x0, [sp, #288]
 4f0:	ldr	x1, [x1, #40]
 4f4:	stp	x24, x26, [x2]
 4f8:	str	x1, [x2, #16]
 4fc:	cbz	x0, 530 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x530>
 500:	ldr	x21, [sp, #360]
 504:	ldr	x19, [sp, #328]
 508:	add	x21, x21, #0x8
 50c:	cmp	x19, x21
 510:	b.cs	52c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x52c>  // b.hs, b.nlast
 514:	nop
 518:	ldr	x0, [x19], #8
 51c:	bl	0 <_ZdlPv>
 520:	cmp	x21, x19
 524:	b.hi	518 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x518>  // b.pmore
 528:	ldr	x0, [sp, #288]
 52c:	bl	0 <_ZdlPv>
 530:	ldr	x19, [sp, #160]
 534:	cbz	x19, 554 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x554>
 538:	ldr	x1, [x19, #24]
 53c:	mov	x0, x20
 540:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 544:	mov	x0, x19
 548:	ldr	x19, [x19, #16]
 54c:	bl	0 <_ZdlPv>
 550:	cbnz	x19, 538 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x538>
 554:	ldp	x19, x20, [sp, #16]
 558:	ldp	x21, x22, [sp, #32]
 55c:	ldp	x23, x24, [sp, #48]
 560:	ldp	x25, x26, [sp, #64]
 564:	ldp	x29, x30, [sp], #368
 568:	ret
 56c:	ldr	x19, [x19, #24]
 570:	cbnz	x19, 3f0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3f0>
 574:	b	408 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x408>
 578:	ldr	x19, [x19, #24]
 57c:	cbnz	x19, 4b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4b8>
 580:	b	4d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4d0>
 584:	ldr	x0, [x0, #24]
 588:	cbnz	x0, 448 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x448>
 58c:	b	460 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x460>
 590:	add	x23, sp, #0xc0
 594:	add	x22, sp, #0xf0
 598:	adrp	x25, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 59c:	add	x21, x21, #0x10
 5a0:	mov	x4, x23
 5a4:	mov	x3, x22
 5a8:	add	x2, x25, #0x0
 5ac:	mov	x0, x20
 5b0:	str	x21, [sp, #240]
 5b4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5b8:	mov	x1, x0
 5bc:	b	4e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4e8>
 5c0:	ldr	x26, [x1, #40]
 5c4:	b	4ac <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4ac>
 5c8:	add	x5, x20, #0x8
 5cc:	b	294 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x294>
 5d0:	add	x1, x20, #0x8
 5d4:	b	59c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x59c>
 5d8:	ldr	x0, [sp, #120]
 5dc:	add	x1, x23, #0x10
 5e0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5e4:	b	1bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1bc>
 5e8:	ldr	x0, [sp, #120]
 5ec:	add	x1, x21, #0x8
 5f0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5f4:	ldr	x0, [sp, #336]
 5f8:	b	7c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x7c>
 5fc:	ldr	x0, [sp, #120]
 600:	add	x1, x23, #0x8
 604:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 608:	b	1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>
 60c:	add	x1, x20, #0x8
 610:	b	478 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x478>
 614:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	sub	sp, sp, #0x3f0
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w1, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	ldr	w0, [x0, #152]
  1c:	stp	x21, x22, [sp, #32]
  20:	and	w22, w1, #0x10
  24:	cmp	w0, #0x14
  28:	b.eq	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c>  // b.none
  2c:	cmp	w0, #0x15
  30:	b.eq	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b4>  // b.none
  34:	cmp	w0, #0x12
  38:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x30c>  // b.none
  3c:	cmp	w0, #0xc
  40:	mov	w0, #0x0                   	// #0
  44:	b.eq	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4d0>  // b.none
  48:	ldp	x29, x30, [sp]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x21, x22, [sp, #32]
  54:	add	sp, sp, #0x3f0
  58:	ret
  5c:	stp	x23, x24, [sp, #48]
  60:	add	x24, x19, #0xd0
  64:	mov	x1, x24
  68:	add	x23, x19, #0x110
  6c:	add	x20, x19, #0x8
  70:	mov	x0, x23
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  78:	mov	x0, x20
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  80:	ldr	x0, [x19, #320]
  84:	ldr	x1, [x19, #352]
  88:	cmp	x1, x0
  8c:	b.eq	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>  // b.none
  90:	mov	w21, #0x0                   	// #0
  94:	cbz	w22, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa4>
  98:	ldr	w0, [x19, #152]
  9c:	cmp	w0, #0x12
  a0:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbf4>  // b.none
  a4:	add	x8, sp, #0xa0
  a8:	mov	x0, x19
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  b0:	strb	w21, [sp, #328]
  b4:	ldp	x2, x21, [sp, #168]
  b8:	mov	w4, #0x2                   	// #2
  bc:	ldr	x22, [x19, #256]
  c0:	mov	x3, #0xffffffffffffffff    	// #-1
  c4:	add	x23, sp, #0x130
  c8:	add	x24, sp, #0x160
  cc:	add	x20, x22, #0x38
  d0:	mov	x1, x23
  d4:	mov	x0, x24
  d8:	str	w4, [sp, #304]
  dc:	stp	x3, x2, [sp, #312]
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  e4:	ldp	x0, x1, [x20, #8]
  e8:	cmp	x0, x1
  ec:	b.eq	a04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa04>  // b.none
  f0:	mov	x1, x24
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  f8:	ldr	x0, [x20, #8]
  fc:	add	x0, x0, #0x30
 100:	str	x0, [x20, #8]
 104:	ldr	x20, [x22, #56]
 108:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 10c:	movk	x2, #0xaaab
 110:	mov	x1, #0x86a0                	// #34464
 114:	sub	x20, x0, x20
 118:	movk	x1, #0x1, lsl #16
 11c:	asr	x20, x20, #4
 120:	mul	x20, x20, x2
 124:	cmp	x20, x1
 128:	b.hi	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>  // b.pmore
 12c:	mov	x0, x24
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 134:	mov	x0, x23
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 13c:	ldr	x1, [sp, #160]
 140:	sub	x20, x20, #0x1
 144:	add	x21, x21, x21, lsl #1
 148:	add	x0, x19, #0x130
 14c:	dup	v0.2d, x20
 150:	ldr	x3, [x1, #56]
 154:	add	x1, sp, #0x420
 158:	str	x22, [sp, #928]
 15c:	ldr	x2, [x0, #64]
 160:	add	x21, x3, x21, lsl #4
 164:	stur	q0, [x1, #-120]
 168:	sub	x2, x2, #0x18
 16c:	ldr	x1, [x0, #48]
 170:	str	x20, [x21, #8]
 174:	cmp	x1, x2
 178:	b.eq	b54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb54>  // b.none
 17c:	add	x2, sp, #0x420
 180:	ldp	x2, x3, [x2, #-128]
 184:	stp	x2, x3, [x1]
 188:	ldr	x3, [sp, #944]
 18c:	str	x3, [x1, #16]
 190:	add	x2, x1, #0x18
 194:	str	x2, [x0, #48]
 198:	mov	w0, #0x1                   	// #1
 19c:	ldp	x29, x30, [sp]
 1a0:	ldp	x19, x20, [sp, #16]
 1a4:	ldp	x21, x22, [sp, #32]
 1a8:	ldp	x23, x24, [sp, #48]
 1ac:	add	sp, sp, #0x3f0
 1b0:	ret
 1b4:	stp	x23, x24, [sp, #48]
 1b8:	add	x23, x19, #0xd0
 1bc:	mov	x1, x23
 1c0:	add	x21, x19, #0x110
 1c4:	add	x20, x19, #0x8
 1c8:	mov	x0, x21
 1cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1d8:	ldr	x0, [x19, #320]
 1dc:	ldr	x1, [x19, #352]
 1e0:	cmp	x1, x0
 1e4:	b.eq	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>  // b.none
 1e8:	stp	x25, x26, [sp, #64]
 1ec:	mov	w25, #0x0                   	// #0
 1f0:	cbz	w22, 200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x200>
 1f4:	ldr	w0, [x19, #152]
 1f8:	cmp	w0, #0x12
 1fc:	b.eq	93c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x93c>  // b.none
 200:	add	x21, sp, #0xb8
 204:	mov	x0, x19
 208:	mov	x8, x21
 20c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 210:	ldr	x24, [x19, #256]
 214:	mov	w4, #0x2                   	// #2
 218:	ldr	x2, [sp, #192]
 21c:	mov	x3, #0xffffffffffffffff    	// #-1
 220:	add	x20, x24, #0x38
 224:	add	x22, sp, #0x190
 228:	add	x23, sp, #0x1c0
 22c:	mov	x1, x22
 230:	mov	x0, x23
 234:	str	w4, [sp, #400]
 238:	stp	x3, x2, [sp, #408]
 23c:	strb	w25, [sp, #424]
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 244:	ldp	x0, x1, [x20, #8]
 248:	cmp	x0, x1
 24c:	b.eq	a1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa1c>  // b.none
 250:	mov	x1, x23
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 258:	ldr	x0, [x20, #8]
 25c:	add	x0, x0, #0x30
 260:	str	x0, [x20, #8]
 264:	ldr	x20, [x24, #56]
 268:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 26c:	movk	x2, #0xaaab
 270:	mov	x1, #0x86a0                	// #34464
 274:	sub	x20, x0, x20
 278:	movk	x1, #0x1, lsl #16
 27c:	asr	x20, x20, #4
 280:	mul	x20, x20, x2
 284:	cmp	x20, x1
 288:	b.hi	c2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc2c>  // b.pmore
 28c:	mov	x0, x23
 290:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 294:	mov	x0, x22
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 29c:	ldr	x2, [sp, #184]
 2a0:	sub	x20, x20, #0x1
 2a4:	ldr	x1, [sp, #200]
 2a8:	add	x0, x19, #0x130
 2ac:	ldr	x2, [x2, #56]
 2b0:	add	x1, x1, x1, lsl #1
 2b4:	ldr	x3, [x0, #64]
 2b8:	add	x1, x2, x1, lsl #4
 2bc:	ldr	x2, [x0, #48]
 2c0:	sub	x3, x3, #0x18
 2c4:	str	x20, [x1, #8]
 2c8:	str	x20, [sp, #200]
 2cc:	cmp	x2, x3
 2d0:	b.eq	b60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb60>  // b.none
 2d4:	ldp	x4, x5, [sp, #184]
 2d8:	stp	x4, x5, [x2]
 2dc:	add	x1, x2, #0x18
 2e0:	ldr	x3, [sp, #200]
 2e4:	str	x3, [x2, #16]
 2e8:	str	x1, [x0, #48]
 2ec:	mov	w0, #0x1                   	// #1
 2f0:	ldp	x29, x30, [sp]
 2f4:	ldp	x19, x20, [sp, #16]
 2f8:	ldp	x21, x22, [sp, #32]
 2fc:	ldp	x23, x24, [sp, #48]
 300:	ldp	x25, x26, [sp, #64]
 304:	add	sp, sp, #0x3f0
 308:	ret
 30c:	stp	x23, x24, [sp, #48]
 310:	add	x24, x19, #0xd0
 314:	mov	x1, x24
 318:	add	x23, x19, #0x110
 31c:	add	x20, x19, #0x8
 320:	mov	x0, x23
 324:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 328:	mov	x0, x20
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 330:	ldr	x0, [x19, #320]
 334:	ldr	x1, [x19, #352]
 338:	cmp	x1, x0
 33c:	b.eq	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>  // b.none
 340:	mov	w21, #0x0                   	// #0
 344:	cbnz	w22, 8fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8fc>
 348:	mov	x0, x19
 34c:	add	x8, sp, #0xd0
 350:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 354:	add	x24, sp, #0x250
 358:	ldr	x23, [x19, #256]
 35c:	mov	w1, #0xa                   	// #10
 360:	mov	x0, #0xffffffffffffffff    	// #-1
 364:	str	w1, [sp, #592]
 368:	add	x20, x23, #0x38
 36c:	str	x0, [sp, #600]
 370:	ldr	x22, [sp, #224]
 374:	ldp	x0, x1, [x20, #8]
 378:	cmp	x0, x1
 37c:	b.eq	a4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa4c>  // b.none
 380:	mov	x1, x24
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 388:	ldr	x0, [x20, #8]
 38c:	add	x0, x0, #0x30
 390:	str	x0, [x20, #8]
 394:	ldr	x20, [x23, #56]
 398:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 39c:	movk	x2, #0xaaab
 3a0:	mov	x1, #0x86a0                	// #34464
 3a4:	sub	x20, x0, x20
 3a8:	movk	x1, #0x1, lsl #16
 3ac:	asr	x20, x20, #4
 3b0:	mul	x20, x20, x2
 3b4:	cmp	x20, x1
 3b8:	b.hi	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>  // b.pmore
 3bc:	mov	x0, x24
 3c0:	stp	x25, x26, [sp, #64]
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3c8:	ldr	x24, [x19, #256]
 3cc:	mov	w4, #0x2                   	// #2
 3d0:	ldr	x2, [sp, #216]
 3d4:	mov	x3, #0xffffffffffffffff    	// #-1
 3d8:	add	x25, x24, #0x38
 3dc:	add	x23, sp, #0x1f0
 3e0:	add	x26, sp, #0x220
 3e4:	mov	x1, x23
 3e8:	mov	x0, x26
 3ec:	str	w4, [sp, #496]
 3f0:	stp	x3, x2, [sp, #504]
 3f4:	sub	x20, x20, #0x1
 3f8:	strb	w21, [sp, #520]
 3fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 400:	ldp	x0, x1, [x25, #8]
 404:	cmp	x0, x1
 408:	b.eq	a34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa34>  // b.none
 40c:	mov	x1, x26
 410:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 414:	ldr	x1, [x25, #8]
 418:	add	x1, x1, #0x30
 41c:	str	x1, [x25, #8]
 420:	ldr	x0, [x24, #56]
 424:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 428:	movk	x3, #0xaaab
 42c:	mov	x2, #0x86a0                	// #34464
 430:	sub	x0, x1, x0
 434:	movk	x2, #0x1, lsl #16
 438:	asr	x0, x0, #4
 43c:	mul	x0, x0, x3
 440:	cmp	x0, x2
 444:	b.hi	c2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc2c>  // b.pmore
 448:	sub	x21, x0, #0x1
 44c:	mov	x0, x26
 450:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 454:	add	x22, x22, x22, lsl #1
 458:	mov	x0, x23
 45c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 460:	ldr	x1, [sp, #208]
 464:	dup	v0.2d, x21
 468:	add	x2, sp, #0x420
 46c:	add	x0, x19, #0x130
 470:	ldr	x4, [x24, #56]
 474:	ldr	x1, [x1, #56]
 478:	str	x24, [sp, #928]
 47c:	ldr	x3, [x0, #64]
 480:	stur	q0, [x2, #-120]
 484:	add	x22, x1, x22, lsl #4
 488:	ldr	x2, [x0, #48]
 48c:	sub	x3, x3, #0x18
 490:	str	x20, [x22, #8]
 494:	cmp	x2, x3
 498:	ldr	x1, [sp, #944]
 49c:	add	x1, x1, x1, lsl #1
 4a0:	add	x1, x4, x1, lsl #4
 4a4:	str	x20, [x1, #8]
 4a8:	str	x20, [sp, #944]
 4ac:	b.eq	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb6c>  // b.none
 4b0:	add	x1, sp, #0x420
 4b4:	ldp	x4, x5, [x1, #-128]
 4b8:	stp	x4, x5, [x2]
 4bc:	add	x1, x2, #0x18
 4c0:	ldr	x3, [sp, #944]
 4c4:	str	x3, [x2, #16]
 4c8:	str	x1, [x0, #48]
 4cc:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2ec>
 4d0:	stp	x25, x26, [sp, #64]
 4d4:	add	x26, x19, #0xd0
 4d8:	mov	x1, x26
 4dc:	add	x25, x19, #0x110
 4e0:	stp	x23, x24, [sp, #48]
 4e4:	mov	x0, x25
 4e8:	add	x24, x19, #0x8
 4ec:	stp	x27, x28, [sp, #80]
 4f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4f4:	mov	x0, x24
 4f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 4fc:	ldr	x0, [x19, #320]
 500:	ldr	x1, [x19, #352]
 504:	cmp	x1, x0
 508:	b.eq	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.none
 50c:	ldr	w0, [x19, #152]
 510:	cmp	w0, #0x1a
 514:	b.ne	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.any
 518:	mov	x1, x26
 51c:	mov	x0, x25
 520:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 524:	add	x23, sp, #0xe8
 528:	mov	x0, x24
 52c:	add	x27, sp, #0x280
 530:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 534:	mov	x0, x19
 538:	mov	x8, x23
 53c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 540:	ldr	x21, [x19, #256]
 544:	mov	w1, #0xa                   	// #10
 548:	mov	x0, #0xffffffffffffffff    	// #-1
 54c:	str	w1, [sp, #640]
 550:	add	x20, x21, #0x38
 554:	str	x0, [sp, #648]
 558:	ldp	x0, x1, [x20, #8]
 55c:	cmp	x0, x1
 560:	b.eq	b3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb3c>  // b.none
 564:	mov	x1, x27
 568:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 56c:	ldr	x1, [x20, #8]
 570:	add	x1, x1, #0x30
 574:	str	x1, [x20, #8]
 578:	ldr	x0, [x21, #56]
 57c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 580:	movk	x3, #0xaaab
 584:	mov	x2, #0x86a0                	// #34464
 588:	sub	x0, x1, x0
 58c:	movk	x2, #0x1, lsl #16
 590:	asr	x0, x0, #4
 594:	mul	x0, x0, x3
 598:	cmp	x0, x2
 59c:	b.hi	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.pmore
 5a0:	sub	x20, x0, #0x1
 5a4:	mov	x0, x27
 5a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5ac:	str	x21, [sp, #128]
 5b0:	dup	v0.2d, x20
 5b4:	mov	w1, #0xa                   	// #10
 5b8:	mov	x0, x19
 5bc:	mov	x27, #0x0                   	// #0
 5c0:	mov	w21, #0x0                   	// #0
 5c4:	stur	q0, [sp, #136]
 5c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5cc:	ldr	w1, [x19, #152]
 5d0:	sxtw	x20, w0
 5d4:	cmp	w1, #0x19
 5d8:	b.eq	b84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb84>  // b.none
 5dc:	cmp	w1, #0xd
 5e0:	b.ne	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.any
 5e4:	mov	x1, x26
 5e8:	mov	x0, x25
 5ec:	str	wzr, [sp, #100]
 5f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 5f4:	mov	x0, x24
 5f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5fc:	cbz	w22, 628 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x628>
 600:	ldr	w0, [x19, #152]
 604:	cmp	w0, #0x12
 608:	b.ne	628 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x628>  // b.any
 60c:	mov	x1, x26
 610:	mov	w0, #0x1                   	// #1
 614:	str	w0, [sp, #100]
 618:	mov	x0, x25
 61c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 620:	mov	x0, x24
 624:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 628:	cmp	x20, #0x0
 62c:	add	x26, sp, #0x3a0
 630:	mov	x22, #0x0                   	// #0
 634:	b.le	674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x674>
 638:	mov	x0, x23
 63c:	mov	x8, x26
 640:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 644:	add	x22, x22, #0x1
 648:	ldr	x0, [sp, #128]
 64c:	cmp	x20, x22
 650:	ldr	x1, [sp, #144]
 654:	ldr	x2, [x0, #56]
 658:	add	x1, x1, x1, lsl #1
 65c:	ldr	x0, [sp, #936]
 660:	add	x1, x2, x1, lsl #4
 664:	str	x0, [x1, #8]
 668:	ldr	x0, [sp, #944]
 66c:	str	x0, [sp, #144]
 670:	b.ne	638 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x638>  // b.any
 674:	cbnz	w21, a64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa64>
 678:	tbnz	x27, #63, c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>
 67c:	ldr	x21, [x19, #256]
 680:	mov	w1, #0xa                   	// #10
 684:	mov	x0, #0xffffffffffffffff    	// #-1
 688:	str	w1, [sp, #784]
 68c:	add	x20, x21, #0x38
 690:	str	x0, [sp, #792]
 694:	add	x22, sp, #0x310
 698:	ldp	x0, x1, [x20, #8]
 69c:	cmp	x0, x1
 6a0:	b.eq	924 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x924>  // b.none
 6a4:	mov	x1, x22
 6a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6ac:	ldr	x0, [x20, #8]
 6b0:	add	x0, x0, #0x30
 6b4:	str	x0, [x20, #8]
 6b8:	ldr	x24, [x21, #56]
 6bc:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 6c0:	movk	x25, #0xaaab
 6c4:	mov	x20, #0x86a0                	// #34464
 6c8:	sub	x24, x0, x24
 6cc:	movk	x20, #0x1, lsl #16
 6d0:	asr	x24, x24, #4
 6d4:	mul	x24, x24, x25
 6d8:	cmp	x24, x20
 6dc:	b.hi	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.pmore
 6e0:	sub	x0, x24, #0x1
 6e4:	str	x0, [sp, #104]
 6e8:	mov	x0, x22
 6ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6f0:	movi	v0.4s, #0x0
 6f4:	add	x26, sp, #0x3a0
 6f8:	mov	x0, x26
 6fc:	mov	x1, #0x0                   	// #0
 700:	str	xzr, [sp, #928]
 704:	str	xzr, [sp, #936]
 708:	stp	q0, q0, [sp, #944]
 70c:	stp	q0, q0, [sp, #976]
 710:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 714:	cbz	x27, c10 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc10>
 718:	add	x28, sp, #0x118
 71c:	add	x21, sp, #0x370
 720:	stp	x25, x20, [sp, #112]
 724:	add	x25, sp, #0x340
 728:	mov	x22, #0x0                   	// #0
 72c:	nop
 730:	mov	x8, x28
 734:	mov	x0, x23
 738:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 73c:	ldr	x2, [sp, #104]
 740:	str	x2, [sp, #848]
 744:	ldr	x20, [x19, #256]
 748:	mov	w0, #0x2                   	// #2
 74c:	ldrb	w2, [sp, #100]
 750:	mov	x1, x25
 754:	ldr	x3, [sp, #288]
 758:	add	x24, x20, #0x38
 75c:	str	w0, [sp, #832]
 760:	mov	x0, x21
 764:	str	x3, [sp, #840]
 768:	strb	w2, [sp, #856]
 76c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 770:	ldp	x0, x1, [x24, #8]
 774:	cmp	x0, x1
 778:	b.eq	958 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x958>  // b.none
 77c:	mov	x1, x21
 780:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 784:	ldr	x0, [x24, #8]
 788:	add	x0, x0, #0x30
 78c:	str	x0, [x24, #8]
 790:	ldr	x1, [x20, #56]
 794:	sub	x0, x0, x1
 798:	ldr	x1, [sp, #112]
 79c:	asr	x0, x0, #4
 7a0:	mul	x0, x0, x1
 7a4:	ldr	x1, [sp, #120]
 7a8:	cmp	x0, x1
 7ac:	b.hi	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.pmore
 7b0:	sub	x20, x0, #0x1
 7b4:	mov	x0, x21
 7b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7bc:	mov	x0, x25
 7c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7c4:	ldr	x1, [sp, #992]
 7c8:	str	x20, [sp, #880]
 7cc:	ldr	x0, [sp, #976]
 7d0:	sub	x1, x1, #0x8
 7d4:	cmp	x0, x1
 7d8:	b.eq	9c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c4>  // b.none
 7dc:	ldr	x2, [sp, #128]
 7e0:	str	x20, [x0], #8
 7e4:	ldr	x1, [sp, #296]
 7e8:	add	x22, x22, #0x1
 7ec:	ldr	x2, [x2, #56]
 7f0:	str	x0, [sp, #976]
 7f4:	ldr	x0, [sp, #144]
 7f8:	cmp	x27, x22
 7fc:	ldr	x3, [sp, #880]
 800:	add	x0, x0, x0, lsl #1
 804:	add	x0, x2, x0, lsl #4
 808:	str	x3, [x0, #8]
 80c:	str	x1, [sp, #144]
 810:	b.gt	730 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x730>
 814:	add	x1, x1, x1, lsl #1
 818:	ldr	x3, [sp, #944]
 81c:	add	x1, x2, x1, lsl #4
 820:	ldr	x2, [sp, #104]
 824:	ldr	x0, [sp, #976]
 828:	str	x2, [x1, #8]
 82c:	str	x2, [sp, #144]
 830:	cmp	x0, x3
 834:	b.eq	880 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x880>  // b.none
 838:	ldr	x4, [x19, #256]
 83c:	ldr	x1, [sp, #976]
 840:	ldr	x2, [sp, #984]
 844:	cmp	x1, x2
 848:	b.eq	970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x970>  // b.none
 84c:	ldur	x1, [x1, #-8]
 850:	cmp	x0, x2
 854:	ldr	x20, [x4, #56]
 858:	add	x1, x1, x1, lsl #1
 85c:	add	x20, x20, x1, lsl #4
 860:	b.eq	980 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x980>  // b.none
 864:	ldur	q0, [x20, #8]
 868:	sub	x0, x0, #0x8
 86c:	str	x0, [sp, #976]
 870:	cmp	x3, x0
 874:	ext	v0.16b, v0.16b, v0.16b, #8
 878:	stur	q0, [x20, #8]
 87c:	b.ne	83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x83c>  // b.any
 880:	ldr	x0, [sp, #928]
 884:	cbz	x0, 8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b8>
 888:	ldr	x21, [sp, #1000]
 88c:	ldr	x20, [sp, #968]
 890:	add	x21, x21, #0x8
 894:	cmp	x20, x21
 898:	b.cs	8b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b4>  // b.hs, b.nlast
 89c:	nop
 8a0:	ldr	x0, [x20], #8
 8a4:	bl	0 <_ZdlPv>
 8a8:	cmp	x21, x20
 8ac:	b.hi	8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8a0>  // b.pmore
 8b0:	ldr	x0, [sp, #928]
 8b4:	bl	0 <_ZdlPv>
 8b8:	ldr	x2, [x19, #368]
 8bc:	add	x0, x19, #0x130
 8c0:	ldr	x1, [x0, #48]
 8c4:	sub	x2, x2, #0x18
 8c8:	cmp	x1, x2
 8cc:	b.eq	b78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb78>  // b.none
 8d0:	ldp	x2, x3, [sp, #128]
 8d4:	stp	x2, x3, [x1]
 8d8:	ldr	x3, [sp, #144]
 8dc:	str	x3, [x1, #16]
 8e0:	add	x2, x1, #0x18
 8e4:	str	x2, [x0, #48]
 8e8:	mov	w0, #0x1                   	// #1
 8ec:	ldp	x23, x24, [sp, #48]
 8f0:	ldp	x25, x26, [sp, #64]
 8f4:	ldp	x27, x28, [sp, #80]
 8f8:	b	48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x48>
 8fc:	ldr	w0, [x19, #152]
 900:	cmp	w0, #0x12
 904:	b.ne	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x348>  // b.any
 908:	mov	x1, x24
 90c:	mov	x0, x23
 910:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 914:	mov	w21, #0x1                   	// #1
 918:	mov	x0, x20
 91c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 920:	b	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x348>
 924:	mov	x1, x0
 928:	mov	x2, x22
 92c:	mov	x0, x20
 930:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 934:	ldr	x0, [x21, #64]
 938:	b	6b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6b8>
 93c:	mov	x1, x23
 940:	mov	x0, x21
 944:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 948:	mov	w25, #0x1                   	// #1
 94c:	mov	x0, x20
 950:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 954:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x200>
 958:	mov	x1, x0
 95c:	mov	x2, x21
 960:	mov	x0, x24
 964:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 968:	ldr	x0, [x20, #64]
 96c:	b	790 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x790>
 970:	ldr	x1, [sp, #1000]
 974:	ldur	x1, [x1, #-8]
 978:	add	x1, x1, #0x200
 97c:	b	84c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x84c>
 980:	bl	0 <_ZdlPv>
 984:	ldr	x0, [sp, #1000]
 988:	ldur	q0, [x20, #8]
 98c:	sub	x1, x0, #0x8
 990:	ldur	x0, [x0, #-8]
 994:	str	x0, [sp, #984]
 998:	ext	v0.16b, v0.16b, v0.16b, #8
 99c:	str	x1, [sp, #1000]
 9a0:	add	x1, x0, #0x200
 9a4:	add	x0, x0, #0x1f8
 9a8:	str	x0, [sp, #976]
 9ac:	str	x1, [sp, #992]
 9b0:	ldr	x3, [sp, #944]
 9b4:	stur	q0, [x20, #8]
 9b8:	cmp	x3, x0
 9bc:	b.ne	838 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x838>  // b.any
 9c0:	b	880 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x880>
 9c4:	mov	x1, x21
 9c8:	mov	x0, x26
 9cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9d0:	add	x22, x22, #0x1
 9d4:	ldr	x1, [sp, #128]
 9d8:	cmp	x27, x22
 9dc:	ldr	x0, [sp, #144]
 9e0:	ldr	x2, [x1, #56]
 9e4:	add	x0, x0, x0, lsl #1
 9e8:	ldr	x3, [sp, #880]
 9ec:	add	x0, x2, x0, lsl #4
 9f0:	ldr	x1, [sp, #296]
 9f4:	str	x3, [x0, #8]
 9f8:	str	x1, [sp, #144]
 9fc:	b.gt	730 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x730>
 a00:	b	814 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x814>
 a04:	mov	x1, x0
 a08:	mov	x2, x24
 a0c:	mov	x0, x20
 a10:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a14:	ldr	x0, [x22, #64]
 a18:	b	104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x104>
 a1c:	mov	x1, x0
 a20:	mov	x2, x23
 a24:	mov	x0, x20
 a28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a2c:	ldr	x0, [x24, #64]
 a30:	b	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x264>
 a34:	mov	x1, x0
 a38:	mov	x2, x26
 a3c:	mov	x0, x25
 a40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a44:	ldr	x1, [x24, #64]
 a48:	b	420 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x420>
 a4c:	mov	x1, x0
 a50:	mov	x2, x24
 a54:	mov	x0, x20
 a58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a5c:	ldr	x0, [x23, #64]
 a60:	b	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x394>
 a64:	mov	x0, x23
 a68:	add	x8, sp, #0x100
 a6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a70:	add	x22, sp, #0x2b0
 a74:	ldp	x2, x21, [sp, #264]
 a78:	str	x2, [sp, #704]
 a7c:	ldr	x24, [x19, #256]
 a80:	mov	w4, #0x2                   	// #2
 a84:	ldrb	w2, [sp, #100]
 a88:	mov	x3, #0xffffffffffffffff    	// #-1
 a8c:	add	x20, x24, #0x38
 a90:	add	x23, sp, #0x2e0
 a94:	mov	x1, x22
 a98:	mov	x0, x23
 a9c:	str	w4, [sp, #688]
 aa0:	str	x3, [sp, #696]
 aa4:	strb	w2, [sp, #712]
 aa8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 aac:	ldp	x0, x1, [x20, #8]
 ab0:	cmp	x0, x1
 ab4:	b.eq	bdc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbdc>  // b.none
 ab8:	mov	x1, x23
 abc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ac0:	ldr	x0, [x20, #8]
 ac4:	add	x0, x0, #0x30
 ac8:	str	x0, [x20, #8]
 acc:	ldr	x20, [x24, #56]
 ad0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 ad4:	movk	x2, #0xaaab
 ad8:	mov	x1, #0x86a0                	// #34464
 adc:	sub	x20, x0, x20
 ae0:	movk	x1, #0x1, lsl #16
 ae4:	asr	x20, x20, #4
 ae8:	mul	x20, x20, x2
 aec:	cmp	x20, x1
 af0:	b.hi	c28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc28>  // b.pmore
 af4:	mov	x0, x23
 af8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 afc:	mov	x0, x22
 b00:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b04:	ldr	x0, [sp, #256]
 b08:	add	x21, x21, x21, lsl #1
 b0c:	ldr	x1, [sp, #128]
 b10:	sub	x20, x20, #0x1
 b14:	ldr	x0, [x0, #56]
 b18:	ldr	x1, [x1, #56]
 b1c:	add	x0, x0, x21, lsl #4
 b20:	str	x20, [x0, #8]
 b24:	ldr	x0, [sp, #144]
 b28:	add	x0, x0, x0, lsl #1
 b2c:	add	x0, x1, x0, lsl #4
 b30:	str	x20, [x0, #8]
 b34:	str	x20, [sp, #144]
 b38:	b	8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b8>
 b3c:	mov	x1, x0
 b40:	mov	x2, x27
 b44:	mov	x0, x20
 b48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b4c:	ldr	x1, [x21, #64]
 b50:	b	578 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x578>
 b54:	add	x1, sp, #0x3a0
 b58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b5c:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x198>
 b60:	mov	x1, x21
 b64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b68:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2ec>
 b6c:	add	x1, sp, #0x3a0
 b70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b74:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2ec>
 b78:	add	x1, sp, #0x80
 b7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b80:	b	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8e8>
 b84:	mov	x1, x26
 b88:	mov	x0, x25
 b8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 b90:	mov	w21, #0x1                   	// #1
 b94:	mov	x0, x24
 b98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b9c:	ldr	w1, [x19, #152]
 ba0:	cmp	w1, #0x1a
 ba4:	b.ne	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5dc>  // b.any
 ba8:	mov	x1, x26
 bac:	mov	x0, x25
 bb0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 bb4:	mov	w21, #0x0                   	// #0
 bb8:	mov	x0, x24
 bbc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bc0:	mov	w1, #0xa                   	// #10
 bc4:	mov	x0, x19
 bc8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bcc:	sxtw	x27, w0
 bd0:	ldr	w1, [x19, #152]
 bd4:	sub	x27, x27, x20
 bd8:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5dc>
 bdc:	mov	x1, x0
 be0:	mov	x2, x23
 be4:	mov	x0, x20
 be8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bec:	ldr	x0, [x24, #64]
 bf0:	b	acc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xacc>
 bf4:	mov	x1, x24
 bf8:	mov	x0, x23
 bfc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 c00:	mov	w21, #0x1                   	// #1
 c04:	mov	x0, x20
 c08:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c0c:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa4>
 c10:	ldr	x0, [sp, #128]
 c14:	ldr	x1, [sp, #144]
 c18:	ldr	x2, [x0, #56]
 c1c:	b	814 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x814>
 c20:	stp	x25, x26, [sp, #64]
 c24:	stp	x27, x28, [sp, #80]
 c28:	bl	0 <abort>
 c2c:	stp	x27, x28, [sp, #80]
 c30:	bl	0 <abort>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	sub	x19, x2, x1
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x8
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x1
  20:	mov	x24, x0
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	cmp	x19, #0x0
  2c:	b.lt	f0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf0>  // b.tstop
  30:	mov	x22, x0
  34:	b.eq	e4 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe4>  // b.none
  38:	mov	x0, x19
  3c:	bl	0 <_Znwm>
  40:	mov	x2, x19
  44:	mov	x20, x0
  48:	mov	x1, x23
  4c:	add	x19, x0, x19
  50:	bl	0 <memcpy>
  54:	ldr	x3, [x22]
  58:	mov	x2, x19
  5c:	mov	x1, x20
  60:	mov	x0, x22
  64:	ldr	x3, [x3, #40]
  68:	blr	x3
  6c:	mov	x0, x24
  70:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  74:	mov	x22, x0
  78:	add	x0, sp, #0x40
  7c:	mov	x2, x19
  80:	mov	x1, x20
  84:	add	x19, x0, #0x10
  88:	mov	w3, #0x0                   	// #0
  8c:	str	x19, [sp, #64]
  90:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  94:	ldr	x2, [x22]
  98:	mov	x0, x22
  9c:	mov	x8, x21
  a0:	ldr	x3, [x2, #24]
  a4:	ldp	x1, x2, [sp, #64]
  a8:	add	x2, x1, x2
  ac:	blr	x3
  b0:	ldr	x0, [sp, #64]
  b4:	cmp	x0, x19
  b8:	b.eq	c0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xc0>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	cbz	x20, cc <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xcc>
  c4:	mov	x0, x20
  c8:	bl	0 <_ZdlPv>
  cc:	mov	x0, x21
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldp	x29, x30, [sp], #96
  e0:	ret
  e4:	mov	x20, #0x0                   	// #0
  e8:	mov	x19, #0x0                   	// #0
  ec:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>
  f0:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, sp, #0x70
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x20, x1
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x27, x2
  24:	add	x28, x21, #0x10
  28:	str	x8, [sp, #104]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	stp	x28, xzr, [sp, #112]
  34:	cmp	x20, x27
  38:	mov	x24, x0
  3c:	strb	wzr, [sp, #128]
  40:	b.eq	c4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xc4>  // b.none
  44:	stp	x25, x26, [sp, #64]
  48:	adrp	x25, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  4c:	add	x25, x25, #0x0
  50:	mov	x22, #0xf                   	// #15
  54:	nop
  58:	ldrb	w19, [x20]
  5c:	mov	w23, w19
  60:	add	x0, x24, w19, sxtw
  64:	ldrb	w0, [x0, #313]
  68:	cbnz	w0, 158 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x158>
  6c:	ldr	x0, [x24]
  70:	ldr	x3, [x0, #64]
  74:	cmp	x3, x25
  78:	b.ne	1b4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x1b4>  // b.any
  7c:	add	x23, x24, w23, sxtw
  80:	cbz	w19, 88 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x88>
  84:	strb	w19, [x23, #313]
  88:	ldp	x1, x26, [sp, #112]
  8c:	ldr	x0, [sp, #128]
  90:	cmp	x1, x28
  94:	add	x23, x26, #0x1
  98:	csel	x0, x0, x22, ne  // ne = any
  9c:	cmp	x23, x0
  a0:	b.hi	178 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x178>  // b.pmore
  a4:	strb	w19, [x1, x26]
  a8:	add	x20, x20, #0x1
  ac:	str	x23, [sp, #120]
  b0:	cmp	x27, x20
  b4:	ldr	x0, [sp, #112]
  b8:	strb	wzr, [x0, x23]
  bc:	b.ne	58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>  // b.any
  c0:	ldp	x25, x26, [sp, #64]
  c4:	adrp	x23, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  c8:	ldr	x19, [x23]
  cc:	add	x20, x19, #0x400
  d0:	b	e0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe0>
  d4:	add	x19, x19, #0x8
  d8:	cmp	x20, x19
  dc:	b.eq	200 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x200>  // b.none
  e0:	ldr	x1, [x19]
  e4:	mov	x0, x21
  e8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  ec:	cbnz	w0, d4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xd4>
  f0:	ldr	x23, [x23]
  f4:	ldrb	w0, [x24, #56]
  f8:	sub	x19, x19, x23
  fc:	ubfx	w19, w19, #3, #8
 100:	cbz	w0, 1cc <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x1cc>
 104:	add	x19, x24, w19, sxtw
 108:	ldrb	w19, [x19, #57]
 10c:	ldr	x3, [sp, #104]
 110:	mov	w2, w19
 114:	mov	x1, #0x1                   	// #1
 118:	add	x0, x3, #0x10
 11c:	str	x0, [x3]
 120:	mov	x0, x3
 124:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 128:	ldr	x0, [sp, #112]
 12c:	add	x21, x21, #0x10
 130:	cmp	x0, x21
 134:	b.eq	13c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x13c>  // b.none
 138:	bl	0 <_ZdlPv>
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldp	x23, x24, [sp, #48]
 148:	ldp	x27, x28, [sp, #80]
 14c:	ldr	x0, [sp, #104]
 150:	ldp	x29, x30, [sp], #144
 154:	ret
 158:	ldp	x1, x26, [sp, #112]
 15c:	mov	w19, w0
 160:	ldr	x0, [sp, #128]
 164:	cmp	x1, x28
 168:	add	x23, x26, #0x1
 16c:	csel	x0, x0, x22, ne  // ne = any
 170:	cmp	x23, x0
 174:	b.ls	a4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xa4>  // b.plast
 178:	mov	x0, x21
 17c:	mov	x1, x26
 180:	mov	x4, #0x1                   	// #1
 184:	mov	x3, #0x0                   	// #0
 188:	mov	x2, #0x0                   	// #0
 18c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 190:	ldr	x0, [sp, #112]
 194:	add	x20, x20, #0x1
 198:	cmp	x27, x20
 19c:	strb	w19, [x0, x26]
 1a0:	str	x23, [sp, #120]
 1a4:	ldr	x0, [sp, #112]
 1a8:	strb	wzr, [x0, x23]
 1ac:	b.ne	58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>  // b.any
 1b0:	b	c0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xc0>
 1b4:	mov	w1, w19
 1b8:	mov	x0, x24
 1bc:	mov	w2, #0x0                   	// #0
 1c0:	blr	x3
 1c4:	and	w19, w0, #0xff
 1c8:	b	7c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x7c>
 1cc:	mov	x0, x24
 1d0:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 1d4:	ldr	x1, [x24]
 1d8:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
 1dc:	add	x0, x0, #0x0
 1e0:	ldr	x2, [x1, #48]
 1e4:	cmp	x2, x0
 1e8:	b.eq	10c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x10c>  // b.none
 1ec:	mov	w1, w19
 1f0:	mov	x0, x24
 1f4:	blr	x2
 1f8:	and	w19, w0, #0xff
 1fc:	b	10c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x10c>
 200:	ldr	x1, [sp, #104]
 204:	add	x0, x1, #0x10
 208:	stp	x0, xzr, [x1]
 20c:	strb	wzr, [x1, #16]
 210:	b	128 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x128>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	ldp	x24, x21, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x1
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #5
  30:	b.eq	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1d8>  // b.none
  34:	mov	x23, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x19, x24
  44:	cbz	x0, 1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x20, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.plast
  58:	mov	x0, x20
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x20, x0, x20
  68:	add	x25, x0, #0x20
  6c:	ldp	x1, x2, [x26]
  70:	add	x0, x22, x27
  74:	add	x4, x0, #0x10
  78:	str	x4, [x22, x27]
  7c:	mov	w3, #0x0                   	// #0
  80:	add	x2, x1, x2
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  88:	cmp	x19, x24
  8c:	b.eq	e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>  // b.none
  90:	mov	x2, x22
  94:	mov	x3, x24
  98:	mov	x4, x3
  9c:	add	x1, x2, #0x10
  a0:	str	x1, [x2]
  a4:	ldr	x5, [x4], #16
  a8:	cmp	x5, x4
  ac:	b.eq	15c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x15c>  // b.none
  b0:	str	x5, [x2]
  b4:	add	x3, x3, #0x20
  b8:	add	x2, x2, #0x20
  bc:	ldur	x0, [x3, #-16]
  c0:	stur	x0, [x2, #-16]
  c4:	ldur	x1, [x3, #-24]
  c8:	stur	x1, [x2, #-24]
  cc:	cmp	x19, x3
  d0:	b.ne	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x98>  // b.any
  d4:	sub	x25, x19, x24
  d8:	add	x25, x25, #0x20
  dc:	add	x25, x22, x25
  e0:	cmp	x19, x21
  e4:	b.eq	12c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
  e8:	mov	x3, x19
  ec:	mov	x2, x25
  f0:	mov	x4, x3
  f4:	add	x1, x2, #0x10
  f8:	str	x1, [x2]
  fc:	ldr	x5, [x4], #16
 100:	cmp	x5, x4
 104:	b.eq	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.none
 108:	ldp	x4, x1, [x3, #8]
 10c:	stp	x5, x4, [x2]
 110:	add	x3, x3, #0x20
 114:	str	x1, [x2, #16]
 118:	cmp	x3, x21
 11c:	add	x2, x2, #0x20
 120:	b.ne	f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.any
 124:	sub	x19, x21, x19
 128:	add	x25, x25, x19
 12c:	cbz	x24, 138 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x138>
 130:	mov	x0, x24
 134:	bl	0 <_ZdlPv>
 138:	ldr	x27, [sp, #80]
 13c:	stp	x22, x25, [x23]
 140:	str	x20, [x23, #16]
 144:	ldp	x19, x20, [sp, #16]
 148:	ldp	x21, x22, [sp, #32]
 14c:	ldp	x23, x24, [sp, #48]
 150:	ldp	x25, x26, [sp, #64]
 154:	ldp	x29, x30, [sp], #96
 158:	ret
 15c:	ldp	x4, x5, [x3, #16]
 160:	stp	x4, x5, [x2, #16]
 164:	add	x3, x3, #0x20
 168:	ldur	x0, [x3, #-24]
 16c:	str	x0, [x2, #8]
 170:	cmp	x19, x3
 174:	add	x2, x2, #0x20
 178:	b.ne	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x98>  // b.any
 17c:	b	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>
 180:	ldr	x0, [x3, #8]
 184:	str	x0, [x2, #8]
 188:	ldp	x4, x5, [x3, #16]
 18c:	stp	x4, x5, [x2, #16]
 190:	add	x3, x3, #0x20
 194:	cmp	x21, x3
 198:	add	x2, x2, #0x20
 19c:	b.ne	f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.any
 1a0:	sub	x19, x21, x19
 1a4:	add	x25, x25, x19
 1a8:	b	12c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>
 1ac:	cbnz	x0, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>
 1b0:	mov	x25, #0x20                  	// #32
 1b4:	mov	x20, #0x0                   	// #0
 1b8:	mov	x22, #0x0                   	// #0
 1bc:	b	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 1c0:	mov	x20, #0x20                  	// #32
 1c4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1c8:	cmp	x0, x3
 1cc:	csel	x0, x0, x3, ls  // ls = plast
 1d0:	lsl	x20, x0, #5
 1d4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1d8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1dc:	add	x0, x0, #0x0
 1e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x25, x26, [sp, #64]
  1c:	ldp	x25, x21, [x20]
  20:	stp	x23, x24, [sp, #48]
  24:	str	x27, [sp, #80]
  28:	sub	x3, x21, x25
  2c:	cmp	x3, x0
  30:	b.eq	110 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x110>  // b.none
  34:	mov	x24, x1
  38:	mov	x22, x2
  3c:	sub	x26, x1, x25
  40:	cbz	x3, 108 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x108>
  44:	cmp	x3, x3, lsl #1
  48:	lsl	x19, x3, #1
  4c:	b.ls	d8 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd8>  // b.plast
  50:	mov	x19, x0
  54:	mov	x0, x19
  58:	bl	0 <_Znwm>
  5c:	mov	x23, x0
  60:	add	x19, x0, x19
  64:	ldrb	w0, [x22]
  68:	add	x22, x26, #0x1
  6c:	strb	w0, [x23, x26]
  70:	sub	x21, x21, x24
  74:	add	x22, x23, x22
  78:	cmp	x26, #0x0
  7c:	add	x27, x22, x21
  80:	b.gt	b4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xb4>
  84:	cmp	x21, #0x0
  88:	b.gt	f0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xf0>
  8c:	cbnz	x25, cc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xcc>
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x25, x26, [sp, #64]
  98:	stp	x23, x27, [x20]
  9c:	str	x19, [x20, #16]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldr	x27, [sp, #80]
  ac:	ldp	x29, x30, [sp], #96
  b0:	ret
  b4:	mov	x2, x26
  b8:	mov	x1, x25
  bc:	mov	x0, x23
  c0:	bl	0 <memmove>
  c4:	cmp	x21, #0x0
  c8:	b.gt	f0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xf0>
  cc:	mov	x0, x25
  d0:	bl	0 <_ZdlPv>
  d4:	b	90 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x90>
  d8:	cmp	x19, #0x0
  dc:	b.lt	50 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x50>  // b.tstop
  e0:	b.ne	54 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x54>  // b.any
  e4:	mov	x19, #0x0                   	// #0
  e8:	mov	x23, #0x0                   	// #0
  ec:	b	64 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x64>
  f0:	mov	x2, x21
  f4:	mov	x1, x24
  f8:	mov	x0, x22
  fc:	bl	0 <memcpy>
 100:	cbz	x25, 90 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x90>
 104:	b	cc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xcc>
 108:	mov	x19, #0x1                   	// #1
 10c:	b	54 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x54>
 110:	adrp	x0, 0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>:
   0:	ldp	x4, x2, [x0, #8]
   4:	mov	x3, x0
   8:	cmp	x4, x2
   c:	b.eq	28 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x28>  // b.none
  10:	ldrb	w0, [x1]
  14:	strb	w0, [x4]
  18:	ldr	x0, [x3, #8]
  1c:	add	x0, x0, #0x1
  20:	str	x0, [x3, #8]
  24:	ret
  28:	mov	x2, x1
  2c:	mov	x1, x4
  30:	b	0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0, #104]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	strb	w0, [sp, #47]
  30:	ldp	x1, x2, [x19, #8]
  34:	cmp	x1, x2
  38:	b.eq	58 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x58>  // b.none
  3c:	strb	w0, [x1]
  40:	ldr	x0, [x19, #8]
  44:	add	x0, x0, #0x1
  48:	str	x0, [x19, #8]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret
  58:	mov	x0, x19
  5c:	add	x2, sp, #0x2f
  60:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0, #104]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	strb	w0, [sp, #47]
  30:	ldp	x1, x2, [x19, #8]
  34:	cmp	x1, x2
  38:	b.eq	58 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x58>  // b.none
  3c:	strb	w0, [x1]
  40:	ldr	x0, [x19, #8]
  44:	add	x0, x0, #0x1
  48:	str	x0, [x19, #8]
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret
  58:	mov	x0, x19
  5c:	add	x2, sp, #0x2f
  60:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	sub	x21, x1, x0
  18:	mov	x22, x2
  1c:	str	x23, [sp, #48]
  20:	cmp	xzr, x21, asr #7
  24:	mov	x23, x1
  28:	b.ge	200 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x200>  // b.tcont
  2c:	asr	x21, x21, #7
  30:	ldr	x20, [x2, #8]
  34:	add	x21, x0, x21, lsl #7
  38:	b	6c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x6c>
  3c:	ldr	x3, [x19, #40]
  40:	cmp	x20, x3
  44:	b.eq	a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa8>  // b.none
  48:	ldr	x3, [x19, #72]
  4c:	cmp	x20, x3
  50:	b.eq	d8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xd8>  // b.none
  54:	ldr	x3, [x19, #104]
  58:	cmp	x20, x3
  5c:	b.eq	108 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x108>  // b.none
  60:	add	x19, x19, #0x80
  64:	cmp	x21, x19
  68:	b.eq	138 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x138>  // b.none
  6c:	ldr	x3, [x19, #8]
  70:	cmp	x3, x20
  74:	b.ne	3c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x3c>  // b.any
  78:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
  7c:	ldr	x0, [x19]
  80:	mov	x2, x20
  84:	ldr	x1, [x22]
  88:	bl	0 <memcmp>
  8c:	cbnz	w0, 3c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x3c>
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret
  a8:	cbz	x20, c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xc0>
  ac:	ldr	x1, [x22]
  b0:	mov	x2, x20
  b4:	ldr	x0, [x19, #32]
  b8:	bl	0 <memcmp>
  bc:	cbnz	w0, 48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>
  c0:	add	x0, x19, #0x20
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldr	x23, [sp, #48]
  d0:	ldp	x29, x30, [sp], #64
  d4:	ret
  d8:	cbz	x20, f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xf0>
  dc:	ldr	x1, [x22]
  e0:	mov	x2, x20
  e4:	ldr	x0, [x19, #64]
  e8:	bl	0 <memcmp>
  ec:	cbnz	w0, 54 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x54>
  f0:	add	x0, x19, #0x40
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldp	x21, x22, [sp, #32]
  fc:	ldr	x23, [sp, #48]
 100:	ldp	x29, x30, [sp], #64
 104:	ret
 108:	cbz	x20, 120 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x120>
 10c:	ldr	x1, [x22]
 110:	mov	x2, x20
 114:	ldr	x0, [x19, #96]
 118:	bl	0 <memcmp>
 11c:	cbnz	w0, 60 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x60>
 120:	add	x0, x19, #0x60
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldr	x23, [sp, #48]
 130:	ldp	x29, x30, [sp], #64
 134:	ret
 138:	sub	x0, x23, x19
 13c:	asr	x0, x0, #5
 140:	cmp	x0, #0x2
 144:	b.eq	1a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1a8>  // b.none
 148:	cmp	x0, #0x3
 14c:	b.eq	190 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x190>  // b.none
 150:	cmp	x0, #0x1
 154:	b.eq	160 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x160>  // b.none
 158:	mov	x0, x23
 15c:	b	94 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x94>
 160:	ldr	x20, [x22, #8]
 164:	ldr	x0, [x19, #8]
 168:	cmp	x0, x20
 16c:	b.ne	158 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x158>  // b.any
 170:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 174:	ldr	x0, [x19]
 178:	mov	x2, x20
 17c:	ldr	x1, [x22]
 180:	bl	0 <memcmp>
 184:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 188:	mov	x0, x23
 18c:	b	94 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x94>
 190:	ldr	x0, [x19, #8]
 194:	ldr	x20, [x22, #8]
 198:	cmp	x0, x20
 19c:	b.eq	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>  // b.none
 1a0:	add	x19, x19, #0x20
 1a4:	b	1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 1a8:	ldr	x20, [x22, #8]
 1ac:	ldr	x0, [x19, #8]
 1b0:	cmp	x0, x20
 1b4:	b.eq	1c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c0>  // b.none
 1b8:	add	x19, x19, #0x20
 1bc:	b	164 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x164>
 1c0:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1c4:	ldr	x0, [x19]
 1c8:	mov	x2, x20
 1cc:	ldr	x1, [x22]
 1d0:	bl	0 <memcmp>
 1d4:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1d8:	add	x19, x19, #0x20
 1dc:	b	164 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x164>
 1e0:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1e4:	ldr	x0, [x19]
 1e8:	mov	x2, x20
 1ec:	ldr	x1, [x22]
 1f0:	bl	0 <memcmp>
 1f4:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1f8:	add	x19, x19, #0x20
 1fc:	b	1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 200:	asr	x0, x21, #5
 204:	b	140 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x140>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x3fffffffffffffff    	// #4611686018427387903
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x22, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x24, x0
  24:	stp	x27, x28, [sp, #80]
  28:	sub	x0, x26, x22
  2c:	cmp	x3, x0, asr #1
  30:	b.eq	2d4 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2d4>  // b.none
  34:	mov	x20, x1
  38:	mov	x23, x1
  3c:	mov	x27, x2
  40:	asr	x1, x0, #1
  44:	sub	x28, x20, x22
  48:	cbz	x1, 288 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x288>
  4c:	cmp	x1, x0
  50:	mov	x25, #0x7ffffffffffffffe    	// #9223372036854775806
  54:	b.ls	274 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x274>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	add	x25, x0, x25
  68:	add	x19, x0, #0x2
  6c:	ldrh	w0, [x27]
  70:	cmp	x20, x22
  74:	strh	w0, [x21, x28]
  78:	b.eq	164 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x164>  // b.none
  7c:	add	x0, x21, #0xf
  80:	sub	x19, x20, #0x2
  84:	sub	x0, x0, x22
  88:	sub	x19, x19, x22
  8c:	cmp	x0, #0x1e
  90:	ccmp	x19, #0xc, #0x0, hi  // hi = pmore
  94:	lsr	x0, x19, #1
  98:	b.ls	290 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x290>  // b.plast
  9c:	add	x0, x0, #0x1
  a0:	mov	x2, #0x0                   	// #0
  a4:	lsr	x3, x0, #3
  a8:	lsl	x3, x3, #4
  ac:	nop
  b0:	ldr	q0, [x22, x2]
  b4:	str	q0, [x21, x2]
  b8:	add	x2, x2, #0x10
  bc:	cmp	x2, x3
  c0:	b.ne	b0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb0>  // b.any
  c4:	and	x3, x0, #0xfffffffffffffff8
  c8:	cmp	x0, x3
  cc:	lsl	x3, x3, #1
  d0:	add	x2, x22, x3
  d4:	add	x0, x21, x3
  d8:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
  dc:	ldrh	w4, [x22, x3]
  e0:	add	x1, x2, #0x2
  e4:	strh	w4, [x21, x3]
  e8:	cmp	x20, x1
  ec:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
  f0:	ldrh	w3, [x2, #2]
  f4:	add	x1, x2, #0x4
  f8:	strh	w3, [x0, #2]
  fc:	cmp	x20, x1
 100:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
 104:	ldrh	w3, [x2, #4]
 108:	add	x1, x2, #0x6
 10c:	strh	w3, [x0, #4]
 110:	cmp	x20, x1
 114:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
 118:	ldrh	w3, [x2, #6]
 11c:	add	x1, x2, #0x8
 120:	strh	w3, [x0, #6]
 124:	cmp	x20, x1
 128:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
 12c:	ldrh	w3, [x2, #8]
 130:	add	x1, x2, #0xa
 134:	strh	w3, [x0, #8]
 138:	cmp	x20, x1
 13c:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
 140:	ldrh	w3, [x2, #10]
 144:	add	x1, x2, #0xc
 148:	strh	w3, [x0, #10]
 14c:	cmp	x20, x1
 150:	b.eq	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>  // b.none
 154:	ldrh	w1, [x2, #12]
 158:	strh	w1, [x0, #12]
 15c:	add	x19, x19, #0x4
 160:	add	x19, x21, x19
 164:	cmp	x20, x26
 168:	b.eq	244 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x244>  // b.none
 16c:	sub	x4, x26, x20
 170:	sub	x4, x4, #0x2
 174:	cmp	x4, #0xc
 178:	lsr	x0, x4, #1
 17c:	add	x0, x0, #0x1
 180:	b.ls	2bc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2bc>  // b.plast
 184:	lsr	x3, x0, #3
 188:	mov	x2, #0x0                   	// #0
 18c:	lsl	x3, x3, #4
 190:	ldr	q0, [x20, x2]
 194:	str	q0, [x19, x2]
 198:	add	x2, x2, #0x10
 19c:	cmp	x2, x3
 1a0:	b.ne	190 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x190>  // b.any
 1a4:	and	x2, x0, #0xfffffffffffffff8
 1a8:	cmp	x0, x2
 1ac:	lsl	x2, x2, #1
 1b0:	add	x23, x20, x2
 1b4:	add	x1, x19, x2
 1b8:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 1bc:	mov	x0, x23
 1c0:	ldrh	w2, [x0], #2
 1c4:	strh	w2, [x1]
 1c8:	cmp	x26, x0
 1cc:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 1d0:	ldrh	w2, [x23, #2]
 1d4:	add	x0, x23, #0x4
 1d8:	strh	w2, [x1, #2]
 1dc:	cmp	x26, x0
 1e0:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 1e4:	ldrh	w2, [x23, #4]
 1e8:	add	x0, x23, #0x6
 1ec:	strh	w2, [x1, #4]
 1f0:	cmp	x26, x0
 1f4:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 1f8:	ldrh	w2, [x23, #6]
 1fc:	add	x0, x23, #0x8
 200:	strh	w2, [x1, #6]
 204:	cmp	x26, x0
 208:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 20c:	ldrh	w2, [x23, #8]
 210:	add	x0, x23, #0xa
 214:	strh	w2, [x1, #8]
 218:	cmp	x26, x0
 21c:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 220:	ldrh	w2, [x23, #10]
 224:	add	x0, x23, #0xc
 228:	strh	w2, [x1, #10]
 22c:	cmp	x26, x0
 230:	b.eq	23c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x23c>  // b.none
 234:	ldrh	w0, [x23, #12]
 238:	strh	w0, [x1, #12]
 23c:	add	x4, x4, #0x2
 240:	add	x19, x19, x4
 244:	cbz	x22, 250 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x250>
 248:	mov	x0, x22
 24c:	bl	0 <_ZdlPv>
 250:	ldp	x27, x28, [sp, #80]
 254:	stp	x21, x19, [x24]
 258:	str	x25, [x24, #16]
 25c:	ldp	x19, x20, [sp, #16]
 260:	ldp	x21, x22, [sp, #32]
 264:	ldp	x23, x24, [sp, #48]
 268:	ldp	x25, x26, [sp, #64]
 26c:	ldp	x29, x30, [sp], #96
 270:	ret
 274:	cbnz	x0, 2c4 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2c4>
 278:	mov	x19, #0x2                   	// #2
 27c:	mov	x25, #0x0                   	// #0
 280:	mov	x21, #0x0                   	// #0
 284:	b	6c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x6c>
 288:	mov	x25, #0x2                   	// #2
 28c:	b	58 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 290:	mov	x3, x21
 294:	mov	x2, x22
 298:	ldrb	w1, [x2]
 29c:	add	x2, x2, #0x2
 2a0:	ldurb	w0, [x2, #-1]
 2a4:	add	x3, x3, #0x2
 2a8:	sturb	w1, [x3, #-2]
 2ac:	cmp	x20, x2
 2b0:	sturb	w0, [x3, #-1]
 2b4:	b.ne	298 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x298>  // b.any
 2b8:	b	15c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x15c>
 2bc:	mov	x1, x19
 2c0:	b	1bc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>
 2c4:	cmp	x0, x3
 2c8:	csel	x0, x0, x3, ls  // ls = plast
 2cc:	lsl	x25, x0, #1
 2d0:	b	58 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 2d4:	adrp	x0, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 2d8:	add	x0, x0, #0x0
 2dc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	ldp	x3, x2, [x0, #8]
   4:	mov	x4, x0
   8:	cmp	x3, x2
   c:	b.eq	20 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x20>  // b.none
  10:	ldrh	w0, [x1]
  14:	strh	w0, [x3], #2
  18:	str	x3, [x4, #8]
  1c:	ret
  20:	mov	x2, x1
  24:	mov	x1, x3
  28:	b	0 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f0>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x378>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x16c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x0                   	// #0
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #104]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ubfx	x3, x0, #16, #8
  ac:	str	w0, [sp, #88]
  b0:	mvn	w1, w3
  b4:	ands	w2, w0, #0xffff
  b8:	and	w1, w1, #0x1
  bc:	and	w19, w19, #0x100
  c0:	csel	w1, w1, wzr, eq  // eq = none
  c4:	cbnz	w1, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
  c8:	cbnz	w19, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  cc:	ldrb	w0, [x21, #98]
  d0:	ldrh	w1, [x21, #96]
  d4:	orr	w0, w0, w3
  d8:	strb	w0, [x21, #98]
  dc:	orr	w2, w2, w1
  e0:	strh	w2, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #160
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #160
 128:	ret
 12c:	ldrb	w2, [x22, #1]
 130:	mov	x0, x21
 134:	add	x1, sp, #0x80
 138:	strb	w2, [sp, #128]
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 140:	strb	w19, [x22, #1]
 144:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 148:	add	x0, x21, #0x48
 14c:	ldp	x1, x4, [x0, #8]
 150:	cmp	x1, x4
 154:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>  // b.none
 158:	strh	w2, [x1]
 15c:	add	x2, x1, #0x4
 160:	strb	w3, [x1, #2]
 164:	str	x2, [x0, #8]
 168:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 16c:	ldrb	w2, [x22, #1]
 170:	add	x1, sp, #0x80
 174:	mov	x0, x21
 178:	strb	w2, [sp, #128]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	strb	wzr, [x22]
 184:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #160
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x80
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #104]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #136]
 1ec:	cbz	x0, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 1f0:	ldr	x2, [sp, #128]
 1f4:	add	x19, sp, #0x60
 1f8:	mov	x1, x19
 1fc:	mov	x0, x21
 200:	ldrb	w2, [x2]
 204:	strb	w2, [sp, #96]
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 20c:	ldr	x1, [sp, #136]
 210:	cmp	x1, #0x1
 214:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>  // b.none
 218:	ldrb	w0, [x22]
 21c:	cbnz	w0, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>
 220:	ldr	x0, [sp, #128]
 224:	add	x20, x20, #0x10
 228:	cmp	x0, x20
 22c:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 230:	bl	0 <_ZdlPv>
 234:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 238:	add	x1, x0, #0xd0
 23c:	add	x20, x0, #0x8
 240:	add	x0, x0, #0x110
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 248:	mov	x0, x20
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 250:	ldrb	w0, [x22]
 254:	cbnz	w0, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x418>
 258:	ldp	x1, x2, [x19, #272]
 25c:	add	x20, sp, #0x60
 260:	ldr	x0, [x21, #104]
 264:	mov	x8, x20
 268:	add	x2, x1, x2
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 270:	ldr	x2, [sp, #104]
 274:	cbz	x2, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 278:	ldr	x1, [sp, #96]
 27c:	add	x19, sp, #0x80
 280:	ldr	x0, [x21, #104]
 284:	mov	x8, x19
 288:	add	x2, x1, x2
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 290:	mov	x1, x19
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 29c:	add	x19, x19, #0x10
 2a0:	ldr	x0, [sp, #128]
 2a4:	cmp	x0, x19
 2a8:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>  // b.none
 2ac:	bl	0 <_ZdlPv>
 2b0:	add	x21, x21, #0x18
 2b4:	ldp	x0, x1, [x21, #8]
 2b8:	cmp	x0, x1
 2bc:	b.eq	434 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x434>  // b.none
 2c0:	add	x1, x0, #0x10
 2c4:	mov	w3, #0x0                   	// #0
 2c8:	ldr	x2, [sp, #104]
 2cc:	str	x1, [x0]
 2d0:	ldr	x1, [sp, #96]
 2d4:	add	x2, x1, x2
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2dc:	ldr	x0, [x21, #8]
 2e0:	add	x0, x0, #0x20
 2e4:	str	x0, [x21, #8]
 2e8:	ldr	x0, [sp, #96]
 2ec:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 2f0:	add	x1, x0, #0xd0
 2f4:	add	x20, x0, #0x8
 2f8:	add	x0, x0, #0x110
 2fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 300:	mov	x0, x20
 304:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 308:	ldrb	w0, [x22]
 30c:	cbnz	w0, 44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44c>
 310:	ldp	x1, x2, [x19, #272]
 314:	mov	w3, #0x0                   	// #0
 318:	ldr	x0, [x21, #104]
 31c:	add	x2, x1, x2
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 324:	ands	w2, w0, #0xffff
 328:	ubfx	x0, x0, #16, #8
 32c:	mvn	w1, w0
 330:	and	w1, w1, #0x1
 334:	csel	w1, w1, wzr, eq  // eq = none
 338:	cbnz	w1, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 33c:	ldrb	w1, [x21, #98]
 340:	mov	w20, #0x1                   	// #1
 344:	ldrh	w3, [x21, #96]
 348:	orr	w0, w1, w0
 34c:	strb	w0, [x21, #98]
 350:	orr	w0, w2, w3
 354:	strh	w0, [x21, #96]
 358:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 35c:	ldrb	w2, [x22, #1]
 360:	mov	x1, x19
 364:	mov	x0, x21
 368:	strb	w2, [sp, #96]
 36c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 370:	strb	wzr, [x22]
 374:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 378:	str	x25, [sp, #64]
 37c:	add	x25, x19, #0xd0
 380:	mov	x1, x25
 384:	stp	x23, x24, [sp, #48]
 388:	add	x24, x19, #0x110
 38c:	mov	x0, x24
 390:	add	x23, x19, #0x8
 394:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 398:	mov	x0, x23
 39c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a0:	ldrb	w20, [x22]
 3a4:	cbnz	w20, 474 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x474>
 3a8:	ldr	w0, [x19]
 3ac:	tbnz	w0, #4, 4c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c0>
 3b0:	ldr	w0, [x19, #152]
 3b4:	cmp	w0, #0xb
 3b8:	b.ne	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>  // b.any
 3bc:	mov	x1, x25
 3c0:	mov	x0, x24
 3c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3c8:	mov	x0, x23
 3cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3d0:	ldrb	w0, [x22]
 3d4:	cbnz	w0, 510 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x510>
 3d8:	mov	w0, #0x1                   	// #1
 3dc:	strb	w0, [x22]
 3e0:	mov	w0, #0x2d                  	// #45
 3e4:	strb	w0, [x22, #1]
 3e8:	ldp	x23, x24, [sp, #48]
 3ec:	ldr	x25, [sp, #64]
 3f0:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 3f4:	ldrb	w2, [x22]
 3f8:	ldr	x0, [sp, #128]
 3fc:	stp	x23, x24, [sp, #48]
 400:	ldrb	w23, [x0]
 404:	cbnz	w2, 4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 408:	strb	w1, [x22]
 40c:	strb	w23, [x22, #1]
 410:	ldp	x23, x24, [sp, #48]
 414:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 418:	ldrb	w2, [x22, #1]
 41c:	add	x1, sp, #0x80
 420:	mov	x0, x21
 424:	strb	w2, [sp, #128]
 428:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 42c:	strb	wzr, [x22]
 430:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>
 434:	mov	x1, x0
 438:	mov	x2, x20
 43c:	mov	x0, x21
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 444:	ldr	x0, [sp, #96]
 448:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 44c:	ldrb	w2, [x22, #1]
 450:	add	x1, sp, #0x80
 454:	mov	x0, x21
 458:	strb	w2, [sp, #128]
 45c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 460:	strb	wzr, [x22]
 464:	b	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x310>
 468:	add	x2, sp, #0x58
 46c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 470:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 474:	mov	x0, x19
 478:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 47c:	ands	w1, w0, #0xff
 480:	b.eq	4f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f4>  // b.none
 484:	ldr	x0, [x19, #272]
 488:	ldrb	w3, [x22, #1]
 48c:	ldrb	w2, [x0]
 490:	cmp	w3, w2
 494:	b.hi	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>  // b.pmore
 498:	add	x0, x21, #0x30
 49c:	mov	w20, w1
 4a0:	add	x1, sp, #0x80
 4a4:	strb	w3, [sp, #128]
 4a8:	strb	w2, [sp, #129]
 4ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b0:	strb	wzr, [x22]
 4b4:	ldp	x23, x24, [sp, #48]
 4b8:	ldr	x25, [sp, #64]
 4bc:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 4c0:	mov	w0, #0x2d01                	// #11521
 4c4:	strh	w0, [x22]
 4c8:	mov	w20, #0x1                   	// #1
 4cc:	ldp	x23, x24, [sp, #48]
 4d0:	ldr	x25, [sp, #64]
 4d4:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 4d8:	ldrb	w2, [x22, #1]
 4dc:	mov	x0, x21
 4e0:	mov	x1, x19
 4e4:	strb	w2, [sp, #96]
 4e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4ec:	ldr	x0, [sp, #128]
 4f0:	b	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>
 4f4:	ldr	w0, [x19, #152]
 4f8:	cmp	w0, #0x1c
 4fc:	b.eq	54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>  // b.none
 500:	cmp	w0, #0xb
 504:	b.ne	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>  // b.any
 508:	ldrb	w0, [x22]
 50c:	cbz	w0, 3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d8>
 510:	ldrb	w0, [x22, #1]
 514:	ldr	x1, [x21, #8]
 518:	strb	w0, [sp, #128]
 51c:	ldr	x2, [x21, #16]
 520:	cmp	x1, x2
 524:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>  // b.none
 528:	strb	w0, [x1]
 52c:	ldr	x0, [x21, #8]
 530:	add	x0, x0, #0x1
 534:	str	x0, [x21, #8]
 538:	b	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>
 53c:	mov	x0, x21
 540:	add	x2, sp, #0x80
 544:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 548:	b	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>
 54c:	mov	x1, x25
 550:	mov	x0, x24
 554:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 558:	mov	x0, x23
 55c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 560:	ldrb	w2, [x22, #1]
 564:	cmp	w2, #0x2d
 568:	b.hi	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>  // b.pmore
 56c:	mov	w3, #0x2d                  	// #45
 570:	add	x0, x21, #0x30
 574:	add	x1, sp, #0x80
 578:	strb	w2, [sp, #128]
 57c:	strb	w3, [sp, #129]
 580:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 584:	strb	wzr, [x22]
 588:	ldp	x23, x24, [sp, #48]
 58c:	ldr	x25, [sp, #64]
 590:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 594:	stp	x23, x24, [sp, #48]
 598:	str	x25, [sp, #64]
 59c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x198>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x37c>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x554>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x1                   	// #1
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ubfx	x3, x0, #16, #8
  ac:	ands	w2, w0, #0xffff
  b0:	str	w0, [sp, #88]
  b4:	mvn	w0, w3
  b8:	and	w0, w0, #0x1
  bc:	and	w19, w19, #0x100
  c0:	csel	w0, w0, wzr, eq  // eq = none
  c4:	cbnz	w0, 554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x554>
  c8:	cbnz	w19, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x140>
  cc:	ldrb	w0, [x21, #98]
  d0:	ldrh	w1, [x21, #96]
  d4:	orr	w0, w0, w3
  d8:	strb	w0, [x21, #98]
  dc:	orr	w2, w2, w1
  e0:	strh	w2, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #160
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x234>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #160
 128:	ret
 12c:	ldrb	w1, [x22, #1]
 130:	mov	x0, x21
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	strb	wzr, [x22]
 13c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 140:	add	x0, x21, #0x48
 144:	ldp	x1, x4, [x0, #8]
 148:	cmp	x1, x4
 14c:	b.eq	428 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x428>  // b.none
 150:	strh	w2, [x1]
 154:	mov	w20, #0x1                   	// #1
 158:	strb	w3, [x1, #2]
 15c:	add	x2, x1, #0x4
 160:	str	x2, [x0, #8]
 164:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 168:	add	x1, x0, #0xd0
 16c:	add	x21, x0, #0x8
 170:	add	x0, x0, #0x110
 174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 178:	mov	x0, x21
 17c:	mov	w20, #0x0                   	// #0
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	mov	w0, w20
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #160
 194:	ret
 198:	add	x1, x0, #0xd0
 19c:	add	x20, x0, #0x8
 1a0:	add	x0, x0, #0x110
 1a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a8:	mov	x0, x20
 1ac:	add	x20, sp, #0x80
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b4:	ldp	x1, x2, [x19, #272]
 1b8:	mov	x8, x20
 1bc:	ldr	x0, [x21, #112]
 1c0:	add	x2, x1, x2
 1c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1c8:	ldr	x0, [sp, #136]
 1cc:	cbz	x0, 554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x554>
 1d0:	ldr	x0, [x21, #104]
 1d4:	ldr	x1, [sp, #128]
 1d8:	ldrb	w19, [x1]
 1dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1e0:	ldr	x2, [x0]
 1e4:	mov	w1, w19
 1e8:	ldr	x2, [x2, #32]
 1ec:	blr	x2
 1f0:	mov	w2, w0
 1f4:	add	x1, sp, #0x60
 1f8:	mov	x0, x21
 1fc:	strb	w2, [sp, #96]
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 204:	ldr	x1, [sp, #136]
 208:	cmp	x1, #0x1
 20c:	b.eq	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3cc>  // b.none
 210:	ldrb	w0, [x22]
 214:	cbnz	w0, 368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x368>
 218:	ldr	x0, [sp, #128]
 21c:	add	x20, x20, #0x10
 220:	cmp	x0, x20
 224:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 228:	mov	w20, #0x1                   	// #1
 22c:	bl	0 <_ZdlPv>
 230:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 234:	ldrb	w1, [x22, #1]
 238:	mov	x0, x21
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 240:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 244:	add	x1, x0, #0xd0
 248:	add	x20, x0, #0x8
 24c:	add	x0, x0, #0x110
 250:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 254:	mov	x0, x20
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 25c:	ldrb	w0, [x22]
 260:	cbnz	w0, 3e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e8>
 264:	ldp	x1, x2, [x19, #272]
 268:	add	x20, sp, #0x60
 26c:	ldr	x0, [x21, #112]
 270:	mov	x8, x20
 274:	add	x2, x1, x2
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	ldr	x2, [sp, #104]
 280:	cbz	x2, 554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x554>
 284:	ldr	x1, [sp, #96]
 288:	add	x19, sp, #0x80
 28c:	ldr	x0, [x21, #112]
 290:	mov	x8, x19
 294:	add	x2, x1, x2
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	mov	x1, x19
 2a0:	mov	x0, x20
 2a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 2a8:	add	x19, x19, #0x10
 2ac:	ldr	x0, [sp, #128]
 2b0:	cmp	x0, x19
 2b4:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.none
 2b8:	bl	0 <_ZdlPv>
 2bc:	add	x21, x21, #0x18
 2c0:	ldp	x0, x1, [x21, #8]
 2c4:	cmp	x0, x1
 2c8:	b.eq	3fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3fc>  // b.none
 2cc:	add	x1, x0, #0x10
 2d0:	mov	w3, #0x0                   	// #0
 2d4:	ldr	x2, [sp, #104]
 2d8:	str	x1, [x0]
 2dc:	ldr	x1, [sp, #96]
 2e0:	add	x2, x1, x2
 2e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2e8:	ldr	x0, [x21, #8]
 2ec:	add	x0, x0, #0x20
 2f0:	str	x0, [x21, #8]
 2f4:	ldr	x0, [sp, #96]
 2f8:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 2fc:	add	x1, x0, #0xd0
 300:	add	x20, x0, #0x8
 304:	add	x0, x0, #0x110
 308:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 30c:	mov	x0, x20
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 314:	ldrb	w0, [x22]
 318:	cbnz	w0, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 31c:	ldp	x1, x2, [x19, #272]
 320:	mov	w3, #0x1                   	// #1
 324:	ldr	x0, [x21, #112]
 328:	add	x2, x1, x2
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 330:	ands	w2, w0, #0xffff
 334:	ubfx	x0, x0, #16, #8
 338:	mvn	w1, w0
 33c:	and	w1, w1, #0x1
 340:	csel	w1, w1, wzr, eq  // eq = none
 344:	cbnz	w1, 554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x554>
 348:	ldrb	w1, [x21, #98]
 34c:	mov	w20, #0x1                   	// #1
 350:	ldrh	w3, [x21, #96]
 354:	orr	w0, w1, w0
 358:	strb	w0, [x21, #98]
 35c:	orr	w0, w2, w3
 360:	strh	w0, [x21, #96]
 364:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 368:	ldrb	w1, [x22, #1]
 36c:	mov	x0, x21
 370:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 374:	strb	wzr, [x22]
 378:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x218>
 37c:	str	x25, [sp, #64]
 380:	add	x25, x19, #0xd0
 384:	mov	x1, x25
 388:	stp	x23, x24, [sp, #48]
 38c:	add	x24, x19, #0x110
 390:	mov	x0, x24
 394:	add	x23, x19, #0x8
 398:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 39c:	mov	x0, x23
 3a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a4:	ldrb	w20, [x22]
 3a8:	cbnz	w20, 438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x438>
 3ac:	ldr	w0, [x19]
 3b0:	tbz	w0, #4, 49c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x49c>
 3b4:	mov	w0, #0x2d01                	// #11521
 3b8:	strh	w0, [x22]
 3bc:	mov	w20, #0x1                   	// #1
 3c0:	ldp	x23, x24, [sp, #48]
 3c4:	ldr	x25, [sp, #64]
 3c8:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 3cc:	ldrb	w2, [x22]
 3d0:	ldr	x0, [sp, #128]
 3d4:	ldrb	w19, [x0]
 3d8:	cbnz	w2, 484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x484>
 3dc:	strb	w1, [x22]
 3e0:	strb	w19, [x22, #1]
 3e4:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 3e8:	ldrb	w1, [x22, #1]
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	strb	wzr, [x22]
 3f8:	b	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x264>
 3fc:	mov	x1, x0
 400:	mov	x2, x20
 404:	mov	x0, x21
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 40c:	ldr	x0, [sp, #96]
 410:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 414:	ldrb	w1, [x22, #1]
 418:	mov	x0, x21
 41c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 420:	strb	wzr, [x22]
 424:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 428:	add	x2, sp, #0x58
 42c:	mov	w20, #0x1                   	// #1
 430:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 434:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 438:	mov	x0, x19
 43c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 440:	ands	w1, w0, #0xff
 444:	b.eq	4e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e0>  // b.none
 448:	ldr	x0, [x19, #272]
 44c:	ldrb	w3, [x22, #1]
 450:	ldrb	w2, [x0]
 454:	cmp	w3, w2
 458:	b.hi	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.pmore
 45c:	add	x0, x21, #0x30
 460:	mov	w20, w1
 464:	add	x1, sp, #0x80
 468:	strb	w3, [sp, #128]
 46c:	strb	w2, [sp, #129]
 470:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 474:	strb	wzr, [x22]
 478:	ldp	x23, x24, [sp, #48]
 47c:	ldr	x25, [sp, #64]
 480:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 484:	ldrb	w1, [x22, #1]
 488:	mov	x0, x21
 48c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 490:	strb	w19, [x22, #1]
 494:	ldr	x0, [sp, #128]
 498:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 49c:	ldr	w0, [x19, #152]
 4a0:	cmp	w0, #0xb
 4a4:	b.ne	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.any
 4a8:	mov	x1, x25
 4ac:	mov	x0, x24
 4b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4b4:	mov	x0, x23
 4b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4bc:	ldrb	w0, [x22]
 4c0:	cbnz	w0, 4fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4fc>
 4c4:	mov	w0, #0x1                   	// #1
 4c8:	strb	w0, [x22]
 4cc:	mov	w0, #0x2d                  	// #45
 4d0:	strb	w0, [x22, #1]
 4d4:	ldp	x23, x24, [sp, #48]
 4d8:	ldr	x25, [sp, #64]
 4dc:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 4e0:	ldr	w0, [x19, #152]
 4e4:	cmp	w0, #0x1c
 4e8:	b.eq	50c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50c>  // b.none
 4ec:	cmp	w0, #0xb
 4f0:	b.ne	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.any
 4f4:	ldrb	w0, [x22]
 4f8:	cbz	w0, 4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c4>
 4fc:	ldrb	w1, [x22, #1]
 500:	mov	x0, x21
 504:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 508:	b	4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4cc>
 50c:	mov	x1, x25
 510:	mov	x0, x24
 514:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 518:	mov	x0, x23
 51c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 520:	ldrb	w2, [x22, #1]
 524:	cmp	w2, #0x2d
 528:	b.hi	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.pmore
 52c:	mov	w3, #0x2d                  	// #45
 530:	add	x0, x21, #0x30
 534:	add	x1, sp, #0x80
 538:	strb	w2, [sp, #128]
 53c:	strb	w3, [sp, #129]
 540:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 544:	strb	wzr, [x22]
 548:	ldp	x23, x24, [sp, #48]
 54c:	ldr	x25, [sp, #64]
 550:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 554:	stp	x23, x24, [sp, #48]
 558:	str	x25, [sp, #64]
 55c:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1ffffffffffffff     	// #144115188075855871
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldr	x23, [x0]
  14:	str	x27, [sp, #80]
  18:	ldr	x27, [x0, #8]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x25, x26, [sp, #64]
  28:	mov	x26, x1
  2c:	sub	x1, x27, x23
  30:	cmp	x3, x1, asr #6
  34:	b.eq	30c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x30c>  // b.none
  38:	mov	x24, x0
  3c:	mov	x19, x2
  40:	asr	x0, x1, #6
  44:	sub	x21, x26, x23
  48:	cbz	x0, 2e8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2e8>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7fffffffffffffc0    	// #9223372036854775744
  54:	lsl	x0, x0, #1
  58:	b.ls	2b0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2b0>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x3, x19
  68:	mov	x22, x0
  6c:	add	x2, x22, x21
  70:	add	x25, x0, x25
  74:	add	x20, x0, #0x40
  78:	add	x0, x2, #0x10
  7c:	str	x0, [x22, x21]
  80:	ldr	x0, [x3], #16
  84:	cmp	x0, x3
  88:	b.eq	2dc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2dc>  // b.none
  8c:	str	x0, [x22, x21]
  90:	ldr	x0, [x19, #16]
  94:	str	x0, [x2, #16]
  98:	mov	x1, x19
  9c:	str	x3, [x19]
  a0:	strb	wzr, [x19, #16]
  a4:	add	x0, x2, #0x30
  a8:	ldr	x3, [x19, #8]
  ac:	str	x3, [x2, #8]
  b0:	ldr	x4, [x1, #32]!
  b4:	str	xzr, [x19, #8]
  b8:	str	x0, [x2, #32]
  bc:	add	x3, x19, #0x30
  c0:	cmp	x4, x3
  c4:	b.eq	2f0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2f0>  // b.none
  c8:	ldr	x0, [x1, #16]
  cc:	str	x4, [x2, #32]
  d0:	str	x0, [x2, #48]
  d4:	ldr	x0, [x19, #40]
  d8:	stp	x3, xzr, [x19, #32]
  dc:	cmp	x26, x23
  e0:	str	x0, [x2, #40]
  e4:	strb	wzr, [x19, #48]
  e8:	b.eq	184 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x184>  // b.none
  ec:	add	x21, x23, #0x10
  f0:	mov	x20, x22
  f4:	mov	x19, x23
  f8:	add	x0, x20, #0x10
  fc:	str	x0, [x20]
 100:	ldr	x0, [x19]
 104:	cmp	x0, x21
 108:	b.eq	25c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x25c>  // b.none
 10c:	str	x0, [x20]
 110:	ldr	x0, [x19, #16]
 114:	str	x0, [x20, #16]
 118:	ldr	x0, [x19, #8]
 11c:	str	x0, [x20, #8]
 120:	stp	x21, xzr, [x19]
 124:	add	x2, x20, #0x30
 128:	add	x0, x19, #0x30
 12c:	strb	wzr, [x19, #16]
 130:	str	x2, [x20, #32]
 134:	ldr	x1, [x19, #32]
 138:	cmp	x1, x0
 13c:	b.eq	2a4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2a4>  // b.none
 140:	str	x1, [x20, #32]
 144:	ldr	x0, [x19, #48]
 148:	str	x0, [x20, #48]
 14c:	ldr	x0, [x19]
 150:	add	x19, x19, #0x40
 154:	ldur	x1, [x19, #-24]
 158:	str	x1, [x20, #40]
 15c:	cmp	x21, x0
 160:	b.eq	238 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x238>  // b.none
 164:	bl	0 <_ZdlPv>
 168:	add	x20, x20, #0x40
 16c:	cmp	x26, x19
 170:	add	x21, x21, #0x40
 174:	b.ne	f8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xf8>  // b.any
 178:	sub	x20, x26, x23
 17c:	add	x20, x20, #0x40
 180:	add	x20, x22, x20
 184:	cmp	x26, x27
 188:	b.eq	208 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x208>  // b.none
 18c:	add	x2, x26, #0x10
 190:	mov	x4, x26
 194:	mov	x3, x20
 198:	ldur	x0, [x2, #-16]
 19c:	add	x1, x3, #0x10
 1a0:	str	x1, [x3]
 1a4:	cmp	x2, x0
 1a8:	b.eq	268 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x268>  // b.none
 1ac:	ldr	x1, [x2]
 1b0:	str	x0, [x3]
 1b4:	str	x1, [x3, #16]
 1b8:	ldur	x1, [x2, #-8]
 1bc:	add	x0, x3, #0x30
 1c0:	ldr	x6, [x2, #16]
 1c4:	stp	x2, xzr, [x2, #-16]
 1c8:	add	x5, x4, #0x30
 1cc:	strb	wzr, [x2]
 1d0:	cmp	x6, x5
 1d4:	str	x1, [x3, #8]
 1d8:	str	x0, [x3, #32]
 1dc:	b.eq	274 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x274>  // b.none
 1e0:	ldp	x1, x0, [x2, #24]
 1e4:	stp	x6, x1, [x3, #32]
 1e8:	add	x4, x4, #0x40
 1ec:	str	x0, [x3, #48]
 1f0:	cmp	x4, x27
 1f4:	add	x2, x2, #0x40
 1f8:	add	x3, x3, #0x40
 1fc:	b.ne	198 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x198>  // b.any
 200:	sub	x26, x27, x26
 204:	add	x20, x20, x26
 208:	cbz	x23, 214 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x214>
 20c:	mov	x0, x23
 210:	bl	0 <_ZdlPv>
 214:	ldr	x27, [sp, #80]
 218:	stp	x22, x20, [x24]
 21c:	str	x25, [x24, #16]
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x29, x30, [sp], #96
 234:	ret
 238:	add	x20, x20, #0x40
 23c:	cmp	x26, x19
 240:	add	x21, x21, #0x40
 244:	b.eq	178 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x178>  // b.none
 248:	add	x0, x20, #0x10
 24c:	str	x0, [x20]
 250:	ldr	x0, [x19]
 254:	cmp	x0, x21
 258:	b.ne	10c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x10c>  // b.any
 25c:	ldp	x0, x1, [x19, #16]
 260:	stp	x0, x1, [x20, #16]
 264:	b	118 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x118>
 268:	ldp	x0, x1, [x2]
 26c:	stp	x0, x1, [x3, #16]
 270:	b	1b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1b8>
 274:	ldr	x0, [x2, #24]
 278:	str	x0, [x3, #40]
 27c:	ldp	x0, x1, [x2, #32]
 280:	stp	x0, x1, [x3, #48]
 284:	add	x4, x4, #0x40
 288:	cmp	x27, x4
 28c:	add	x3, x3, #0x40
 290:	add	x2, x2, #0x40
 294:	b.ne	198 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x198>  // b.any
 298:	sub	x26, x27, x26
 29c:	add	x20, x20, x26
 2a0:	b	208 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x208>
 2a4:	ldp	x0, x1, [x19, #48]
 2a8:	stp	x0, x1, [x20, #48]
 2ac:	b	14c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x14c>
 2b0:	cbnz	x0, 2fc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2fc>
 2b4:	mov	x3, x19
 2b8:	mov	x22, #0x0                   	// #0
 2bc:	add	x2, x22, x21
 2c0:	mov	x20, #0x40                  	// #64
 2c4:	add	x0, x2, #0x10
 2c8:	str	x0, [x22, x21]
 2cc:	ldr	x0, [x3], #16
 2d0:	mov	x25, #0x0                   	// #0
 2d4:	cmp	x0, x3
 2d8:	b.ne	8c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x8c>  // b.any
 2dc:	ldp	x0, x1, [x19, #16]
 2e0:	stp	x0, x1, [x2, #16]
 2e4:	b	98 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x98>
 2e8:	mov	x25, #0x40                  	// #64
 2ec:	b	5c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x5c>
 2f0:	ldp	x0, x1, [x19, #48]
 2f4:	stp	x0, x1, [x2, #48]
 2f8:	b	d4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xd4>
 2fc:	cmp	x0, x3
 300:	csel	x0, x0, x3, ls  // ls = plast
 304:	lsl	x25, x0, #6
 308:	b	5c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x5c>
 30c:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 310:	add	x0, x0, #0x0
 314:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	and	w25, w2, #0xff
  1c:	cmp	w25, w1, uxtb
  20:	b.cc	390 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x390>  // b.lo, b.ul, b.last
  24:	add	x21, sp, #0x90
  28:	mov	x20, x0
  2c:	add	x3, x21, #0x10
  30:	and	w2, w1, #0xff
  34:	mov	x0, x21
  38:	mov	x1, #0x1                   	// #1
  3c:	str	x3, [sp, #144]
  40:	add	x19, sp, #0xb0
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldr	x0, [x20, #104]
  4c:	ldp	x23, x24, [sp, #144]
  50:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  54:	str	x24, [sp, #112]
  58:	add	x1, x19, #0x10
  5c:	str	x1, [sp, #176]
  60:	mov	x26, x0
  64:	cmp	x24, #0xf
  68:	b.hi	328 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x328>  // b.pmore
  6c:	cmp	x24, #0x1
  70:	b.ne	2a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2a0>  // b.any
  74:	ldrb	w0, [x23]
  78:	add	x22, sp, #0x70
  7c:	strb	w0, [sp, #192]
  80:	str	x24, [sp, #184]
  84:	add	x23, sp, #0x50
  88:	strb	wzr, [x1, x24]
  8c:	mov	x0, x26
  90:	mov	x8, x23
  94:	ldr	x2, [x26]
  98:	ldr	x3, [x2, #24]
  9c:	ldp	x1, x2, [sp, #176]
  a0:	add	x2, x1, x2
  a4:	blr	x3
  a8:	ldr	x0, [sp, #176]
  ac:	add	x1, x19, #0x10
  b0:	cmp	x0, x1
  b4:	b.eq	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xbc>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	ldr	x0, [sp, #144]
  c0:	add	x1, x21, #0x10
  c4:	cmp	x0, x1
  c8:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	add	x3, x21, #0x10
  d4:	mov	w2, w25
  d8:	mov	x1, #0x1                   	// #1
  dc:	mov	x0, x21
  e0:	str	x3, [sp, #144]
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  e8:	ldr	x0, [x20, #104]
  ec:	ldp	x26, x24, [sp, #144]
  f0:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  f4:	str	x24, [sp, #112]
  f8:	add	x1, x19, #0x10
  fc:	str	x1, [sp, #176]
 100:	mov	x25, x0
 104:	cmp	x24, #0xf
 108:	b.hi	2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2f4>  // b.pmore
 10c:	cmp	x24, #0x1
 110:	b.ne	2e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2e8>  // b.any
 114:	ldrb	w2, [x26]
 118:	mov	x0, x1
 11c:	strb	w2, [sp, #192]
 120:	str	x24, [sp, #184]
 124:	mov	x8, x22
 128:	strb	wzr, [x0, x24]
 12c:	mov	x0, x25
 130:	ldr	x2, [x25]
 134:	ldr	x3, [x2, #24]
 138:	ldp	x1, x2, [sp, #176]
 13c:	add	x2, x1, x2
 140:	blr	x3
 144:	ldr	x0, [sp, #176]
 148:	add	x1, x19, #0x10
 14c:	cmp	x0, x1
 150:	b.eq	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x158>  // b.none
 154:	bl	0 <_ZdlPv>
 158:	ldr	x0, [sp, #144]
 15c:	add	x21, x21, #0x10
 160:	cmp	x0, x21
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldr	x0, [sp, #80]
 170:	add	x1, x19, #0x10
 174:	str	x1, [sp, #176]
 178:	add	x1, x23, #0x10
 17c:	cmp	x0, x1
 180:	b.eq	360 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x360>  // b.none
 184:	ldr	x1, [sp, #96]
 188:	str	x0, [sp, #176]
 18c:	str	x1, [sp, #192]
 190:	ldr	x3, [sp, #88]
 194:	add	x0, x23, #0x10
 198:	ldr	x1, [sp, #112]
 19c:	add	x2, x19, #0x30
 1a0:	stp	x0, xzr, [sp, #80]
 1a4:	add	x0, x22, #0x10
 1a8:	cmp	x1, x0
 1ac:	strb	wzr, [sp, #96]
 1b0:	str	x3, [sp, #184]
 1b4:	str	x2, [sp, #208]
 1b8:	b.eq	36c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x36c>  // b.none
 1bc:	ldr	x0, [sp, #128]
 1c0:	str	x1, [sp, #208]
 1c4:	str	x0, [sp, #224]
 1c8:	add	x1, x22, #0x10
 1cc:	strb	wzr, [sp, #128]
 1d0:	ldr	x2, [x20, #64]
 1d4:	add	x0, x20, #0x30
 1d8:	ldr	x3, [sp, #120]
 1dc:	stp	x1, xzr, [sp, #112]
 1e0:	ldr	x1, [x0, #8]
 1e4:	str	x3, [sp, #216]
 1e8:	cmp	x1, x2
 1ec:	b.eq	2b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2b4>  // b.none
 1f0:	add	x2, x1, #0x10
 1f4:	str	x2, [x1]
 1f8:	add	x2, x19, #0x10
 1fc:	ldr	x3, [sp, #176]
 200:	cmp	x3, x2
 204:	b.eq	384 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x384>  // b.none
 208:	str	x3, [x1]
 20c:	ldr	x2, [sp, #192]
 210:	str	x2, [x1, #16]
 214:	ldr	x2, [sp, #184]
 218:	str	x2, [x1, #8]
 21c:	add	x2, x19, #0x10
 220:	stp	x2, xzr, [sp, #176]
 224:	add	x2, x1, #0x30
 228:	strb	wzr, [sp, #192]
 22c:	add	x19, x19, #0x30
 230:	str	x2, [x1, #32]
 234:	ldr	x2, [sp, #208]
 238:	cmp	x2, x19
 23c:	b.eq	378 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x378>  // b.none
 240:	str	x2, [x1, #32]
 244:	ldr	x2, [sp, #224]
 248:	str	x2, [x1, #48]
 24c:	ldr	x2, [x0, #8]
 250:	ldr	x3, [sp, #216]
 254:	str	x3, [x1, #40]
 258:	add	x2, x2, #0x40
 25c:	str	x2, [x0, #8]
 260:	ldr	x0, [sp, #112]
 264:	add	x22, x22, #0x10
 268:	cmp	x0, x22
 26c:	b.eq	274 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x274>  // b.none
 270:	bl	0 <_ZdlPv>
 274:	ldr	x0, [sp, #80]
 278:	add	x23, x23, #0x10
 27c:	cmp	x0, x23
 280:	b.eq	288 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x288>  // b.none
 284:	bl	0 <_ZdlPv>
 288:	ldp	x19, x20, [sp, #16]
 28c:	ldp	x21, x22, [sp, #32]
 290:	ldp	x23, x24, [sp, #48]
 294:	ldp	x25, x26, [sp, #64]
 298:	ldp	x29, x30, [sp], #240
 29c:	ret
 2a0:	add	x22, sp, #0x70
 2a4:	cbz	x24, 80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x80>
 2a8:	mov	x0, x1
 2ac:	add	x22, sp, #0x70
 2b0:	b	348 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x348>
 2b4:	mov	x2, x19
 2b8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 2bc:	ldr	x0, [sp, #208]
 2c0:	add	x1, x19, #0x30
 2c4:	cmp	x0, x1
 2c8:	b.eq	2d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2d0>  // b.none
 2cc:	bl	0 <_ZdlPv>
 2d0:	ldr	x0, [sp, #176]
 2d4:	add	x19, x19, #0x10
 2d8:	cmp	x0, x19
 2dc:	b.eq	260 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x260>  // b.none
 2e0:	bl	0 <_ZdlPv>
 2e4:	b	260 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x260>
 2e8:	mov	x0, x1
 2ec:	cbz	x24, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x120>
 2f0:	b	310 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x310>
 2f4:	mov	x1, x22
 2f8:	mov	x0, x19
 2fc:	mov	x2, #0x0                   	// #0
 300:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 304:	ldr	x1, [sp, #112]
 308:	str	x0, [sp, #176]
 30c:	str	x1, [sp, #192]
 310:	mov	x2, x24
 314:	mov	x1, x26
 318:	bl	0 <memcpy>
 31c:	ldr	x24, [sp, #112]
 320:	ldr	x0, [sp, #176]
 324:	b	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x120>
 328:	add	x22, sp, #0x70
 32c:	mov	x0, x19
 330:	mov	x1, x22
 334:	mov	x2, #0x0                   	// #0
 338:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 33c:	str	x0, [sp, #176]
 340:	ldr	x1, [sp, #112]
 344:	str	x1, [sp, #192]
 348:	mov	x2, x24
 34c:	mov	x1, x23
 350:	bl	0 <memcpy>
 354:	ldr	x24, [sp, #112]
 358:	ldr	x1, [sp, #176]
 35c:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x80>
 360:	ldp	x0, x1, [sp, #96]
 364:	stp	x0, x1, [sp, #192]
 368:	b	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x190>
 36c:	ldp	x0, x1, [sp, #128]
 370:	stp	x0, x1, [sp, #224]
 374:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1c8>
 378:	ldp	x2, x3, [sp, #224]
 37c:	stp	x2, x3, [x1, #48]
 380:	b	24c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x24c>
 384:	ldp	x2, x3, [sp, #192]
 388:	stp	x2, x3, [x1, #16]
 38c:	b	214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x214>
 390:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x168>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x198>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x37c>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x1                   	// #1
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ubfx	x3, x0, #16, #8
  ac:	ands	w2, w0, #0xffff
  b0:	str	w0, [sp, #88]
  b4:	mvn	w0, w3
  b8:	and	w0, w0, #0x1
  bc:	and	w19, w19, #0x100
  c0:	csel	w0, w0, wzr, eq  // eq = none
  c4:	cbnz	w0, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>
  c8:	cbnz	w19, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x140>
  cc:	ldrb	w0, [x21, #98]
  d0:	ldrh	w1, [x21, #96]
  d4:	orr	w0, w0, w3
  d8:	strb	w0, [x21, #98]
  dc:	orr	w2, w2, w1
  e0:	strh	w2, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #160
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x234>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #160
 128:	ret
 12c:	ldrb	w1, [x22, #1]
 130:	mov	x0, x21
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	strb	wzr, [x22]
 13c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 140:	add	x0, x21, #0x48
 144:	ldp	x1, x4, [x0, #8]
 148:	cmp	x1, x4
 14c:	b.eq	428 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x428>  // b.none
 150:	strh	w2, [x1]
 154:	mov	w20, #0x1                   	// #1
 158:	strb	w3, [x1, #2]
 15c:	add	x2, x1, #0x4
 160:	str	x2, [x0, #8]
 164:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 168:	add	x1, x0, #0xd0
 16c:	add	x21, x0, #0x8
 170:	add	x0, x0, #0x110
 174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 178:	mov	x0, x21
 17c:	mov	w20, #0x0                   	// #0
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	mov	w0, w20
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #160
 194:	ret
 198:	add	x1, x0, #0xd0
 19c:	add	x20, x0, #0x8
 1a0:	add	x0, x0, #0x110
 1a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a8:	mov	x0, x20
 1ac:	add	x20, sp, #0x80
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b4:	ldp	x1, x2, [x19, #272]
 1b8:	mov	x8, x20
 1bc:	ldr	x0, [x21, #112]
 1c0:	add	x2, x1, x2
 1c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1c8:	ldr	x0, [sp, #136]
 1cc:	cbz	x0, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>
 1d0:	ldr	x0, [x21, #104]
 1d4:	ldr	x1, [sp, #128]
 1d8:	ldrb	w19, [x1]
 1dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1e0:	ldr	x2, [x0]
 1e4:	mov	w1, w19
 1e8:	ldr	x2, [x2, #32]
 1ec:	blr	x2
 1f0:	mov	w2, w0
 1f4:	add	x1, sp, #0x60
 1f8:	mov	x0, x21
 1fc:	strb	w2, [sp, #96]
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 204:	ldr	x1, [sp, #136]
 208:	cmp	x1, #0x1
 20c:	b.eq	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3cc>  // b.none
 210:	ldrb	w0, [x22]
 214:	cbnz	w0, 368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x368>
 218:	ldr	x0, [sp, #128]
 21c:	add	x20, x20, #0x10
 220:	cmp	x0, x20
 224:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 228:	mov	w20, #0x1                   	// #1
 22c:	bl	0 <_ZdlPv>
 230:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 234:	ldrb	w1, [x22, #1]
 238:	mov	x0, x21
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 240:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 244:	add	x1, x0, #0xd0
 248:	add	x20, x0, #0x8
 24c:	add	x0, x0, #0x110
 250:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 254:	mov	x0, x20
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 25c:	ldrb	w0, [x22]
 260:	cbnz	w0, 3e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e8>
 264:	ldp	x1, x2, [x19, #272]
 268:	add	x20, sp, #0x60
 26c:	ldr	x0, [x21, #112]
 270:	mov	x8, x20
 274:	add	x2, x1, x2
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	ldr	x2, [sp, #104]
 280:	cbz	x2, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>
 284:	ldr	x1, [sp, #96]
 288:	add	x19, sp, #0x80
 28c:	ldr	x0, [x21, #112]
 290:	mov	x8, x19
 294:	add	x2, x1, x2
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	mov	x1, x19
 2a0:	mov	x0, x20
 2a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 2a8:	add	x19, x19, #0x10
 2ac:	ldr	x0, [sp, #128]
 2b0:	cmp	x0, x19
 2b4:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.none
 2b8:	bl	0 <_ZdlPv>
 2bc:	add	x21, x21, #0x18
 2c0:	ldp	x0, x1, [x21, #8]
 2c4:	cmp	x0, x1
 2c8:	b.eq	3fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3fc>  // b.none
 2cc:	add	x1, x0, #0x10
 2d0:	mov	w3, #0x0                   	// #0
 2d4:	ldr	x2, [sp, #104]
 2d8:	str	x1, [x0]
 2dc:	ldr	x1, [sp, #96]
 2e0:	add	x2, x1, x2
 2e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2e8:	ldr	x0, [x21, #8]
 2ec:	add	x0, x0, #0x20
 2f0:	str	x0, [x21, #8]
 2f4:	ldr	x0, [sp, #96]
 2f8:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 2fc:	add	x1, x0, #0xd0
 300:	add	x20, x0, #0x8
 304:	add	x0, x0, #0x110
 308:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 30c:	mov	x0, x20
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 314:	ldrb	w0, [x22]
 318:	cbnz	w0, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 31c:	ldp	x1, x2, [x19, #272]
 320:	mov	w3, #0x1                   	// #1
 324:	ldr	x0, [x21, #112]
 328:	add	x2, x1, x2
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 330:	ands	w2, w0, #0xffff
 334:	ubfx	x0, x0, #16, #8
 338:	mvn	w1, w0
 33c:	and	w1, w1, #0x1
 340:	csel	w1, w1, wzr, eq  // eq = none
 344:	cbnz	w1, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>
 348:	ldrb	w1, [x21, #98]
 34c:	mov	w20, #0x1                   	// #1
 350:	ldrh	w3, [x21, #96]
 354:	orr	w0, w1, w0
 358:	strb	w0, [x21, #98]
 35c:	orr	w0, w2, w3
 360:	strh	w0, [x21, #96]
 364:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 368:	ldrb	w1, [x22, #1]
 36c:	mov	x0, x21
 370:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 374:	strb	wzr, [x22]
 378:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x218>
 37c:	str	x25, [sp, #64]
 380:	add	x25, x19, #0xd0
 384:	mov	x1, x25
 388:	stp	x23, x24, [sp, #48]
 38c:	add	x24, x19, #0x110
 390:	mov	x0, x24
 394:	add	x23, x19, #0x8
 398:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 39c:	mov	x0, x23
 3a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a4:	ldrb	w20, [x22]
 3a8:	cbnz	w20, 438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x438>
 3ac:	ldr	w0, [x19]
 3b0:	tbz	w0, #4, 498 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x498>
 3b4:	mov	w0, #0x2d01                	// #11521
 3b8:	strh	w0, [x22]
 3bc:	mov	w20, #0x1                   	// #1
 3c0:	ldp	x23, x24, [sp, #48]
 3c4:	ldr	x25, [sp, #64]
 3c8:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 3cc:	ldrb	w2, [x22]
 3d0:	ldr	x0, [sp, #128]
 3d4:	ldrb	w19, [x0]
 3d8:	cbnz	w2, 480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x480>
 3dc:	strb	w1, [x22]
 3e0:	strb	w19, [x22, #1]
 3e4:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 3e8:	ldrb	w1, [x22, #1]
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	strb	wzr, [x22]
 3f8:	b	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x264>
 3fc:	mov	x1, x0
 400:	mov	x2, x20
 404:	mov	x0, x21
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 40c:	ldr	x0, [sp, #96]
 410:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 414:	ldrb	w1, [x22, #1]
 418:	mov	x0, x21
 41c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 420:	strb	wzr, [x22]
 424:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 428:	add	x2, sp, #0x58
 42c:	mov	w20, #0x1                   	// #1
 430:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 434:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 438:	mov	x0, x19
 43c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 440:	ands	w2, w0, #0xff
 444:	b.ne	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>  // b.any
 448:	ldr	w0, [x19, #152]
 44c:	cmp	w0, #0x1c
 450:	b.eq	4f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f8>  // b.none
 454:	cmp	w0, #0xb
 458:	b.ne	534 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x534>  // b.any
 45c:	ldrb	w0, [x22]
 460:	cbnz	w0, 4c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c0>
 464:	mov	w0, #0x1                   	// #1
 468:	strb	w0, [x22]
 46c:	mov	w0, #0x2d                  	// #45
 470:	strb	w0, [x22, #1]
 474:	ldp	x23, x24, [sp, #48]
 478:	ldr	x25, [sp, #64]
 47c:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 480:	ldrb	w1, [x22, #1]
 484:	mov	x0, x21
 488:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 48c:	strb	w19, [x22, #1]
 490:	ldr	x0, [sp, #128]
 494:	b	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>
 498:	ldr	w0, [x19, #152]
 49c:	cmp	w0, #0xb
 4a0:	b.ne	534 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x534>  // b.any
 4a4:	mov	x1, x25
 4a8:	mov	x0, x24
 4ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4b0:	mov	x0, x23
 4b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b8:	ldrb	w0, [x22]
 4bc:	cbz	w0, 464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x464>
 4c0:	ldrb	w1, [x22, #1]
 4c4:	mov	x0, x21
 4c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4cc:	b	46c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x46c>
 4d0:	ldr	x3, [x19, #272]
 4d4:	mov	w20, w2
 4d8:	ldrb	w1, [x22, #1]
 4dc:	mov	x0, x21
 4e0:	ldrb	w2, [x3]
 4e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4e8:	strb	wzr, [x22]
 4ec:	ldp	x23, x24, [sp, #48]
 4f0:	ldr	x25, [sp, #64]
 4f4:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 4f8:	mov	x1, x25
 4fc:	mov	x0, x24
 500:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 504:	mov	x0, x23
 508:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 50c:	ldrb	w1, [x22, #1]
 510:	mov	x0, x21
 514:	mov	w2, #0x2d                  	// #45
 518:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 51c:	strb	wzr, [x22]
 520:	ldp	x23, x24, [sp, #48]
 524:	ldr	x25, [sp, #64]
 528:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 52c:	stp	x23, x24, [sp, #48]
 530:	str	x25, [sp, #64]
 534:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	and	w25, w2, #0xff
  1c:	cmp	w25, w1, uxtb
  20:	b.cc	390 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x390>  // b.lo, b.ul, b.last
  24:	add	x21, sp, #0x90
  28:	mov	x20, x0
  2c:	add	x3, x21, #0x10
  30:	and	w2, w1, #0xff
  34:	mov	x0, x21
  38:	mov	x1, #0x1                   	// #1
  3c:	str	x3, [sp, #144]
  40:	add	x19, sp, #0xb0
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldr	x0, [x20, #104]
  4c:	ldp	x23, x24, [sp, #144]
  50:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  54:	str	x24, [sp, #112]
  58:	add	x1, x19, #0x10
  5c:	str	x1, [sp, #176]
  60:	mov	x26, x0
  64:	cmp	x24, #0xf
  68:	b.hi	328 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x328>  // b.pmore
  6c:	cmp	x24, #0x1
  70:	b.ne	2a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2a0>  // b.any
  74:	ldrb	w0, [x23]
  78:	add	x22, sp, #0x70
  7c:	strb	w0, [sp, #192]
  80:	str	x24, [sp, #184]
  84:	add	x23, sp, #0x50
  88:	strb	wzr, [x1, x24]
  8c:	mov	x0, x26
  90:	mov	x8, x23
  94:	ldr	x2, [x26]
  98:	ldr	x3, [x2, #24]
  9c:	ldp	x1, x2, [sp, #176]
  a0:	add	x2, x1, x2
  a4:	blr	x3
  a8:	ldr	x0, [sp, #176]
  ac:	add	x1, x19, #0x10
  b0:	cmp	x0, x1
  b4:	b.eq	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xbc>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	ldr	x0, [sp, #144]
  c0:	add	x1, x21, #0x10
  c4:	cmp	x0, x1
  c8:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	add	x3, x21, #0x10
  d4:	mov	w2, w25
  d8:	mov	x1, #0x1                   	// #1
  dc:	mov	x0, x21
  e0:	str	x3, [sp, #144]
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  e8:	ldr	x0, [x20, #104]
  ec:	ldp	x26, x24, [sp, #144]
  f0:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  f4:	str	x24, [sp, #112]
  f8:	add	x1, x19, #0x10
  fc:	str	x1, [sp, #176]
 100:	mov	x25, x0
 104:	cmp	x24, #0xf
 108:	b.hi	2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2f4>  // b.pmore
 10c:	cmp	x24, #0x1
 110:	b.ne	2e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2e8>  // b.any
 114:	ldrb	w2, [x26]
 118:	mov	x0, x1
 11c:	strb	w2, [sp, #192]
 120:	str	x24, [sp, #184]
 124:	mov	x8, x22
 128:	strb	wzr, [x0, x24]
 12c:	mov	x0, x25
 130:	ldr	x2, [x25]
 134:	ldr	x3, [x2, #24]
 138:	ldp	x1, x2, [sp, #176]
 13c:	add	x2, x1, x2
 140:	blr	x3
 144:	ldr	x0, [sp, #176]
 148:	add	x1, x19, #0x10
 14c:	cmp	x0, x1
 150:	b.eq	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x158>  // b.none
 154:	bl	0 <_ZdlPv>
 158:	ldr	x0, [sp, #144]
 15c:	add	x21, x21, #0x10
 160:	cmp	x0, x21
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldr	x0, [sp, #80]
 170:	add	x1, x19, #0x10
 174:	str	x1, [sp, #176]
 178:	add	x1, x23, #0x10
 17c:	cmp	x0, x1
 180:	b.eq	360 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x360>  // b.none
 184:	ldr	x1, [sp, #96]
 188:	str	x0, [sp, #176]
 18c:	str	x1, [sp, #192]
 190:	ldr	x3, [sp, #88]
 194:	add	x0, x23, #0x10
 198:	ldr	x1, [sp, #112]
 19c:	add	x2, x19, #0x30
 1a0:	stp	x0, xzr, [sp, #80]
 1a4:	add	x0, x22, #0x10
 1a8:	cmp	x1, x0
 1ac:	strb	wzr, [sp, #96]
 1b0:	str	x3, [sp, #184]
 1b4:	str	x2, [sp, #208]
 1b8:	b.eq	36c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x36c>  // b.none
 1bc:	ldr	x0, [sp, #128]
 1c0:	str	x1, [sp, #208]
 1c4:	str	x0, [sp, #224]
 1c8:	add	x1, x22, #0x10
 1cc:	strb	wzr, [sp, #128]
 1d0:	ldr	x2, [x20, #64]
 1d4:	add	x0, x20, #0x30
 1d8:	ldr	x3, [sp, #120]
 1dc:	stp	x1, xzr, [sp, #112]
 1e0:	ldr	x1, [x0, #8]
 1e4:	str	x3, [sp, #216]
 1e8:	cmp	x1, x2
 1ec:	b.eq	2b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2b4>  // b.none
 1f0:	add	x2, x1, #0x10
 1f4:	str	x2, [x1]
 1f8:	add	x2, x19, #0x10
 1fc:	ldr	x3, [sp, #176]
 200:	cmp	x3, x2
 204:	b.eq	384 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x384>  // b.none
 208:	str	x3, [x1]
 20c:	ldr	x2, [sp, #192]
 210:	str	x2, [x1, #16]
 214:	ldr	x2, [sp, #184]
 218:	str	x2, [x1, #8]
 21c:	add	x2, x19, #0x10
 220:	stp	x2, xzr, [sp, #176]
 224:	add	x2, x1, #0x30
 228:	strb	wzr, [sp, #192]
 22c:	add	x19, x19, #0x30
 230:	str	x2, [x1, #32]
 234:	ldr	x2, [sp, #208]
 238:	cmp	x2, x19
 23c:	b.eq	378 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x378>  // b.none
 240:	str	x2, [x1, #32]
 244:	ldr	x2, [sp, #224]
 248:	str	x2, [x1, #48]
 24c:	ldr	x2, [x0, #8]
 250:	ldr	x3, [sp, #216]
 254:	str	x3, [x1, #40]
 258:	add	x2, x2, #0x40
 25c:	str	x2, [x0, #8]
 260:	ldr	x0, [sp, #112]
 264:	add	x22, x22, #0x10
 268:	cmp	x0, x22
 26c:	b.eq	274 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x274>  // b.none
 270:	bl	0 <_ZdlPv>
 274:	ldr	x0, [sp, #80]
 278:	add	x23, x23, #0x10
 27c:	cmp	x0, x23
 280:	b.eq	288 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x288>  // b.none
 284:	bl	0 <_ZdlPv>
 288:	ldp	x19, x20, [sp, #16]
 28c:	ldp	x21, x22, [sp, #32]
 290:	ldp	x23, x24, [sp, #48]
 294:	ldp	x25, x26, [sp, #64]
 298:	ldp	x29, x30, [sp], #240
 29c:	ret
 2a0:	add	x22, sp, #0x70
 2a4:	cbz	x24, 80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x80>
 2a8:	mov	x0, x1
 2ac:	add	x22, sp, #0x70
 2b0:	b	348 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x348>
 2b4:	mov	x2, x19
 2b8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 2bc:	ldr	x0, [sp, #208]
 2c0:	add	x1, x19, #0x30
 2c4:	cmp	x0, x1
 2c8:	b.eq	2d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2d0>  // b.none
 2cc:	bl	0 <_ZdlPv>
 2d0:	ldr	x0, [sp, #176]
 2d4:	add	x19, x19, #0x10
 2d8:	cmp	x0, x19
 2dc:	b.eq	260 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x260>  // b.none
 2e0:	bl	0 <_ZdlPv>
 2e4:	b	260 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x260>
 2e8:	mov	x0, x1
 2ec:	cbz	x24, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x120>
 2f0:	b	310 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x310>
 2f4:	mov	x1, x22
 2f8:	mov	x0, x19
 2fc:	mov	x2, #0x0                   	// #0
 300:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 304:	ldr	x1, [sp, #112]
 308:	str	x0, [sp, #176]
 30c:	str	x1, [sp, #192]
 310:	mov	x2, x24
 314:	mov	x1, x26
 318:	bl	0 <memcpy>
 31c:	ldr	x24, [sp, #112]
 320:	ldr	x0, [sp, #176]
 324:	b	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x120>
 328:	add	x22, sp, #0x70
 32c:	mov	x0, x19
 330:	mov	x1, x22
 334:	mov	x2, #0x0                   	// #0
 338:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 33c:	str	x0, [sp, #176]
 340:	ldr	x1, [sp, #112]
 344:	str	x1, [sp, #192]
 348:	mov	x2, x24
 34c:	mov	x1, x23
 350:	bl	0 <memcpy>
 354:	ldr	x24, [sp, #112]
 358:	ldr	x1, [sp, #176]
 35c:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x80>
 360:	ldp	x0, x1, [sp, #96]
 364:	stp	x0, x1, [sp, #192]
 368:	b	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x190>
 36c:	ldp	x0, x1, [sp, #128]
 370:	stp	x0, x1, [sp, #224]
 374:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1c8>
 378:	ldp	x2, x3, [sp, #224]
 37c:	stp	x2, x3, [x1, #48]
 380:	b	24c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x24c>
 384:	ldp	x2, x3, [sp, #192]
 388:	stp	x2, x3, [x1, #16]
 38c:	b	214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x214>
 390:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f0>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x378>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x16c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x0                   	// #0
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ubfx	x3, x0, #16, #8
  ac:	str	w0, [sp, #88]
  b0:	mvn	w1, w3
  b4:	ands	w2, w0, #0xffff
  b8:	and	w1, w1, #0x1
  bc:	and	w19, w19, #0x100
  c0:	csel	w1, w1, wzr, eq  // eq = none
  c4:	cbnz	w1, 56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>
  c8:	cbnz	w19, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  cc:	ldrb	w0, [x21, #98]
  d0:	ldrh	w1, [x21, #96]
  d4:	orr	w0, w0, w3
  d8:	strb	w0, [x21, #98]
  dc:	orr	w2, w2, w1
  e0:	strh	w2, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #160
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #160
 128:	ret
 12c:	ldrb	w2, [x22, #1]
 130:	mov	x0, x21
 134:	add	x1, sp, #0x80
 138:	strb	w2, [sp, #128]
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 140:	strb	w19, [x22, #1]
 144:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 148:	add	x0, x21, #0x48
 14c:	ldp	x1, x4, [x0, #8]
 150:	cmp	x1, x4
 154:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>  // b.none
 158:	strh	w2, [x1]
 15c:	add	x2, x1, #0x4
 160:	strb	w3, [x1, #2]
 164:	str	x2, [x0, #8]
 168:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 16c:	ldrb	w2, [x22, #1]
 170:	add	x1, sp, #0x80
 174:	mov	x0, x21
 178:	strb	w2, [sp, #128]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	strb	wzr, [x22]
 184:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #160
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x80
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #112]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #136]
 1ec:	cbz	x0, 56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>
 1f0:	ldr	x2, [sp, #128]
 1f4:	add	x19, sp, #0x60
 1f8:	mov	x1, x19
 1fc:	mov	x0, x21
 200:	ldrb	w2, [x2]
 204:	strb	w2, [sp, #96]
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 20c:	ldr	x1, [sp, #136]
 210:	cmp	x1, #0x1
 214:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>  // b.none
 218:	ldrb	w0, [x22]
 21c:	cbnz	w0, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>
 220:	ldr	x0, [sp, #128]
 224:	add	x20, x20, #0x10
 228:	cmp	x0, x20
 22c:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 230:	bl	0 <_ZdlPv>
 234:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 238:	add	x1, x0, #0xd0
 23c:	add	x20, x0, #0x8
 240:	add	x0, x0, #0x110
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 248:	mov	x0, x20
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 250:	ldrb	w0, [x22]
 254:	cbnz	w0, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x418>
 258:	ldp	x1, x2, [x19, #272]
 25c:	add	x20, sp, #0x60
 260:	ldr	x0, [x21, #112]
 264:	mov	x8, x20
 268:	add	x2, x1, x2
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 270:	ldr	x2, [sp, #104]
 274:	cbz	x2, 56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>
 278:	ldr	x1, [sp, #96]
 27c:	add	x19, sp, #0x80
 280:	ldr	x0, [x21, #112]
 284:	mov	x8, x19
 288:	add	x2, x1, x2
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 290:	mov	x1, x19
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 29c:	add	x19, x19, #0x10
 2a0:	ldr	x0, [sp, #128]
 2a4:	cmp	x0, x19
 2a8:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>  // b.none
 2ac:	bl	0 <_ZdlPv>
 2b0:	add	x21, x21, #0x18
 2b4:	ldp	x0, x1, [x21, #8]
 2b8:	cmp	x0, x1
 2bc:	b.eq	434 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x434>  // b.none
 2c0:	add	x1, x0, #0x10
 2c4:	mov	w3, #0x0                   	// #0
 2c8:	ldr	x2, [sp, #104]
 2cc:	str	x1, [x0]
 2d0:	ldr	x1, [sp, #96]
 2d4:	add	x2, x1, x2
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2dc:	ldr	x0, [x21, #8]
 2e0:	add	x0, x0, #0x20
 2e4:	str	x0, [x21, #8]
 2e8:	ldr	x0, [sp, #96]
 2ec:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 2f0:	add	x1, x0, #0xd0
 2f4:	add	x20, x0, #0x8
 2f8:	add	x0, x0, #0x110
 2fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 300:	mov	x0, x20
 304:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 308:	ldrb	w0, [x22]
 30c:	cbnz	w0, 44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44c>
 310:	ldp	x1, x2, [x19, #272]
 314:	mov	w3, #0x0                   	// #0
 318:	ldr	x0, [x21, #112]
 31c:	add	x2, x1, x2
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 324:	ands	w2, w0, #0xffff
 328:	ubfx	x0, x0, #16, #8
 32c:	mvn	w1, w0
 330:	and	w1, w1, #0x1
 334:	csel	w1, w1, wzr, eq  // eq = none
 338:	cbnz	w1, 56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>
 33c:	ldrb	w1, [x21, #98]
 340:	mov	w20, #0x1                   	// #1
 344:	ldrh	w3, [x21, #96]
 348:	orr	w0, w1, w0
 34c:	strb	w0, [x21, #98]
 350:	orr	w0, w2, w3
 354:	strh	w0, [x21, #96]
 358:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 35c:	ldrb	w2, [x22, #1]
 360:	mov	x1, x19
 364:	mov	x0, x21
 368:	strb	w2, [sp, #96]
 36c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 370:	strb	wzr, [x22]
 374:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 378:	str	x25, [sp, #64]
 37c:	add	x25, x19, #0xd0
 380:	mov	x1, x25
 384:	stp	x23, x24, [sp, #48]
 388:	add	x24, x19, #0x110
 38c:	mov	x0, x24
 390:	add	x23, x19, #0x8
 394:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 398:	mov	x0, x23
 39c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3a0:	ldrb	w20, [x22]
 3a4:	cbnz	w20, 474 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x474>
 3a8:	ldr	w0, [x19]
 3ac:	tbnz	w0, #4, 4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4cc>
 3b0:	ldr	w0, [x19, #152]
 3b4:	cmp	w0, #0xb
 3b8:	b.ne	574 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x574>  // b.any
 3bc:	mov	x1, x25
 3c0:	mov	x0, x24
 3c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3c8:	mov	x0, x23
 3cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3d0:	ldrb	w0, [x22]
 3d4:	cbnz	w0, 4a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a0>
 3d8:	mov	w0, #0x1                   	// #1
 3dc:	strb	w0, [x22]
 3e0:	mov	w0, #0x2d                  	// #45
 3e4:	strb	w0, [x22, #1]
 3e8:	ldp	x23, x24, [sp, #48]
 3ec:	ldr	x25, [sp, #64]
 3f0:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 3f4:	ldrb	w2, [x22]
 3f8:	ldr	x0, [sp, #128]
 3fc:	stp	x23, x24, [sp, #48]
 400:	ldrb	w23, [x0]
 404:	cbnz	w2, 4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e4>
 408:	strb	w1, [x22]
 40c:	strb	w23, [x22, #1]
 410:	ldp	x23, x24, [sp, #48]
 414:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 418:	ldrb	w2, [x22, #1]
 41c:	add	x1, sp, #0x80
 420:	mov	x0, x21
 424:	strb	w2, [sp, #128]
 428:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 42c:	strb	wzr, [x22]
 430:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>
 434:	mov	x1, x0
 438:	mov	x2, x20
 43c:	mov	x0, x21
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 444:	ldr	x0, [sp, #96]
 448:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 44c:	ldrb	w2, [x22, #1]
 450:	add	x1, sp, #0x80
 454:	mov	x0, x21
 458:	strb	w2, [sp, #128]
 45c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 460:	strb	wzr, [x22]
 464:	b	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x310>
 468:	add	x2, sp, #0x58
 46c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 470:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 474:	mov	x0, x19
 478:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 47c:	ands	w2, w0, #0xff
 480:	b.ne	500 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x500>  // b.any
 484:	ldr	w0, [x19, #152]
 488:	cmp	w0, #0x1c
 48c:	b.eq	538 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x538>  // b.none
 490:	cmp	w0, #0xb
 494:	b.ne	574 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x574>  // b.any
 498:	ldrb	w0, [x22]
 49c:	cbz	w0, 3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d8>
 4a0:	ldrb	w0, [x22, #1]
 4a4:	ldr	x1, [x21, #8]
 4a8:	strb	w0, [sp, #128]
 4ac:	ldr	x2, [x21, #16]
 4b0:	cmp	x1, x2
 4b4:	b.eq	528 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x528>  // b.none
 4b8:	strb	w0, [x1]
 4bc:	ldr	x0, [x21, #8]
 4c0:	add	x0, x0, #0x1
 4c4:	str	x0, [x21, #8]
 4c8:	b	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>
 4cc:	mov	w0, #0x2d01                	// #11521
 4d0:	strh	w0, [x22]
 4d4:	mov	w20, #0x1                   	// #1
 4d8:	ldp	x23, x24, [sp, #48]
 4dc:	ldr	x25, [sp, #64]
 4e0:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 4e4:	ldrb	w2, [x22, #1]
 4e8:	mov	x0, x21
 4ec:	mov	x1, x19
 4f0:	strb	w2, [sp, #96]
 4f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4f8:	ldr	x0, [sp, #128]
 4fc:	b	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>
 500:	ldr	x3, [x19, #272]
 504:	mov	w20, w2
 508:	ldrb	w1, [x22, #1]
 50c:	mov	x0, x21
 510:	ldrb	w2, [x3]
 514:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 518:	strb	wzr, [x22]
 51c:	ldp	x23, x24, [sp, #48]
 520:	ldr	x25, [sp, #64]
 524:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 528:	mov	x0, x21
 52c:	add	x2, sp, #0x80
 530:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 534:	b	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>
 538:	mov	x1, x25
 53c:	mov	x0, x24
 540:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 544:	mov	x0, x23
 548:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 54c:	ldrb	w1, [x22, #1]
 550:	mov	x0, x21
 554:	mov	w2, #0x2d                  	// #45
 558:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 55c:	strb	wzr, [x22]
 560:	ldp	x23, x24, [sp, #48]
 564:	ldr	x25, [sp, #64]
 568:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 56c:	stp	x23, x24, [sp, #48]
 570:	str	x25, [sp, #64]
 574:	bl	0 <abort>

Disassembly of section .text._ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_>:
   0:	sub	x10, x2, #0x1
   4:	and	w3, w3, #0xff
   8:	and	x12, x2, #0x1
   c:	add	x10, x10, x10, lsr #63
  10:	cmp	x1, x10, asr #1
  14:	asr	x10, x10, #1
  18:	b.ge	c4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xc4>  // b.tcont
  1c:	mov	x6, x1
  20:	add	x4, x6, #0x1
  24:	lsl	x4, x4, #1
  28:	sub	x5, x4, #0x1
  2c:	add	x9, x0, x4
  30:	add	x11, x0, x5
  34:	ldrb	w8, [x0, x4]
  38:	ldrb	w7, [x0, x5]
  3c:	cmp	w7, w8
  40:	b.hi	58 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x58>  // b.pmore
  44:	strb	w8, [x0, x6]
  48:	cmp	x10, x4
  4c:	b.le	6c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x6c>
  50:	mov	x6, x4
  54:	b	20 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x20>
  58:	strb	w7, [x0, x6]
  5c:	mov	x4, x5
  60:	cmp	x10, x5
  64:	b.gt	50 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x50>
  68:	mov	x9, x11
  6c:	cbz	x12, d0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xd0>
  70:	sub	x5, x4, #0x1
  74:	cmp	x4, x1
  78:	add	x5, x5, x5, lsr #63
  7c:	asr	x5, x5, #1
  80:	b.gt	a0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xa0>
  84:	b	bc <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xbc>
  88:	strb	w6, [x0, x4]
  8c:	asr	x2, x2, #1
  90:	cmp	x1, x5
  94:	mov	x4, x5
  98:	mov	x5, x2
  9c:	b.ge	f8 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xf8>  // b.tcont
  a0:	ldrb	w6, [x0, x5]
  a4:	sub	x2, x5, #0x1
  a8:	add	x7, x0, x5
  ac:	add	x9, x0, x4
  b0:	add	x2, x2, x2, lsr #63
  b4:	cmp	w3, w6
  b8:	b.hi	88 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x88>  // b.pmore
  bc:	strb	w3, [x9]
  c0:	ret
  c4:	add	x9, x0, x1
  c8:	cbnz	x12, bc <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xbc>
  cc:	mov	x4, x1
  d0:	sub	x2, x2, #0x2
  d4:	add	x2, x2, x2, lsr #63
  d8:	cmp	x4, x2, asr #1
  dc:	b.ne	70 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x70>  // b.any
  e0:	lsl	x4, x4, #1
  e4:	add	x4, x4, #0x1
  e8:	ldrb	w2, [x0, x4]
  ec:	strb	w2, [x9]
  f0:	add	x9, x0, x4
  f4:	b	70 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x70>
  f8:	mov	x9, x7
  fc:	strb	w3, [x9]
 100:	ret

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x23, x24, [sp, #48]
   c:	sub	x24, x1, x0
  10:	cmp	x24, #0x10
  14:	b.le	198 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x198>
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x23, x2
  20:	mov	x19, x0
  24:	stp	x21, x22, [sp, #32]
  28:	add	x21, x0, #0x1
  2c:	cbz	x2, 128 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x128>
  30:	sub	x0, x1, x19
  34:	ldrb	w4, [x19, #1]
  38:	ldrh	w2, [x19]
  3c:	sub	x23, x23, #0x1
  40:	add	x0, x0, x0, lsr #63
  44:	ldurb	w6, [x1, #-1]
  48:	ldrb	w3, [x19]
  4c:	rev16	w2, w2
  50:	asr	x0, x0, #1
  54:	ldrb	w5, [x19, x0]
  58:	cmp	w4, w5
  5c:	b.cs	cc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xcc>  // b.hs, b.nlast
  60:	cmp	w5, w6
  64:	b.cc	114 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x114>  // b.lo, b.ul, b.last
  68:	cmp	w4, w6
  6c:	b.cc	dc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xdc>  // b.lo, b.ul, b.last
  70:	strh	w2, [x19]
  74:	ldurb	w3, [x1, #-1]
  78:	mov	x20, x21
  7c:	mov	x0, x1
  80:	ldrb	w2, [x20]
  84:	mov	x22, x20
  88:	cmp	w4, w2
  8c:	b.hi	c4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xc4>  // b.pmore
  90:	sub	x0, x0, #0x1
  94:	cmp	w3, w4
  98:	b.ls	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>  // b.plast
  9c:	nop
  a0:	ldrb	w3, [x0, #-1]!
  a4:	cmp	w4, w3
  a8:	b.cc	a0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xa0>  // b.lo, b.ul, b.last
  ac:	cmp	x0, x20
  b0:	b.ls	ec <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xec>  // b.plast
  b4:	strb	w3, [x20]
  b8:	strb	w2, [x0]
  bc:	ldurb	w3, [x0, #-1]
  c0:	ldrb	w4, [x19]
  c4:	add	x20, x20, #0x1
  c8:	b	80 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x80>
  cc:	cmp	w4, w6
  d0:	b.cc	70 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x70>  // b.lo, b.ul, b.last
  d4:	cmp	w5, w6
  d8:	b.cs	114 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x114>  // b.hs, b.nlast
  dc:	strb	w6, [x19]
  e0:	sturb	w3, [x1, #-1]
  e4:	ldrb	w4, [x19]
  e8:	b	78 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x78>
  ec:	mov	x2, x23
  f0:	mov	x0, x20
  f4:	sub	x24, x20, x19
  f8:	mov	w3, #0x0                   	// #0
  fc:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 100:	cmp	x24, #0x10
 104:	b.le	190 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x190>
 108:	cbz	x23, 12c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x12c>
 10c:	mov	x1, x20
 110:	b	30 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x30>
 114:	strb	w5, [x19]
 118:	strb	w3, [x19, x0]
 11c:	ldrb	w4, [x19]
 120:	ldurb	w3, [x1, #-1]
 124:	b	78 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x78>
 128:	mov	x22, x1
 12c:	sub	x20, x24, #0x2
 130:	asr	x20, x20, #1
 134:	b	13c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x13c>
 138:	sub	x20, x20, #0x1
 13c:	ldrb	w3, [x19, x20]
 140:	mov	x2, x24
 144:	mov	x1, x20
 148:	mov	x0, x19
 14c:	mov	w4, #0x0                   	// #0
 150:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 154:	cbnz	x20, 138 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x138>
 158:	sub	x22, x22, #0x1
 15c:	nop
 160:	ldrb	w3, [x22]
 164:	sub	x21, x22, x19
 168:	ldrb	w0, [x19]
 16c:	mov	x2, x21
 170:	strb	w0, [x22]
 174:	mov	w4, #0x0                   	// #0
 178:	mov	x0, x19
 17c:	mov	x1, #0x0                   	// #0
 180:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 184:	sub	x22, x22, #0x1
 188:	cmp	x21, #0x1
 18c:	b.gt	160 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x160>
 190:	ldp	x19, x20, [sp, #16]
 194:	ldp	x21, x22, [sp, #32]
 198:	ldp	x23, x24, [sp, #48]
 19c:	ldp	x29, x30, [sp], #64
 1a0:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x25, x26, [sp, #64]
  10:	ldp	x25, x22, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x23, x24, [sp, #48]
  20:	stp	x27, x28, [sp, #80]
  24:	cmp	x22, x25
  28:	mov	x27, x25
  2c:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>  // b.none
  30:	sub	x21, x22, x25
  34:	mov	w2, #0x3f                  	// #63
  38:	clz	x0, x21
  3c:	mov	x1, x22
  40:	sub	w2, w2, w0
  44:	mov	w3, #0x0                   	// #0
  48:	mov	x0, x25
  4c:	add	x20, x25, #0x1
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  58:	cmp	x21, #0x10
  5c:	b.le	49c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x49c>
  60:	add	x21, x25, #0x10
  64:	mov	x24, #0x1                   	// #1
  68:	ldrb	w23, [x20]
  6c:	ldrb	w0, [x25]
  70:	cmp	w0, w23
  74:	b.ls	594 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x594>  // b.plast
  78:	subs	x2, x20, x25
  7c:	b.ne	520 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x520>  // b.any
  80:	strb	w23, [x25]
  84:	add	x20, x20, #0x1
  88:	cmp	x21, x20
  8c:	b.ne	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x68>  // b.any
  90:	cmp	x22, x21
  94:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xd4>  // b.none
  98:	mov	x0, x21
  9c:	ldurb	w1, [x21, #-1]
  a0:	ldrb	w2, [x0], #-1
  a4:	cmp	w1, w2
  a8:	b.ls	5c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5c4>  // b.plast
  ac:	nop
  b0:	mov	x3, x0
  b4:	strb	w1, [x0, #1]
  b8:	ldrb	w1, [x0, #-1]!
  bc:	cmp	w2, w1
  c0:	b.cc	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xb0>  // b.lo, b.ul, b.last
  c4:	strb	w2, [x3]
  c8:	add	x21, x21, #0x1
  cc:	cmp	x22, x21
  d0:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x98>  // b.any
  d4:	ldp	x27, x25, [x19]
  d8:	cmp	x27, x25
  dc:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>  // b.none
  e0:	mov	x2, x27
  e4:	b	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xf8>
  e8:	ldrb	w3, [x0, #1]
  ec:	ldurb	w1, [x2, #-1]
  f0:	cmp	w1, w3
  f4:	b.eq	534 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x534>  // b.none
  f8:	mov	x0, x2
  fc:	add	x2, x2, #0x1
 100:	cmp	x2, x25
 104:	b.ne	e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xe8>  // b.any
 108:	add	x22, sp, #0xb0
 10c:	add	x23, sp, #0x90
 110:	add	x24, x22, #0x10
 114:	add	x0, x23, #0x10
 118:	mov	x20, #0x0                   	// #0
 11c:	str	x0, [sp, #128]
 120:	lsr	x1, x20, #6
 124:	str	x1, [sp, #104]
 128:	ldr	x0, [x19, #104]
 12c:	and	w1, w20, #0x3f
 130:	str	w1, [sp, #116]
 134:	and	w21, w20, #0xff
 138:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 13c:	ldr	x2, [x0]
 140:	mov	w1, w21
 144:	ldr	x2, [x2, #32]
 148:	blr	x2
 14c:	and	w0, w0, #0xff
 150:	sub	x1, x25, x27
 154:	nop
 158:	asr	x2, x1, #1
 15c:	cmp	x1, #0x0
 160:	sub	x1, x1, x2
 164:	b.le	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>
 168:	ldrb	w4, [x27, x2]
 16c:	add	x3, x27, x2
 170:	sub	x1, x1, #0x1
 174:	cmp	w4, w0
 178:	b.cs	464 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x464>  // b.hs, b.nlast
 17c:	asr	x2, x1, #1
 180:	cmp	x1, #0x0
 184:	add	x27, x3, #0x1
 188:	sub	x1, x1, x2
 18c:	b.gt	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x168>
 190:	cmp	x25, x27
 194:	b.eq	1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1a4>  // b.none
 198:	ldrb	w1, [x27]
 19c:	cmp	w1, w0
 1a0:	b.ls	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.plast
 1a4:	ldp	x25, x26, [x19, #48]
 1a8:	cmp	x25, x26
 1ac:	b.ne	1cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1cc>  // b.any
 1b0:	b	2b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2b4>
 1b4:	cmp	w4, w0
 1b8:	add	x25, x25, #0x2
 1bc:	ccmp	w3, w0, #0x0, ls  // ls = plast
 1c0:	b.cs	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.hs, b.nlast
 1c4:	cmp	x26, x25
 1c8:	b.eq	2b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2b4>  // b.none
 1cc:	ldrb	w4, [x25]
 1d0:	mov	x0, x22
 1d4:	ldrb	w3, [x25, #1]
 1d8:	ldr	x1, [x19, #104]
 1dc:	str	w3, [sp, #120]
 1e0:	str	w4, [sp, #136]
 1e4:	bl	0 <_ZNSt6localeC1ERKS_>
 1e8:	mov	x0, x22
 1ec:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1f0:	mov	x27, x0
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt6localeD1Ev>
 1fc:	mov	w1, w21
 200:	mov	x0, x27
 204:	ldr	x5, [x27]
 208:	ldr	x5, [x5, #32]
 20c:	blr	x5
 210:	and	w28, w0, #0xff
 214:	ldr	x5, [x27]
 218:	mov	x0, x27
 21c:	mov	w1, w21
 220:	ldr	x5, [x5, #16]
 224:	blr	x5
 228:	and	w0, w0, #0xff
 22c:	ldr	w4, [sp, #136]
 230:	ldr	w3, [sp, #120]
 234:	cmp	w4, w28
 238:	ccmp	w3, w28, #0x0, ls  // ls = plast
 23c:	b.cc	1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1b4>  // b.lo, b.ul, b.last
 240:	mov	w1, #0x1                   	// #1
 244:	ldr	x0, [sp, #104]
 248:	ldrb	w4, [sp, #116]
 24c:	ldrb	w3, [x19, #120]
 250:	add	x2, x19, x0, lsl #3
 254:	mov	x0, #0x1                   	// #1
 258:	cmp	w3, w1
 25c:	lsl	x0, x0, x4
 260:	ldr	x1, [x2, #128]
 264:	b.eq	284 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x284>  // b.none
 268:	orr	x0, x1, x0
 26c:	str	x0, [x2, #128]
 270:	add	x20, x20, #0x1
 274:	cmp	x20, #0x100
 278:	b.eq	298 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x298>  // b.none
 27c:	ldp	x27, x25, [x19]
 280:	b	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x120>
 284:	bic	x0, x1, x0
 288:	str	x0, [x2, #128]
 28c:	add	x20, x20, #0x1
 290:	cmp	x20, #0x100
 294:	b.ne	27c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x27c>  // b.any
 298:	ldp	x19, x20, [sp, #16]
 29c:	ldp	x21, x22, [sp, #32]
 2a0:	ldp	x23, x24, [sp, #48]
 2a4:	ldp	x25, x26, [sp, #64]
 2a8:	ldp	x27, x28, [sp, #80]
 2ac:	ldp	x29, x30, [sp], #208
 2b0:	ret
 2b4:	ldr	x0, [x19, #112]
 2b8:	lsl	x27, x20, #1
 2bc:	ldrh	w26, [x19, #96]
 2c0:	ldrb	w28, [x19, #98]
 2c4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2c8:	mov	x25, x0
 2cc:	ldr	x1, [x0, #48]
 2d0:	ldrh	w1, [x1, x27]
 2d4:	tst	w26, w1
 2d8:	b.ne	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.any
 2dc:	tbz	w28, #0, 2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2f4>
 2e0:	ldrb	w1, [x0, #56]
 2e4:	cbz	w1, 46c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x46c>
 2e8:	ldrb	w1, [x0, #152]
 2ec:	cmp	w1, w21
 2f0:	b.eq	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.none
 2f4:	ldp	x0, x28, [x19, #24]
 2f8:	str	x0, [sp, #120]
 2fc:	ldr	x26, [x19, #112]
 300:	mov	x0, x26
 304:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 308:	mov	x4, x0
 30c:	mov	x0, #0x1                   	// #1
 310:	str	x4, [sp, #136]
 314:	bl	0 <_Znwm>
 318:	mov	x2, x0
 31c:	ldr	x4, [sp, #136]
 320:	mov	x1, x0
 324:	strb	w21, [x2], #1
 328:	mov	x25, x0
 32c:	mov	x0, x4
 330:	ldr	x4, [x4]
 334:	ldr	x4, [x4, #40]
 338:	blr	x4
 33c:	mov	x0, x26
 340:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 344:	ldrb	w1, [x25]
 348:	mov	x3, #0x1                   	// #1
 34c:	strb	w1, [sp, #192]
 350:	mov	x8, x23
 354:	strb	wzr, [sp, #193]
 358:	add	x2, x22, #0x11
 35c:	mov	x1, x24
 360:	ldr	x4, [x0]
 364:	ldr	x4, [x4, #24]
 368:	stp	x24, x3, [sp, #176]
 36c:	blr	x4
 370:	ldr	x0, [sp, #176]
 374:	cmp	x0, x24
 378:	b.eq	380 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x380>  // b.none
 37c:	bl	0 <_ZdlPv>
 380:	mov	x0, x25
 384:	bl	0 <_ZdlPv>
 388:	ldr	x0, [sp, #120]
 38c:	mov	x1, x28
 390:	mov	x2, x23
 394:	mov	w3, #0x0                   	// #0
 398:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 39c:	mov	x25, x0
 3a0:	ldr	x1, [sp, #128]
 3a4:	ldr	x0, [sp, #144]
 3a8:	ldr	x28, [x19, #32]
 3ac:	cmp	x0, x1
 3b0:	b.eq	3b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x3b8>  // b.none
 3b4:	bl	0 <_ZdlPv>
 3b8:	cmp	x25, x28
 3bc:	b.ne	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.any
 3c0:	ldp	x26, x28, [x19, #72]
 3c4:	adrp	x25, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 3c8:	add	x25, x25, #0x0
 3cc:	cmp	x26, x28
 3d0:	b.eq	42c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x42c>  // b.none
 3d4:	nop
 3d8:	ldrh	w5, [x26]
 3dc:	ldrb	w1, [x26, #2]
 3e0:	ldr	x0, [x19, #112]
 3e4:	str	w1, [sp, #120]
 3e8:	str	w5, [sp, #136]
 3ec:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 3f0:	ldr	x4, [x0, #48]
 3f4:	ldr	w5, [sp, #136]
 3f8:	ldr	w1, [sp, #120]
 3fc:	ldrh	w4, [x4, x27]
 400:	tst	w5, w4
 404:	b.ne	420 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x420>  // b.any
 408:	tbz	w1, #0, 240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>
 40c:	ldrb	w1, [x0, #56]
 410:	cbz	w1, 434 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x434>
 414:	ldrb	w1, [x0, #152]
 418:	cmp	w1, w21
 41c:	b.ne	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x240>  // b.any
 420:	add	x26, x26, #0x4
 424:	cmp	x28, x26
 428:	b.ne	3d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x3d8>  // b.any
 42c:	mov	w1, #0x0                   	// #0
 430:	b	244 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x244>
 434:	str	x0, [sp, #120]
 438:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 43c:	ldr	x2, [sp, #120]
 440:	mov	w1, #0x5f                  	// #95
 444:	ldr	x0, [x2]
 448:	ldr	x4, [x0, #48]
 44c:	cmp	x4, x25
 450:	b.eq	418 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x418>  // b.none
 454:	mov	x0, x2
 458:	blr	x4
 45c:	and	w1, w0, #0xff
 460:	b	418 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x418>
 464:	mov	x1, x2
 468:	b	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x158>
 46c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 470:	ldr	x2, [x25]
 474:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 478:	add	x0, x0, #0x0
 47c:	mov	w1, #0x5f                  	// #95
 480:	ldr	x2, [x2, #48]
 484:	cmp	x2, x0
 488:	b.eq	2ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2ec>  // b.none
 48c:	mov	x0, x25
 490:	blr	x2
 494:	and	w1, w0, #0xff
 498:	b	2ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2ec>
 49c:	cmp	x22, x20
 4a0:	mov	x23, #0x1                   	// #1
 4a4:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xd4>  // b.none
 4a8:	ldrb	w21, [x20]
 4ac:	ldrb	w0, [x25]
 4b0:	cmp	w0, w21
 4b4:	b.ls	4e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4e0>  // b.plast
 4b8:	subs	x2, x20, x25
 4bc:	b.ne	50c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x50c>  // b.any
 4c0:	strb	w21, [x25]
 4c4:	add	x20, x20, #0x1
 4c8:	cmp	x22, x20
 4cc:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xd4>  // b.none
 4d0:	ldrb	w21, [x20]
 4d4:	ldrb	w0, [x25]
 4d8:	cmp	w0, w21
 4dc:	b.hi	4b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4b8>  // b.pmore
 4e0:	ldurb	w1, [x20, #-1]
 4e4:	sub	x0, x20, #0x1
 4e8:	cmp	w21, w1
 4ec:	b.cs	5e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5e8>  // b.hs, b.nlast
 4f0:	mov	x2, x0
 4f4:	strb	w1, [x0, #1]
 4f8:	ldrb	w1, [x0, #-1]!
 4fc:	cmp	w21, w1
 500:	b.cc	4f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4f0>  // b.lo, b.ul, b.last
 504:	strb	w21, [x2]
 508:	b	4c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4c4>
 50c:	sub	x0, x23, x2
 510:	mov	x1, x25
 514:	add	x0, x20, x0
 518:	bl	0 <memmove>
 51c:	b	4c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4c0>
 520:	sub	x0, x24, x2
 524:	mov	x1, x25
 528:	add	x0, x20, x0
 52c:	bl	0 <memmove>
 530:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x80>
 534:	cmp	x0, x25
 538:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>  // b.none
 53c:	add	x1, x0, #0x2
 540:	cmp	x25, x1
 544:	b.eq	5dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5dc>  // b.none
 548:	mov	x5, x25
 54c:	b	554 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x554>
 550:	ldrb	w3, [x0]
 554:	ldrb	w2, [x1]
 558:	add	x4, x0, #0x2
 55c:	add	x25, x0, #0x1
 560:	cmp	w2, w3
 564:	b.eq	574 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x574>  // b.none
 568:	strb	w2, [x0, #1]
 56c:	mov	x0, x25
 570:	mov	x25, x4
 574:	add	x1, x1, #0x1
 578:	cmp	x5, x1
 57c:	b.ne	550 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x550>  // b.any
 580:	ldp	x27, x0, [x19]
 584:	cmp	x0, x25
 588:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>  // b.none
 58c:	str	x25, [x19, #8]
 590:	b	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>
 594:	ldurb	w1, [x20, #-1]
 598:	sub	x0, x20, #0x1
 59c:	cmp	w23, w1
 5a0:	b.cs	5f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5f4>  // b.hs, b.nlast
 5a4:	nop
 5a8:	mov	x2, x0
 5ac:	strb	w1, [x0, #1]
 5b0:	ldrb	w1, [x0, #-1]!
 5b4:	cmp	w23, w1
 5b8:	b.cc	5a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5a8>  // b.lo, b.ul, b.last
 5bc:	strb	w23, [x2]
 5c0:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x84>
 5c4:	mov	x3, x21
 5c8:	add	x21, x21, #0x1
 5cc:	cmp	x22, x21
 5d0:	strb	w2, [x3]
 5d4:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x98>  // b.any
 5d8:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xd4>
 5dc:	mov	x25, x2
 5e0:	str	x25, [x19, #8]
 5e4:	b	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x108>
 5e8:	mov	x2, x20
 5ec:	strb	w21, [x2]
 5f0:	b	4c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4c4>
 5f4:	mov	x2, x20
 5f8:	strb	w23, [x2]
 5fc:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x84>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x220
   4:	mov	w3, #0x1                   	// #1
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x19, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x19, #280]
  44:	stp	xzr, xzr, [sp, #224]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #240]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #256]
  58:	stp	xzr, xzr, [sp, #272]
  5c:	stp	xzr, xzr, [sp, #288]
  60:	stp	xzr, xzr, [sp, #304]
  64:	strh	wzr, [sp, #320]
  68:	strb	wzr, [sp, #322]
  6c:	stp	x0, x0, [sp, #328]
  70:	strb	w4, [sp, #344]
  74:	stp	xzr, xzr, [sp, #352]
  78:	stp	xzr, xzr, [sp, #368]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x284>
  98:	ldrb	w3, [sp, #322]
  9c:	add	x20, sp, #0xe0
  a0:	ldrh	w4, [sp, #320]
  a4:	mov	x0, x20
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #322]
  b0:	orr	w1, w2, w4
  b4:	add	x20, x20, #0x80
  b8:	strh	w1, [sp, #320]
  bc:	add	x21, sp, #0xc0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  c4:	ldrb	w23, [sp, #344]
  c8:	ldp	x12, x5, [sp, #224]
  cc:	add	x1, sp, #0x200
  d0:	ldp	x11, x10, [sp, #256]
  d4:	mov	x0, #0xa0                  	// #160
  d8:	ldp	x9, x8, [sp, #272]
  dc:	stp	x8, x9, [sp, #96]
  e0:	ldr	w3, [sp, #320]
  e4:	movi	v0.4s, #0x0
  e8:	str	w3, [sp, #480]
  ec:	ld1	{v2.16b, v3.16b}, [x20]
  f0:	mov	x20, x1
  f4:	ldr	x7, [sp, #240]
  f8:	stp	x10, x11, [sp, #112]
  fc:	ldr	x3, [sp, #248]
 100:	st1	{v2.16b, v3.16b}, [x1]
 104:	ldr	x2, [sp, #328]
 108:	str	x3, [sp, #128]
 10c:	stp	x7, x5, [sp, #136]
 110:	str	x12, [sp, #152]
 114:	str	xzr, [sp, #208]
 118:	str	q0, [sp, #224]
 11c:	str	q0, [sp, #240]
 120:	stp	q0, q0, [sp, #256]
 124:	str	x2, [sp, #488]
 128:	ldp	x28, x27, [sp, #288]
 12c:	str	q0, [sp, #288]
 130:	ldr	x26, [sp, #304]
 134:	ldr	x25, [sp, #312]
 138:	str	q0, [sp, #304]
 13c:	ldr	x22, [x19, #256]
 140:	ldr	x24, [sp, #336]
 144:	bl	0 <_Znwm>
 148:	ldp	x3, x7, [sp, #128]
 14c:	mov	x2, x0
 150:	ldp	x5, x12, [sp, #144]
 154:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 158:	stp	x7, x3, [x2, #16]
 15c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 160:	ldr	w6, [sp, #480]
 164:	ldp	x8, x9, [sp, #96]
 168:	stp	x12, x5, [x2]
 16c:	add	x7, x2, #0x80
 170:	ldp	x10, x11, [sp, #112]
 174:	stp	x11, x10, [x2, #32]
 178:	mov	x1, x21
 17c:	ldr	x5, [sp, #488]
 180:	stp	x9, x8, [x2, #48]
 184:	mov	x0, x22
 188:	ldr	x4, [x4]
 18c:	stp	x28, x27, [x2, #64]
 190:	stp	x26, x25, [x2, #80]
 194:	str	w6, [x2, #96]
 198:	str	x5, [x2, #104]
 19c:	str	x24, [x2, #112]
 1a0:	strb	w23, [x2, #120]
 1a4:	str	x2, [sp, #192]
 1a8:	ldr	x2, [x3]
 1ac:	str	x2, [sp, #208]
 1b0:	ld1	{v0.16b, v1.16b}, [x20]
 1b4:	str	x4, [sp, #216]
 1b8:	st1	{v0.16b, v1.16b}, [x7]
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 1c0:	mov	x2, x0
 1c4:	add	x1, sp, #0xa0
 1c8:	add	x0, x19, #0x130
 1cc:	dup	v0.2d, x2
 1d0:	str	x22, [sp, #160]
 1d4:	stur	q0, [sp, #168]
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 1dc:	ldr	x3, [sp, #208]
 1e0:	cbz	x3, 1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1f4>
 1e4:	mov	x1, x21
 1e8:	mov	x0, x21
 1ec:	mov	w2, #0x3                   	// #3
 1f0:	blr	x3
 1f4:	ldr	x0, [sp, #296]
 1f8:	cbz	x0, 200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x200>
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #272]
 204:	cbz	x0, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x20c>
 208:	bl	0 <_ZdlPv>
 20c:	ldp	x19, x20, [sp, #248]
 210:	cmp	x19, x20
 214:	b.eq	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x23c>  // b.none
 218:	mov	x1, x19
 21c:	add	x19, x19, #0x20
 220:	ldr	x0, [x1], #16
 224:	cmp	x0, x1
 228:	b.eq	274 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x274>  // b.none
 22c:	bl	0 <_ZdlPv>
 230:	cmp	x20, x19
 234:	b.ne	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x218>  // b.any
 238:	ldr	x20, [sp, #248]
 23c:	cbz	x20, 248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x248>
 240:	mov	x0, x20
 244:	bl	0 <_ZdlPv>
 248:	ldr	x0, [sp, #224]
 24c:	cbz	x0, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x254>
 250:	bl	0 <_ZdlPv>
 254:	ldp	x29, x30, [sp]
 258:	ldp	x19, x20, [sp, #16]
 25c:	ldp	x21, x22, [sp, #32]
 260:	ldp	x23, x24, [sp, #48]
 264:	ldp	x25, x26, [sp, #64]
 268:	ldp	x27, x28, [sp, #80]
 26c:	add	sp, sp, #0x220
 270:	ret
 274:	cmp	x20, x19
 278:	b.ne	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x218>  // b.any
 27c:	ldr	x20, [sp, #248]
 280:	b	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x23c>
 284:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	movi	v0.4s, #0x0
   4:	sub	sp, sp, #0x230
   8:	add	x2, sp, #0x240
   c:	stp	x29, x30, [sp]
  10:	mov	x29, sp
  14:	ldr	d1, [x0, #384]
  18:	strb	w1, [sp, #360]
  1c:	ldr	w1, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x0
  28:	dup	v1.2d, v1.d[0]
  2c:	stp	x21, x22, [sp, #32]
  30:	stp	x23, x24, [sp, #48]
  34:	stp	x25, x26, [sp, #64]
  38:	stp	x27, x28, [sp, #80]
  3c:	strh	wzr, [sp, #168]
  40:	strh	wzr, [sp, #336]
  44:	strb	wzr, [sp, #338]
  48:	stur	q1, [x2, #-232]
  4c:	stp	q0, q0, [sp, #240]
  50:	stp	q0, q0, [sp, #272]
  54:	stp	q0, q0, [sp, #304]
  58:	stp	q0, q0, [sp, #368]
  5c:	tbz	w1, #4, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x254>
  60:	add	x20, sp, #0xf0
  64:	add	x21, sp, #0xa8
  68:	mov	x2, x20
  6c:	mov	x1, x21
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  78:	tst	w0, #0xff
  7c:	b.ne	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x68>  // b.any
  80:	ldrb	w0, [sp, #168]
  84:	add	x21, sp, #0x190
  88:	cbnz	w0, 278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x278>
  8c:	mov	x0, x20
  90:	add	x20, x20, #0x80
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  98:	add	x21, x21, #0x80
  9c:	ldp	x6, x11, [sp, #240]
  a0:	add	x3, sp, #0xd0
  a4:	ldp	x5, x7, [sp, #256]
  a8:	mov	x0, #0xa0                  	// #160
  ac:	ldp	x10, x9, [sp, #280]
  b0:	stp	x3, x9, [sp, #96]
  b4:	ldr	w2, [sp, #336]
  b8:	ldr	x1, [sp, #344]
  bc:	str	x1, [sp, #504]
  c0:	movi	v0.4s, #0x0
  c4:	str	w2, [sp, #496]
  c8:	ld1	{v2.16b, v3.16b}, [x20]
  cc:	str	x10, [sp, #112]
  d0:	ldr	x1, [sp, #272]
  d4:	str	x1, [sp, #120]
  d8:	ldrb	w23, [sp, #360]
  dc:	st1	{v2.16b, v3.16b}, [x21]
  e0:	stp	x7, x5, [sp, #128]
  e4:	stp	x11, x6, [sp, #144]
  e8:	str	xzr, [sp, #224]
  ec:	stp	q0, q0, [sp, #240]
  f0:	str	q0, [sp, #272]
  f4:	ldp	x22, x28, [sp, #296]
  f8:	ldp	x27, x26, [sp, #312]
  fc:	stp	q0, q0, [sp, #288]
 100:	ldr	x25, [sp, #328]
 104:	str	q0, [sp, #320]
 108:	ldr	x20, [x19, #256]
 10c:	ldr	x24, [sp, #352]
 110:	bl	0 <_Znwm>
 114:	mov	x2, x0
 118:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 11c:	ldp	x7, x5, [sp, #128]
 120:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 124:	ldp	x11, x6, [sp, #144]
 128:	stp	x6, x11, [x2]
 12c:	ldr	w6, [sp, #496]
 130:	ld1	{v0.16b, v1.16b}, [x21]
 134:	stp	x5, x7, [x2, #16]
 138:	add	x7, x2, #0x80
 13c:	ldp	x21, x9, [sp, #96]
 140:	stp	x9, x22, [x2, #48]
 144:	mov	x0, x20
 148:	ldp	x10, x1, [sp, #112]
 14c:	stp	x1, x10, [x2, #32]
 150:	ldr	x5, [sp, #504]
 154:	stp	x28, x27, [x2, #64]
 158:	mov	x1, x21
 15c:	ldr	x4, [x4]
 160:	stp	x26, x25, [x2, #80]
 164:	str	w6, [x2, #96]
 168:	str	x5, [x2, #104]
 16c:	str	x24, [x2, #112]
 170:	strb	w23, [x2, #120]
 174:	str	x2, [sp, #208]
 178:	ldr	x2, [x3]
 17c:	str	x2, [sp, #224]
 180:	str	x4, [sp, #232]
 184:	st1	{v0.16b, v1.16b}, [x7]
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 18c:	mov	x2, x0
 190:	add	x1, sp, #0xb0
 194:	add	x0, x19, #0x130
 198:	dup	v0.2d, x2
 19c:	str	x20, [sp, #176]
 1a0:	stur	q0, [sp, #184]
 1a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1a8:	ldr	x3, [sp, #224]
 1ac:	cbz	x3, 1c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1c0>
 1b0:	mov	x1, x21
 1b4:	mov	x0, x21
 1b8:	mov	w2, #0x3                   	// #3
 1bc:	blr	x3
 1c0:	ldr	x0, [sp, #312]
 1c4:	cbz	x0, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1cc>
 1c8:	bl	0 <_ZdlPv>
 1cc:	ldr	x0, [sp, #288]
 1d0:	cbz	x0, 1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1d8>
 1d4:	bl	0 <_ZdlPv>
 1d8:	ldp	x19, x20, [sp, #264]
 1dc:	cmp	x19, x20
 1e0:	b.eq	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x20c>  // b.none
 1e4:	nop
 1e8:	mov	x1, x19
 1ec:	add	x19, x19, #0x20
 1f0:	ldr	x0, [x1], #16
 1f4:	cmp	x0, x1
 1f8:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x244>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	cmp	x20, x19
 204:	b.ne	1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1e8>  // b.any
 208:	ldr	x20, [sp, #264]
 20c:	cbz	x20, 218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x218>
 210:	mov	x0, x20
 214:	bl	0 <_ZdlPv>
 218:	ldr	x0, [sp, #240]
 21c:	cbz	x0, 224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x224>
 220:	bl	0 <_ZdlPv>
 224:	ldp	x29, x30, [sp]
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldp	x23, x24, [sp, #48]
 234:	ldp	x25, x26, [sp, #64]
 238:	ldp	x27, x28, [sp, #80]
 23c:	add	sp, sp, #0x230
 240:	ret
 244:	cmp	x20, x19
 248:	b.ne	1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1e8>  // b.any
 24c:	ldr	x20, [sp, #264]
 250:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x20c>
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 258:	tst	w0, #0xff
 25c:	b.eq	2b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2b8>  // b.none
 260:	ldr	x0, [x19, #272]
 264:	mov	w1, #0x1                   	// #1
 268:	strb	w1, [sp, #168]
 26c:	ldrb	w0, [x0]
 270:	strb	w0, [sp, #169]
 274:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x60>
 278:	ldr	x0, [sp, #344]
 27c:	ldrb	w22, [sp, #169]
 280:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 284:	ldr	x2, [x0]
 288:	mov	w1, w22
 28c:	ldr	x2, [x2, #32]
 290:	blr	x2
 294:	strb	w0, [sp, #400]
 298:	ldp	x1, x2, [sp, #248]
 29c:	cmp	x1, x2
 2a0:	b.eq	2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2e8>  // b.none
 2a4:	strb	w0, [x1]
 2a8:	ldr	x0, [sp, #248]
 2ac:	add	x0, x0, #0x1
 2b0:	str	x0, [sp, #248]
 2b4:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x8c>
 2b8:	ldr	w0, [x19, #152]
 2bc:	cmp	w0, #0x1c
 2c0:	b.ne	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x60>  // b.any
 2c4:	add	x1, x19, #0xd0
 2c8:	add	x0, x19, #0x110
 2cc:	add	x20, x19, #0x8
 2d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2d4:	mov	x0, x20
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2dc:	mov	w0, #0x2d01                	// #11521
 2e0:	strh	w0, [sp, #168]
 2e4:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x60>
 2e8:	mov	x2, x21
 2ec:	mov	x0, x20
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2f4:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x8c>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x22, x23, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	mov	x0, x22
  28:	cmp	x23, x22
  2c:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x108>  // b.none
  30:	sub	x21, x23, x22
  34:	mov	w2, #0x3f                  	// #63
  38:	clz	x0, x21
  3c:	mov	x1, x23
  40:	sub	w2, w2, w0
  44:	mov	w3, #0x0                   	// #0
  48:	mov	x0, x22
  4c:	add	x20, x22, #0x1
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  58:	cmp	x21, #0x10
  5c:	b.le	5cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5cc>
  60:	add	x21, x22, #0x10
  64:	mov	x25, #0x1                   	// #1
  68:	ldrb	w24, [x20]
  6c:	ldrb	w0, [x22]
  70:	cmp	w0, w24
  74:	b.ls	6c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6c8>  // b.plast
  78:	subs	x2, x20, x22
  7c:	b.ne	650 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x650>  // b.any
  80:	strb	w24, [x22]
  84:	add	x20, x20, #0x1
  88:	cmp	x21, x20
  8c:	b.ne	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x68>  // b.any
  90:	cmp	x23, x21
  94:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xd4>  // b.none
  98:	mov	x0, x21
  9c:	ldurb	w1, [x21, #-1]
  a0:	ldrb	w2, [x0], #-1
  a4:	cmp	w2, w1
  a8:	b.cs	6f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6f4>  // b.hs, b.nlast
  ac:	nop
  b0:	mov	x3, x0
  b4:	strb	w1, [x0, #1]
  b8:	ldrb	w1, [x0, #-1]!
  bc:	cmp	w2, w1
  c0:	b.cc	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xb0>  // b.lo, b.ul, b.last
  c4:	strb	w2, [x3]
  c8:	add	x21, x21, #0x1
  cc:	cmp	x23, x21
  d0:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x98>  // b.any
  d4:	ldp	x0, x22, [x19]
  d8:	cmp	x22, x0
  dc:	b.eq	72c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x72c>  // b.none
  e0:	mov	x3, x0
  e4:	b	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xf8>
  e8:	ldrb	w4, [x1, #1]
  ec:	ldurb	w2, [x3, #-1]
  f0:	cmp	w2, w4
  f4:	b.eq	664 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x664>  // b.none
  f8:	mov	x1, x3
  fc:	add	x3, x3, #0x1
 100:	cmp	x3, x22
 104:	b.ne	e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xe8>  // b.any
 108:	add	x24, sp, #0xb0
 10c:	add	x25, sp, #0xd0
 110:	add	x26, x24, #0x10
 114:	add	x21, x25, #0x10
 118:	mov	x20, #0x0                   	// #0
 11c:	nop
 120:	lsr	x1, x20, #6
 124:	str	x1, [sp, #96]
 128:	and	w1, w20, #0x3f
 12c:	and	w23, w20, #0xff
 130:	str	w1, [sp, #108]
 134:	sub	x1, x22, x0
 138:	asr	x2, x1, #1
 13c:	cmp	x1, #0x0
 140:	sub	x1, x1, x2
 144:	b.le	170 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x170>
 148:	ldrb	w4, [x0, x2]
 14c:	add	x3, x0, x2
 150:	sub	x1, x1, #0x1
 154:	cmp	w4, w23
 158:	b.cs	1f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1f8>  // b.hs, b.nlast
 15c:	asr	x2, x1, #1
 160:	cmp	x1, #0x0
 164:	add	x0, x3, #0x1
 168:	sub	x1, x1, x2
 16c:	b.gt	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x148>
 170:	cmp	x0, x22
 174:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x200>  // b.none
 178:	ldrb	w0, [x0]
 17c:	cmp	w0, w23
 180:	b.hi	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x200>  // b.pmore
 184:	mov	w23, #0x1                   	// #1
 188:	ldr	x0, [sp, #96]
 18c:	ldrb	w3, [sp, #108]
 190:	ldrb	w2, [x19, #120]
 194:	add	x1, x19, x0, lsl #3
 198:	mov	x0, #0x1                   	// #1
 19c:	cmp	w2, w23
 1a0:	lsl	x0, x0, x3
 1a4:	ldr	x2, [x1, #128]
 1a8:	b.eq	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1c8>  // b.none
 1ac:	orr	x0, x0, x2
 1b0:	str	x0, [x1, #128]
 1b4:	add	x20, x20, #0x1
 1b8:	cmp	x20, #0x100
 1bc:	b.eq	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1dc>  // b.none
 1c0:	ldp	x0, x22, [x19]
 1c4:	b	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x120>
 1c8:	bic	x0, x2, x0
 1cc:	str	x0, [x1, #128]
 1d0:	add	x20, x20, #0x1
 1d4:	cmp	x20, #0x100
 1d8:	b.ne	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1c0>  // b.any
 1dc:	ldp	x19, x20, [sp, #16]
 1e0:	ldp	x21, x22, [sp, #32]
 1e4:	ldp	x23, x24, [sp, #48]
 1e8:	ldp	x25, x26, [sp, #64]
 1ec:	ldp	x27, x28, [sp, #80]
 1f0:	ldp	x29, x30, [sp], #240
 1f4:	ret
 1f8:	mov	x1, x2
 1fc:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x138>
 200:	mov	w2, w23
 204:	mov	x0, x24
 208:	mov	x1, #0x1                   	// #1
 20c:	str	x26, [sp, #176]
 210:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 214:	ldr	x0, [x19, #104]
 218:	ldp	x28, x27, [sp, #176]
 21c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 220:	str	x0, [sp, #112]
 224:	str	x27, [sp, #144]
 228:	str	x21, [sp, #208]
 22c:	cmp	x27, #0xf
 230:	b.hi	534 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x534>  // b.pmore
 234:	cmp	x27, #0x1
 238:	b.ne	524 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x524>  // b.any
 23c:	ldrb	w0, [x28]
 240:	mov	x1, x21
 244:	add	x22, sp, #0x90
 248:	strb	w0, [sp, #224]
 24c:	ldr	x0, [sp, #112]
 250:	str	x27, [sp, #216]
 254:	strb	wzr, [x1, x27]
 258:	mov	x8, x22
 25c:	ldr	x2, [x0]
 260:	ldr	x3, [x2, #24]
 264:	ldp	x1, x2, [sp, #208]
 268:	add	x2, x1, x2
 26c:	blr	x3
 270:	ldr	x0, [sp, #208]
 274:	cmp	x0, x21
 278:	b.eq	280 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x280>  // b.none
 27c:	bl	0 <_ZdlPv>
 280:	ldr	x0, [sp, #176]
 284:	cmp	x0, x26
 288:	b.eq	290 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x290>  // b.none
 28c:	bl	0 <_ZdlPv>
 290:	ldp	x4, x0, [x19, #48]
 294:	str	x0, [sp, #112]
 298:	cmp	x4, x0
 29c:	b.eq	350 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x350>  // b.none
 2a0:	ldp	x27, x28, [sp, #144]
 2a4:	nop
 2a8:	ldr	x6, [x4, #8]
 2ac:	cmp	x6, x28
 2b0:	csel	x2, x6, x28, ls  // ls = plast
 2b4:	cbz	x2, 2d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x2d0>
 2b8:	ldr	x0, [x4]
 2bc:	mov	x1, x27
 2c0:	stp	x4, x6, [sp, #120]
 2c4:	bl	0 <memcmp>
 2c8:	ldp	x4, x6, [sp, #120]
 2cc:	cbnz	w0, 2ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x2ec>
 2d0:	sub	x0, x6, x28
 2d4:	mov	x1, #0x7fffffff            	// #2147483647
 2d8:	cmp	x0, x1
 2dc:	b.gt	340 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x340>
 2e0:	mov	x1, #0xffffffff80000000    	// #-2147483648
 2e4:	cmp	x0, x1
 2e8:	b.lt	2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x2f4>  // b.tstop
 2ec:	cmp	w0, #0x0
 2f0:	b.gt	340 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x340>
 2f4:	ldr	x6, [x4, #40]
 2f8:	cmp	x28, x6
 2fc:	csel	x2, x28, x6, ls  // ls = plast
 300:	cbz	x2, 31c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x31c>
 304:	ldr	x1, [x4, #32]
 308:	mov	x0, x27
 30c:	stp	x4, x6, [sp, #120]
 310:	bl	0 <memcmp>
 314:	ldp	x4, x6, [sp, #120]
 318:	cbnz	w0, 338 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x338>
 31c:	sub	x0, x28, x6
 320:	mov	x1, #0x7fffffff            	// #2147483647
 324:	cmp	x0, x1
 328:	b.gt	340 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x340>
 32c:	mov	x1, #0xffffffff80000000    	// #-2147483648
 330:	cmp	x0, x1
 334:	b.lt	490 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x490>  // b.tstop
 338:	cmp	w0, #0x0
 33c:	b.le	490 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x490>
 340:	ldr	x0, [sp, #112]
 344:	add	x4, x4, #0x40
 348:	cmp	x0, x4
 34c:	b.ne	2a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x2a8>  // b.any
 350:	ldrh	w2, [x19, #96]
 354:	lsl	x1, x20, #1
 358:	ldr	x0, [x19, #112]
 35c:	str	w2, [sp, #112]
 360:	ldrb	w28, [x19, #98]
 364:	str	x1, [sp, #120]
 368:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 36c:	mov	x27, x0
 370:	ldr	x1, [x0, #48]
 374:	lsl	x2, x20, #1
 378:	ldrh	w1, [x1, x2]
 37c:	ldr	w2, [sp, #112]
 380:	tst	w2, w1
 384:	b.ne	470 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x470>  // b.any
 388:	tbz	w28, #0, 3a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3a0>
 38c:	ldrb	w1, [x0, #56]
 390:	cbz	w1, 56c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x56c>
 394:	ldrb	w1, [x0, #152]
 398:	cmp	w1, w23
 39c:	b.eq	470 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x470>  // b.none
 3a0:	ldr	x5, [x19, #112]
 3a4:	str	x5, [sp, #136]
 3a8:	ldp	x0, x28, [x19, #24]
 3ac:	str	x0, [sp, #112]
 3b0:	mov	x0, x5
 3b4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 3b8:	mov	x4, x0
 3bc:	mov	x0, #0x1                   	// #1
 3c0:	str	x4, [sp, #128]
 3c4:	bl	0 <_Znwm>
 3c8:	mov	x2, x0
 3cc:	ldr	x4, [sp, #128]
 3d0:	mov	x1, x0
 3d4:	strb	w23, [x2], #1
 3d8:	mov	x27, x0
 3dc:	mov	x0, x4
 3e0:	ldr	x4, [x4]
 3e4:	ldr	x4, [x4, #40]
 3e8:	blr	x4
 3ec:	ldr	x5, [sp, #136]
 3f0:	mov	x0, x5
 3f4:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 3f8:	strb	wzr, [sp, #225]
 3fc:	ldrb	w1, [x27]
 400:	mov	x3, #0x1                   	// #1
 404:	strb	w1, [sp, #224]
 408:	mov	x8, x24
 40c:	add	x2, x25, #0x11
 410:	mov	x1, x21
 414:	ldr	x4, [x0]
 418:	ldr	x4, [x4, #24]
 41c:	stp	x21, x3, [sp, #208]
 420:	blr	x4
 424:	ldr	x0, [sp, #208]
 428:	cmp	x0, x21
 42c:	b.eq	434 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x434>  // b.none
 430:	bl	0 <_ZdlPv>
 434:	mov	x0, x27
 438:	bl	0 <_ZdlPv>
 43c:	ldr	x0, [sp, #112]
 440:	mov	x1, x28
 444:	mov	x2, x24
 448:	mov	w3, #0x0                   	// #0
 44c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 450:	mov	x27, x0
 454:	ldr	x0, [sp, #176]
 458:	ldr	x28, [x19, #32]
 45c:	cmp	x0, x26
 460:	b.eq	468 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x468>  // b.none
 464:	bl	0 <_ZdlPv>
 468:	cmp	x27, x28
 46c:	b.eq	498 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x498>  // b.none
 470:	ldr	x27, [sp, #144]
 474:	mov	w23, #0x1                   	// #1
 478:	add	x22, x22, #0x10
 47c:	cmp	x27, x22
 480:	b.eq	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x188>  // b.none
 484:	mov	x0, x27
 488:	bl	0 <_ZdlPv>
 48c:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x188>
 490:	mov	w23, #0x1                   	// #1
 494:	b	478 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x478>
 498:	ldp	x2, x0, [x19, #72]
 49c:	str	x0, [sp, #112]
 4a0:	adrp	x28, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 4a4:	add	x28, x28, #0x0
 4a8:	mov	x27, x2
 4ac:	cmp	x2, x0
 4b0:	b.eq	518 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x518>  // b.none
 4b4:	nop
 4b8:	ldrh	w5, [x27]
 4bc:	ldrb	w1, [x27, #2]
 4c0:	ldr	x0, [x19, #112]
 4c4:	str	w1, [sp, #128]
 4c8:	str	w5, [sp, #136]
 4cc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4d0:	ldr	x4, [x0, #48]
 4d4:	ldr	x1, [sp, #120]
 4d8:	ldr	w5, [sp, #136]
 4dc:	ldrh	w4, [x4, x1]
 4e0:	tst	w5, w4
 4e4:	b.ne	508 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x508>  // b.any
 4e8:	ldr	w1, [sp, #128]
 4ec:	tbz	w1, #0, 470 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x470>
 4f0:	ldrb	w1, [x0, #56]
 4f4:	cbz	w1, 59c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x59c>
 4f8:	ldrb	w1, [x0, #152]
 4fc:	cmp	w1, w23
 500:	b.ne	470 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x470>  // b.any
 504:	nop
 508:	ldr	x0, [sp, #112]
 50c:	add	x27, x27, #0x4
 510:	cmp	x0, x27
 514:	b.ne	4b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x4b8>  // b.any
 518:	mov	w23, #0x0                   	// #0
 51c:	ldr	x27, [sp, #144]
 520:	b	478 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x478>
 524:	cbnz	x27, 734 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x734>
 528:	mov	x1, x21
 52c:	add	x22, sp, #0x90
 530:	b	24c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x24c>
 534:	add	x22, sp, #0x90
 538:	mov	x0, x25
 53c:	mov	x1, x22
 540:	mov	x2, #0x0                   	// #0
 544:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 548:	str	x0, [sp, #208]
 54c:	ldr	x1, [sp, #144]
 550:	str	x1, [sp, #224]
 554:	mov	x2, x27
 558:	mov	x1, x28
 55c:	bl	0 <memcpy>
 560:	ldr	x27, [sp, #144]
 564:	ldr	x1, [sp, #208]
 568:	b	24c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x24c>
 56c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 570:	ldr	x2, [x27]
 574:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 578:	add	x0, x0, #0x0
 57c:	mov	w1, #0x5f                  	// #95
 580:	ldr	x2, [x2, #48]
 584:	cmp	x2, x0
 588:	b.eq	398 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x398>  // b.none
 58c:	mov	x0, x27
 590:	blr	x2
 594:	and	w1, w0, #0xff
 598:	b	398 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x398>
 59c:	str	x0, [sp, #128]
 5a0:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 5a4:	ldr	x3, [sp, #128]
 5a8:	mov	w1, #0x5f                  	// #95
 5ac:	ldr	x0, [x3]
 5b0:	ldr	x4, [x0, #48]
 5b4:	cmp	x4, x28
 5b8:	b.eq	4fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x4fc>  // b.none
 5bc:	mov	x0, x3
 5c0:	blr	x4
 5c4:	and	w1, w0, #0xff
 5c8:	b	4fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x4fc>
 5cc:	cmp	x23, x20
 5d0:	mov	x24, #0x1                   	// #1
 5d4:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xd4>  // b.none
 5d8:	ldrb	w21, [x20]
 5dc:	ldrb	w0, [x22]
 5e0:	cmp	w0, w21
 5e4:	b.ls	610 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x610>  // b.plast
 5e8:	subs	x2, x20, x22
 5ec:	b.ne	63c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x63c>  // b.any
 5f0:	strb	w21, [x22]
 5f4:	add	x20, x20, #0x1
 5f8:	cmp	x23, x20
 5fc:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xd4>  // b.none
 600:	ldrb	w21, [x20]
 604:	ldrb	w0, [x22]
 608:	cmp	w0, w21
 60c:	b.hi	5e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5e8>  // b.pmore
 610:	ldurb	w1, [x20, #-1]
 614:	sub	x0, x20, #0x1
 618:	cmp	w21, w1
 61c:	b.cs	720 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x720>  // b.hs, b.nlast
 620:	mov	x2, x0
 624:	strb	w1, [x0, #1]
 628:	ldrb	w1, [x0, #-1]!
 62c:	cmp	w21, w1
 630:	b.cc	620 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x620>  // b.lo, b.ul, b.last
 634:	strb	w21, [x2]
 638:	b	5f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5f4>
 63c:	sub	x0, x24, x2
 640:	mov	x1, x22
 644:	add	x0, x20, x0
 648:	bl	0 <memmove>
 64c:	b	5f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5f0>
 650:	sub	x0, x25, x2
 654:	mov	x1, x22
 658:	add	x0, x20, x0
 65c:	bl	0 <memmove>
 660:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x80>
 664:	cmp	x1, x22
 668:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x108>  // b.none
 66c:	add	x2, x1, #0x2
 670:	cmp	x22, x2
 674:	b.eq	70c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x70c>  // b.none
 678:	mov	x0, x2
 67c:	mov	x5, x22
 680:	b	688 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x688>
 684:	ldrb	w4, [x1]
 688:	ldrb	w2, [x0]
 68c:	add	x3, x1, #0x2
 690:	add	x22, x1, #0x1
 694:	cmp	w2, w4
 698:	b.eq	6a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6a8>  // b.none
 69c:	strb	w2, [x1, #1]
 6a0:	mov	x1, x22
 6a4:	mov	x22, x3
 6a8:	add	x0, x0, #0x1
 6ac:	cmp	x5, x0
 6b0:	b.ne	684 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x684>  // b.any
 6b4:	ldp	x0, x2, [x19]
 6b8:	cmp	x2, x22
 6bc:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x108>  // b.none
 6c0:	str	x22, [x19, #8]
 6c4:	b	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x108>
 6c8:	ldurb	w1, [x20, #-1]
 6cc:	sub	x0, x20, #0x1
 6d0:	cmp	w24, w1
 6d4:	b.cs	714 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x714>  // b.hs, b.nlast
 6d8:	mov	x2, x0
 6dc:	strb	w1, [x0, #1]
 6e0:	ldrb	w1, [x0, #-1]!
 6e4:	cmp	w24, w1
 6e8:	b.cc	6d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6d8>  // b.lo, b.ul, b.last
 6ec:	strb	w24, [x2]
 6f0:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x84>
 6f4:	mov	x3, x21
 6f8:	add	x21, x21, #0x1
 6fc:	cmp	x23, x21
 700:	strb	w2, [x3]
 704:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x98>  // b.any
 708:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xd4>
 70c:	mov	x22, x3
 710:	b	6b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6b8>
 714:	mov	x2, x20
 718:	strb	w24, [x2]
 71c:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x84>
 720:	mov	x2, x20
 724:	strb	w21, [x2]
 728:	b	5f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5f4>
 72c:	mov	x0, x22
 730:	b	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x108>
 734:	mov	x0, x21
 738:	add	x22, sp, #0x90
 73c:	b	554 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x554>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x220
   4:	mov	w3, #0x0                   	// #0
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x19, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x19, #280]
  44:	stp	xzr, xzr, [sp, #224]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #240]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #256]
  58:	stp	xzr, xzr, [sp, #272]
  5c:	stp	xzr, xzr, [sp, #288]
  60:	stp	xzr, xzr, [sp, #304]
  64:	strh	wzr, [sp, #320]
  68:	strb	wzr, [sp, #322]
  6c:	stp	x0, x0, [sp, #328]
  70:	strb	w4, [sp, #344]
  74:	stp	xzr, xzr, [sp, #352]
  78:	stp	xzr, xzr, [sp, #368]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2dc>
  98:	ldrb	w3, [sp, #322]
  9c:	add	x20, sp, #0xe0
  a0:	ldrh	w4, [sp, #320]
  a4:	mov	x0, x20
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #322]
  b0:	orr	w1, w2, w4
  b4:	add	x20, x20, #0x80
  b8:	strh	w1, [sp, #320]
  bc:	add	x21, sp, #0xc0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  c4:	ldrb	w23, [sp, #344]
  c8:	ldp	x12, x5, [sp, #224]
  cc:	add	x1, sp, #0x200
  d0:	ldp	x11, x10, [sp, #256]
  d4:	mov	x0, #0xa0                  	// #160
  d8:	ldp	x9, x8, [sp, #272]
  dc:	stp	x8, x9, [sp, #96]
  e0:	ldr	w3, [sp, #320]
  e4:	movi	v0.4s, #0x0
  e8:	str	w3, [sp, #480]
  ec:	ld1	{v2.16b, v3.16b}, [x20]
  f0:	mov	x20, x1
  f4:	ldr	x7, [sp, #240]
  f8:	stp	x10, x11, [sp, #112]
  fc:	ldr	x3, [sp, #248]
 100:	st1	{v2.16b, v3.16b}, [x1]
 104:	ldr	x2, [sp, #328]
 108:	str	x3, [sp, #128]
 10c:	stp	x7, x5, [sp, #136]
 110:	str	x12, [sp, #152]
 114:	str	xzr, [sp, #208]
 118:	str	q0, [sp, #224]
 11c:	str	q0, [sp, #240]
 120:	stp	q0, q0, [sp, #256]
 124:	str	x2, [sp, #488]
 128:	ldp	x28, x27, [sp, #288]
 12c:	str	q0, [sp, #288]
 130:	ldr	x26, [sp, #304]
 134:	ldr	x25, [sp, #312]
 138:	str	q0, [sp, #304]
 13c:	ldr	x22, [x19, #256]
 140:	ldr	x24, [sp, #336]
 144:	bl	0 <_Znwm>
 148:	ldp	x3, x7, [sp, #128]
 14c:	mov	x2, x0
 150:	ldp	x5, x12, [sp, #144]
 154:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 158:	stp	x7, x3, [x2, #16]
 15c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 160:	ldr	w6, [sp, #480]
 164:	ldp	x8, x9, [sp, #96]
 168:	stp	x12, x5, [x2]
 16c:	add	x7, x2, #0x80
 170:	ldp	x10, x11, [sp, #112]
 174:	stp	x11, x10, [x2, #32]
 178:	mov	x1, x21
 17c:	ldr	x5, [sp, #488]
 180:	stp	x9, x8, [x2, #48]
 184:	mov	x0, x22
 188:	ldr	x4, [x4]
 18c:	stp	x28, x27, [x2, #64]
 190:	stp	x26, x25, [x2, #80]
 194:	str	w6, [x2, #96]
 198:	str	x5, [x2, #104]
 19c:	str	x24, [x2, #112]
 1a0:	strb	w23, [x2, #120]
 1a4:	str	x2, [sp, #192]
 1a8:	ldr	x2, [x3]
 1ac:	str	x2, [sp, #208]
 1b0:	ld1	{v0.16b, v1.16b}, [x20]
 1b4:	str	x4, [sp, #216]
 1b8:	st1	{v0.16b, v1.16b}, [x7]
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1c0:	mov	x2, x0
 1c4:	add	x1, sp, #0xa0
 1c8:	add	x0, x19, #0x130
 1cc:	dup	v0.2d, x2
 1d0:	str	x22, [sp, #160]
 1d4:	stur	q0, [sp, #168]
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1dc:	ldr	x3, [sp, #208]
 1e0:	cbz	x3, 1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1f4>
 1e4:	mov	x1, x21
 1e8:	mov	x0, x21
 1ec:	mov	w2, #0x3                   	// #3
 1f0:	blr	x3
 1f4:	ldr	x0, [sp, #296]
 1f8:	cbz	x0, 200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x200>
 1fc:	bl	0 <_ZdlPv>
 200:	ldp	x19, x20, [sp, #272]
 204:	cmp	x19, x20
 208:	b.eq	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x248>  // b.none
 20c:	nop
 210:	ldr	x0, [x19, #32]
 214:	add	x1, x19, #0x30
 218:	cmp	x0, x1
 21c:	b.eq	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x224>  // b.none
 220:	bl	0 <_ZdlPv>
 224:	mov	x1, x19
 228:	add	x19, x19, #0x40
 22c:	ldr	x0, [x1], #16
 230:	cmp	x0, x1
 234:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2bc>  // b.none
 238:	bl	0 <_ZdlPv>
 23c:	cmp	x20, x19
 240:	b.ne	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x210>  // b.any
 244:	ldr	x20, [sp, #272]
 248:	cbz	x20, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x254>
 24c:	mov	x0, x20
 250:	bl	0 <_ZdlPv>
 254:	ldp	x19, x20, [sp, #248]
 258:	cmp	x19, x20
 25c:	b.eq	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x284>  // b.none
 260:	mov	x1, x19
 264:	add	x19, x19, #0x20
 268:	ldr	x0, [x1], #16
 26c:	cmp	x0, x1
 270:	b.eq	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2cc>  // b.none
 274:	bl	0 <_ZdlPv>
 278:	cmp	x20, x19
 27c:	b.ne	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x260>  // b.any
 280:	ldr	x20, [sp, #248]
 284:	cbz	x20, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x290>
 288:	mov	x0, x20
 28c:	bl	0 <_ZdlPv>
 290:	ldr	x0, [sp, #224]
 294:	cbz	x0, 29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x29c>
 298:	bl	0 <_ZdlPv>
 29c:	ldp	x29, x30, [sp]
 2a0:	ldp	x19, x20, [sp, #16]
 2a4:	ldp	x21, x22, [sp, #32]
 2a8:	ldp	x23, x24, [sp, #48]
 2ac:	ldp	x25, x26, [sp, #64]
 2b0:	ldp	x27, x28, [sp, #80]
 2b4:	add	sp, sp, #0x220
 2b8:	ret
 2bc:	cmp	x20, x19
 2c0:	b.ne	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x210>  // b.any
 2c4:	ldr	x20, [sp, #272]
 2c8:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x248>
 2cc:	cmp	x20, x19
 2d0:	b.ne	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x260>  // b.any
 2d4:	ldr	x20, [sp, #248]
 2d8:	b	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x284>
 2dc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	movi	v0.4s, #0x0
   4:	sub	sp, sp, #0x230
   8:	add	x2, sp, #0x240
   c:	stp	x29, x30, [sp]
  10:	mov	x29, sp
  14:	ldr	d1, [x0, #384]
  18:	strb	w1, [sp, #360]
  1c:	ldr	w1, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x0
  28:	dup	v1.2d, v1.d[0]
  2c:	stp	x21, x22, [sp, #32]
  30:	stp	x23, x24, [sp, #48]
  34:	stp	x25, x26, [sp, #64]
  38:	stp	x27, x28, [sp, #80]
  3c:	strh	wzr, [sp, #168]
  40:	strh	wzr, [sp, #336]
  44:	strb	wzr, [sp, #338]
  48:	stur	q1, [x2, #-232]
  4c:	stp	q0, q0, [sp, #240]
  50:	stp	q0, q0, [sp, #272]
  54:	stp	q0, q0, [sp, #304]
  58:	stp	q0, q0, [sp, #368]
  5c:	tbz	w1, #4, 2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2a4>
  60:	add	x20, sp, #0xf0
  64:	add	x21, sp, #0xa8
  68:	mov	x2, x20
  6c:	mov	x1, x21
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  78:	tst	w0, #0xff
  7c:	b.ne	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x68>  // b.any
  80:	ldrb	w0, [sp, #168]
  84:	add	x21, sp, #0x190
  88:	cbnz	w0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2c8>
  8c:	mov	x0, x20
  90:	add	x20, x20, #0x80
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  98:	add	x21, x21, #0x80
  9c:	ldp	x12, x5, [sp, #240]
  a0:	mov	x0, #0xa0                  	// #160
  a4:	ldp	x7, x3, [sp, #256]
  a8:	stp	x3, x7, [sp, #128]
  ac:	ldr	w2, [sp, #336]
  b0:	ldp	x11, x10, [sp, #272]
  b4:	str	w2, [sp, #496]
  b8:	ldp	x9, x8, [sp, #288]
  bc:	stp	x8, x9, [sp, #96]
  c0:	ldrb	w23, [sp, #360]
  c4:	movi	v0.4s, #0x0
  c8:	stp	x10, x11, [sp, #112]
  cc:	add	x22, sp, #0xd0
  d0:	ld1	{v2.16b, v3.16b}, [x20]
  d4:	stp	x5, x12, [sp, #144]
  d8:	ldr	x1, [sp, #344]
  dc:	str	x1, [sp, #504]
  e0:	str	xzr, [sp, #224]
  e4:	st1	{v2.16b, v3.16b}, [x21]
  e8:	stp	q0, q0, [sp, #240]
  ec:	stp	q0, q0, [sp, #272]
  f0:	ldp	x28, x27, [sp, #304]
  f4:	str	q0, [sp, #304]
  f8:	ldr	x26, [sp, #320]
  fc:	ldr	x25, [sp, #328]
 100:	str	q0, [sp, #320]
 104:	ldr	x20, [x19, #256]
 108:	ldr	x24, [sp, #352]
 10c:	bl	0 <_Znwm>
 110:	ldp	x3, x7, [sp, #128]
 114:	mov	x2, x0
 118:	ldp	x5, x12, [sp, #144]
 11c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 120:	stp	x7, x3, [x2, #16]
 124:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 128:	ldr	w6, [sp, #496]
 12c:	ldp	x8, x9, [sp, #96]
 130:	stp	x12, x5, [x2]
 134:	add	x7, x2, #0x80
 138:	ldp	x10, x11, [sp, #112]
 13c:	stp	x11, x10, [x2, #32]
 140:	mov	x1, x22
 144:	ldr	x5, [sp, #504]
 148:	stp	x9, x8, [x2, #48]
 14c:	mov	x0, x20
 150:	ldr	x4, [x4]
 154:	stp	x28, x27, [x2, #64]
 158:	stp	x26, x25, [x2, #80]
 15c:	str	w6, [x2, #96]
 160:	str	x5, [x2, #104]
 164:	str	x24, [x2, #112]
 168:	strb	w23, [x2, #120]
 16c:	str	x2, [sp, #208]
 170:	ldr	x2, [x3]
 174:	str	x2, [sp, #224]
 178:	ld1	{v0.16b, v1.16b}, [x21]
 17c:	str	x4, [sp, #232]
 180:	st1	{v0.16b, v1.16b}, [x7]
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 188:	mov	x2, x0
 18c:	add	x1, sp, #0xb0
 190:	add	x0, x19, #0x130
 194:	dup	v0.2d, x2
 198:	str	x20, [sp, #176]
 19c:	stur	q0, [sp, #184]
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1a4:	ldr	x3, [sp, #224]
 1a8:	cbz	x3, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1bc>
 1ac:	mov	x1, x22
 1b0:	mov	x0, x22
 1b4:	mov	w2, #0x3                   	// #3
 1b8:	blr	x3
 1bc:	ldr	x0, [sp, #312]
 1c0:	cbz	x0, 1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1c8>
 1c4:	bl	0 <_ZdlPv>
 1c8:	ldp	x19, x20, [sp, #288]
 1cc:	cmp	x19, x20
 1d0:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x210>  // b.none
 1d4:	nop
 1d8:	ldr	x0, [x19, #32]
 1dc:	add	x1, x19, #0x30
 1e0:	cmp	x0, x1
 1e4:	b.eq	1ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1ec>  // b.none
 1e8:	bl	0 <_ZdlPv>
 1ec:	mov	x1, x19
 1f0:	add	x19, x19, #0x40
 1f4:	ldr	x0, [x1], #16
 1f8:	cmp	x0, x1
 1fc:	b.eq	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x284>  // b.none
 200:	bl	0 <_ZdlPv>
 204:	cmp	x20, x19
 208:	b.ne	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1d8>  // b.any
 20c:	ldr	x20, [sp, #288]
 210:	cbz	x20, 21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x21c>
 214:	mov	x0, x20
 218:	bl	0 <_ZdlPv>
 21c:	ldp	x19, x20, [sp, #264]
 220:	cmp	x19, x20
 224:	b.eq	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x24c>  // b.none
 228:	mov	x1, x19
 22c:	add	x19, x19, #0x20
 230:	ldr	x0, [x1], #16
 234:	cmp	x0, x1
 238:	b.eq	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x294>  // b.none
 23c:	bl	0 <_ZdlPv>
 240:	cmp	x20, x19
 244:	b.ne	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x228>  // b.any
 248:	ldr	x20, [sp, #264]
 24c:	cbz	x20, 258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x258>
 250:	mov	x0, x20
 254:	bl	0 <_ZdlPv>
 258:	ldr	x0, [sp, #240]
 25c:	cbz	x0, 264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x264>
 260:	bl	0 <_ZdlPv>
 264:	ldp	x29, x30, [sp]
 268:	ldp	x19, x20, [sp, #16]
 26c:	ldp	x21, x22, [sp, #32]
 270:	ldp	x23, x24, [sp, #48]
 274:	ldp	x25, x26, [sp, #64]
 278:	ldp	x27, x28, [sp, #80]
 27c:	add	sp, sp, #0x230
 280:	ret
 284:	cmp	x20, x19
 288:	b.ne	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1d8>  // b.any
 28c:	ldr	x20, [sp, #288]
 290:	b	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x210>
 294:	cmp	x20, x19
 298:	b.ne	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x228>  // b.any
 29c:	ldr	x20, [sp, #264]
 2a0:	b	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x24c>
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2a8:	tst	w0, #0xff
 2ac:	b.eq	2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2e0>  // b.none
 2b0:	ldr	x0, [x19, #272]
 2b4:	mov	w1, #0x1                   	// #1
 2b8:	strb	w1, [sp, #168]
 2bc:	ldrb	w0, [x0]
 2c0:	strb	w0, [sp, #169]
 2c4:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x60>
 2c8:	ldrb	w2, [sp, #169]
 2cc:	mov	x1, x21
 2d0:	mov	x0, x20
 2d4:	strb	w2, [sp, #400]
 2d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2dc:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x8c>
 2e0:	ldr	w0, [x19, #152]
 2e4:	cmp	w0, #0x1c
 2e8:	b.ne	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x60>  // b.any
 2ec:	add	x1, x19, #0xd0
 2f0:	add	x0, x19, #0x110
 2f4:	add	x20, x19, #0x8
 2f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2fc:	mov	x0, x20
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 304:	mov	w0, #0x2d01                	// #11521
 308:	strh	w0, [sp, #168]
 30c:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x60>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x24, x21, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x25, x26, [sp, #64]
  1c:	mov	x25, x0
  20:	stp	x27, x28, [sp, #80]
  24:	mov	x0, x24
  28:	cmp	x21, x24
  2c:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.none
  30:	sub	x20, x21, x24
  34:	mov	w2, #0x3f                  	// #63
  38:	clz	x0, x20
  3c:	mov	x1, x21
  40:	sub	w2, w2, w0
  44:	mov	w3, #0x0                   	// #0
  48:	mov	x0, x24
  4c:	add	x19, x24, #0x1
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  58:	cmp	x20, #0x10
  5c:	b.le	41c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x41c>
  60:	add	x20, x24, #0x10
  64:	mov	x23, #0x1                   	// #1
  68:	ldrb	w22, [x19]
  6c:	ldrb	w0, [x24]
  70:	cmp	w0, w22
  74:	b.ls	518 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x518>  // b.plast
  78:	subs	x2, x19, x24
  7c:	b.ne	4a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4a0>  // b.any
  80:	strb	w22, [x24]
  84:	add	x19, x19, #0x1
  88:	cmp	x20, x19
  8c:	b.ne	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x68>  // b.any
  90:	mov	x0, x20
  94:	cmp	x21, x20
  98:	b.eq	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xdc>  // b.none
  9c:	nop
  a0:	mov	x1, x0
  a4:	ldurb	w2, [x0, #-1]
  a8:	mov	x5, x0
  ac:	ldrb	w3, [x1], #-1
  b0:	cmp	w2, w3
  b4:	b.ls	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xcc>  // b.plast
  b8:	mov	x5, x1
  bc:	strb	w2, [x1, #1]
  c0:	ldrb	w2, [x1, #-1]!
  c4:	cmp	w3, w2
  c8:	b.cc	b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xb8>  // b.lo, b.ul, b.last
  cc:	strb	w3, [x5]
  d0:	add	x0, x0, #0x1
  d4:	cmp	x21, x0
  d8:	b.ne	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa0>  // b.any
  dc:	ldp	x0, x24, [x25]
  e0:	cmp	x0, x24
  e4:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.none
  e8:	mov	x3, x0
  ec:	b	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x100>
  f0:	ldrb	w5, [x1, #1]
  f4:	ldurb	w2, [x3, #-1]
  f8:	cmp	w2, w5
  fc:	b.eq	4b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4b4>  // b.none
 100:	mov	x1, x3
 104:	add	x3, x3, #0x1
 108:	cmp	x3, x24
 10c:	b.ne	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf0>  // b.any
 110:	add	x26, sp, #0xb0
 114:	add	x22, sp, #0x90
 118:	add	x23, x26, #0x10
 11c:	add	x1, x22, #0x10
 120:	mov	x19, #0x0                   	// #0
 124:	str	x1, [sp, #120]
 128:	lsr	x1, x19, #6
 12c:	str	x1, [sp, #104]
 130:	and	w1, w19, #0x3f
 134:	and	w21, w19, #0xff
 138:	str	w1, [sp, #116]
 13c:	sub	x1, x24, x0
 140:	asr	x2, x1, #1
 144:	cmp	x1, #0x0
 148:	sub	x1, x1, x2
 14c:	b.le	178 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x178>
 150:	ldrb	w5, [x0, x2]
 154:	add	x3, x0, x2
 158:	sub	x1, x1, #0x1
 15c:	cmp	w5, w21
 160:	b.cs	3e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x3e4>  // b.hs, b.nlast
 164:	asr	x2, x1, #1
 168:	cmp	x1, #0x0
 16c:	add	x0, x3, #0x1
 170:	sub	x1, x1, x2
 174:	b.gt	150 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x150>
 178:	cmp	x0, x24
 17c:	b.eq	18c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x18c>  // b.none
 180:	ldrb	w0, [x0]
 184:	cmp	w0, w21
 188:	b.ls	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>  // b.plast
 18c:	ldp	x0, x1, [x25, #48]
 190:	cmp	x0, x1
 194:	b.ne	1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1a4>  // b.any
 198:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x230>
 19c:	cmp	x1, x0
 1a0:	b.eq	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x230>  // b.none
 1a4:	ldrb	w3, [x0]
 1a8:	add	x0, x0, #0x2
 1ac:	ldurb	w2, [x0, #-1]
 1b0:	cmp	w3, w21
 1b4:	ccmp	w2, w21, #0x0, ls  // ls = plast
 1b8:	b.cc	19c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x19c>  // b.lo, b.ul, b.last
 1bc:	mov	w1, #0x1                   	// #1
 1c0:	ldr	x0, [sp, #104]
 1c4:	mov	x3, #0x1                   	// #1
 1c8:	ldrb	w4, [sp, #116]
 1cc:	ldrb	w2, [x25, #112]
 1d0:	add	x0, x25, x0, lsl #3
 1d4:	cmp	w2, w1
 1d8:	lsl	x20, x3, x4
 1dc:	ldr	x1, [x0, #120]
 1e0:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x200>  // b.none
 1e4:	orr	x20, x20, x1
 1e8:	str	x20, [x0, #120]
 1ec:	add	x19, x19, x3
 1f0:	cmp	x19, #0x100
 1f4:	b.eq	214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x214>  // b.none
 1f8:	ldp	x0, x24, [x25]
 1fc:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x128>
 200:	bic	x20, x1, x20
 204:	str	x20, [x0, #120]
 208:	add	x19, x19, #0x1
 20c:	cmp	x19, #0x100
 210:	b.ne	1f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1f8>  // b.any
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x21, x22, [sp, #32]
 21c:	ldp	x23, x24, [sp, #48]
 220:	ldp	x25, x26, [sp, #64]
 224:	ldp	x27, x28, [sp, #80]
 228:	ldp	x29, x30, [sp], #208
 22c:	ret
 230:	ldr	x0, [x25, #104]
 234:	lsl	x27, x19, #1
 238:	ldrh	w20, [x25, #96]
 23c:	ldrb	w28, [x25, #98]
 240:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 244:	mov	x24, x0
 248:	ldr	x1, [x0, #48]
 24c:	ldrh	w1, [x1, x27]
 250:	tst	w20, w1
 254:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>  // b.any
 258:	tbz	w28, #0, 270 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x270>
 25c:	ldrb	w1, [x0, #56]
 260:	cbz	w1, 3ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x3ec>
 264:	ldrb	w1, [x0, #152]
 268:	cmp	w1, w21
 26c:	b.eq	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>  // b.none
 270:	ldr	x6, [x25, #104]
 274:	str	x6, [sp, #136]
 278:	ldp	x24, x28, [x25, #24]
 27c:	mov	x0, x6
 280:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 284:	mov	x5, x0
 288:	mov	x0, #0x1                   	// #1
 28c:	str	x5, [sp, #128]
 290:	bl	0 <_Znwm>
 294:	mov	x2, x0
 298:	ldr	x5, [sp, #128]
 29c:	mov	x1, x0
 2a0:	strb	w21, [x2], #1
 2a4:	mov	x20, x0
 2a8:	mov	x0, x5
 2ac:	ldr	x5, [x5]
 2b0:	ldr	x5, [x5, #40]
 2b4:	blr	x5
 2b8:	ldr	x6, [sp, #136]
 2bc:	mov	x0, x6
 2c0:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 2c4:	strb	wzr, [sp, #193]
 2c8:	ldrb	w1, [x20]
 2cc:	mov	x3, #0x1                   	// #1
 2d0:	strb	w1, [sp, #192]
 2d4:	mov	x8, x22
 2d8:	add	x2, x26, #0x11
 2dc:	mov	x1, x23
 2e0:	ldr	x5, [x0]
 2e4:	stp	x23, x3, [sp, #176]
 2e8:	ldr	x5, [x5, #24]
 2ec:	blr	x5
 2f0:	ldr	x0, [sp, #176]
 2f4:	cmp	x0, x23
 2f8:	b.eq	300 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x300>  // b.none
 2fc:	bl	0 <_ZdlPv>
 300:	mov	x0, x20
 304:	bl	0 <_ZdlPv>
 308:	mov	x1, x28
 30c:	mov	x0, x24
 310:	mov	x2, x22
 314:	mov	w3, #0x0                   	// #0
 318:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 31c:	mov	x24, x0
 320:	ldr	x1, [sp, #120]
 324:	ldr	x0, [sp, #144]
 328:	ldr	x28, [x25, #32]
 32c:	cmp	x0, x1
 330:	b.eq	338 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x338>  // b.none
 334:	bl	0 <_ZdlPv>
 338:	cmp	x28, x24
 33c:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>  // b.any
 340:	ldp	x20, x28, [x25, #72]
 344:	adrp	x24, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 348:	add	x24, x24, #0x0
 34c:	cmp	x20, x28
 350:	b.eq	3ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x3ac>  // b.none
 354:	nop
 358:	ldrh	w6, [x20]
 35c:	ldrb	w1, [x20, #2]
 360:	ldr	x0, [x25, #104]
 364:	str	w1, [sp, #128]
 368:	str	w6, [sp, #136]
 36c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 370:	ldr	x5, [x0, #48]
 374:	ldr	w6, [sp, #136]
 378:	ldr	w1, [sp, #128]
 37c:	ldrh	w5, [x5, x27]
 380:	tst	w6, w5
 384:	b.ne	3a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x3a0>  // b.any
 388:	tbz	w1, #0, 1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>
 38c:	ldrb	w1, [x0, #56]
 390:	cbz	w1, 3b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x3b4>
 394:	ldrb	w1, [x0, #152]
 398:	cmp	w21, w1
 39c:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1bc>  // b.any
 3a0:	add	x20, x20, #0x4
 3a4:	cmp	x28, x20
 3a8:	b.ne	358 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x358>  // b.any
 3ac:	mov	w1, #0x0                   	// #0
 3b0:	b	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1c0>
 3b4:	str	x0, [sp, #128]
 3b8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 3bc:	ldr	x2, [sp, #128]
 3c0:	mov	w1, #0x5f                  	// #95
 3c4:	ldr	x0, [x2]
 3c8:	ldr	x5, [x0, #48]
 3cc:	cmp	x5, x24
 3d0:	b.eq	398 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x398>  // b.none
 3d4:	mov	x0, x2
 3d8:	blr	x5
 3dc:	and	w1, w0, #0xff
 3e0:	b	398 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x398>
 3e4:	mov	x1, x2
 3e8:	b	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x140>
 3ec:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 3f0:	ldr	x2, [x24]
 3f4:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 3f8:	add	x0, x0, #0x0
 3fc:	mov	w1, #0x5f                  	// #95
 400:	ldr	x2, [x2, #48]
 404:	cmp	x2, x0
 408:	b.eq	268 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x268>  // b.none
 40c:	mov	x0, x24
 410:	blr	x2
 414:	and	w1, w0, #0xff
 418:	b	268 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x268>
 41c:	cmp	x21, x19
 420:	mov	x22, #0x1                   	// #1
 424:	b.eq	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xdc>  // b.none
 428:	ldrb	w20, [x19]
 42c:	ldrb	w0, [x24]
 430:	cmp	w0, w20
 434:	b.ls	460 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x460>  // b.plast
 438:	subs	x2, x19, x24
 43c:	b.ne	48c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x48c>  // b.any
 440:	strb	w20, [x24]
 444:	add	x19, x19, #0x1
 448:	cmp	x21, x19
 44c:	b.eq	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xdc>  // b.none
 450:	ldrb	w20, [x19]
 454:	ldrb	w0, [x24]
 458:	cmp	w0, w20
 45c:	b.hi	438 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x438>  // b.pmore
 460:	ldurb	w1, [x19, #-1]
 464:	sub	x0, x19, #0x1
 468:	cmp	w20, w1
 46c:	b.cs	55c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x55c>  // b.hs, b.nlast
 470:	mov	x2, x0
 474:	strb	w1, [x0, #1]
 478:	ldrb	w1, [x0, #-1]!
 47c:	cmp	w20, w1
 480:	b.cc	470 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x470>  // b.lo, b.ul, b.last
 484:	strb	w20, [x2]
 488:	b	444 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x444>
 48c:	sub	x0, x22, x2
 490:	mov	x1, x24
 494:	add	x0, x19, x0
 498:	bl	0 <memmove>
 49c:	b	440 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x440>
 4a0:	sub	x0, x23, x2
 4a4:	mov	x1, x24
 4a8:	add	x0, x19, x0
 4ac:	bl	0 <memmove>
 4b0:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x80>
 4b4:	cmp	x1, x24
 4b8:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.none
 4bc:	add	x2, x1, #0x2
 4c0:	cmp	x24, x2
 4c4:	b.eq	544 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x544>  // b.none
 4c8:	mov	x0, x2
 4cc:	mov	x6, x24
 4d0:	b	4d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4d8>
 4d4:	ldrb	w5, [x1]
 4d8:	ldrb	w2, [x0]
 4dc:	add	x3, x1, #0x2
 4e0:	add	x24, x1, #0x1
 4e4:	cmp	w2, w5
 4e8:	b.eq	4f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4f8>  // b.none
 4ec:	strb	w2, [x1, #1]
 4f0:	mov	x1, x24
 4f4:	mov	x24, x3
 4f8:	add	x0, x0, #0x1
 4fc:	cmp	x6, x0
 500:	b.ne	4d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4d4>  // b.any
 504:	ldp	x0, x1, [x25]
 508:	cmp	x1, x24
 50c:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.none
 510:	str	x24, [x25, #8]
 514:	b	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>
 518:	ldurb	w1, [x19, #-1]
 51c:	sub	x0, x19, #0x1
 520:	cmp	w22, w1
 524:	b.cs	550 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x550>  // b.hs, b.nlast
 528:	mov	x2, x0
 52c:	strb	w1, [x0, #1]
 530:	ldrb	w1, [x0, #-1]!
 534:	cmp	w22, w1
 538:	b.cc	528 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x528>  // b.lo, b.ul, b.last
 53c:	strb	w22, [x2]
 540:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x84>
 544:	mov	x24, x3
 548:	str	x24, [x25, #8]
 54c:	b	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>
 550:	mov	x2, x19
 554:	strb	w22, [x2]
 558:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x84>
 55c:	mov	x2, x19
 560:	strb	w20, [x2]
 564:	b	444 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x444>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x210
   4:	mov	w3, #0x0                   	// #0
   8:	movi	v0.4s, #0x0
   c:	stp	x29, x30, [sp]
  10:	mov	x29, sp
  14:	ldr	x1, [x0, #272]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #392]
  24:	stp	x21, x22, [sp, #32]
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	ldrb	w5, [x1]
  38:	ldr	x4, [x0, #48]
  3c:	ldr	x0, [x19, #384]
  40:	ldrh	w4, [x4, x5, lsl #1]
  44:	ldr	x2, [x19, #280]
  48:	stp	q0, q0, [sp, #224]
  4c:	ubfx	x4, x4, #8, #1
  50:	strb	w4, [sp, #336]
  54:	add	x4, sp, #0x240
  58:	add	x2, x1, x2
  5c:	stp	q0, q0, [sp, #256]
  60:	stur	q0, [x4, #-232]
  64:	stur	q0, [x4, #-216]
  68:	stp	q0, q0, [sp, #288]
  6c:	strh	wzr, [sp, #320]
  70:	strb	wzr, [sp, #322]
  74:	str	x0, [sp, #328]
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  7c:	ubfx	x1, x0, #16, #8
  80:	ands	w2, w0, #0xffff
  84:	mvn	w0, w1
  88:	and	w0, w0, #0x1
  8c:	csel	w0, w0, wzr, eq  // eq = none
  90:	cbnz	w0, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x25c>
  94:	ldrb	w3, [sp, #322]
  98:	add	x20, sp, #0xe0
  9c:	ldrh	w4, [sp, #320]
  a0:	mov	x0, x20
  a4:	orr	w1, w3, w1
  a8:	strb	w1, [sp, #322]
  ac:	orr	w1, w2, w4
  b0:	add	x20, x20, #0x78
  b4:	strh	w1, [sp, #320]
  b8:	add	x21, sp, #0xc0
  bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  c0:	ldrb	w23, [sp, #336]
  c4:	ldp	x12, x5, [sp, #224]
  c8:	add	x1, sp, #0x1f0
  cc:	ldp	x7, x3, [sp, #240]
  d0:	mov	x0, #0x98                  	// #152
  d4:	ldp	x11, x10, [sp, #256]
  d8:	stp	x10, x11, [sp, #112]
  dc:	ldr	w2, [sp, #320]
  e0:	ldp	x9, x8, [sp, #272]
  e4:	stp	x8, x9, [sp, #96]
  e8:	movi	v0.4s, #0x0
  ec:	stp	x3, x7, [sp, #128]
  f0:	ld1	{v2.16b, v3.16b}, [x20]
  f4:	mov	x20, x1
  f8:	stp	x5, x12, [sp, #144]
  fc:	st1	{v2.16b, v3.16b}, [x1]
 100:	str	xzr, [sp, #208]
 104:	stp	q0, q0, [sp, #224]
 108:	stp	q0, q0, [sp, #256]
 10c:	str	w2, [sp, #472]
 110:	ldp	x28, x27, [sp, #288]
 114:	ldp	x26, x25, [sp, #304]
 118:	stp	q0, q0, [sp, #288]
 11c:	ldr	x24, [sp, #328]
 120:	ldr	x22, [x19, #256]
 124:	bl	0 <_Znwm>
 128:	ldp	x3, x7, [sp, #128]
 12c:	mov	x2, x0
 130:	ldp	x5, x12, [sp, #144]
 134:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 138:	stp	x7, x3, [x2, #16]
 13c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 140:	add	x7, x2, #0x78
 144:	ldp	x8, x9, [sp, #96]
 148:	stp	x12, x5, [x2]
 14c:	ldr	w5, [sp, #472]
 150:	ldp	x10, x11, [sp, #112]
 154:	stp	x11, x10, [x2, #32]
 158:	mov	x1, x21
 15c:	ldr	x4, [x4]
 160:	stp	x9, x8, [x2, #48]
 164:	mov	x0, x22
 168:	stp	x28, x27, [x2, #64]
 16c:	stp	x26, x25, [x2, #80]
 170:	str	w5, [x2, #96]
 174:	str	x24, [x2, #104]
 178:	strb	w23, [x2, #112]
 17c:	str	x2, [sp, #192]
 180:	ldr	x2, [x3]
 184:	str	x2, [sp, #208]
 188:	ld1	{v0.16b, v1.16b}, [x20]
 18c:	str	x4, [sp, #216]
 190:	st1	{v0.16b, v1.16b}, [x7]
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 198:	mov	x2, x0
 19c:	add	x1, sp, #0xa0
 1a0:	add	x0, x19, #0x130
 1a4:	dup	v0.2d, x2
 1a8:	str	x22, [sp, #160]
 1ac:	stur	q0, [sp, #168]
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 1b4:	ldr	x3, [sp, #208]
 1b8:	cbz	x3, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1cc>
 1bc:	mov	x1, x21
 1c0:	mov	x0, x21
 1c4:	mov	w2, #0x3                   	// #3
 1c8:	blr	x3
 1cc:	ldr	x0, [sp, #296]
 1d0:	cbz	x0, 1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1d8>
 1d4:	bl	0 <_ZdlPv>
 1d8:	ldr	x0, [sp, #272]
 1dc:	cbz	x0, 1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1e4>
 1e0:	bl	0 <_ZdlPv>
 1e4:	ldp	x19, x20, [sp, #248]
 1e8:	cmp	x19, x20
 1ec:	b.eq	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x214>  // b.none
 1f0:	mov	x1, x19
 1f4:	add	x19, x19, #0x20
 1f8:	ldr	x0, [x1], #16
 1fc:	cmp	x0, x1
 200:	b.eq	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x24c>  // b.none
 204:	bl	0 <_ZdlPv>
 208:	cmp	x20, x19
 20c:	b.ne	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>  // b.any
 210:	ldr	x20, [sp, #248]
 214:	cbz	x20, 220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x220>
 218:	mov	x0, x20
 21c:	bl	0 <_ZdlPv>
 220:	ldr	x0, [sp, #224]
 224:	cbz	x0, 22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x22c>
 228:	bl	0 <_ZdlPv>
 22c:	ldp	x29, x30, [sp]
 230:	ldp	x19, x20, [sp, #16]
 234:	ldp	x21, x22, [sp, #32]
 238:	ldp	x23, x24, [sp, #48]
 23c:	ldp	x25, x26, [sp, #64]
 240:	ldp	x27, x28, [sp, #80]
 244:	add	sp, sp, #0x210
 248:	ret
 24c:	cmp	x20, x19
 250:	b.ne	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>  // b.any
 254:	ldr	x20, [sp, #248]
 258:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x214>
 25c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	movi	v0.4s, #0x0
   4:	sub	sp, sp, #0x220
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x2, [x0, #384]
  14:	str	x2, [sp, #344]
  18:	add	x2, sp, #0x240
  1c:	strb	w1, [sp, #352]
  20:	ldr	w1, [x0]
  24:	stp	x19, x20, [sp, #16]
  28:	mov	x19, x0
  2c:	stp	x21, x22, [sp, #32]
  30:	stp	x23, x24, [sp, #48]
  34:	stp	x25, x26, [sp, #64]
  38:	stp	x27, x28, [sp, #80]
  3c:	strh	wzr, [sp, #168]
  40:	strh	wzr, [sp, #336]
  44:	strb	wzr, [sp, #338]
  48:	stur	q0, [x2, #-216]
  4c:	stur	q0, [x2, #-200]
  50:	stp	q0, q0, [sp, #240]
  54:	stp	q0, q0, [sp, #272]
  58:	stp	q0, q0, [sp, #304]
  5c:	tbz	w1, #4, 234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x234>
  60:	add	x20, sp, #0xf0
  64:	add	x21, sp, #0xa8
  68:	mov	x2, x20
  6c:	mov	x1, x21
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  78:	tst	w0, #0xff
  7c:	b.ne	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x68>  // b.any
  80:	ldrb	w0, [sp, #168]
  84:	add	x21, sp, #0x188
  88:	cbnz	w0, 258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x258>
  8c:	mov	x0, x20
  90:	add	x20, x20, #0x78
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  98:	add	x21, x21, #0x78
  9c:	ldp	x12, x5, [sp, #240]
  a0:	mov	x0, #0x98                  	// #152
  a4:	ldp	x7, x3, [sp, #256]
  a8:	stp	x3, x7, [sp, #128]
  ac:	ldr	w1, [sp, #336]
  b0:	ldp	x11, x10, [sp, #272]
  b4:	str	w1, [sp, #488]
  b8:	ldp	x9, x8, [sp, #288]
  bc:	stp	x8, x9, [sp, #96]
  c0:	ldrb	w23, [sp, #352]
  c4:	movi	v0.4s, #0x0
  c8:	stp	x10, x11, [sp, #112]
  cc:	add	x22, sp, #0xd0
  d0:	ld1	{v2.16b, v3.16b}, [x20]
  d4:	stp	x5, x12, [sp, #144]
  d8:	str	xzr, [sp, #224]
  dc:	st1	{v2.16b, v3.16b}, [x21]
  e0:	stp	q0, q0, [sp, #240]
  e4:	stp	q0, q0, [sp, #272]
  e8:	ldp	x28, x27, [sp, #304]
  ec:	ldp	x26, x25, [sp, #320]
  f0:	stp	q0, q0, [sp, #304]
  f4:	ldr	x24, [sp, #344]
  f8:	ldr	x20, [x19, #256]
  fc:	bl	0 <_Znwm>
 100:	ldp	x3, x7, [sp, #128]
 104:	mov	x2, x0
 108:	ldp	x5, x12, [sp, #144]
 10c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 110:	stp	x7, x3, [x2, #16]
 114:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 118:	add	x7, x2, #0x78
 11c:	ldp	x8, x9, [sp, #96]
 120:	stp	x12, x5, [x2]
 124:	ldr	w5, [sp, #488]
 128:	ldp	x10, x11, [sp, #112]
 12c:	stp	x11, x10, [x2, #32]
 130:	mov	x1, x22
 134:	ldr	x4, [x4]
 138:	stp	x9, x8, [x2, #48]
 13c:	mov	x0, x20
 140:	stp	x28, x27, [x2, #64]
 144:	stp	x26, x25, [x2, #80]
 148:	str	w5, [x2, #96]
 14c:	str	x24, [x2, #104]
 150:	strb	w23, [x2, #112]
 154:	str	x2, [sp, #208]
 158:	ldr	x2, [x3]
 15c:	str	x2, [sp, #224]
 160:	ld1	{v0.16b, v1.16b}, [x21]
 164:	str	x4, [sp, #232]
 168:	st1	{v0.16b, v1.16b}, [x7]
 16c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 170:	mov	x2, x0
 174:	add	x1, sp, #0xb0
 178:	add	x0, x19, #0x130
 17c:	dup	v0.2d, x2
 180:	str	x20, [sp, #176]
 184:	stur	q0, [sp, #184]
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 18c:	ldr	x3, [sp, #224]
 190:	cbz	x3, 1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1a4>
 194:	mov	x1, x22
 198:	mov	x0, x22
 19c:	mov	w2, #0x3                   	// #3
 1a0:	blr	x3
 1a4:	ldr	x0, [sp, #312]
 1a8:	cbz	x0, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1b0>
 1ac:	bl	0 <_ZdlPv>
 1b0:	ldr	x0, [sp, #288]
 1b4:	cbz	x0, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1bc>
 1b8:	bl	0 <_ZdlPv>
 1bc:	ldp	x19, x20, [sp, #264]
 1c0:	cmp	x19, x20
 1c4:	b.eq	1ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1ec>  // b.none
 1c8:	mov	x1, x19
 1cc:	add	x19, x19, #0x20
 1d0:	ldr	x0, [x1], #16
 1d4:	cmp	x0, x1
 1d8:	b.eq	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x224>  // b.none
 1dc:	bl	0 <_ZdlPv>
 1e0:	cmp	x20, x19
 1e4:	b.ne	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1c8>  // b.any
 1e8:	ldr	x20, [sp, #264]
 1ec:	cbz	x20, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1f8>
 1f0:	mov	x0, x20
 1f4:	bl	0 <_ZdlPv>
 1f8:	ldr	x0, [sp, #240]
 1fc:	cbz	x0, 204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x204>
 200:	bl	0 <_ZdlPv>
 204:	ldp	x29, x30, [sp]
 208:	ldp	x19, x20, [sp, #16]
 20c:	ldp	x21, x22, [sp, #32]
 210:	ldp	x23, x24, [sp, #48]
 214:	ldp	x25, x26, [sp, #64]
 218:	ldp	x27, x28, [sp, #80]
 21c:	add	sp, sp, #0x220
 220:	ret
 224:	cmp	x20, x19
 228:	b.ne	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1c8>  // b.any
 22c:	ldr	x20, [sp, #264]
 230:	b	1ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1ec>
 234:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 238:	tst	w0, #0xff
 23c:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x280>  // b.none
 240:	ldr	x0, [x19, #272]
 244:	mov	w1, #0x1                   	// #1
 248:	strb	w1, [sp, #168]
 24c:	ldrb	w0, [x0]
 250:	strb	w0, [sp, #169]
 254:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x60>
 258:	ldp	x1, x2, [sp, #248]
 25c:	ldrb	w0, [sp, #169]
 260:	strb	w0, [sp, #392]
 264:	cmp	x1, x2
 268:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2b0>  // b.none
 26c:	strb	w0, [x1]
 270:	ldr	x0, [sp, #248]
 274:	add	x0, x0, #0x1
 278:	str	x0, [sp, #248]
 27c:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x8c>
 280:	ldr	w0, [x19, #152]
 284:	cmp	w0, #0x1c
 288:	b.ne	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x60>  // b.any
 28c:	add	x1, x19, #0xd0
 290:	add	x0, x19, #0x110
 294:	add	x20, x19, #0x8
 298:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 29c:	mov	x0, x20
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2a4:	mov	w0, #0x2d01                	// #11521
 2a8:	strh	w0, [sp, #168]
 2ac:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x60>
 2b0:	mov	x2, x21
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2bc:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x8c>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x22, x23, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	cmp	x23, x22
  28:	mov	x27, x22
  2c:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x108>  // b.none
  30:	sub	x21, x23, x22
  34:	mov	w2, #0x3f                  	// #63
  38:	clz	x0, x21
  3c:	mov	x1, x23
  40:	sub	w2, w2, w0
  44:	mov	w3, #0x0                   	// #0
  48:	mov	x0, x22
  4c:	add	x20, x22, #0x1
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  58:	cmp	x21, #0x10
  5c:	b.le	5d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5d8>
  60:	add	x21, x22, #0x10
  64:	mov	x25, #0x1                   	// #1
  68:	ldrb	w24, [x20]
  6c:	ldrb	w0, [x22]
  70:	cmp	w0, w24
  74:	b.ls	6d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x6d4>  // b.plast
  78:	subs	x2, x20, x22
  7c:	b.ne	660 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x660>  // b.any
  80:	strb	w24, [x22]
  84:	add	x20, x20, #0x1
  88:	cmp	x21, x20
  8c:	b.ne	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x68>  // b.any
  90:	cmp	x23, x21
  94:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xd4>  // b.none
  98:	mov	x0, x21
  9c:	ldurb	w1, [x21, #-1]
  a0:	ldrb	w2, [x0], #-1
  a4:	cmp	w1, w2
  a8:	b.ls	704 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x704>  // b.plast
  ac:	nop
  b0:	mov	x3, x0
  b4:	strb	w1, [x0, #1]
  b8:	ldrb	w1, [x0, #-1]!
  bc:	cmp	w2, w1
  c0:	b.cc	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xb0>  // b.lo, b.ul, b.last
  c4:	strb	w2, [x3]
  c8:	add	x21, x21, #0x1
  cc:	cmp	x23, x21
  d0:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x98>  // b.any
  d4:	ldp	x27, x22, [x19]
  d8:	cmp	x22, x27
  dc:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x108>  // b.none
  e0:	mov	x2, x27
  e4:	b	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xf8>
  e8:	ldrb	w3, [x0, #1]
  ec:	ldurb	w1, [x2, #-1]
  f0:	cmp	w1, w3
  f4:	b.eq	674 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x674>  // b.none
  f8:	mov	x0, x2
  fc:	add	x2, x2, #0x1
 100:	cmp	x22, x2
 104:	b.ne	e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xe8>  // b.any
 108:	add	x25, sp, #0xb0
 10c:	add	x23, sp, #0xd0
 110:	add	x26, x25, #0x10
 114:	add	x21, x23, #0x10
 118:	mov	x20, #0x0                   	// #0
 11c:	nop
 120:	lsr	x1, x20, #6
 124:	str	x1, [sp, #96]
 128:	ldr	x0, [x19, #104]
 12c:	and	w1, w20, #0x3f
 130:	str	w1, [sp, #108]
 134:	and	w24, w20, #0xff
 138:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 13c:	ldr	x2, [x0]
 140:	mov	w1, w24
 144:	ldr	x2, [x2, #32]
 148:	blr	x2
 14c:	and	w0, w0, #0xff
 150:	sub	x1, x22, x27
 154:	nop
 158:	asr	x2, x1, #1
 15c:	cmp	x1, #0x0
 160:	sub	x1, x1, x2
 164:	b.le	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x190>
 168:	ldrb	w4, [x27, x2]
 16c:	add	x3, x27, x2
 170:	sub	x1, x1, #0x1
 174:	cmp	w4, w0
 178:	b.cs	218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x218>  // b.hs, b.nlast
 17c:	asr	x2, x1, #1
 180:	cmp	x1, #0x0
 184:	add	x27, x3, #0x1
 188:	sub	x1, x1, x2
 18c:	b.gt	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x168>
 190:	cmp	x27, x22
 194:	b.eq	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x220>  // b.none
 198:	ldrb	w1, [x27]
 19c:	cmp	w1, w0
 1a0:	b.hi	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x220>  // b.pmore
 1a4:	mov	w24, #0x1                   	// #1
 1a8:	ldr	x0, [sp, #96]
 1ac:	ldrb	w3, [sp, #108]
 1b0:	ldrb	w1, [x19, #120]
 1b4:	add	x2, x19, x0, lsl #3
 1b8:	mov	x0, #0x1                   	// #1
 1bc:	cmp	w1, w24
 1c0:	lsl	x0, x0, x3
 1c4:	ldr	x1, [x2, #128]
 1c8:	b.eq	1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1e8>  // b.none
 1cc:	orr	x0, x1, x0
 1d0:	str	x0, [x2, #128]
 1d4:	add	x20, x20, #0x1
 1d8:	cmp	x20, #0x100
 1dc:	b.eq	1fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1fc>  // b.none
 1e0:	ldp	x27, x22, [x19]
 1e4:	b	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x120>
 1e8:	bic	x0, x1, x0
 1ec:	str	x0, [x2, #128]
 1f0:	add	x20, x20, #0x1
 1f4:	cmp	x20, #0x100
 1f8:	b.ne	1e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1e0>  // b.any
 1fc:	ldp	x19, x20, [sp, #16]
 200:	ldp	x21, x22, [sp, #32]
 204:	ldp	x23, x24, [sp, #48]
 208:	ldp	x25, x26, [sp, #64]
 20c:	ldp	x27, x28, [sp, #80]
 210:	ldp	x29, x30, [sp], #240
 214:	ret
 218:	mov	x1, x2
 21c:	b	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x158>
 220:	mov	w2, w24
 224:	mov	x0, x25
 228:	mov	x1, #0x1                   	// #1
 22c:	str	x26, [sp, #176]
 230:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 234:	ldr	x0, [x19, #104]
 238:	ldp	x28, x27, [sp, #176]
 23c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 240:	str	x0, [sp, #112]
 244:	str	x27, [sp, #144]
 248:	str	x21, [sp, #208]
 24c:	cmp	x27, #0xf
 250:	b.hi	5a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5a0>  // b.pmore
 254:	cmp	x27, #0x1
 258:	b.ne	590 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x590>  // b.any
 25c:	ldrb	w0, [x28]
 260:	mov	x1, x21
 264:	add	x22, sp, #0x90
 268:	strb	w0, [sp, #224]
 26c:	ldr	x0, [sp, #112]
 270:	str	x27, [sp, #216]
 274:	strb	wzr, [x1, x27]
 278:	mov	x8, x22
 27c:	ldr	x2, [x0]
 280:	ldr	x3, [x2, #24]
 284:	ldp	x1, x2, [sp, #208]
 288:	add	x2, x1, x2
 28c:	blr	x3
 290:	ldr	x0, [sp, #208]
 294:	cmp	x0, x21
 298:	b.eq	2a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x2a0>  // b.none
 29c:	bl	0 <_ZdlPv>
 2a0:	ldr	x0, [sp, #176]
 2a4:	cmp	x0, x26
 2a8:	b.eq	2b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x2b0>  // b.none
 2ac:	bl	0 <_ZdlPv>
 2b0:	ldp	x28, x3, [x19, #48]
 2b4:	cmp	x28, x3
 2b8:	b.eq	378 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x378>  // b.none
 2bc:	nop
 2c0:	ldr	x5, [x28]
 2c4:	mov	x0, x23
 2c8:	ldr	x4, [x28, #32]
 2cc:	str	x3, [sp, #136]
 2d0:	ldrb	w5, [x5]
 2d4:	ldr	x1, [x19, #104]
 2d8:	str	w5, [sp, #128]
 2dc:	ldrb	w4, [x4]
 2e0:	ldr	x2, [sp, #144]
 2e4:	str	w4, [sp, #120]
 2e8:	ldrb	w27, [x2]
 2ec:	bl	0 <_ZNSt6localeC1ERKS_>
 2f0:	mov	x0, x23
 2f4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2f8:	mov	x2, x0
 2fc:	mov	x0, x23
 300:	str	x2, [sp, #112]
 304:	bl	0 <_ZNSt6localeD1Ev>
 308:	ldr	x2, [sp, #112]
 30c:	mov	w1, w27
 310:	mov	x0, x2
 314:	ldr	x6, [x2]
 318:	ldr	x6, [x6, #32]
 31c:	blr	x6
 320:	ldr	x2, [sp, #112]
 324:	mov	w1, w27
 328:	and	w27, w0, #0xff
 32c:	mov	x0, x2
 330:	ldr	x6, [x2]
 334:	ldr	x2, [x6, #16]
 338:	blr	x2
 33c:	and	w0, w0, #0xff
 340:	ldr	w5, [sp, #128]
 344:	ldr	w4, [sp, #120]
 348:	cmp	w5, w27
 34c:	ccmp	w4, w27, #0x0, ls  // ls = plast
 350:	ldr	x3, [sp, #136]
 354:	b.cs	368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>  // b.hs, b.nlast
 358:	cmp	w5, w0
 35c:	add	x28, x28, #0x40
 360:	ccmp	w4, w0, #0x0, ls  // ls = plast
 364:	b.cc	370 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x370>  // b.lo, b.ul, b.last
 368:	mov	w24, #0x1                   	// #1
 36c:	b	518 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x518>
 370:	cmp	x3, x28
 374:	b.ne	2c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x2c0>  // b.any
 378:	ldrh	w2, [x19, #96]
 37c:	lsl	x1, x20, #1
 380:	ldr	x0, [x19, #112]
 384:	str	w2, [sp, #112]
 388:	ldrb	w28, [x19, #98]
 38c:	str	x1, [sp, #120]
 390:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 394:	mov	x27, x0
 398:	ldr	x1, [x0, #48]
 39c:	lsl	x2, x20, #1
 3a0:	ldrh	w1, [x1, x2]
 3a4:	ldr	w2, [sp, #112]
 3a8:	tst	w2, w1
 3ac:	b.ne	368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>  // b.any
 3b0:	tbz	w28, #0, 3c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3c8>
 3b4:	ldrb	w1, [x0, #56]
 3b8:	cbz	w1, 530 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x530>
 3bc:	ldrb	w1, [x0, #152]
 3c0:	cmp	w1, w24
 3c4:	b.eq	368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>  // b.none
 3c8:	ldr	x5, [x19, #112]
 3cc:	str	x5, [sp, #136]
 3d0:	ldp	x0, x28, [x19, #24]
 3d4:	str	x0, [sp, #112]
 3d8:	mov	x0, x5
 3dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 3e0:	mov	x4, x0
 3e4:	mov	x0, #0x1                   	// #1
 3e8:	str	x4, [sp, #128]
 3ec:	bl	0 <_Znwm>
 3f0:	mov	x2, x0
 3f4:	ldr	x4, [sp, #128]
 3f8:	mov	x1, x0
 3fc:	strb	w24, [x2], #1
 400:	mov	x27, x0
 404:	mov	x0, x4
 408:	ldr	x4, [x4]
 40c:	ldr	x4, [x4, #40]
 410:	blr	x4
 414:	ldr	x5, [sp, #136]
 418:	mov	x0, x5
 41c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 420:	strb	wzr, [sp, #225]
 424:	ldrb	w1, [x27]
 428:	mov	x3, #0x1                   	// #1
 42c:	strb	w1, [sp, #224]
 430:	mov	x8, x25
 434:	add	x2, x23, #0x11
 438:	mov	x1, x21
 43c:	ldr	x4, [x0]
 440:	ldr	x4, [x4, #24]
 444:	stp	x21, x3, [sp, #208]
 448:	blr	x4
 44c:	ldr	x0, [sp, #208]
 450:	cmp	x0, x21
 454:	b.eq	45c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x45c>  // b.none
 458:	bl	0 <_ZdlPv>
 45c:	mov	x0, x27
 460:	bl	0 <_ZdlPv>
 464:	ldr	x0, [sp, #112]
 468:	mov	x1, x28
 46c:	mov	x2, x25
 470:	mov	w3, #0x0                   	// #0
 474:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 478:	mov	x27, x0
 47c:	ldr	x0, [sp, #176]
 480:	ldr	x28, [x19, #32]
 484:	cmp	x0, x26
 488:	b.eq	490 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x490>  // b.none
 48c:	bl	0 <_ZdlPv>
 490:	cmp	x27, x28
 494:	b.ne	368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>  // b.any
 498:	ldp	x27, x0, [x19, #72]
 49c:	str	x0, [sp, #112]
 4a0:	adrp	x28, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 4a4:	add	x28, x28, #0x0
 4a8:	cmp	x27, x0
 4ac:	b.eq	510 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x510>  // b.none
 4b0:	ldrh	w5, [x27]
 4b4:	ldrb	w1, [x27, #2]
 4b8:	ldr	x0, [x19, #112]
 4bc:	str	w1, [sp, #128]
 4c0:	str	w5, [sp, #136]
 4c4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4c8:	ldr	x4, [x0, #48]
 4cc:	ldr	x1, [sp, #120]
 4d0:	ldr	w5, [sp, #136]
 4d4:	ldrh	w4, [x4, x1]
 4d8:	ldr	w1, [sp, #128]
 4dc:	tst	w5, w4
 4e0:	b.ne	500 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x500>  // b.any
 4e4:	tbz	w1, #0, 368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>
 4e8:	ldrb	w1, [x0, #56]
 4ec:	cbz	w1, 560 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x560>
 4f0:	ldrb	w1, [x0, #152]
 4f4:	cmp	w1, w24
 4f8:	b.ne	368 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x368>  // b.any
 4fc:	nop
 500:	ldr	x0, [sp, #112]
 504:	add	x27, x27, #0x4
 508:	cmp	x0, x27
 50c:	b.ne	4b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x4b0>  // b.any
 510:	mov	w24, #0x0                   	// #0
 514:	nop
 518:	ldr	x0, [sp, #144]
 51c:	add	x22, x22, #0x10
 520:	cmp	x0, x22
 524:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1a8>  // b.none
 528:	bl	0 <_ZdlPv>
 52c:	b	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1a8>
 530:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 534:	ldr	x2, [x27]
 538:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 53c:	add	x0, x0, #0x0
 540:	mov	w1, #0x5f                  	// #95
 544:	ldr	x2, [x2, #48]
 548:	cmp	x2, x0
 54c:	b.eq	3c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3c0>  // b.none
 550:	mov	x0, x27
 554:	blr	x2
 558:	and	w1, w0, #0xff
 55c:	b	3c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3c0>
 560:	str	x0, [sp, #128]
 564:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 568:	ldr	x2, [sp, #128]
 56c:	mov	w1, #0x5f                  	// #95
 570:	ldr	x0, [x2]
 574:	ldr	x4, [x0, #48]
 578:	cmp	x4, x28
 57c:	b.eq	4f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x4f4>  // b.none
 580:	mov	x0, x2
 584:	blr	x4
 588:	and	w1, w0, #0xff
 58c:	b	4f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x4f4>
 590:	cbnz	x27, 73c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x73c>
 594:	mov	x1, x21
 598:	add	x22, sp, #0x90
 59c:	b	26c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x26c>
 5a0:	add	x22, sp, #0x90
 5a4:	mov	x0, x23
 5a8:	mov	x1, x22
 5ac:	mov	x2, #0x0                   	// #0
 5b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 5b4:	str	x0, [sp, #208]
 5b8:	ldr	x1, [sp, #144]
 5bc:	str	x1, [sp, #224]
 5c0:	mov	x2, x27
 5c4:	mov	x1, x28
 5c8:	bl	0 <memcpy>
 5cc:	ldr	x27, [sp, #144]
 5d0:	ldr	x1, [sp, #208]
 5d4:	b	26c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x26c>
 5d8:	cmp	x23, x20
 5dc:	mov	x24, #0x1                   	// #1
 5e0:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xd4>  // b.none
 5e4:	ldrb	w21, [x20]
 5e8:	ldrb	w0, [x22]
 5ec:	cmp	w0, w21
 5f0:	b.ls	620 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x620>  // b.plast
 5f4:	nop
 5f8:	subs	x2, x20, x22
 5fc:	b.ne	64c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x64c>  // b.any
 600:	strb	w21, [x22]
 604:	add	x20, x20, #0x1
 608:	cmp	x23, x20
 60c:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xd4>  // b.none
 610:	ldrb	w21, [x20]
 614:	ldrb	w0, [x22]
 618:	cmp	w0, w21
 61c:	b.hi	5f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5f8>  // b.pmore
 620:	ldurb	w1, [x20, #-1]
 624:	sub	x0, x20, #0x1
 628:	cmp	w21, w1
 62c:	b.cs	730 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x730>  // b.hs, b.nlast
 630:	mov	x2, x0
 634:	strb	w1, [x0, #1]
 638:	ldrb	w1, [x0, #-1]!
 63c:	cmp	w21, w1
 640:	b.cc	630 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x630>  // b.lo, b.ul, b.last
 644:	strb	w21, [x2]
 648:	b	604 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x604>
 64c:	sub	x0, x24, x2
 650:	mov	x1, x22
 654:	add	x0, x20, x0
 658:	bl	0 <memmove>
 65c:	b	600 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x600>
 660:	sub	x0, x25, x2
 664:	mov	x1, x22
 668:	add	x0, x20, x0
 66c:	bl	0 <memmove>
 670:	b	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x80>
 674:	cmp	x22, x0
 678:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x108>  // b.none
 67c:	add	x1, x0, #0x2
 680:	cmp	x22, x1
 684:	b.eq	71c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x71c>  // b.none
 688:	mov	x5, x22
 68c:	b	694 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x694>
 690:	ldrb	w3, [x0]
 694:	ldrb	w2, [x1]
 698:	add	x4, x0, #0x2
 69c:	add	x22, x0, #0x1
 6a0:	cmp	w2, w3
 6a4:	b.eq	6b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x6b4>  // b.none
 6a8:	strb	w2, [x0, #1]
 6ac:	mov	x0, x22
 6b0:	mov	x22, x4
 6b4:	add	x1, x1, #0x1
 6b8:	cmp	x5, x1
 6bc:	b.ne	690 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x690>  // b.any
 6c0:	ldp	x27, x1, [x19]
 6c4:	cmp	x1, x22
 6c8:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x108>  // b.none
 6cc:	str	x22, [x19, #8]
 6d0:	b	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x108>
 6d4:	ldurb	w1, [x20, #-1]
 6d8:	sub	x0, x20, #0x1
 6dc:	cmp	w24, w1
 6e0:	b.cs	724 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x724>  // b.hs, b.nlast
 6e4:	nop
 6e8:	mov	x2, x0
 6ec:	strb	w1, [x0, #1]
 6f0:	ldrb	w1, [x0, #-1]!
 6f4:	cmp	w24, w1
 6f8:	b.cc	6e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x6e8>  // b.lo, b.ul, b.last
 6fc:	strb	w24, [x2]
 700:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x84>
 704:	mov	x3, x21
 708:	add	x21, x21, #0x1
 70c:	cmp	x23, x21
 710:	strb	w2, [x3]
 714:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x98>  // b.any
 718:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xd4>
 71c:	mov	x22, x2
 720:	b	6c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x6c4>
 724:	mov	x2, x20
 728:	strb	w24, [x2]
 72c:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x84>
 730:	mov	x2, x20
 734:	strb	w21, [x2]
 738:	b	604 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x604>
 73c:	mov	x0, x21
 740:	add	x22, sp, #0x90
 744:	b	5c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5c0>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x220
   4:	mov	w3, #0x1                   	// #1
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x19, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x19, #280]
  44:	stp	xzr, xzr, [sp, #224]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #240]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #256]
  58:	stp	xzr, xzr, [sp, #272]
  5c:	stp	xzr, xzr, [sp, #288]
  60:	stp	xzr, xzr, [sp, #304]
  64:	strh	wzr, [sp, #320]
  68:	strb	wzr, [sp, #322]
  6c:	stp	x0, x0, [sp, #328]
  70:	strb	w4, [sp, #344]
  74:	stp	xzr, xzr, [sp, #352]
  78:	stp	xzr, xzr, [sp, #368]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2dc>
  98:	ldrb	w3, [sp, #322]
  9c:	add	x20, sp, #0xe0
  a0:	ldrh	w4, [sp, #320]
  a4:	mov	x0, x20
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #322]
  b0:	orr	w1, w2, w4
  b4:	add	x20, x20, #0x80
  b8:	strh	w1, [sp, #320]
  bc:	add	x21, sp, #0xc0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  c4:	ldrb	w23, [sp, #344]
  c8:	ldp	x12, x5, [sp, #224]
  cc:	add	x1, sp, #0x200
  d0:	ldp	x11, x10, [sp, #256]
  d4:	mov	x0, #0xa0                  	// #160
  d8:	ldp	x9, x8, [sp, #272]
  dc:	stp	x8, x9, [sp, #96]
  e0:	ldr	w3, [sp, #320]
  e4:	movi	v0.4s, #0x0
  e8:	str	w3, [sp, #480]
  ec:	ld1	{v2.16b, v3.16b}, [x20]
  f0:	mov	x20, x1
  f4:	ldr	x7, [sp, #240]
  f8:	stp	x10, x11, [sp, #112]
  fc:	ldr	x3, [sp, #248]
 100:	st1	{v2.16b, v3.16b}, [x1]
 104:	ldr	x2, [sp, #328]
 108:	str	x3, [sp, #128]
 10c:	stp	x7, x5, [sp, #136]
 110:	str	x12, [sp, #152]
 114:	str	xzr, [sp, #208]
 118:	str	q0, [sp, #224]
 11c:	str	q0, [sp, #240]
 120:	stp	q0, q0, [sp, #256]
 124:	str	x2, [sp, #488]
 128:	ldp	x28, x27, [sp, #288]
 12c:	str	q0, [sp, #288]
 130:	ldr	x26, [sp, #304]
 134:	ldr	x25, [sp, #312]
 138:	str	q0, [sp, #304]
 13c:	ldr	x22, [x19, #256]
 140:	ldr	x24, [sp, #336]
 144:	bl	0 <_Znwm>
 148:	ldp	x3, x7, [sp, #128]
 14c:	mov	x2, x0
 150:	ldp	x5, x12, [sp, #144]
 154:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 158:	stp	x7, x3, [x2, #16]
 15c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 160:	ldr	w6, [sp, #480]
 164:	ldp	x8, x9, [sp, #96]
 168:	stp	x12, x5, [x2]
 16c:	add	x7, x2, #0x80
 170:	ldp	x10, x11, [sp, #112]
 174:	stp	x11, x10, [x2, #32]
 178:	mov	x1, x21
 17c:	ldr	x5, [sp, #488]
 180:	stp	x9, x8, [x2, #48]
 184:	mov	x0, x22
 188:	ldr	x4, [x4]
 18c:	stp	x28, x27, [x2, #64]
 190:	stp	x26, x25, [x2, #80]
 194:	str	w6, [x2, #96]
 198:	str	x5, [x2, #104]
 19c:	str	x24, [x2, #112]
 1a0:	strb	w23, [x2, #120]
 1a4:	str	x2, [sp, #192]
 1a8:	ldr	x2, [x3]
 1ac:	str	x2, [sp, #208]
 1b0:	ld1	{v0.16b, v1.16b}, [x20]
 1b4:	str	x4, [sp, #216]
 1b8:	st1	{v0.16b, v1.16b}, [x7]
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1c0:	mov	x2, x0
 1c4:	add	x1, sp, #0xa0
 1c8:	add	x0, x19, #0x130
 1cc:	dup	v0.2d, x2
 1d0:	str	x22, [sp, #160]
 1d4:	stur	q0, [sp, #168]
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1dc:	ldr	x3, [sp, #208]
 1e0:	cbz	x3, 1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1f4>
 1e4:	mov	x1, x21
 1e8:	mov	x0, x21
 1ec:	mov	w2, #0x3                   	// #3
 1f0:	blr	x3
 1f4:	ldr	x0, [sp, #296]
 1f8:	cbz	x0, 200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x200>
 1fc:	bl	0 <_ZdlPv>
 200:	ldp	x19, x20, [sp, #272]
 204:	cmp	x19, x20
 208:	b.eq	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x248>  // b.none
 20c:	nop
 210:	ldr	x0, [x19, #32]
 214:	add	x1, x19, #0x30
 218:	cmp	x0, x1
 21c:	b.eq	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x224>  // b.none
 220:	bl	0 <_ZdlPv>
 224:	mov	x1, x19
 228:	add	x19, x19, #0x40
 22c:	ldr	x0, [x1], #16
 230:	cmp	x0, x1
 234:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2bc>  // b.none
 238:	bl	0 <_ZdlPv>
 23c:	cmp	x20, x19
 240:	b.ne	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x210>  // b.any
 244:	ldr	x20, [sp, #272]
 248:	cbz	x20, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x254>
 24c:	mov	x0, x20
 250:	bl	0 <_ZdlPv>
 254:	ldp	x19, x20, [sp, #248]
 258:	cmp	x19, x20
 25c:	b.eq	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x284>  // b.none
 260:	mov	x1, x19
 264:	add	x19, x19, #0x20
 268:	ldr	x0, [x1], #16
 26c:	cmp	x0, x1
 270:	b.eq	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2cc>  // b.none
 274:	bl	0 <_ZdlPv>
 278:	cmp	x20, x19
 27c:	b.ne	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x260>  // b.any
 280:	ldr	x20, [sp, #248]
 284:	cbz	x20, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x290>
 288:	mov	x0, x20
 28c:	bl	0 <_ZdlPv>
 290:	ldr	x0, [sp, #224]
 294:	cbz	x0, 29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x29c>
 298:	bl	0 <_ZdlPv>
 29c:	ldp	x29, x30, [sp]
 2a0:	ldp	x19, x20, [sp, #16]
 2a4:	ldp	x21, x22, [sp, #32]
 2a8:	ldp	x23, x24, [sp, #48]
 2ac:	ldp	x25, x26, [sp, #64]
 2b0:	ldp	x27, x28, [sp, #80]
 2b4:	add	sp, sp, #0x220
 2b8:	ret
 2bc:	cmp	x20, x19
 2c0:	b.ne	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x210>  // b.any
 2c4:	ldr	x20, [sp, #272]
 2c8:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x248>
 2cc:	cmp	x20, x19
 2d0:	b.ne	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x260>  // b.any
 2d4:	ldr	x20, [sp, #248]
 2d8:	b	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x284>
 2dc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	movi	v0.4s, #0x0
   4:	sub	sp, sp, #0x230
   8:	add	x2, sp, #0x240
   c:	stp	x29, x30, [sp]
  10:	mov	x29, sp
  14:	ldr	d1, [x0, #384]
  18:	strb	w1, [sp, #360]
  1c:	ldr	w1, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x0
  28:	dup	v1.2d, v1.d[0]
  2c:	stp	x21, x22, [sp, #32]
  30:	stp	x23, x24, [sp, #48]
  34:	stp	x25, x26, [sp, #64]
  38:	stp	x27, x28, [sp, #80]
  3c:	strh	wzr, [sp, #168]
  40:	strh	wzr, [sp, #336]
  44:	strb	wzr, [sp, #338]
  48:	stur	q1, [x2, #-232]
  4c:	stp	q0, q0, [sp, #240]
  50:	stp	q0, q0, [sp, #272]
  54:	stp	q0, q0, [sp, #304]
  58:	stp	q0, q0, [sp, #368]
  5c:	tbz	w1, #4, 2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2a4>
  60:	add	x20, sp, #0xf0
  64:	add	x21, sp, #0xa8
  68:	mov	x2, x20
  6c:	mov	x1, x21
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  78:	tst	w0, #0xff
  7c:	b.ne	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x68>  // b.any
  80:	ldrb	w0, [sp, #168]
  84:	add	x21, sp, #0x190
  88:	cbnz	w0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2c8>
  8c:	mov	x0, x20
  90:	add	x20, x20, #0x80
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  98:	add	x21, x21, #0x80
  9c:	ldp	x12, x5, [sp, #240]
  a0:	mov	x0, #0xa0                  	// #160
  a4:	ldp	x7, x3, [sp, #256]
  a8:	stp	x3, x7, [sp, #128]
  ac:	ldr	w2, [sp, #336]
  b0:	ldp	x11, x10, [sp, #272]
  b4:	str	w2, [sp, #496]
  b8:	ldp	x9, x8, [sp, #288]
  bc:	stp	x8, x9, [sp, #96]
  c0:	ldrb	w23, [sp, #360]
  c4:	movi	v0.4s, #0x0
  c8:	stp	x10, x11, [sp, #112]
  cc:	add	x22, sp, #0xd0
  d0:	ld1	{v2.16b, v3.16b}, [x20]
  d4:	stp	x5, x12, [sp, #144]
  d8:	ldr	x1, [sp, #344]
  dc:	str	x1, [sp, #504]
  e0:	str	xzr, [sp, #224]
  e4:	st1	{v2.16b, v3.16b}, [x21]
  e8:	stp	q0, q0, [sp, #240]
  ec:	stp	q0, q0, [sp, #272]
  f0:	ldp	x28, x27, [sp, #304]
  f4:	str	q0, [sp, #304]
  f8:	ldr	x26, [sp, #320]
  fc:	ldr	x25, [sp, #328]
 100:	str	q0, [sp, #320]
 104:	ldr	x20, [x19, #256]
 108:	ldr	x24, [sp, #352]
 10c:	bl	0 <_Znwm>
 110:	ldp	x3, x7, [sp, #128]
 114:	mov	x2, x0
 118:	ldp	x5, x12, [sp, #144]
 11c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 120:	stp	x7, x3, [x2, #16]
 124:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 128:	ldr	w6, [sp, #496]
 12c:	ldp	x8, x9, [sp, #96]
 130:	stp	x12, x5, [x2]
 134:	add	x7, x2, #0x80
 138:	ldp	x10, x11, [sp, #112]
 13c:	stp	x11, x10, [x2, #32]
 140:	mov	x1, x22
 144:	ldr	x5, [sp, #504]
 148:	stp	x9, x8, [x2, #48]
 14c:	mov	x0, x20
 150:	ldr	x4, [x4]
 154:	stp	x28, x27, [x2, #64]
 158:	stp	x26, x25, [x2, #80]
 15c:	str	w6, [x2, #96]
 160:	str	x5, [x2, #104]
 164:	str	x24, [x2, #112]
 168:	strb	w23, [x2, #120]
 16c:	str	x2, [sp, #208]
 170:	ldr	x2, [x3]
 174:	str	x2, [sp, #224]
 178:	ld1	{v0.16b, v1.16b}, [x21]
 17c:	str	x4, [sp, #232]
 180:	st1	{v0.16b, v1.16b}, [x7]
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 188:	mov	x2, x0
 18c:	add	x1, sp, #0xb0
 190:	add	x0, x19, #0x130
 194:	dup	v0.2d, x2
 198:	str	x20, [sp, #176]
 19c:	stur	q0, [sp, #184]
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1a4:	ldr	x3, [sp, #224]
 1a8:	cbz	x3, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1bc>
 1ac:	mov	x1, x22
 1b0:	mov	x0, x22
 1b4:	mov	w2, #0x3                   	// #3
 1b8:	blr	x3
 1bc:	ldr	x0, [sp, #312]
 1c0:	cbz	x0, 1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1c8>
 1c4:	bl	0 <_ZdlPv>
 1c8:	ldp	x19, x20, [sp, #288]
 1cc:	cmp	x19, x20
 1d0:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x210>  // b.none
 1d4:	nop
 1d8:	ldr	x0, [x19, #32]
 1dc:	add	x1, x19, #0x30
 1e0:	cmp	x0, x1
 1e4:	b.eq	1ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1ec>  // b.none
 1e8:	bl	0 <_ZdlPv>
 1ec:	mov	x1, x19
 1f0:	add	x19, x19, #0x40
 1f4:	ldr	x0, [x1], #16
 1f8:	cmp	x0, x1
 1fc:	b.eq	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x284>  // b.none
 200:	bl	0 <_ZdlPv>
 204:	cmp	x20, x19
 208:	b.ne	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1d8>  // b.any
 20c:	ldr	x20, [sp, #288]
 210:	cbz	x20, 21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x21c>
 214:	mov	x0, x20
 218:	bl	0 <_ZdlPv>
 21c:	ldp	x19, x20, [sp, #264]
 220:	cmp	x19, x20
 224:	b.eq	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x24c>  // b.none
 228:	mov	x1, x19
 22c:	add	x19, x19, #0x20
 230:	ldr	x0, [x1], #16
 234:	cmp	x0, x1
 238:	b.eq	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x294>  // b.none
 23c:	bl	0 <_ZdlPv>
 240:	cmp	x20, x19
 244:	b.ne	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x228>  // b.any
 248:	ldr	x20, [sp, #264]
 24c:	cbz	x20, 258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x258>
 250:	mov	x0, x20
 254:	bl	0 <_ZdlPv>
 258:	ldr	x0, [sp, #240]
 25c:	cbz	x0, 264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x264>
 260:	bl	0 <_ZdlPv>
 264:	ldp	x29, x30, [sp]
 268:	ldp	x19, x20, [sp, #16]
 26c:	ldp	x21, x22, [sp, #32]
 270:	ldp	x23, x24, [sp, #48]
 274:	ldp	x25, x26, [sp, #64]
 278:	ldp	x27, x28, [sp, #80]
 27c:	add	sp, sp, #0x230
 280:	ret
 284:	cmp	x20, x19
 288:	b.ne	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1d8>  // b.any
 28c:	ldr	x20, [sp, #288]
 290:	b	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x210>
 294:	cmp	x20, x19
 298:	b.ne	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x228>  // b.any
 29c:	ldr	x20, [sp, #264]
 2a0:	b	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x24c>
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 2a8:	tst	w0, #0xff
 2ac:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x308>  // b.none
 2b0:	ldr	x0, [x19, #272]
 2b4:	mov	w1, #0x1                   	// #1
 2b8:	strb	w1, [sp, #168]
 2bc:	ldrb	w0, [x0]
 2c0:	strb	w0, [sp, #169]
 2c4:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x60>
 2c8:	ldr	x0, [sp, #344]
 2cc:	ldrb	w22, [sp, #169]
 2d0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2d4:	ldr	x2, [x0]
 2d8:	mov	w1, w22
 2dc:	ldr	x2, [x2, #32]
 2e0:	blr	x2
 2e4:	strb	w0, [sp, #400]
 2e8:	ldp	x1, x2, [sp, #248]
 2ec:	cmp	x1, x2
 2f0:	b.eq	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x338>  // b.none
 2f4:	strb	w0, [x1]
 2f8:	ldr	x0, [sp, #248]
 2fc:	add	x0, x0, #0x1
 300:	str	x0, [sp, #248]
 304:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x8c>
 308:	ldr	w0, [x19, #152]
 30c:	cmp	w0, #0x1c
 310:	b.ne	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x60>  // b.any
 314:	add	x1, x19, #0xd0
 318:	add	x0, x19, #0x110
 31c:	add	x20, x19, #0x8
 320:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 324:	mov	x0, x20
 328:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 32c:	mov	w0, #0x2d01                	// #11521
 330:	strh	w0, [sp, #168]
 334:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x60>
 338:	mov	x2, x21
 33c:	mov	x0, x20
 340:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 344:	b	8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x8c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #152]
  14:	cmp	w0, #0xa
  18:	b.eq	34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x34>  // b.none
  1c:	cmp	w0, #0x9
  20:	b.eq	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x84>  // b.none
  24:	mov	w0, #0x0                   	// #0
  28:	ldp	x19, x20, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret
  34:	add	x1, x19, #0xd0
  38:	add	x0, x19, #0x110
  3c:	add	x20, x19, #0x8
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  4c:	mov	w1, #0x1                   	// #1
  50:	ldr	w0, [x19]
  54:	and	w2, w0, #0x8
  58:	tbnz	w0, #0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x70>
  5c:	mov	x0, x19
  60:	cbnz	w2, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xa4>
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  68:	mov	w0, #0x1                   	// #1
  6c:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  70:	mov	x0, x19
  74:	cbnz	w2, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xb0>
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  7c:	mov	w0, #0x1                   	// #1
  80:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  84:	add	x1, x19, #0xd0
  88:	add	x0, x19, #0x110
  8c:	add	x20, x19, #0x8
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  9c:	mov	w1, #0x0                   	// #0
  a0:	b	50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x50>
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  a8:	mov	w0, #0x1                   	// #1
  ac:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	stp	x29, x30, [sp, #-496]!
   4:	mov	x29, sp
   8:	ldr	w1, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cbz	w1, 198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x198>
  18:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  1c:	ands	w20, w0, #0xff
  20:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>  // b.any
  24:	ldr	w0, [x19, #152]
  28:	cmp	w0, #0x4
  2c:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x270>  // b.none
  30:	cmp	w0, #0xe
  34:	b.eq	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x404>  // b.none
  38:	cmp	w0, #0x6
  3c:	b.eq	438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x438>  // b.none
  40:	cmp	w0, #0x5
  44:	b.eq	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x558>  // b.none
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  50:	and	w20, w0, #0xff
  54:	mov	w0, w20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x29, x30, [sp], #496
  60:	ret
  64:	ldr	w0, [x19]
  68:	and	w1, w0, #0x8
  6c:	tbnz	w0, #0, f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xf0>
  70:	ldr	x0, [x19, #272]
  74:	stp	x21, x22, [sp, #32]
  78:	add	x22, x19, #0x130
  7c:	ldr	x21, [x19, #256]
  80:	ldrb	w2, [x0]
  84:	cbnz	w1, 120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x120>
  88:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  8c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  90:	add	x19, sp, #0x1c0
  94:	mov	x0, x21
  98:	ldr	x3, [x3]
  9c:	mov	x1, x19
  a0:	ldr	x4, [x4]
  a4:	strb	w2, [sp, #449]
  a8:	stp	x4, x3, [sp, #464]
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  b0:	mov	x2, x0
  b4:	str	x21, [sp, #400]
  b8:	add	x1, sp, #0x190
  bc:	dup	v0.2d, x2
  c0:	add	x2, sp, #0x200
  c4:	mov	x0, x22
  c8:	stur	q0, [x2, #-104]
  cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  d0:	ldr	x3, [sp, #464]
  d4:	cbz	x3, 76c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x76c>
  d8:	mov	x1, x19
  dc:	mov	x0, x19
  e0:	mov	w2, #0x3                   	// #3
  e4:	blr	x3
  e8:	ldp	x21, x22, [sp, #32]
  ec:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
  f0:	mov	x0, x19
  f4:	cbnz	w1, 10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x10c>
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  fc:	mov	w0, w20
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x29, x30, [sp], #496
 108:	ret
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 110:	mov	w0, w20
 114:	ldp	x19, x20, [sp, #16]
 118:	ldp	x29, x30, [sp], #496
 11c:	ret
 120:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 124:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 128:	strb	w2, [sp, #456]
 12c:	mov	x0, x21
 130:	ldr	x3, [x3]
 134:	stp	x23, x24, [sp, #48]
 138:	add	x23, sp, #0x1c0
 13c:	ldr	x4, [x4]
 140:	mov	x1, x23
 144:	ldr	x2, [x19, #384]
 148:	str	x2, [sp, #448]
 14c:	stp	x4, x3, [sp, #464]
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 154:	mov	x2, x0
 158:	str	x21, [sp, #400]
 15c:	add	x1, sp, #0x190
 160:	dup	v0.2d, x2
 164:	add	x2, sp, #0x200
 168:	mov	x0, x22
 16c:	stur	q0, [x2, #-104]
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 174:	ldr	x3, [sp, #464]
 178:	cbz	x3, 774 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x774>
 17c:	mov	x1, x23
 180:	mov	x0, x23
 184:	mov	w2, #0x3                   	// #3
 188:	blr	x3
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x23, x24, [sp, #48]
 194:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 198:	add	x1, x0, #0xd0
 19c:	add	x20, x0, #0x8
 1a0:	add	x0, x0, #0x110
 1a4:	stp	x21, x22, [sp, #32]
 1a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1ac:	mov	x0, x20
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1b4:	ldr	w0, [x19]
 1b8:	add	x20, x19, #0x130
 1bc:	ldr	x21, [x19, #256]
 1c0:	and	w1, w0, #0x8
 1c4:	tbnz	w0, #4, 1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1f0>
 1c8:	tbnz	w0, #0, 3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3c0>
 1cc:	cbnz	w1, 848 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x848>
 1d0:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1d4:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1d8:	add	x19, sp, #0x1c0
 1dc:	mov	x0, x21
 1e0:	ldr	x2, [x2]
 1e4:	mov	x1, x19
 1e8:	ldr	x3, [x3]
 1ec:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x218>
 1f0:	tbnz	w0, #0, 394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x394>
 1f4:	cbnz	w1, 7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b8>
 1f8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1fc:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 200:	add	x19, sp, #0x1c0
 204:	mov	x0, x21
 208:	ldr	x2, [x2]
 20c:	mov	x1, x19
 210:	ldr	x3, [x3]
 214:	nop
 218:	stp	x3, x2, [sp, #464]
 21c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 220:	mov	x2, x0
 224:	str	x21, [sp, #400]
 228:	add	x1, sp, #0x190
 22c:	mov	x0, x20
 230:	dup	v0.2d, x2
 234:	add	x2, sp, #0x200
 238:	stur	q0, [x2, #-104]
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 240:	ldr	x3, [sp, #464]
 244:	cbz	x3, 258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x258>
 248:	mov	x1, x19
 24c:	mov	x0, x19
 250:	mov	w2, #0x3                   	// #3
 254:	blr	x3
 258:	mov	w20, #0x1                   	// #1
 25c:	mov	w0, w20
 260:	ldp	x19, x20, [sp, #16]
 264:	ldp	x21, x22, [sp, #32]
 268:	ldp	x29, x30, [sp], #496
 26c:	ret
 270:	add	x1, x19, #0xd0
 274:	add	x0, x19, #0x110
 278:	add	x20, x19, #0x8
 27c:	stp	x21, x22, [sp, #32]
 280:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 28c:	ldr	x22, [x19, #256]
 290:	mov	w1, #0xa                   	// #10
 294:	mov	x0, x19
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 29c:	sxtw	x3, w0
 2a0:	ldr	w1, [x22, #24]
 2a4:	tbnz	w1, #10, 8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e0>
 2a8:	ldr	x0, [x22, #40]
 2ac:	cmp	x3, x0
 2b0:	b.cs	8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e0>  // b.hs, b.nlast
 2b4:	ldp	x1, x0, [x22]
 2b8:	cmp	x1, x0
 2bc:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2d8>  // b.none
 2c0:	ldr	x2, [x1]
 2c4:	cmp	x3, x2
 2c8:	b.eq	8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e0>  // b.none
 2cc:	add	x1, x1, #0x8
 2d0:	cmp	x0, x1
 2d4:	b.ne	2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c0>  // b.any
 2d8:	stp	x23, x24, [sp, #48]
 2dc:	mov	w0, #0x1                   	// #1
 2e0:	mov	w4, #0x3                   	// #3
 2e4:	mov	x2, #0xffffffffffffffff    	// #-1
 2e8:	add	x21, x22, #0x38
 2ec:	strb	w0, [x22, #48]
 2f0:	add	x20, sp, #0xa0
 2f4:	add	x23, sp, #0xd0
 2f8:	mov	x1, x20
 2fc:	mov	x0, x23
 300:	str	w4, [sp, #160]
 304:	stp	x2, x3, [sp, #168]
 308:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 30c:	ldp	x0, x1, [x21, #8]
 310:	cmp	x0, x1
 314:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3ec>  // b.none
 318:	mov	x1, x23
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 320:	ldr	x1, [x21, #8]
 324:	add	x1, x1, #0x30
 328:	str	x1, [x21, #8]
 32c:	ldr	x0, [x22, #56]
 330:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 334:	movk	x3, #0xaaab
 338:	mov	x2, #0x86a0                	// #34464
 33c:	sub	x0, x1, x0
 340:	movk	x2, #0x1, lsl #16
 344:	asr	x0, x0, #4
 348:	mul	x0, x0, x3
 34c:	cmp	x0, x2
 350:	b.hi	8ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8ec>  // b.pmore
 354:	sub	x21, x0, #0x1
 358:	mov	x0, x23
 35c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 360:	mov	x0, x20
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 368:	dup	v0.2d, x21
 36c:	add	x2, sp, #0x200
 370:	str	x22, [sp, #448]
 374:	add	x0, x19, #0x130
 378:	add	x1, sp, #0x1c0
 37c:	mov	w20, #0x1                   	// #1
 380:	stur	q0, [x2, #-56]
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 388:	ldp	x21, x22, [sp, #32]
 38c:	ldp	x23, x24, [sp, #48]
 390:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 394:	ldr	x4, [x19, #384]
 398:	cbnz	w1, 794 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x794>
 39c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3a0:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3a4:	add	x19, sp, #0x1c0
 3a8:	mov	x0, x21
 3ac:	ldr	x2, [x2]
 3b0:	mov	x1, x19
 3b4:	ldr	x3, [x3]
 3b8:	str	x4, [sp, #448]
 3bc:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x218>
 3c0:	ldr	x4, [x19, #384]
 3c4:	cbnz	w1, 824 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x824>
 3c8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3cc:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3d0:	add	x19, sp, #0x1c0
 3d4:	mov	x0, x21
 3d8:	ldr	x2, [x2]
 3dc:	mov	x1, x19
 3e0:	ldr	x3, [x3]
 3e4:	str	x4, [sp, #448]
 3e8:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x218>
 3ec:	mov	x1, x0
 3f0:	mov	x2, x23
 3f4:	mov	x0, x21
 3f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3fc:	ldr	x1, [x22, #64]
 400:	b	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x32c>
 404:	add	x1, x19, #0xd0
 408:	add	x0, x19, #0x110
 40c:	add	x20, x19, #0x8
 410:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 414:	mov	x0, x20
 418:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 41c:	ldr	w0, [x19]
 420:	tbnz	w0, #0, 780 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x780>
 424:	tbnz	w0, #3, 890 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x890>
 428:	mov	x0, x19
 42c:	mov	w20, #0x1                   	// #1
 430:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 434:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 438:	stp	x23, x24, [sp, #48]
 43c:	add	x23, x19, #0xd0
 440:	mov	x1, x23
 444:	stp	x21, x22, [sp, #32]
 448:	add	x22, x19, #0x110
 44c:	mov	x0, x22
 450:	add	x21, x19, #0x8
 454:	stp	x25, x26, [sp, #64]
 458:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 45c:	mov	x0, x21
 460:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 464:	ldr	x24, [x19, #256]
 468:	mov	w1, #0xa                   	// #10
 46c:	mov	x0, #0xffffffffffffffff    	// #-1
 470:	str	w1, [sp, #256]
 474:	add	x20, x24, #0x38
 478:	str	x0, [sp, #264]
 47c:	add	x25, sp, #0x100
 480:	ldp	x0, x1, [x20, #8]
 484:	cmp	x0, x1
 488:	b.eq	868 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x868>  // b.none
 48c:	mov	x1, x25
 490:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 494:	ldr	x1, [x20, #8]
 498:	add	x1, x1, #0x30
 49c:	str	x1, [x20, #8]
 4a0:	ldr	x0, [x24, #56]
 4a4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 4a8:	movk	x3, #0xaaab
 4ac:	mov	x2, #0x86a0                	// #34464
 4b0:	sub	x0, x1, x0
 4b4:	movk	x2, #0x1, lsl #16
 4b8:	asr	x0, x0, #4
 4bc:	mul	x0, x0, x3
 4c0:	cmp	x0, x2
 4c4:	b.hi	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e8>  // b.pmore
 4c8:	sub	x20, x0, #0x1
 4cc:	mov	x0, x25
 4d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4d4:	str	x24, [sp, #96]
 4d8:	dup	v0.2d, x20
 4dc:	mov	x0, x19
 4e0:	stur	q0, [sp, #104]
 4e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4e8:	ldr	w0, [x19, #152]
 4ec:	cmp	w0, #0x8
 4f0:	b.ne	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e8>  // b.any
 4f4:	mov	x1, x23
 4f8:	mov	x0, x22
 4fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 500:	mov	w20, #0x1                   	// #1
 504:	mov	x0, x21
 508:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 50c:	add	x8, sp, #0x1c0
 510:	mov	x0, x19
 514:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 518:	ldr	x3, [sp, #96]
 51c:	add	x0, x19, #0x130
 520:	ldr	x2, [sp, #112]
 524:	add	x1, sp, #0x60
 528:	ldr	x4, [x3, #56]
 52c:	add	x2, x2, x2, lsl #1
 530:	ldr	x3, [sp, #456]
 534:	add	x2, x4, x2, lsl #4
 538:	str	x3, [x2, #8]
 53c:	ldr	x2, [sp, #464]
 540:	str	x2, [sp, #112]
 544:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 548:	ldp	x21, x22, [sp, #32]
 54c:	ldp	x23, x24, [sp, #48]
 550:	ldp	x25, x26, [sp, #64]
 554:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 558:	stp	x23, x24, [sp, #48]
 55c:	add	x23, x19, #0xd0
 560:	mov	x1, x23
 564:	stp	x21, x22, [sp, #32]
 568:	add	x22, x19, #0x110
 56c:	mov	x0, x22
 570:	add	x21, x19, #0x8
 574:	stp	x25, x26, [sp, #64]
 578:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 57c:	mov	x0, x21
 580:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 584:	ldr	x25, [x19, #256]
 588:	ldp	x1, x2, [x25, #8]
 58c:	ldr	x0, [x25, #40]
 590:	str	x0, [sp, #88]
 594:	add	x3, x0, #0x1
 598:	str	x3, [x25, #40]
 59c:	cmp	x1, x2
 5a0:	b.eq	8d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8d0>  // b.none
 5a4:	str	x0, [x1], #8
 5a8:	str	x1, [x25, #8]
 5ac:	ldr	x2, [sp, #88]
 5b0:	mov	w4, #0x8                   	// #8
 5b4:	mov	x3, #0xffffffffffffffff    	// #-1
 5b8:	add	x20, x25, #0x38
 5bc:	add	x24, sp, #0x130
 5c0:	add	x26, sp, #0x160
 5c4:	mov	x1, x24
 5c8:	mov	x0, x26
 5cc:	str	w4, [sp, #304]
 5d0:	stp	x3, x2, [sp, #312]
 5d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5d8:	ldp	x0, x1, [x20, #8]
 5dc:	cmp	x0, x1
 5e0:	b.eq	8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8b8>  // b.none
 5e4:	mov	x1, x26
 5e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5ec:	ldr	x1, [x20, #8]
 5f0:	add	x1, x1, #0x30
 5f4:	str	x1, [x20, #8]
 5f8:	ldr	x0, [x25, #56]
 5fc:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 600:	movk	x3, #0xaaab
 604:	mov	x2, #0x86a0                	// #34464
 608:	sub	x0, x1, x0
 60c:	movk	x2, #0x1, lsl #16
 610:	asr	x0, x0, #4
 614:	mul	x0, x0, x3
 618:	cmp	x0, x2
 61c:	b.hi	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e8>  // b.pmore
 620:	sub	x20, x0, #0x1
 624:	mov	x0, x26
 628:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 62c:	mov	x0, x24
 630:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 634:	dup	v0.2d, x20
 638:	mov	x0, x19
 63c:	str	x25, [sp, #128]
 640:	stur	q0, [sp, #136]
 644:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 648:	ldr	w0, [x19, #152]
 64c:	cmp	w0, #0x8
 650:	b.ne	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e8>  // b.any
 654:	mov	x1, x23
 658:	mov	x0, x22
 65c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 660:	add	x23, sp, #0x1c0
 664:	mov	x0, x21
 668:	add	x20, sp, #0x190
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 670:	mov	x8, x23
 674:	mov	x0, x19
 678:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 67c:	ldr	x1, [sp, #128]
 680:	mov	x5, #0xffffffffffffffff    	// #-1
 684:	ldr	x3, [sp, #144]
 688:	mov	w4, #0x9                   	// #9
 68c:	ldr	x2, [x1, #56]
 690:	mov	x0, x23
 694:	add	x3, x3, x3, lsl #1
 698:	mov	x1, x20
 69c:	ldr	x22, [x19, #256]
 6a0:	add	x3, x2, x3, lsl #4
 6a4:	ldr	x2, [sp, #456]
 6a8:	add	x21, x22, #0x38
 6ac:	str	x2, [x3, #8]
 6b0:	ldr	x2, [x22, #8]
 6b4:	str	x5, [sp, #408]
 6b8:	ldr	x3, [sp, #464]
 6bc:	str	x3, [sp, #144]
 6c0:	str	w4, [sp, #400]
 6c4:	ldr	x3, [x2, #-8]!
 6c8:	str	x3, [sp, #416]
 6cc:	str	x2, [x22, #8]
 6d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6d4:	ldp	x0, x1, [x21, #8]
 6d8:	cmp	x0, x1
 6dc:	b.eq	8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8a0>  // b.none
 6e0:	mov	x1, x23
 6e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6e8:	ldr	x0, [x21, #8]
 6ec:	add	x0, x0, #0x30
 6f0:	str	x0, [x21, #8]
 6f4:	ldr	x21, [x22, #56]
 6f8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 6fc:	movk	x2, #0xaaab
 700:	mov	x1, #0x86a0                	// #34464
 704:	sub	x21, x0, x21
 708:	movk	x1, #0x1, lsl #16
 70c:	asr	x21, x21, #4
 710:	mul	x21, x21, x2
 714:	cmp	x21, x1
 718:	b.hi	8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e8>  // b.pmore
 71c:	mov	x0, x23
 720:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 724:	mov	x0, x20
 728:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 72c:	ldr	x3, [sp, #128]
 730:	sub	x21, x21, #0x1
 734:	ldr	x2, [sp, #144]
 738:	add	x0, x19, #0x130
 73c:	ldr	x3, [x3, #56]
 740:	add	x1, sp, #0x80
 744:	add	x2, x2, x2, lsl #1
 748:	mov	w20, #0x1                   	// #1
 74c:	add	x2, x3, x2, lsl #4
 750:	str	x21, [x2, #8]
 754:	str	x21, [sp, #144]
 758:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 75c:	ldp	x21, x22, [sp, #32]
 760:	ldp	x23, x24, [sp, #48]
 764:	ldp	x25, x26, [sp, #64]
 768:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 76c:	ldp	x21, x22, [sp, #32]
 770:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 774:	ldp	x21, x22, [sp, #32]
 778:	ldp	x23, x24, [sp, #48]
 77c:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 780:	tbnz	w0, #3, 880 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x880>
 784:	mov	x0, x19
 788:	mov	w20, #0x1                   	// #1
 78c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 790:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 794:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 798:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 79c:	add	x19, sp, #0x1c0
 7a0:	mov	x0, x21
 7a4:	ldr	x2, [x2]
 7a8:	mov	x1, x19
 7ac:	ldr	x3, [x3]
 7b0:	str	x4, [sp, #448]
 7b4:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x218>
 7b8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7bc:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7c0:	add	x22, sp, #0x1c0
 7c4:	mov	x0, x21
 7c8:	ldr	x2, [x2]
 7cc:	mov	x1, x22
 7d0:	ldr	x3, [x3]
 7d4:	str	x3, [sp, #464]
 7d8:	ldr	x3, [x19, #384]
 7dc:	str	x3, [sp, #448]
 7e0:	str	x2, [sp, #472]
 7e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7e8:	mov	x2, x0
 7ec:	str	x21, [sp, #400]
 7f0:	add	x1, sp, #0x190
 7f4:	dup	v0.2d, x2
 7f8:	add	x2, sp, #0x200
 7fc:	mov	x0, x20
 800:	stur	q0, [x2, #-104]
 804:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 808:	ldr	x3, [sp, #464]
 80c:	cbz	x3, 258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x258>
 810:	mov	x1, x22
 814:	mov	x0, x22
 818:	mov	w2, #0x3                   	// #3
 81c:	blr	x3
 820:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x258>
 824:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 828:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 82c:	add	x19, sp, #0x1c0
 830:	mov	x0, x21
 834:	ldr	x2, [x2]
 838:	mov	x1, x19
 83c:	ldr	x3, [x3]
 840:	str	x4, [sp, #448]
 844:	b	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x218>
 848:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 84c:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 850:	add	x22, sp, #0x1c0
 854:	mov	x0, x21
 858:	ldr	x2, [x2]
 85c:	mov	x1, x22
 860:	ldr	x3, [x3]
 864:	b	7d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7d4>
 868:	mov	x1, x0
 86c:	mov	x2, x25
 870:	mov	x0, x20
 874:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 878:	ldr	x1, [x24, #64]
 87c:	b	4a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x4a0>
 880:	mov	x0, x19
 884:	mov	w20, #0x1                   	// #1
 888:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 88c:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 890:	mov	x0, x19
 894:	mov	w20, #0x1                   	// #1
 898:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 89c:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 8a0:	mov	x1, x0
 8a4:	mov	x2, x23
 8a8:	mov	x0, x21
 8ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8b0:	ldr	x0, [x22, #64]
 8b4:	b	6f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6f4>
 8b8:	mov	x1, x0
 8bc:	mov	x2, x26
 8c0:	mov	x0, x20
 8c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8c8:	ldr	x1, [x25, #64]
 8cc:	b	5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5f8>
 8d0:	add	x2, sp, #0x58
 8d4:	mov	x0, x25
 8d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8dc:	b	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5ac>
 8e0:	stp	x23, x24, [sp, #48]
 8e4:	stp	x25, x26, [sp, #64]
 8e8:	bl	0 <abort>
 8ec:	stp	x25, x26, [sp, #64]
 8f0:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  18:	tst	w0, #0xff
  1c:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xbc>  // b.none
  20:	ldp	x0, x1, [x19, #352]
  24:	cmp	x0, x1
  28:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x188>  // b.none
  2c:	ldp	x2, x3, [x0, #-24]
  30:	add	x20, x19, #0x130
  34:	stp	x2, x3, [sp, #48]
  38:	sub	x1, x0, #0x18
  3c:	ldur	x0, [x0, #-8]
  40:	str	x1, [x20, #48]
  44:	str	x0, [sp, #64]
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  50:	ldp	x0, x1, [x19, #352]
  54:	cmp	x0, x1
  58:	b.eq	1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1e0>  // b.none
  5c:	ldr	x2, [x20, #64]
  60:	sub	x1, x0, #0x18
  64:	ldp	x22, x21, [x0, #-16]
  68:	str	x1, [x20, #48]
  6c:	ldr	x3, [sp, #48]
  70:	sub	x2, x2, #0x18
  74:	ldr	x0, [sp, #64]
  78:	cmp	x1, x2
  7c:	ldr	x2, [x3, #56]
  80:	add	x0, x0, x0, lsl #1
  84:	add	x0, x2, x0, lsl #4
  88:	str	x22, [x0, #8]
  8c:	str	x21, [sp, #64]
  90:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x234>  // b.none
  94:	ldp	x2, x3, [sp, #48]
  98:	stp	x2, x3, [x1]
  9c:	add	x0, x1, #0x18
  a0:	ldr	x2, [sp, #64]
  a4:	str	x2, [x1, #16]
  a8:	str	x0, [x20, #48]
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	ldp	x29, x30, [sp], #96
  b8:	ret
  bc:	mov	x0, x19
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  c4:	tst	w0, #0xff
  c8:	b.ne	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x164>  // b.any
  cc:	ldr	x21, [x19, #256]
  d0:	mov	w1, #0xa                   	// #10
  d4:	mov	x0, #0xffffffffffffffff    	// #-1
  d8:	str	w1, [sp, #48]
  dc:	add	x20, x21, #0x38
  e0:	str	x0, [sp, #56]
  e4:	ldp	x0, x1, [x20, #8]
  e8:	cmp	x0, x1
  ec:	b.eq	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x218>  // b.none
  f0:	add	x22, sp, #0x30
  f4:	mov	x1, x22
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  fc:	ldr	x1, [x20, #8]
 100:	add	x1, x1, #0x30
 104:	str	x1, [x20, #8]
 108:	ldr	x0, [x21, #56]
 10c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 110:	movk	x3, #0xaaab
 114:	mov	x2, #0x86a0                	// #34464
 118:	sub	x0, x1, x0
 11c:	movk	x2, #0x1, lsl #16
 120:	asr	x0, x0, #4
 124:	mul	x0, x0, x3
 128:	cmp	x0, x2
 12c:	b.hi	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x244>  // b.pmore
 130:	sub	x20, x0, #0x1
 134:	mov	x0, x22
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 13c:	str	x21, [sp, #48]
 140:	dup	v0.2d, x20
 144:	mov	x1, x22
 148:	add	x0, x19, #0x130
 14c:	stur	q0, [sp, #56]
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 154:	ldp	x19, x20, [sp, #16]
 158:	ldp	x21, x22, [sp, #32]
 15c:	ldp	x29, x30, [sp], #96
 160:	ret
 164:	mov	x0, x19
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 16c:	tst	w0, #0xff
 170:	b.eq	20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x20>  // b.none
 174:	mov	x0, x19
 178:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 17c:	tst	w0, #0xff
 180:	b.ne	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x164>  // b.any
 184:	b	20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x20>
 188:	ldr	x1, [x19, #376]
 18c:	add	x20, x19, #0x130
 190:	ldur	x1, [x1, #-8]
 194:	ldp	x2, x3, [x1, #480]
 198:	stp	x2, x3, [sp, #48]
 19c:	ldr	x1, [x1, #496]
 1a0:	str	x1, [sp, #64]
 1a4:	bl	0 <_ZdlPv>
 1a8:	ldr	x0, [x20, #72]
 1ac:	sub	x2, x0, #0x8
 1b0:	ldur	x0, [x0, #-8]
 1b4:	str	x0, [x19, #360]
 1b8:	str	x2, [x19, #376]
 1bc:	add	x2, x0, #0x1f8
 1c0:	str	x2, [x19, #368]
 1c4:	add	x0, x0, #0x1e0
 1c8:	str	x0, [x20, #48]
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 1d4:	ldp	x0, x1, [x19, #352]
 1d8:	cmp	x0, x1
 1dc:	b.ne	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x5c>  // b.any
 1e0:	ldr	x1, [x19, #376]
 1e4:	ldur	x1, [x1, #-8]
 1e8:	ldp	x22, x21, [x1, #488]
 1ec:	bl	0 <_ZdlPv>
 1f0:	ldr	x0, [x20, #72]
 1f4:	sub	x2, x0, #0x8
 1f8:	ldur	x1, [x0, #-8]
 1fc:	str	x1, [x19, #360]
 200:	str	x2, [x19, #376]
 204:	add	x2, x1, #0x1f8
 208:	str	x2, [x19, #368]
 20c:	add	x1, x1, #0x1e0
 210:	str	x1, [x20, #48]
 214:	b	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x6c>
 218:	add	x22, sp, #0x30
 21c:	mov	x1, x0
 220:	mov	x2, x22
 224:	mov	x0, x20
 228:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 22c:	ldr	x1, [x21, #64]
 230:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x108>
 234:	mov	x0, x20
 238:	add	x1, sp, #0x30
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 240:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xac>
 244:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	stp	x29, x30, [sp, #-304]!
   4:	mov	x29, sp
   8:	stp	x27, x28, [sp, #80]
   c:	mov	x28, x0
  10:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  14:	ldr	w0, [x28, #152]
  18:	cmp	w0, #0x13
  1c:	b.eq	2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2c>  // b.none
  20:	ldp	x27, x28, [sp, #80]
  24:	ldp	x29, x30, [sp], #304
  28:	ret
  2c:	add	x0, x28, #0x8
  30:	add	x27, sp, #0xa0
  34:	stp	x21, x22, [sp, #32]
  38:	add	x22, x28, #0x130
  3c:	stp	x23, x24, [sp, #48]
  40:	add	x24, sp, #0x100
  44:	add	x23, sp, #0xd0
  48:	stp	x25, x26, [sp, #64]
  4c:	mov	x26, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  50:	mov	x25, #0x86a0                	// #34464
  54:	str	x0, [sp, #144]
  58:	add	x0, x28, #0xd0
  5c:	movk	x26, #0xaaab
  60:	movk	x25, #0x1, lsl #16
  64:	stp	x19, x20, [sp, #16]
  68:	str	x0, [sp, #128]
  6c:	add	x0, x28, #0x110
  70:	str	x0, [sp, #136]
  74:	ldr	x1, [sp, #128]
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  7c:	ldr	x0, [sp, #144]
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  84:	ldp	x0, x1, [x28, #352]
  88:	cmp	x0, x1
  8c:	b.eq	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x220>  // b.none
  90:	ldur	x2, [x0, #-24]
  94:	str	x2, [sp, #96]
  98:	ldur	x2, [x0, #-16]
  9c:	sub	x1, x0, #0x18
  a0:	str	x2, [sp, #120]
  a4:	ldur	x20, [x0, #-8]
  a8:	str	x1, [x22, #48]
  ac:	mov	x0, x28
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  b4:	ldp	x0, x1, [x28, #352]
  b8:	cmp	x0, x1
  bc:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x29c>  // b.none
  c0:	ldur	x2, [x0, #-24]
  c4:	str	x2, [sp, #112]
  c8:	ldur	x2, [x0, #-16]
  cc:	sub	x1, x0, #0x18
  d0:	str	x2, [sp, #104]
  d4:	ldur	x21, [x0, #-8]
  d8:	str	x1, [x22, #48]
  dc:	ldr	x4, [x28, #256]
  e0:	mov	w0, #0xa                   	// #10
  e4:	str	x4, [sp, #152]
  e8:	add	x19, x4, #0x38
  ec:	ldr	x1, [x19, #16]
  f0:	str	w0, [sp, #256]
  f4:	mov	x0, #0xffffffffffffffff    	// #-1
  f8:	str	x0, [sp, #264]
  fc:	ldr	x0, [x19, #8]
 100:	cmp	x0, x1
 104:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x280>  // b.none
 108:	mov	x1, x24
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 110:	ldr	x0, [x19, #8]
 114:	ldr	x4, [sp, #152]
 118:	add	x0, x0, #0x30
 11c:	str	x0, [x19, #8]
 120:	ldr	x19, [x4, #56]
 124:	sub	x19, x0, x19
 128:	asr	x19, x19, #4
 12c:	mul	x19, x19, x26
 130:	cmp	x19, x25
 134:	b.hi	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2ec>  // b.pmore
 138:	mov	x0, x24
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 140:	ldr	x0, [sp, #96]
 144:	add	x20, x20, x20, lsl #1
 148:	ldr	x1, [sp, #112]
 14c:	add	x21, x21, x21, lsl #1
 150:	ldr	x0, [x0, #56]
 154:	sub	x19, x19, #0x1
 158:	ldr	x2, [x1, #56]
 15c:	mov	w4, #0x1                   	// #1
 160:	add	x0, x0, x20, lsl #4
 164:	mov	x1, x27
 168:	ldr	x20, [x28, #256]
 16c:	add	x2, x2, x21, lsl #4
 170:	str	x19, [x0, #8]
 174:	mov	x0, x23
 178:	add	x21, x20, #0x38
 17c:	str	w4, [sp, #160]
 180:	str	x19, [x2, #8]
 184:	ldr	x2, [sp, #104]
 188:	str	x2, [sp, #168]
 18c:	ldr	x2, [sp, #120]
 190:	str	x2, [sp, #176]
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 198:	ldp	x0, x1, [x21, #8]
 19c:	cmp	x0, x1
 1a0:	b.eq	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x268>  // b.none
 1a4:	mov	x1, x23
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1ac:	ldr	x0, [x21, #8]
 1b0:	add	x0, x0, #0x30
 1b4:	str	x0, [x21, #8]
 1b8:	ldr	x21, [x20, #56]
 1bc:	sub	x21, x0, x21
 1c0:	asr	x21, x21, #4
 1c4:	mul	x21, x21, x26
 1c8:	cmp	x21, x25
 1cc:	b.hi	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2ec>  // b.pmore
 1d0:	mov	x0, x23
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1d8:	mov	x0, x27
 1dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1e0:	mov	x0, x22
 1e4:	mov	x1, x24
 1e8:	sub	x21, x21, #0x1
 1ec:	stp	x20, x21, [sp, #256]
 1f0:	str	x19, [sp, #272]
 1f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1f8:	ldr	w0, [x28, #152]
 1fc:	cmp	w0, #0x13
 200:	b.eq	2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2e4>  // b.none
 204:	ldp	x19, x20, [sp, #16]
 208:	ldp	x21, x22, [sp, #32]
 20c:	ldp	x23, x24, [sp, #48]
 210:	ldp	x25, x26, [sp, #64]
 214:	ldp	x27, x28, [sp, #80]
 218:	ldp	x29, x30, [sp], #304
 21c:	ret
 220:	ldr	x1, [x28, #376]
 224:	ldur	x1, [x1, #-8]
 228:	ldr	x2, [x1, #480]
 22c:	str	x2, [sp, #96]
 230:	ldr	x2, [x1, #488]
 234:	str	x2, [sp, #120]
 238:	ldr	x20, [x1, #496]
 23c:	bl	0 <_ZdlPv>
 240:	ldr	x0, [x22, #72]
 244:	sub	x2, x0, #0x8
 248:	ldur	x0, [x0, #-8]
 24c:	str	x0, [x28, #360]
 250:	str	x2, [x28, #376]
 254:	add	x2, x0, #0x1f8
 258:	str	x2, [x28, #368]
 25c:	add	x0, x0, #0x1e0
 260:	str	x0, [x22, #48]
 264:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xac>
 268:	mov	x1, x0
 26c:	mov	x2, x23
 270:	mov	x0, x21
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 278:	ldr	x0, [x20, #64]
 27c:	b	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1b8>
 280:	mov	x1, x0
 284:	mov	x2, x24
 288:	mov	x0, x19
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 290:	ldr	x4, [sp, #152]
 294:	ldr	x0, [x4, #64]
 298:	b	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x120>
 29c:	ldr	x1, [x28, #376]
 2a0:	ldur	x1, [x1, #-8]
 2a4:	ldr	x2, [x1, #480]
 2a8:	str	x2, [sp, #112]
 2ac:	ldr	x2, [x1, #488]
 2b0:	str	x2, [sp, #104]
 2b4:	ldr	x21, [x1, #496]
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldr	x0, [x22, #72]
 2c0:	sub	x2, x0, #0x8
 2c4:	ldur	x0, [x0, #-8]
 2c8:	str	x0, [x28, #360]
 2cc:	str	x2, [x28, #376]
 2d0:	add	x2, x0, #0x1f8
 2d4:	str	x2, [x28, #368]
 2d8:	add	x0, x0, #0x1e0
 2dc:	str	x0, [x22, #48]
 2e0:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xdc>
 2e4:	ldr	x0, [sp, #136]
 2e8:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x74>
 2ec:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-368]!
   4:	tst	w4, #0x3f0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	mov	x20, x0
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	w21, w4
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x24, x1
  28:	mov	x23, x2
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x27, x3
  38:	b.eq	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x590>  // b.none
  3c:	str	w4, [x20], #8
  40:	add	x22, sp, #0x140
  44:	mov	x1, x3
  48:	mov	x0, x22
  4c:	bl	0 <_ZNSt6localeC1ERKS_>
  50:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  54:	add	x4, x4, #0x0
  58:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  5c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  60:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  64:	add	x8, x2, #0x0
  68:	ldr	q0, [x0]
  6c:	add	x3, x3, #0x0
  70:	ldp	x0, x1, [x4, #8]
  74:	stp	x0, x1, [x19, #8]
  78:	adrp	x6, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  7c:	ldp	x0, x1, [x4, #24]
  80:	stp	x0, x1, [x20, #16]
  84:	add	x6, x6, #0x0
  88:	ldp	x0, x1, [x4, #40]
  8c:	stp	x0, x1, [x20, #32]
  90:	add	x7, x19, #0x60
  94:	ldp	x0, x1, [x4, #56]
  98:	stp	x0, x1, [x20, #48]
  9c:	ldr	x0, [x4, #72]
  a0:	str	x0, [x20, #64]
  a4:	ldp	x0, x1, [x4, #80]
  a8:	stp	x0, x1, [x19, #96]
  ac:	ldur	x0, [x4, #94]
  b0:	str	q0, [x19, #80]
  b4:	stur	x0, [x19, #110]
  b8:	stp	x8, x3, [x20, #112]
  bc:	str	x6, [x20, #128]
  c0:	stp	wzr, w21, [x20, #136]
  c4:	tbnz	w21, #4, 618 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x618>
  c8:	str	x7, [x20, #152]
  cc:	tbz	w21, #5, 628 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x628>
  d0:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
  d4:	str	x3, [x20, #160]
  d8:	strb	wzr, [x20, #168]
  dc:	ldr	x0, [x0]
  e0:	stp	x24, x23, [x20, #176]
  e4:	bl	0 <_ZNKSt6locale2id5_M_idEv>
  e8:	ldr	x1, [sp, #320]
  ec:	ldr	x2, [x1, #16]
  f0:	ldr	x1, [x1, #8]
  f4:	cmp	x0, x2
  f8:	b.cs	704 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x704>  // b.hs, b.nlast
  fc:	ldr	x3, [x1, x0, lsl #3]
 100:	cbz	x3, 704 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x704>
 104:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 108:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 10c:	ldr	w4, [x19, #148]
 110:	add	x0, x19, #0xe0
 114:	ldr	x2, [x2]
 118:	str	x3, [x20, #192]
 11c:	ldr	x1, [x1]
 120:	tst	x4, #0x10
 124:	add	x4, x19, #0x140
 128:	stp	x0, xzr, [x19, #208]
 12c:	csel	x1, x1, x2, ne  // ne = any
 130:	strb	wzr, [x19, #224]
 134:	mov	x0, x20
 138:	stp	x1, xzr, [x20, #232]
 13c:	add	x24, sp, #0x110
 140:	add	x25, x19, #0x160
 144:	str	x4, [sp, #96]
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 14c:	mov	x0, x22
 150:	bl	0 <_ZNSt6localeD1Ev>
 154:	str	xzr, [x19, #256]
 158:	mov	x0, #0x68                  	// #104
 15c:	add	x26, x19, #0x130
 160:	bl	0 <_Znwm>
 164:	mov	x21, x0
 168:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 16c:	mov	x23, x0
 170:	movi	v0.4s, #0x0
 174:	mov	x0, #0x100000001           	// #4294967297
 178:	ldr	x1, [x1]
 17c:	mov	x3, x21
 180:	add	x28, x21, #0x60
 184:	add	x1, x1, #0x10
 188:	stp	x1, x0, [x21]
 18c:	ldr	w1, [x19]
 190:	str	q0, [x23, #16]!
 194:	mov	x0, x28
 198:	str	xzr, [x23, #16]
 19c:	str	w1, [x23, #24]
 1a0:	stp	xzr, xzr, [x23, #32]
 1a4:	strb	wzr, [x23, #48]
 1a8:	str	q0, [x3, #72]!
 1ac:	str	xzr, [x3, #16]
 1b0:	bl	0 <_ZNSt6localeC1Ev>
 1b4:	mov	x0, x24
 1b8:	mov	x1, x27
 1bc:	bl	0 <_ZNSt6localeC1ERKS_>
 1c0:	mov	x1, x28
 1c4:	mov	x0, x22
 1c8:	bl	0 <_ZNSt6localeC1ERKS_>
 1cc:	mov	x1, x24
 1d0:	mov	x0, x28
 1d4:	bl	0 <_ZNSt6localeaSERKS_>
 1d8:	mov	x1, x22
 1dc:	mov	x0, x24
 1e0:	bl	0 <_ZNSt6localeaSERKS_>
 1e4:	mov	x0, x22
 1e8:	bl	0 <_ZNSt6localeD1Ev>
 1ec:	mov	x1, x24
 1f0:	mov	x0, x22
 1f4:	bl	0 <_ZNSt6localeC1ERKS_>
 1f8:	mov	x0, x22
 1fc:	bl	0 <_ZNSt6localeD1Ev>
 200:	mov	x0, x24
 204:	bl	0 <_ZNSt6localeD1Ev>
 208:	ldr	x4, [sp, #96]
 20c:	add	x2, x19, #0x120
 210:	stp	x23, x21, [x19, #256]
 214:	mov	x1, #0x8                   	// #8
 218:	mov	x21, x4
 21c:	stp	x2, xzr, [x19, #272]
 220:	mov	x0, #0x40                  	// #64
 224:	strb	wzr, [x19, #288]
 228:	str	xzr, [x19, #304]
 22c:	str	xzr, [x19, #320]
 230:	stp	xzr, xzr, [x4, #8]
 234:	str	xzr, [x4, #24]
 238:	str	xzr, [x19, #352]
 23c:	stp	xzr, xzr, [x25, #8]
 240:	str	xzr, [x25, #24]
 244:	str	x1, [x26, #8]
 248:	bl	0 <_Znwm>
 24c:	mov	x28, x0
 250:	ldr	x23, [x26, #8]
 254:	str	x28, [x19, #304]
 258:	mov	x0, #0x1f8                 	// #504
 25c:	sub	x23, x23, #0x1
 260:	bl	0 <_Znwm>
 264:	mov	x1, x0
 268:	mov	x0, x27
 26c:	lsr	x23, x23, #1
 270:	add	x3, x1, #0x1f8
 274:	dup	v0.2d, x1
 278:	add	x2, x28, x23, lsl #3
 27c:	stp	x3, x2, [x21, #16]
 280:	stp	x1, x3, [x25, #8]
 284:	str	x2, [x25, #24]
 288:	ldr	x2, [x19, #256]
 28c:	str	q0, [x19, #320]
 290:	add	x2, x2, #0x50
 294:	str	x1, [x26, #48]
 298:	str	x1, [x28, x23, lsl #3]
 29c:	str	x2, [x19, #384]
 2a0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2a4:	ldr	x21, [x19, #256]
 2a8:	ldp	x1, x2, [x21, #8]
 2ac:	str	x0, [x19, #392]
 2b0:	ldr	x0, [x21, #40]
 2b4:	str	x0, [sp, #120]
 2b8:	add	x3, x0, #0x1
 2bc:	str	x3, [x21, #40]
 2c0:	ldr	x3, [x21, #32]
 2c4:	str	x3, [sp, #96]
 2c8:	cmp	x1, x2
 2cc:	b.eq	6c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6c4>  // b.none
 2d0:	str	x0, [x1], #8
 2d4:	str	x1, [x21, #8]
 2d8:	ldr	x3, [sp, #120]
 2dc:	mov	w5, #0x8                   	// #8
 2e0:	mov	x4, #0xffffffffffffffff    	// #-1
 2e4:	add	x23, x21, #0x38
 2e8:	add	x28, sp, #0x80
 2ec:	add	x27, sp, #0xb0
 2f0:	mov	x1, x28
 2f4:	mov	x0, x27
 2f8:	str	w5, [sp, #128]
 2fc:	stp	x4, x3, [sp, #136]
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 304:	ldp	x0, x1, [x23, #8]
 308:	cmp	x0, x1
 30c:	b.eq	6ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6ac>  // b.none
 310:	mov	x1, x27
 314:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 318:	ldr	x0, [x23, #8]
 31c:	add	x0, x0, #0x30
 320:	str	x0, [x23, #8]
 324:	ldr	x23, [x21, #56]
 328:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 32c:	movk	x4, #0xaaab
 330:	mov	x3, #0x86a0                	// #34464
 334:	sub	x23, x0, x23
 338:	movk	x3, #0x1, lsl #16
 33c:	asr	x1, x23, #4
 340:	mul	x1, x1, x4
 344:	cmp	x1, x3
 348:	b.hi	708 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x708>  // b.pmore
 34c:	mov	x0, x27
 350:	str	x1, [sp, #104]
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 358:	mov	x0, x28
 35c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 360:	ldp	x0, x1, [sp, #96]
 364:	ldr	x2, [x21, #56]
 368:	add	x27, x0, x0, lsl #1
 36c:	sub	x1, x1, #0x1
 370:	mov	x0, x19
 374:	add	x27, x2, x27, lsl #4
 378:	str	x1, [x27, #8]
 37c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 380:	ldr	w0, [x19, #152]
 384:	cmp	w0, #0x1b
 388:	b.eq	6d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6d4>  // b.none
 38c:	mov	w0, #0x5                   	// #5
 390:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 394:	ldp	x0, x1, [x19, #352]
 398:	cmp	x0, x1
 39c:	b.eq	674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x674>  // b.none
 3a0:	sub	x1, x0, #0x18
 3a4:	ldp	x27, x20, [x0, #-16]
 3a8:	str	x1, [x26, #48]
 3ac:	ldr	x0, [x21, #56]
 3b0:	mov	x4, #0xffffffffffffffff    	// #-1
 3b4:	ldr	x26, [x19, #256]
 3b8:	add	x23, x0, x23
 3bc:	mov	w3, #0x9                   	// #9
 3c0:	mov	x1, x24
 3c4:	add	x25, x26, #0x38
 3c8:	mov	x0, x22
 3cc:	ldr	x2, [x26, #8]
 3d0:	stur	x27, [x23, #-40]
 3d4:	str	x4, [sp, #280]
 3d8:	str	w3, [sp, #272]
 3dc:	ldr	x3, [x2, #-8]!
 3e0:	str	x3, [sp, #288]
 3e4:	str	x2, [x26, #8]
 3e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 3ec:	ldp	x0, x1, [x25, #8]
 3f0:	cmp	x0, x1
 3f4:	b.eq	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x65c>  // b.none
 3f8:	mov	x1, x22
 3fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 400:	ldr	x23, [x25, #8]
 404:	add	x23, x23, #0x30
 408:	str	x23, [x25, #8]
 40c:	ldr	x2, [x26, #56]
 410:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 414:	movk	x1, #0xaaab
 418:	mov	x0, #0x86a0                	// #34464
 41c:	sub	x23, x23, x2
 420:	movk	x0, #0x1, lsl #16
 424:	asr	x25, x23, #4
 428:	mul	x25, x25, x1
 42c:	cmp	x25, x0
 430:	b.hi	708 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x708>  // b.pmore
 434:	mov	x0, x22
 438:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 43c:	mov	x0, x24
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 444:	ldr	x0, [x21, #56]
 448:	add	x20, x20, x20, lsl #1
 44c:	ldr	x24, [x19, #256]
 450:	sub	x25, x25, #0x1
 454:	add	x20, x0, x20, lsl #4
 458:	mov	x1, #0xffffffffffffffff    	// #-1
 45c:	add	x22, x24, #0x38
 460:	mov	w0, #0xc                   	// #12
 464:	str	w0, [sp, #224]
 468:	str	x25, [x20, #8]
 46c:	add	x25, sp, #0xe0
 470:	str	x1, [sp, #232]
 474:	ldp	x0, x1, [x22, #8]
 478:	cmp	x0, x1
 47c:	b.eq	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x644>  // b.none
 480:	mov	x1, x25
 484:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 488:	ldr	x0, [x22, #8]
 48c:	add	x0, x0, #0x30
 490:	str	x0, [x22, #8]
 494:	ldr	x20, [x24, #56]
 498:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 49c:	movk	x2, #0xaaab
 4a0:	mov	x1, #0x86a0                	// #34464
 4a4:	sub	x20, x0, x20
 4a8:	movk	x1, #0x1, lsl #16
 4ac:	asr	x20, x20, #4
 4b0:	mul	x20, x20, x2
 4b4:	cmp	x20, x1
 4b8:	b.hi	708 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x708>  // b.pmore
 4bc:	mov	x0, x25
 4c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 4c4:	ldr	x2, [x19, #256]
 4c8:	sub	x20, x20, #0x1
 4cc:	ldr	x0, [x21, #56]
 4d0:	ldp	x1, x4, [x2, #56]
 4d4:	add	x23, x0, x23
 4d8:	stur	x20, [x23, #-40]
 4dc:	cmp	x1, x4
 4e0:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x53c>  // b.none
 4e4:	nop
 4e8:	ldr	x0, [x1, #8]
 4ec:	tbnz	x0, #63, 51c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x51c>
 4f0:	ldr	x3, [x2, #56]
 4f4:	b	504 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x504>
 4f8:	ldr	x0, [x5, #8]
 4fc:	str	x0, [x1, #8]
 500:	tbnz	x0, #63, 51c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x51c>
 504:	add	x0, x0, x0, lsl #1
 508:	lsl	x0, x0, #4
 50c:	add	x5, x3, x0
 510:	ldr	w0, [x3, x0]
 514:	cmp	w0, #0xa
 518:	b.eq	4f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4f8>  // b.none
 51c:	ldr	w0, [x1]
 520:	sub	w3, w0, #0x1
 524:	cmp	w3, #0x1
 528:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 52c:	b.eq	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x558>  // b.none
 530:	add	x1, x1, #0x30
 534:	cmp	x4, x1
 538:	b.ne	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4e8>  // b.any
 53c:	ldp	x19, x20, [sp, #16]
 540:	ldp	x21, x22, [sp, #32]
 544:	ldp	x23, x24, [sp, #48]
 548:	ldp	x25, x26, [sp, #64]
 54c:	ldp	x27, x28, [sp, #80]
 550:	ldp	x29, x30, [sp], #368
 554:	ret
 558:	ldr	x0, [x1, #16]
 55c:	tbz	x0, #63, 570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x570>
 560:	b	530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x530>
 564:	ldr	x0, [x5, #8]
 568:	str	x0, [x1, #16]
 56c:	tbnz	x0, #63, 530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x530>
 570:	add	x0, x0, x0, lsl #1
 574:	ldr	x3, [x2, #56]
 578:	lsl	x0, x0, #4
 57c:	add	x5, x3, x0
 580:	ldr	w0, [x3, x0]
 584:	cmp	w0, #0xa
 588:	b.eq	564 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x564>  // b.none
 58c:	b	530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x530>
 590:	orr	w21, w4, #0x10
 594:	str	w21, [x20], #8
 598:	add	x22, sp, #0x140
 59c:	mov	x1, x3
 5a0:	mov	x0, x22
 5a4:	bl	0 <_ZNSt6localeC1ERKS_>
 5a8:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5ac:	add	x3, x3, #0x0
 5b0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5b4:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5b8:	adrp	x7, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5bc:	add	x4, x2, #0x0
 5c0:	ldr	q0, [x0]
 5c4:	add	x7, x7, #0x0
 5c8:	ldp	x0, x1, [x3, #8]
 5cc:	stp	x0, x1, [x19, #8]
 5d0:	adrp	x6, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5d4:	ldp	x0, x1, [x3, #24]
 5d8:	stp	x0, x1, [x20, #16]
 5dc:	add	x6, x6, #0x0
 5e0:	ldp	x0, x1, [x3, #40]
 5e4:	stp	x0, x1, [x20, #32]
 5e8:	ldp	x0, x1, [x3, #56]
 5ec:	stp	x0, x1, [x20, #48]
 5f0:	ldr	x0, [x3, #72]
 5f4:	str	x0, [x20, #64]
 5f8:	ldp	x0, x1, [x3, #80]
 5fc:	stp	x0, x1, [x19, #96]
 600:	ldur	x0, [x3, #94]
 604:	str	q0, [x19, #80]
 608:	stur	x0, [x19, #110]
 60c:	stp	x4, x7, [x20, #112]
 610:	str	x6, [x20, #128]
 614:	stp	wzr, w21, [x20, #136]
 618:	add	x0, x19, #0x50
 61c:	add	x3, x2, #0x0
 620:	str	x0, [x20, #152]
 624:	b	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xd0>
 628:	mov	x3, x6
 62c:	tbnz	w21, #6, d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xd0>
 630:	tbnz	w21, #8, 6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6ec>
 634:	tbnz	w21, #9, 6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x6f8>
 638:	tst	x21, #0x80
 63c:	csel	x3, x6, xzr, ne  // ne = any
 640:	b	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xd0>
 644:	mov	x1, x0
 648:	mov	x2, x25
 64c:	mov	x0, x22
 650:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 654:	ldr	x0, [x24, #64]
 658:	b	494 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x494>
 65c:	mov	x1, x0
 660:	mov	x2, x22
 664:	mov	x0, x25
 668:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 66c:	ldr	x23, [x26, #64]
 670:	b	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x40c>
 674:	ldr	x1, [x19, #376]
 678:	ldur	x1, [x1, #-8]
 67c:	ldp	x27, x20, [x1, #488]
 680:	bl	0 <_ZdlPv>
 684:	ldr	x0, [x26, #72]
 688:	sub	x1, x0, #0x8
 68c:	ldur	x0, [x0, #-8]
 690:	str	x0, [x25, #8]
 694:	str	x1, [x25, #24]
 698:	add	x1, x0, #0x1f8
 69c:	str	x1, [x25, #16]
 6a0:	add	x0, x0, #0x1e0
 6a4:	str	x0, [x26, #48]
 6a8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3ac>
 6ac:	mov	x1, x0
 6b0:	mov	x2, x27
 6b4:	mov	x0, x23
 6b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 6bc:	ldr	x0, [x21, #64]
 6c0:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x324>
 6c4:	add	x2, sp, #0x78
 6c8:	mov	x0, x21
 6cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 6d0:	b	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2d8>
 6d4:	add	x1, x19, #0xd0
 6d8:	add	x0, x19, #0x110
 6dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 6e0:	mov	x0, x20
 6e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 6e8:	b	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x394>
 6ec:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 6f0:	add	x3, x3, #0x0
 6f4:	b	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xd0>
 6f8:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 6fc:	add	x3, x3, #0x0
 700:	b	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xd0>
 704:	bl	0 <_ZSt16__throw_bad_castv>
 708:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	cmp	x1, x0
   8:	mov	w4, w3
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x20, x8
  18:	stp	x21, x22, [sp, #32]
  1c:	b.ne	28 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x28>  // b.any
  20:	mov	x1, #0x0                   	// #0
  24:	mov	x0, #0x0                   	// #0
  28:	add	x19, sp, #0x30
  2c:	mov	x3, x2
  30:	mov	x2, x1
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE>
  40:	ldr	q0, [sp, #304]
  44:	stp	xzr, xzr, [sp, #304]
  48:	ldr	x0, [sp, #352]
  4c:	str	q0, [x20]
  50:	cbz	x0, 80 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x80>
  54:	ldr	x22, [sp, #424]
  58:	ldr	x21, [sp, #392]
  5c:	add	x22, x22, #0x8
  60:	cmp	x21, x22
  64:	b.cs	7c <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x7c>  // b.hs, b.nlast
  68:	ldr	x0, [x21], #8
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x22, x21
  74:	b.hi	68 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x68>  // b.pmore
  78:	ldr	x0, [sp, #352]
  7c:	bl	0 <_ZdlPv>
  80:	ldr	x0, [sp, #320]
  84:	add	x1, x19, #0x120
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x94>  // b.none
  90:	bl	0 <_ZdlPv>
  94:	ldr	x21, [sp, #312]
  98:	cbz	x21, c8 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xc8>
  9c:	adrp	x22, 0 <__pthread_key_create>
  a0:	ldr	x0, [x22]
  a4:	cbz	x0, f0 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xf0>
  a8:	add	x1, x21, #0x8
  ac:	ldaxr	w0, [x1]
  b0:	sub	w2, w0, #0x1
  b4:	stlxr	w3, w2, [x1]
  b8:	cbnz	w3, ac <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xac>
  bc:	cmp	w0, #0x1
  c0:	b.eq	104 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x104>  // b.none
  c4:	nop
  c8:	ldr	x0, [sp, #256]
  cc:	add	x19, x19, #0xe0
  d0:	cmp	x0, x19
  d4:	b.eq	dc <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xdc>  // b.none
  d8:	bl	0 <_ZdlPv>
  dc:	mov	x0, x20
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #448
  ec:	ret
  f0:	ldr	w0, [x21, #8]
  f4:	sub	w1, w0, #0x1
  f8:	str	w1, [x21, #8]
  fc:	cmp	w0, #0x1
 100:	b.ne	c8 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xc8>  // b.any
 104:	ldr	x1, [x21]
 108:	mov	x0, x21
 10c:	ldr	x1, [x1, #16]
 110:	blr	x1
 114:	ldr	x22, [x22]
 118:	cbz	x22, 14c <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x14c>
 11c:	add	x1, x21, #0xc
 120:	ldaxr	w0, [x1]
 124:	sub	w2, w0, #0x1
 128:	stlxr	w3, w2, [x1]
 12c:	cbnz	w3, 120 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x120>
 130:	cmp	w0, #0x1
 134:	b.ne	c8 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xc8>  // b.any
 138:	ldr	x1, [x21]
 13c:	mov	x0, x21
 140:	ldr	x1, [x1, #24]
 144:	blr	x1
 148:	b	c8 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0xc8>
 14c:	ldr	w0, [x21, #12]
 150:	sub	w1, w0, #0x1
 154:	str	w1, [x21, #12]
 158:	b	130 <_ZNSt8__detail13__compile_nfaINSt7__cxx1112regex_traitsIcEEPKcEENSt9enable_ifIXsrNS_20__is_contiguous_iterIT0_EE5valueESt10shared_ptrIKNS_4_NFAIT_EEEE4typeES8_S8_RKNSC_11locale_typeENSt15regex_constants18syntax_option_typeE+0x130>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	stp	x29, x30, [sp, #-448]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #152]
  14:	cmp	w0, #0x16
  18:	b.eq	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x44>  // b.none
  1c:	cmp	w0, #0x17
  20:	b.eq	100 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x100>  // b.none
  24:	cmp	w0, #0x18
  28:	b.eq	15c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x15c>  // b.none
  2c:	cmp	w0, #0x7
  30:	mov	w0, #0x0                   	// #0
  34:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x244>  // b.none
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #448
  40:	ret
  44:	add	x1, x19, #0xd0
  48:	add	x20, x19, #0x8
  4c:	add	x0, x19, #0x110
  50:	stp	x21, x22, [sp, #32]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  60:	ldr	x21, [x19, #256]
  64:	mov	w1, #0x4                   	// #4
  68:	mov	x0, #0xffffffffffffffff    	// #-1
  6c:	str	w1, [sp, #112]
  70:	add	x20, x21, #0x38
  74:	str	x0, [sp, #120]
  78:	add	x22, sp, #0x70
  7c:	ldp	x0, x1, [x20, #8]
  80:	cmp	x0, x1
  84:	b.eq	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x144>  // b.none
  88:	mov	x1, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  90:	ldr	x1, [x20, #8]
  94:	add	x1, x1, #0x30
  98:	str	x1, [x20, #8]
  9c:	ldr	x0, [x21, #56]
  a0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x3, #0xaaab
  a8:	mov	x2, #0x86a0                	// #34464
  ac:	sub	x0, x1, x0
  b0:	movk	x2, #0x1, lsl #16
  b4:	asr	x0, x0, #4
  b8:	mul	x0, x0, x3
  bc:	cmp	x0, x2
  c0:	b.hi	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x440>  // b.pmore
  c4:	sub	x20, x0, #0x1
  c8:	mov	x0, x22
  cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  d0:	str	x21, [sp, #400]
  d4:	dup	v0.2d, x20
  d8:	add	x2, sp, #0x200
  dc:	add	x0, x19, #0x130
  e0:	add	x1, sp, #0x190
  e4:	stur	q0, [x2, #-104]
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldp	x19, x20, [sp, #16]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	ldp	x29, x30, [sp], #448
  fc:	ret
 100:	add	x1, x19, #0xd0
 104:	add	x20, x19, #0x8
 108:	add	x0, x19, #0x110
 10c:	stp	x21, x22, [sp, #32]
 110:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 114:	mov	x0, x20
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 11c:	ldr	x21, [x19, #256]
 120:	mov	w1, #0x5                   	// #5
 124:	mov	x0, #0xffffffffffffffff    	// #-1
 128:	str	w1, [sp, #160]
 12c:	add	x20, x21, #0x38
 130:	str	x0, [sp, #168]
 134:	add	x22, sp, #0xa0
 138:	ldp	x0, x1, [x20, #8]
 13c:	cmp	x0, x1
 140:	b.ne	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x88>  // b.any
 144:	mov	x1, x0
 148:	mov	x2, x22
 14c:	mov	x0, x20
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 154:	ldr	x1, [x21, #64]
 158:	b	9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x9c>
 15c:	add	x1, x19, #0xd0
 160:	add	x20, x19, #0x8
 164:	add	x0, x19, #0x110
 168:	stp	x21, x22, [sp, #32]
 16c:	add	x22, sp, #0xd0
 170:	stp	x23, x24, [sp, #48]
 174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 178:	mov	x0, x20
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 180:	add	x23, sp, #0x100
 184:	ldr	x2, [x19, #272]
 188:	mov	x3, #0xffffffffffffffff    	// #-1
 18c:	ldr	x21, [x19, #256]
 190:	mov	x1, x22
 194:	ldrb	w4, [x2]
 198:	mov	w2, #0x6                   	// #6
 19c:	str	w2, [sp, #208]
 1a0:	add	x20, x21, #0x38
 1a4:	cmp	w4, #0x6e
 1a8:	mov	x0, x23
 1ac:	cset	w2, eq  // eq = none
 1b0:	str	x3, [sp, #216]
 1b4:	strb	w2, [sp, #232]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1bc:	ldp	x0, x1, [x20, #8]
 1c0:	cmp	x0, x1
 1c4:	b.eq	3f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3f8>  // b.none
 1c8:	mov	x1, x23
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1d0:	ldr	x1, [x20, #8]
 1d4:	add	x1, x1, #0x30
 1d8:	str	x1, [x20, #8]
 1dc:	ldr	x0, [x21, #56]
 1e0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1e4:	movk	x3, #0xaaab
 1e8:	mov	x2, #0x86a0                	// #34464
 1ec:	sub	x0, x1, x0
 1f0:	movk	x2, #0x1, lsl #16
 1f4:	asr	x0, x0, #4
 1f8:	mul	x0, x0, x3
 1fc:	cmp	x0, x2
 200:	b.hi	44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x44c>  // b.pmore
 204:	sub	x20, x0, #0x1
 208:	mov	x0, x23
 20c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 210:	mov	x0, x22
 214:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 218:	dup	v0.2d, x20
 21c:	add	x2, sp, #0x200
 220:	str	x21, [sp, #400]
 224:	add	x0, x19, #0x130
 228:	add	x1, sp, #0x190
 22c:	stur	q0, [x2, #-104]
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 234:	mov	w0, #0x1                   	// #1
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldp	x23, x24, [sp, #48]
 240:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38>
 244:	stp	x21, x22, [sp, #32]
 248:	add	x22, x19, #0xd0
 24c:	mov	x1, x22
 250:	add	x21, x19, #0x110
 254:	add	x20, x19, #0x8
 258:	mov	x0, x21
 25c:	stp	x23, x24, [sp, #48]
 260:	stp	x25, x26, [sp, #64]
 264:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 268:	mov	x0, x20
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 270:	ldr	x1, [x19, #272]
 274:	mov	x0, x19
 278:	ldrb	w1, [x1]
 27c:	cmp	w1, #0x6e
 280:	cset	w24, eq  // eq = none
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 288:	ldr	w0, [x19, #152]
 28c:	cmp	w0, #0x8
 290:	b.ne	448 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x448>  // b.any
 294:	mov	x1, x22
 298:	mov	x0, x21
 29c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2a0:	add	x21, sp, #0x190
 2a4:	mov	x0, x20
 2a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2ac:	mov	x0, x19
 2b0:	add	x8, sp, #0x58
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2b8:	ldr	x23, [x19, #256]
 2bc:	mov	w1, #0xc                   	// #12
 2c0:	mov	x0, #0xffffffffffffffff    	// #-1
 2c4:	str	w1, [sp, #400]
 2c8:	add	x20, x23, #0x38
 2cc:	str	x0, [sp, #408]
 2d0:	ldr	x22, [sp, #104]
 2d4:	ldp	x0, x1, [x20, #8]
 2d8:	cmp	x0, x1
 2dc:	b.eq	428 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x428>  // b.none
 2e0:	mov	x1, x21
 2e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2e8:	ldr	x0, [x20, #8]
 2ec:	add	x0, x0, #0x30
 2f0:	str	x0, [x20, #8]
 2f4:	ldr	x20, [x23, #56]
 2f8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2fc:	movk	x2, #0xaaab
 300:	mov	x1, #0x86a0                	// #34464
 304:	sub	x20, x0, x20
 308:	movk	x1, #0x1, lsl #16
 30c:	asr	x20, x20, #4
 310:	mul	x20, x20, x2
 314:	cmp	x20, x1
 318:	b.hi	448 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x448>  // b.pmore
 31c:	mov	x0, x21
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 324:	ldp	x0, x2, [sp, #88]
 328:	add	x3, x22, x22, lsl #1
 32c:	ldr	x22, [x19, #256]
 330:	mov	w5, #0x7                   	// #7
 334:	mov	x4, #0xffffffffffffffff    	// #-1
 338:	sub	x20, x20, #0x1
 33c:	add	x25, x22, #0x38
 340:	add	x23, sp, #0x130
 344:	ldr	x0, [x0, #56]
 348:	add	x26, sp, #0x160
 34c:	mov	x1, x23
 350:	str	w5, [sp, #304]
 354:	add	x3, x0, x3, lsl #4
 358:	mov	x0, x26
 35c:	str	x20, [x3, #8]
 360:	stp	x4, x2, [sp, #312]
 364:	strb	w24, [sp, #328]
 368:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 36c:	ldp	x0, x1, [x25, #8]
 370:	cmp	x0, x1
 374:	b.eq	410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x410>  // b.none
 378:	mov	x1, x26
 37c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 380:	ldr	x1, [x25, #8]
 384:	add	x1, x1, #0x30
 388:	str	x1, [x25, #8]
 38c:	ldr	x0, [x22, #56]
 390:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 394:	movk	x3, #0xaaab
 398:	mov	x2, #0x86a0                	// #34464
 39c:	sub	x0, x1, x0
 3a0:	movk	x2, #0x1, lsl #16
 3a4:	asr	x0, x0, #4
 3a8:	mul	x0, x0, x3
 3ac:	cmp	x0, x2
 3b0:	b.hi	448 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x448>  // b.pmore
 3b4:	sub	x20, x0, #0x1
 3b8:	mov	x0, x26
 3bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3c0:	mov	x0, x23
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3c8:	dup	v0.2d, x20
 3cc:	add	x2, sp, #0x200
 3d0:	str	x22, [sp, #400]
 3d4:	mov	x1, x21
 3d8:	add	x0, x19, #0x130
 3dc:	stur	q0, [x2, #-104]
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3e4:	mov	w0, #0x1                   	// #1
 3e8:	ldp	x21, x22, [sp, #32]
 3ec:	ldp	x23, x24, [sp, #48]
 3f0:	ldp	x25, x26, [sp, #64]
 3f4:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38>
 3f8:	mov	x1, x0
 3fc:	mov	x2, x23
 400:	mov	x0, x20
 404:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 408:	ldr	x1, [x21, #64]
 40c:	b	1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1dc>
 410:	mov	x1, x0
 414:	mov	x2, x26
 418:	mov	x0, x25
 41c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 420:	ldr	x1, [x22, #64]
 424:	b	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38c>
 428:	mov	x1, x0
 42c:	mov	x2, x21
 430:	mov	x0, x20
 434:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 438:	ldr	x0, [x23, #64]
 43c:	b	2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2f4>
 440:	stp	x23, x24, [sp, #48]
 444:	stp	x25, x26, [sp, #64]
 448:	bl	0 <abort>
 44c:	stp	x25, x26, [sp, #64]
 450:	bl	0 <abort>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>:
   0:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
   4:	add	x1, x1, #0x0
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZNSt6thread6_StateD2Ev>
  14:	nop

0000000000000018 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED0Ev>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  20:	add	x1, x1, #0x0
  24:	mov	x29, sp
  28:	add	x1, x1, #0x10
  2c:	str	x19, [sp, #16]
  30:	str	x1, [x0]
  34:	mov	x19, x0
  38:	bl	0 <_ZNSt6thread6_StateD2Ev>
  3c:	mov	x0, x19
  40:	mov	x1, #0x28                  	// #40
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZdlPvm>

0000000000000050 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv>:
  50:	stp	x29, x30, [sp, #-48]!
  54:	mov	x29, sp
  58:	stp	x19, x20, [sp, #16]
  5c:	adrp	x20, 0 <__pthread_key_create>
  60:	mov	x19, x0
  64:	ldr	x0, [x20]
  68:	stp	x21, x22, [sp, #32]
  6c:	add	x21, x19, #0x8
  70:	ldr	x22, [x21, #8]
  74:	cbz	x0, 84 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x34>
  78:	mov	x0, x22
  7c:	bl	0 <pthread_mutex_lock>
  80:	cbnz	w0, b8 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x68>
  84:	ldp	x1, x0, [x21, #16]
  88:	mov	w2, #0x1                   	// #1
  8c:	strb	w2, [x1]
  90:	bl	0 <_ZNSt18condition_variable10notify_allEv>
  94:	ldr	x20, [x20]
  98:	cbz	x20, a4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x54>
  9c:	mov	x0, x22
  a0:	bl	0 <pthread_mutex_unlock>
  a4:	ldr	w0, [x19, #8]
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldp	x21, x22, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <close>
  b8:	bl	0 <_ZSt20__throw_system_errori>
  bc:	nop

00000000000000c0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
  c0:	stp	x29, x30, [sp, #-208]!
  c4:	adrp	x2, 0 <_ZN3lld14threadsEnabledE>
  c8:	mov	x29, sp
  cc:	ldr	x2, [x2]
  d0:	stp	x0, x1, [sp, #64]
  d4:	ldrb	w0, [x2]
  d8:	cbnz	w0, e4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x24>
  dc:	ldp	x29, x30, [sp], #208
  e0:	ret
  e4:	stp	x21, x22, [sp, #32]
  e8:	add	x21, sp, #0x70
  ec:	mov	x0, x21
  f0:	mov	w1, #0x0                   	// #0
  f4:	stp	x19, x20, [sp, #16]
  f8:	add	x20, sp, #0x40
  fc:	mov	w19, #0x105                 	// #261
 100:	stp	x20, xzr, [sp, #112]
 104:	strh	w19, [sp, #128]
 108:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
 10c:	cbnz	w0, 188 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xc8>
 110:	add	x22, sp, #0xa0
 114:	stp	x23, x24, [sp, #48]
 118:	add	x23, sp, #0x60
 11c:	mov	x1, x23
 120:	mov	x0, x22
 124:	stp	x20, xzr, [sp, #160]
 128:	strh	w19, [sp, #176]
 12c:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
 130:	cbnz	w0, 174 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xb4>
 134:	ldrb	w0, [sp, #96]
 138:	cbz	w0, 174 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xb4>
 13c:	mov	x3, #0x0                   	// #0
 140:	mov	w2, #0x0                   	// #0
 144:	add	x1, sp, #0x54
 148:	mov	x0, x22
 14c:	stp	x20, xzr, [sp, #160]
 150:	strh	w19, [sp, #176]
 154:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
 158:	mov	w1, #0x1                   	// #1
 15c:	mov	x24, x0
 160:	mov	x0, x22
 164:	stp	x20, xzr, [sp, #160]
 168:	strh	w19, [sp, #176]
 16c:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
 170:	cbz	w24, 198 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xd8>
 174:	ldp	x19, x20, [sp, #16]
 178:	ldp	x21, x22, [sp, #32]
 17c:	ldp	x23, x24, [sp, #48]
 180:	ldp	x29, x30, [sp], #208
 184:	ret
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #208
 194:	ret
 198:	mov	x0, x22
 19c:	stp	xzr, xzr, [sp, #112]
 1a0:	add	x19, sp, #0x58
 1a4:	stp	xzr, xzr, [sp, #128]
 1a8:	stp	xzr, xzr, [sp, #144]
 1ac:	bl	0 <_ZNSt18condition_variableC1Ev>
 1b0:	mov	x0, #0x28                  	// #40
 1b4:	ldr	w20, [sp, #84]
 1b8:	strb	wzr, [sp, #83]
 1bc:	str	xzr, [sp, #88]
 1c0:	bl	0 <_Znwm>
 1c4:	adrp	x2, 0 <pthread_create>
 1c8:	mov	x3, x0
 1cc:	adrp	x4, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 1d0:	add	x4, x4, #0x0
 1d4:	ldr	x2, [x2]
 1d8:	add	x4, x4, #0x10
 1dc:	add	x5, sp, #0x53
 1e0:	str	x4, [x3]
 1e4:	str	w20, [x3, #8]
 1e8:	mov	x0, x19
 1ec:	str	x21, [x3, #16]
 1f0:	mov	x1, x23
 1f4:	str	x5, [x3, #24]
 1f8:	str	x22, [x3, #32]
 1fc:	str	x3, [sp, #96]
 200:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 204:	ldr	x0, [sp, #96]
 208:	cbz	x0, 218 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x158>
 20c:	ldr	x1, [x0]
 210:	ldr	x1, [x1, #8]
 214:	blr	x1
 218:	mov	x0, x19
 21c:	bl	0 <_ZNSt6thread6detachEv>
 220:	ldr	x0, [sp, #88]
 224:	cbnz	x0, 2a4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1e4>
 228:	adrp	x19, 0 <__pthread_key_create>
 22c:	str	x21, [sp, #96]
 230:	strb	wzr, [sp, #104]
 234:	ldr	x0, [x19]
 238:	cbz	x0, 248 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x188>
 23c:	mov	x0, x21
 240:	bl	0 <pthread_mutex_lock>
 244:	cbnz	w0, 2a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1e8>
 248:	ldrb	w0, [sp, #83]
 24c:	mov	w1, #0x1                   	// #1
 250:	strb	w1, [sp, #104]
 254:	cbnz	w0, 28c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1cc>
 258:	mov	x0, x22
 25c:	mov	x1, x23
 260:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 264:	ldrb	w0, [sp, #83]
 268:	cbz	w0, 258 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 26c:	ldrb	w0, [sp, #104]
 270:	cbnz	w0, 28c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1cc>
 274:	mov	x0, x22
 278:	bl	0 <_ZNSt18condition_variableD1Ev>
 27c:	ldp	x19, x20, [sp, #16]
 280:	ldp	x21, x22, [sp, #32]
 284:	ldp	x23, x24, [sp, #48]
 288:	b	dc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 28c:	ldr	x0, [sp, #96]
 290:	cbz	x0, 274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 294:	ldr	x19, [x19]
 298:	cbz	x19, 274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 29c:	bl	0 <pthread_mutex_unlock>
 2a0:	b	274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 2a4:	bl	0 <_ZSt9terminatev>
 2a8:	bl	0 <_ZSt20__throw_system_errori>
 2ac:	nop

00000000000002b0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 2b0:	stp	x29, x30, [sp, #-80]!
 2b4:	mov	x29, sp
 2b8:	stp	x19, x20, [sp, #16]
 2bc:	cbz	x1, 34c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x9c>
 2c0:	cmp	x1, #0x1
 2c4:	b.eq	340 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x90>  // b.none
 2c8:	stp	x21, x22, [sp, #32]
 2cc:	add	x21, sp, #0x40
 2d0:	mov	x8, x21
 2d4:	mov	w3, #0x0                   	// #0
 2d8:	mov	x2, #0x1                   	// #1
 2dc:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 2e0:	ldrb	w0, [sp, #72]
 2e4:	and	w0, w0, #0xfffffffd
 2e8:	strb	w0, [sp, #72]
 2ec:	tbz	w0, #0, 36c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xbc>
 2f0:	ldr	x0, [sp, #64]
 2f4:	orr	x0, x0, #0x1
 2f8:	stp	x0, xzr, [sp, #56]
 2fc:	add	x22, sp, #0x38
 300:	mov	x0, x22
 304:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 308:	ldr	x2, [sp, #56]
 30c:	mov	x19, x1
 310:	mov	x20, x0
 314:	tbnz	w2, #0, 378 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc8>
 318:	tst	x2, #0xfffffffffffffffe
 31c:	b.ne	378 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc8>  // b.any
 320:	mov	x0, x21
 324:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 328:	mov	x0, x20
 32c:	mov	x1, x19
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x21, x22, [sp, #32]
 338:	ldp	x29, x30, [sp], #80
 33c:	ret
 340:	ldrb	w2, [x0]
 344:	cmp	w2, #0x2d
 348:	b.ne	2c8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x18>  // b.any
 34c:	bl	0 <_ZNSt3_V215system_categoryEv>
 350:	mov	x20, #0x0                   	// #0
 354:	mov	x19, x0
 358:	mov	x0, x20
 35c:	mov	x1, x19
 360:	ldp	x19, x20, [sp, #16]
 364:	ldp	x29, x30, [sp], #80
 368:	ret
 36c:	mov	x0, #0x1                   	// #1
 370:	str	x0, [sp, #56]
 374:	b	2fc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x4c>
 378:	mov	x0, x22
 37c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>:
   0:	ldrb	w2, [x0, #8]
   4:	tbnz	w2, #1, 3c <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x3c>
   8:	ldr	x0, [x0]
   c:	tbnz	w2, #0, 24 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x24>
  10:	cbz	x0, 38 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x38>
  14:	ldr	x1, [x0]
  18:	ldr	x1, [x1, #40]
  1c:	mov	x16, x1
  20:	br	x16
  24:	cbz	x0, 38 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x38>
  28:	ldr	x1, [x0]
  2c:	ldr	x1, [x1, #8]
  30:	mov	x16, x1
  34:	br	x16
  38:	ret
  3c:	stp	x29, x30, [sp, #-16]!
  40:	mov	x29, sp
  44:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
   8:	mov	x29, sp
   c:	ldr	x0, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	ldp	x19, x20, [x0]
  18:	str	x21, [sp, #32]
  1c:	cmp	x19, x20
  20:	b.eq	40 <_ZN3lld9freeArenaEv+0x40>  // b.none
  24:	nop
  28:	ldr	x0, [x19], #8
  2c:	ldr	x1, [x0]
  30:	ldr	x1, [x1, #16]
  34:	blr	x1
  38:	cmp	x20, x19
  3c:	b.ne	28 <_ZN3lld9freeArenaEv+0x28>  // b.any
  40:	adrp	x21, 20 <_ZN3lld9freeArenaEv+0x20>
  44:	ldr	x0, [x21]
  48:	ldr	x19, [x0, #64]
  4c:	ldr	w20, [x0, #72]
  50:	add	x20, x19, x20, lsl #4
  54:	cmp	x19, x20
  58:	b.eq	70 <_ZN3lld9freeArenaEv+0x70>  // b.none
  5c:	nop
  60:	ldr	x0, [x19], #16
  64:	bl	0 <free>
  68:	cmp	x20, x19
  6c:	b.ne	60 <_ZN3lld9freeArenaEv+0x60>  // b.any
  70:	ldr	x0, [x21]
  74:	ldr	w20, [x0, #24]
  78:	str	wzr, [x0, #72]
  7c:	cbnz	w20, 90 <_ZN3lld9freeArenaEv+0x90>
  80:	ldp	x19, x20, [sp, #16]
  84:	ldr	x21, [sp, #32]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret
  90:	ldr	x19, [x0, #16]
  94:	add	x20, x19, w20, uxtw #3
  98:	ldr	x1, [x19], #8
  9c:	str	x1, [x0]
  a0:	str	xzr, [x0, #80]
  a4:	add	x1, x1, #0x1, lsl #12
  a8:	str	x1, [x0, #8]
  ac:	cmp	x19, x20
  b0:	b.eq	e4 <_ZN3lld9freeArenaEv+0xe4>  // b.none
  b4:	nop
  b8:	ldr	x0, [x19], #8
  bc:	bl	0 <free>
  c0:	cmp	x20, x19
  c4:	b.ne	b8 <_ZN3lld9freeArenaEv+0xb8>  // b.any
  c8:	ldr	x0, [x21]
  cc:	ldr	x1, [x0, #16]
  d0:	ldr	w0, [x0, #24]
  d4:	add	x2, x1, #0x8
  d8:	add	x0, x1, x0, lsl #3
  dc:	cmp	x2, x0
  e0:	b.hi	108 <_ZN3lld9freeArenaEv+0x108>  // b.pmore
  e4:	ldr	x21, [x21]
  e8:	ldr	w0, [x21, #28]
  ec:	cbz	w0, 128 <_ZN3lld9freeArenaEv+0x128>
  f0:	mov	w0, #0x1                   	// #1
  f4:	str	w0, [x21, #24]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldr	x21, [sp, #32]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 10c:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 110:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 114:	add	x3, x3, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x0, x0, #0x0
 120:	mov	w2, #0x1c7                 	// #455
 124:	bl	0 <__assert_fail>
 128:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 12c:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 130:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 134:	add	x3, x3, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x0, x0, #0x0
 140:	mov	w2, #0x43                  	// #67
 144:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	w20, [x0, #24]
  10:	ldr	x19, [x0, #16]
  14:	str	x21, [sp, #32]
  18:	mov	x21, x0
  1c:	add	x20, x19, x20, lsl #3
  20:	cmp	x19, x20
  24:	b.eq	38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x38>  // b.none
  28:	ldr	x0, [x19], #8
  2c:	bl	0 <free>
  30:	cmp	x20, x19
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x28>  // b.any
  38:	ldr	x19, [x21, #64]
  3c:	ldr	w20, [x21, #72]
  40:	add	x20, x19, x20, lsl #4
  44:	cmp	x19, x20
  48:	b.eq	64 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x64>  // b.none
  4c:	nop
  50:	ldr	x0, [x19], #16
  54:	bl	0 <free>
  58:	cmp	x20, x19
  5c:	b.ne	50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x50>  // b.any
  60:	ldr	x20, [x21, #64]
  64:	add	x0, x21, #0x50
  68:	cmp	x20, x0
  6c:	b.eq	78 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x78>  // b.none
  70:	mov	x0, x20
  74:	bl	0 <free>
  78:	ldr	x0, [x21, #16]
  7c:	add	x21, x21, #0x20
  80:	cmp	x0, x21
  84:	b.eq	98 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x98>  // b.none
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <free>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldr	x21, [sp, #32]
  a0:	ldp	x29, x30, [sp], #48
  a4:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
   8:	mov	x5, #0x400000000           	// #17179869184
   c:	movi	v0.4s, #0x0
  10:	mov	x29, sp
  14:	ldr	q1, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	adrp	x19, 20 <_GLOBAL__sub_I_Memory.cpp+0x20>
  20:	adrp	x20, 0 <__dso_handle>
  24:	add	x20, x20, #0x0
  28:	ldr	x19, [x19]
  2c:	mov	x2, x20
  30:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  34:	add	x0, x0, #0x0
  38:	mov	x3, x19
  3c:	add	x4, x19, #0x50
  40:	stp	x4, xzr, [x19, #64]
  44:	mov	x1, x19
  48:	str	q0, [x3], #32
  4c:	stp	x3, x5, [x19, #16]
  50:	str	q1, [x19, #80]
  54:	bl	0 <__cxa_atexit>
  58:	adrp	x3, 18 <_GLOBAL__sub_I_Memory.cpp+0x18>
  5c:	adrp	x1, 0 <_GLOBAL__sub_I_Memory.cpp>
  60:	mov	x2, x20
  64:	ldr	x3, [x3]
  68:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  6c:	ldr	x1, [x1]
  70:	movi	v0.4s, #0x0
  74:	str	x19, [x3]
  78:	ldp	x19, x20, [sp, #16]
  7c:	str	xzr, [x1, #16]
  80:	ldr	x0, [x0]
  84:	str	q0, [x1]
  88:	ldp	x29, x30, [sp], #32
  8c:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-496]!
   4:	adrp	x2, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
   8:	cmp	x1, #0x80
   c:	mov	x29, sp
  10:	ldr	d0, [x2]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x21, sp, #0xd0
  1c:	add	x2, x21, #0x10
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x22, x0
  28:	mov	x19, x1
  2c:	stp	x23, x24, [sp, #48]
  30:	mov	x20, x8
  34:	mov	x23, x1
  38:	str	x2, [sp, #208]
  3c:	add	x24, x0, x1
  40:	str	d0, [sp, #216]
  44:	b.hi	f0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xf0>  // b.pmore
  48:	mov	x0, x2
  4c:	cmp	x24, x22
  50:	mov	x2, x1
  54:	b.eq	78 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x78>  // b.none
  58:	mov	x2, x19
  5c:	mov	x1, x22
  60:	bl	0 <memcpy>
  64:	ldr	w2, [sp, #216]
  68:	ldr	w0, [sp, #220]
  6c:	add	x2, x19, x2
  70:	cmp	x2, x0
  74:	b.hi	2e4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2e4>  // b.pmore
  78:	mov	x0, x21
  7c:	str	w2, [sp, #216]
  80:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  84:	cbz	w0, 11c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x11c>
  88:	add	x0, x20, #0x10
  8c:	cbz	x22, bc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xbc>
  90:	str	x0, [x20]
  94:	cmp	x19, #0xf
  98:	str	x19, [sp, #352]
  9c:	b.hi	21c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x21c>  // b.pmore
  a0:	cmp	x19, #0x1
  a4:	b.ne	214 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x214>  // b.any
  a8:	ldrb	w1, [x22]
  ac:	strb	w1, [x20, #16]
  b0:	str	x23, [x20, #8]
  b4:	strb	wzr, [x0, x23]
  b8:	b	c4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc4>
  bc:	stp	x0, xzr, [x20]
  c0:	strb	wzr, [x20, #16]
  c4:	ldr	x0, [sp, #208]
  c8:	add	x21, x21, #0x10
  cc:	cmp	x0, x21
  d0:	b.eq	d8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xd8>  // b.none
  d4:	bl	0 <free>
  d8:	mov	x0, x20
  dc:	ldp	x19, x20, [sp, #16]
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldp	x23, x24, [sp, #48]
  e8:	ldp	x29, x30, [sp], #496
  ec:	ret
  f0:	mov	x1, x2
  f4:	mov	x0, x21
  f8:	mov	x2, x19
  fc:	mov	x3, #0x1                   	// #1
 100:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 104:	ldr	w2, [sp, #216]
 108:	cmp	x24, x22
 10c:	b.eq	68 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x68>  // b.none
 110:	ldr	x0, [sp, #208]
 114:	add	x0, x0, x2
 118:	b	58 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x58>
 11c:	mov	w2, #0x2                   	// #2
 120:	mov	w1, #0x1                   	// #1
 124:	mov	x0, x21
 128:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
 12c:	adrp	x2, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 130:	ldr	w1, [sp, #216]
 134:	ldr	x0, [sp, #208]
 138:	add	x19, sp, #0x160
 13c:	ldr	d0, [x2]
 140:	add	x24, x19, #0x10
 144:	mov	w2, #0x2                   	// #2
 148:	str	x24, [sp, #352]
 14c:	str	d0, [sp, #360]
 150:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 154:	mov	x23, x0
 158:	cbz	x1, 184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>
 15c:	sub	x22, x1, #0x1
 160:	ldrb	w0, [x0, x22]
 164:	cmp	w0, #0x3a
 168:	b.ne	250 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x250>  // b.any
 16c:	ldr	w0, [sp, #364]
 170:	str	wzr, [sp, #360]
 174:	cmp	x22, x0
 178:	b.hi	334 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x334>  // b.pmore
 17c:	cbnz	x22, 2c0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2c0>
 180:	str	w22, [sp, #360]
 184:	ldr	w1, [sp, #216]
 188:	mov	w2, #0x2                   	// #2
 18c:	ldr	x0, [sp, #208]
 190:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 194:	mov	x8, x0
 198:	movi	v0.4s, #0x0
 19c:	mov	x9, x1
 1a0:	add	x5, sp, #0x50
 1a4:	mov	w6, #0x101                 	// #257
 1a8:	mov	w7, #0x105                 	// #261
 1ac:	mov	x0, x19
 1b0:	add	x4, sp, #0xa0
 1b4:	add	x3, sp, #0x80
 1b8:	add	x2, sp, #0x60
 1bc:	add	x1, sp, #0xb8
 1c0:	stp	x8, x9, [sp, #80]
 1c4:	add	x19, x19, #0x10
 1c8:	str	q0, [sp, #96]
 1cc:	strh	w6, [sp, #112]
 1d0:	str	q0, [sp, #128]
 1d4:	strh	w6, [sp, #144]
 1d8:	str	q0, [sp, #160]
 1dc:	strh	w6, [sp, #176]
 1e0:	stp	x5, xzr, [sp, #184]
 1e4:	strh	w7, [sp, #200]
 1e8:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 1ec:	ldr	w1, [sp, #360]
 1f0:	mov	x8, x20
 1f4:	ldr	x0, [sp, #352]
 1f8:	mov	w2, #0x2                   	// #2
 1fc:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 200:	ldr	x0, [sp, #352]
 204:	cmp	x0, x19
 208:	b.eq	c4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc4>  // b.none
 20c:	bl	0 <free>
 210:	b	c4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc4>
 214:	cbz	x19, b0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xb0>
 218:	b	238 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x238>
 21c:	add	x1, sp, #0x160
 220:	mov	x0, x20
 224:	mov	x2, #0x0                   	// #0
 228:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 22c:	ldr	x1, [sp, #352]
 230:	str	x0, [x20]
 234:	str	x1, [x20, #16]
 238:	mov	x2, x19
 23c:	mov	x1, x22
 240:	bl	0 <memcpy>
 244:	ldr	x0, [x20]
 248:	ldr	x23, [sp, #352]
 24c:	b	b0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xb0>
 250:	cmp	x1, #0x1
 254:	b.ls	184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>  // b.plast
 258:	ldrh	w2, [x23]
 25c:	mov	w0, #0x2f2f                	// #12079
 260:	cmp	w2, w0
 264:	b.ne	184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>  // b.any
 268:	ldr	w0, [sp, #364]
 26c:	add	x22, x23, x1
 270:	str	x25, [sp, #64]
 274:	sub	x25, x1, #0x2
 278:	str	wzr, [sp, #360]
 27c:	add	x23, x23, #0x2
 280:	cmp	x25, x0
 284:	b.hi	308 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x308>  // b.pmore
 288:	cmp	x22, x23
 28c:	b.eq	2b4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2b4>  // b.none
 290:	ldr	x0, [sp, #352]
 294:	mov	x1, x23
 298:	mov	x2, x25
 29c:	bl	0 <memcpy>
 2a0:	ldr	w0, [sp, #360]
 2a4:	ldr	w1, [sp, #364]
 2a8:	add	x25, x25, x0
 2ac:	cmp	x25, x1
 2b0:	b.hi	2e8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2e8>  // b.pmore
 2b4:	str	w25, [sp, #360]
 2b8:	ldr	x25, [sp, #64]
 2bc:	b	184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>
 2c0:	ldr	x0, [sp, #352]
 2c4:	mov	x1, x23
 2c8:	mov	x2, x22
 2cc:	bl	0 <memcpy>
 2d0:	ldr	w1, [sp, #360]
 2d4:	ldr	w0, [sp, #364]
 2d8:	add	x22, x22, x1
 2dc:	cmp	x22, x0
 2e0:	b.ls	180 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x180>  // b.plast
 2e4:	str	x25, [sp, #64]
 2e8:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2ec:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2f0:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2f4:	add	x3, x3, #0x0
 2f8:	add	x1, x1, #0x0
 2fc:	add	x0, x0, #0x0
 300:	mov	w2, #0x43                  	// #67
 304:	bl	0 <__assert_fail>
 308:	mov	x0, x19
 30c:	mov	x1, x24
 310:	mov	x2, x25
 314:	mov	x3, #0x1                   	// #1
 318:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 31c:	ldr	w0, [sp, #360]
 320:	cmp	x22, x23
 324:	b.eq	2a4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a4>  // b.none
 328:	ldr	x1, [sp, #352]
 32c:	add	x0, x1, x0
 330:	b	294 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x294>
 334:	mov	x1, x24
 338:	mov	x0, x19
 33c:	mov	x2, x22
 340:	mov	x3, #0x1                   	// #1
 344:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 348:	ldr	x0, [sp, #352]
 34c:	ldr	w1, [sp, #360]
 350:	add	x0, x0, x1
 354:	b	2c4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2c4>

0000000000000358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 358:	stp	x29, x30, [sp, #-112]!
 35c:	mov	x29, sp
 360:	stp	x0, x1, [sp, #48]
 364:	stp	x19, x20, [sp, #16]
 368:	mov	x19, x8
 36c:	ldr	x20, [sp, #56]
 370:	str	x21, [sp, #32]
 374:	ldr	x21, [sp, #48]
 378:	cbz	x20, 424 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xcc>
 37c:	mov	x2, x20
 380:	mov	x0, x21
 384:	mov	w1, #0x20                  	// #32
 388:	bl	0 <memchr>
 38c:	cbz	x0, 3e4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x8c>
 390:	sub	x0, x0, x21
 394:	cmn	x0, #0x1
 398:	b.eq	3e4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x8c>  // b.none
 39c:	add	x3, sp, #0x30
 3a0:	add	x2, sp, #0x40
 3a4:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 3a8:	add	x1, x1, #0x0
 3ac:	mov	w5, #0x503                 	// #1283
 3b0:	mov	w4, #0x302                 	// #770
 3b4:	mov	x8, x19
 3b8:	add	x0, sp, #0x58
 3bc:	stp	x1, x3, [sp, #64]
 3c0:	strh	w5, [sp, #80]
 3c4:	stp	x2, x1, [sp, #88]
 3c8:	strh	w4, [sp, #104]
 3cc:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 3d0:	mov	x0, x19
 3d4:	ldp	x19, x20, [sp, #16]
 3d8:	ldr	x21, [sp, #32]
 3dc:	ldp	x29, x30, [sp], #112
 3e0:	ret
 3e4:	add	x0, x19, #0x10
 3e8:	str	x0, [x19]
 3ec:	str	x20, [sp, #88]
 3f0:	cmp	x20, #0xf
 3f4:	b.hi	448 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf0>  // b.pmore
 3f8:	cmp	x20, #0x1
 3fc:	b.ne	464 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x10c>  // b.any
 400:	ldrb	w1, [x21]
 404:	strb	w1, [x19, #16]
 408:	str	x20, [x19, #8]
 40c:	strb	wzr, [x0, x20]
 410:	mov	x0, x19
 414:	ldp	x19, x20, [sp, #16]
 418:	ldr	x21, [sp, #32]
 41c:	ldp	x29, x30, [sp], #112
 420:	ret
 424:	add	x0, x8, #0x10
 428:	cbnz	x21, 47c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x124>
 42c:	stp	x0, xzr, [x19]
 430:	mov	x0, x19
 434:	strb	wzr, [x19, #16]
 438:	ldp	x19, x20, [sp, #16]
 43c:	ldr	x21, [sp, #32]
 440:	ldp	x29, x30, [sp], #112
 444:	ret
 448:	add	x1, sp, #0x58
 44c:	mov	x0, x19
 450:	mov	x2, #0x0                   	// #0
 454:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 458:	ldr	x1, [sp, #88]
 45c:	str	x0, [x19]
 460:	str	x1, [x19, #16]
 464:	mov	x2, x20
 468:	mov	x1, x21
 46c:	bl	0 <memcpy>
 470:	ldr	x0, [x19]
 474:	ldr	x20, [sp, #88]
 478:	b	408 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xb0>
 47c:	str	x0, [x19]
 480:	b	408 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xb0>
 484:	nop

0000000000000488 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 488:	stp	x29, x30, [sp, #-176]!
 48c:	mov	x29, sp
 490:	stp	x23, x24, [sp, #48]
 494:	ldr	x23, [x0, #24]
 498:	stp	x19, x20, [sp, #16]
 49c:	mov	x20, x0
 4a0:	stp	x21, x22, [sp, #32]
 4a4:	mov	x19, x8
 4a8:	add	x21, sp, #0x50
 4ac:	cbz	x23, 648 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1c0>
 4b0:	ldr	x22, [x20, #32]
 4b4:	add	x0, x21, #0x10
 4b8:	str	x0, [sp, #80]
 4bc:	str	x22, [sp, #144]
 4c0:	cmp	x22, #0xf
 4c4:	b.hi	6a0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x218>  // b.pmore
 4c8:	cmp	x22, #0x1
 4cc:	b.ne	6d4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x24c>  // b.any
 4d0:	ldrb	w2, [x23]
 4d4:	mov	x1, x0
 4d8:	strb	w2, [sp, #96]
 4dc:	str	x22, [sp, #88]
 4e0:	strb	wzr, [x1, x22]
 4e4:	ldr	w0, [x20, #56]
 4e8:	cbz	w0, 65c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1d4>
 4ec:	ldr	x0, [x20, #48]
 4f0:	mov	x1, #0x0                   	// #0
 4f4:	ldr	x22, [x0]
 4f8:	cbz	x22, 508 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x80>
 4fc:	mov	x0, x22
 500:	bl	0 <strlen>
 504:	mov	x1, x0
 508:	add	x23, sp, #0x70
 50c:	mov	x0, x22
 510:	mov	x8, x23
 514:	bl	358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 518:	ldr	x1, [x20]
 51c:	ldrh	w0, [x1, #38]
 520:	tbnz	w0, #2, 6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x264>
 524:	tbnz	w0, #3, 54c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xc4>
 528:	ldrb	w0, [x1, #36]
 52c:	cmp	w0, #0xc
 530:	b.hi	7cc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x344>  // b.pmore
 534:	and	x0, x0, #0xff
 538:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 53c:	add	x1, x1, #0x0
 540:	ldr	w0, [x1, x0, lsl #2]
 544:	cmp	w0, #0x1
 548:	b.eq	6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x264>  // b.none
 54c:	ldp	x24, x20, [sp, #80]
 550:	add	x22, sp, #0x90
 554:	add	x0, x22, #0x10
 558:	str	x0, [sp, #144]
 55c:	cmn	x24, x20
 560:	ccmp	x24, #0x0, #0x0, ne  // ne = any
 564:	b.eq	7e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x35c>  // b.none
 568:	str	x20, [sp, #72]
 56c:	cmp	x20, #0xf
 570:	b.hi	744 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2bc>  // b.pmore
 574:	cmp	x20, #0x1
 578:	b.ne	6e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x258>  // b.any
 57c:	ldrb	w2, [x24]
 580:	mov	x1, x0
 584:	strb	w2, [sp, #160]
 588:	str	x20, [sp, #152]
 58c:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
 590:	strb	wzr, [x1, x20]
 594:	ldr	x1, [sp, #152]
 598:	cmp	x1, x0
 59c:	b.eq	7c0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x338>  // b.none
 5a0:	mov	x2, #0x1                   	// #1
 5a4:	mov	x0, x22
 5a8:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 5ac:	add	x1, x1, #0x0
 5b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 5b4:	ldp	x1, x2, [sp, #112]
 5b8:	mov	x0, x22
 5bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 5c0:	mov	x1, x0
 5c4:	add	x2, x19, #0x10
 5c8:	str	x2, [x19]
 5cc:	ldr	x2, [x1], #16
 5d0:	cmp	x2, x1
 5d4:	b.eq	778 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2f0>  // b.none
 5d8:	ldr	x3, [x0, #16]
 5dc:	str	x2, [x19]
 5e0:	str	x3, [x19, #16]
 5e4:	ldr	x2, [x0, #8]
 5e8:	str	x2, [x19, #8]
 5ec:	stp	x1, xzr, [x0]
 5f0:	add	x22, x22, #0x10
 5f4:	strb	wzr, [x0, #16]
 5f8:	ldr	x0, [sp, #144]
 5fc:	cmp	x0, x22
 600:	b.eq	608 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x180>  // b.none
 604:	bl	0 <_ZdlPv>
 608:	ldr	x0, [sp, #112]
 60c:	add	x8, x23, #0x10
 610:	cmp	x0, x8
 614:	b.eq	61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x194>  // b.none
 618:	bl	0 <_ZdlPv>
 61c:	ldr	x0, [sp, #80]
 620:	add	x21, x21, #0x10
 624:	cmp	x0, x21
 628:	b.eq	688 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x200>  // b.none
 62c:	bl	0 <_ZdlPv>
 630:	mov	x0, x19
 634:	ldp	x19, x20, [sp, #16]
 638:	ldp	x21, x22, [sp, #32]
 63c:	ldp	x23, x24, [sp, #48]
 640:	ldp	x29, x30, [sp], #176
 644:	ret
 648:	add	x0, x21, #0x10
 64c:	stp	x0, xzr, [sp, #80]
 650:	ldr	w0, [x20, #56]
 654:	strb	wzr, [sp, #96]
 658:	cbnz	w0, 4ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x64>
 65c:	ldr	x0, [sp, #80]
 660:	add	x1, x19, #0x10
 664:	str	x1, [x19]
 668:	add	x21, x21, #0x10
 66c:	cmp	x0, x21
 670:	b.eq	738 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2b0>  // b.none
 674:	ldr	x1, [sp, #96]
 678:	str	x0, [x19]
 67c:	str	x1, [x19, #16]
 680:	ldr	x0, [sp, #88]
 684:	str	x0, [x19, #8]
 688:	mov	x0, x19
 68c:	ldp	x19, x20, [sp, #16]
 690:	ldp	x21, x22, [sp, #32]
 694:	ldp	x23, x24, [sp, #48]
 698:	ldp	x29, x30, [sp], #176
 69c:	ret
 6a0:	add	x1, sp, #0x90
 6a4:	mov	x0, x21
 6a8:	mov	x2, #0x0                   	// #0
 6ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 6b0:	ldr	x1, [sp, #144]
 6b4:	str	x0, [sp, #80]
 6b8:	str	x1, [sp, #96]
 6bc:	mov	x2, x22
 6c0:	mov	x1, x23
 6c4:	bl	0 <memcpy>
 6c8:	ldr	x1, [sp, #80]
 6cc:	ldr	x22, [sp, #144]
 6d0:	b	4dc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x54>
 6d4:	mov	x1, x0
 6d8:	cbz	x22, 4dc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x54>
 6dc:	b	6bc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x234>
 6e0:	mov	x1, x0
 6e4:	cbz	x20, 588 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x100>
 6e8:	b	760 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2d8>
 6ec:	ldp	x22, x20, [sp, #80]
 6f0:	add	x0, x19, #0x10
 6f4:	str	x0, [x19]
 6f8:	cmn	x22, x20
 6fc:	ccmp	x22, #0x0, #0x0, ne  // ne = any
 700:	b.eq	7e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x35c>  // b.none
 704:	str	x20, [sp, #144]
 708:	cmp	x20, #0xf
 70c:	b.hi	78c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x304>  // b.pmore
 710:	cmp	x20, #0x1
 714:	b.ne	784 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2fc>  // b.any
 718:	ldrb	w1, [x22]
 71c:	strb	w1, [x19, #16]
 720:	str	x20, [x19, #8]
 724:	strb	wzr, [x0, x20]
 728:	mov	x0, x19
 72c:	ldp	x1, x2, [sp, #112]
 730:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 734:	b	608 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x180>
 738:	ldp	x0, x1, [sp, #96]
 73c:	stp	x0, x1, [x19, #16]
 740:	b	680 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1f8>
 744:	add	x1, sp, #0x48
 748:	mov	x0, x22
 74c:	mov	x2, #0x0                   	// #0
 750:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 754:	ldr	x1, [sp, #72]
 758:	str	x0, [sp, #144]
 75c:	str	x1, [sp, #160]
 760:	mov	x2, x20
 764:	mov	x1, x24
 768:	bl	0 <memcpy>
 76c:	ldr	x20, [sp, #72]
 770:	ldr	x1, [sp, #144]
 774:	b	588 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x100>
 778:	ldp	x2, x3, [x0, #16]
 77c:	stp	x2, x3, [x19, #16]
 780:	b	5e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x15c>
 784:	cbz	x20, 720 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x298>
 788:	b	7a8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x320>
 78c:	add	x1, sp, #0x90
 790:	mov	x0, x19
 794:	mov	x2, #0x0                   	// #0
 798:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 79c:	ldr	x1, [sp, #144]
 7a0:	str	x0, [x19]
 7a4:	str	x1, [x19, #16]
 7a8:	mov	x2, x20
 7ac:	mov	x1, x22
 7b0:	bl	0 <memcpy>
 7b4:	ldr	x0, [x19]
 7b8:	ldr	x20, [sp, #144]
 7bc:	b	720 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x298>
 7c0:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 7c4:	add	x0, x0, #0x0
 7c8:	bl	0 <_ZSt20__throw_length_errorPKc>
 7cc:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 7d0:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 7d4:	add	x1, x1, #0x0
 7d8:	add	x0, x0, #0x0
 7dc:	mov	w2, #0xa6                  	// #166
 7e0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 7e4:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 7e8:	add	x0, x0, #0x0
 7ec:	bl	0 <_ZSt19__throw_logic_errorPKc>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	x1, #0x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x0
  1c:	b.ls	94 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x94>  // b.plast
  20:	mov	x20, x1
  24:	ldrh	w1, [x0]
  28:	mov	w0, #0x5a5f                	// #23135
  2c:	cmp	w1, w0
  30:	b.ne	c0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xc0>  // b.any
  34:	add	x22, sp, #0x40
  38:	cmp	x20, #0xf
  3c:	add	x0, x22, #0x10
  40:	stp	x20, x0, [sp, #56]
  44:	b.hi	134 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x134>  // b.pmore
  48:	mov	x2, x20
  4c:	mov	x1, x21
  50:	bl	0 <memcpy>
  54:	ldp	x1, x2, [sp, #56]
  58:	str	x1, [sp, #72]
  5c:	mov	x0, x22
  60:	mov	x8, x19
  64:	add	x22, x22, #0x10
  68:	strb	wzr, [x2, x1]
  6c:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	ldr	x0, [sp, #64]
  74:	cmp	x0, x22
  78:	b.eq	ac <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xac>  // b.none
  7c:	bl	0 <_ZdlPv>
  80:	mov	x0, x19
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x21, x22, [sp, #32]
  8c:	ldp	x29, x30, [sp], #96
  90:	ret
  94:	mov	x0, x1
  98:	add	x1, x8, #0x10
  9c:	str	x1, [x8]
  a0:	cbnz	x21, 108 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x108>
  a4:	str	xzr, [x8, #8]
  a8:	strb	wzr, [x8, #16]
  ac:	mov	x0, x19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	ldp	x29, x30, [sp], #96
  bc:	ret
  c0:	add	x0, x8, #0x10
  c4:	str	x0, [x8]
  c8:	str	x20, [sp, #64]
  cc:	cmp	x20, #0xf
  d0:	b.ls	f0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xf0>  // b.plast
  d4:	add	x1, sp, #0x40
  d8:	mov	x0, x19
  dc:	mov	x2, #0x0                   	// #0
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e4:	ldr	x1, [sp, #64]
  e8:	str	x0, [x19]
  ec:	str	x1, [x19, #16]
  f0:	mov	x1, x21
  f4:	mov	x2, x20
  f8:	bl	0 <memcpy>
  fc:	ldr	x1, [x19]
 100:	ldr	x0, [sp, #64]
 104:	b	118 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x118>
 108:	cmp	x0, #0x1
 10c:	b.ne	154 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x154>  // b.any
 110:	ldrb	w2, [x21]
 114:	strb	w2, [x19, #16]
 118:	str	x0, [x19, #8]
 11c:	strb	wzr, [x1, x0]
 120:	mov	x0, x19
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x29, x30, [sp], #96
 130:	ret
 134:	add	x1, sp, #0x38
 138:	mov	x0, x22
 13c:	mov	x2, #0x0                   	// #0
 140:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 144:	ldr	x1, [sp, #56]
 148:	str	x0, [sp, #64]
 14c:	str	x1, [sp, #80]
 150:	b	48 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x48>
 154:	mov	x0, #0x0                   	// #0
 158:	b	118 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x118>
 15c:	nop

0000000000000160 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
 160:	stp	x29, x30, [sp, #-48]!
 164:	mov	x29, sp
 168:	stp	x19, x20, [sp, #16]
 16c:	stp	x21, x22, [sp, #32]
 170:	ldp	x19, x22, [x0]
 174:	cmp	x19, x22
 178:	b.eq	1bc <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x5c>  // b.none
 17c:	mov	x20, x1
 180:	mov	x21, x2
 184:	b	190 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x30>
 188:	cmp	x22, x19
 18c:	b.eq	1bc <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x5c>  // b.none
 190:	mov	x0, x19
 194:	mov	x1, x20
 198:	mov	x2, x21
 19c:	add	x19, x19, #0x60
 1a0:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
 1a4:	ands	w0, w0, #0xff
 1a8:	b.eq	188 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x28>  // b.none
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x21, x22, [sp, #32]
 1b4:	ldp	x29, x30, [sp], #48
 1b8:	ret
 1bc:	mov	w0, #0x0                   	// #0
 1c0:	ldp	x19, x20, [sp, #16]
 1c4:	ldp	x21, x22, [sp, #32]
 1c8:	ldp	x29, x30, [sp], #48
 1cc:	ret

00000000000001d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
 1d0:	mov	x2, x0
 1d4:	mov	w0, #0x0                   	// #0
 1d8:	cbz	x1, 2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>
 1dc:	ldrb	w3, [x2]
 1e0:	and	w0, w3, #0xffffffdf
 1e4:	sub	w0, w0, #0x41
 1e8:	and	w0, w0, #0xff
 1ec:	cmp	w0, #0x19
 1f0:	cset	w0, ls  // ls = plast
 1f4:	cmp	w3, #0x5f
 1f8:	csinc	w0, w0, wzr, ne  // ne = any
 1fc:	cbz	w0, 2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>
 200:	sub	x5, x1, #0x1
 204:	add	x3, x2, #0x1
 208:	add	x1, x2, x1
 20c:	cmp	xzr, x5, asr #2
 210:	asr	x4, x5, #2
 214:	b.ge	2e0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x110>  // b.tcont
 218:	add	x2, x2, x4, lsl #2
 21c:	add	x2, x2, #0x1
 220:	ldrb	w4, [x3]
 224:	cmp	w4, #0x5f
 228:	b.eq	250 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.none
 22c:	and	w5, w4, #0xffffffdf
 230:	sub	w5, w5, #0x41
 234:	and	w5, w5, #0xff
 238:	cmp	w5, #0x19
 23c:	b.ls	250 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.plast
 240:	sub	w4, w4, #0x30
 244:	and	w4, w4, #0xff
 248:	cmp	w4, #0x9
 24c:	b.hi	328 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
 250:	ldrb	w4, [x3, #1]
 254:	cmp	w4, #0x5f
 258:	b.eq	270 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.none
 25c:	and	w5, w4, #0xffffffdf
 260:	sub	w5, w5, #0x41
 264:	and	w5, w5, #0xff
 268:	cmp	w5, #0x19
 26c:	b.hi	334 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x164>  // b.pmore
 270:	ldrb	w4, [x3, #2]
 274:	cmp	w4, #0x5f
 278:	b.eq	290 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.none
 27c:	and	w5, w4, #0xffffffdf
 280:	sub	w5, w5, #0x41
 284:	and	w5, w5, #0xff
 288:	cmp	w5, #0x19
 28c:	b.hi	354 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x184>  // b.pmore
 290:	ldrb	w4, [x3, #3]
 294:	cmp	w4, #0x5f
 298:	b.eq	2d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.none
 29c:	and	w5, w4, #0xffffffdf
 2a0:	sub	w5, w5, #0x41
 2a4:	and	w5, w5, #0xff
 2a8:	cmp	w5, #0x19
 2ac:	b.ls	2d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.plast
 2b0:	sub	w4, w4, #0x30
 2b4:	and	w4, w4, #0xff
 2b8:	cmp	w4, #0x9
 2bc:	b.ls	2d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.plast
 2c0:	add	x3, x3, #0x3
 2c4:	cmp	x1, x3
 2c8:	cset	w0, eq  // eq = none
 2cc:	ret
 2d0:	add	x3, x3, #0x4
 2d4:	cmp	x2, x3
 2d8:	b.ne	220 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x50>  // b.any
 2dc:	sub	x5, x1, x3
 2e0:	cmp	x5, #0x2
 2e4:	b.eq	3a8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d8>  // b.none
 2e8:	cmp	x5, #0x3
 2ec:	b.eq	374 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a4>  // b.none
 2f0:	cmp	x5, #0x1
 2f4:	b.ne	2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.any
 2f8:	ldrb	w2, [x3]
 2fc:	cmp	w2, #0x5f
 300:	b.eq	2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.none
 304:	and	w4, w2, #0xffffffdf
 308:	sub	w4, w4, #0x41
 30c:	and	w4, w4, #0xff
 310:	cmp	w4, #0x19
 314:	b.ls	2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.plast
 318:	sub	w2, w2, #0x30
 31c:	and	w2, w2, #0xff
 320:	cmp	w2, #0x9
 324:	b.ls	2cc <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.plast
 328:	cmp	x1, x3
 32c:	cset	w0, eq  // eq = none
 330:	ret
 334:	sub	w4, w4, #0x30
 338:	and	w4, w4, #0xff
 33c:	cmp	w4, #0x9
 340:	b.ls	270 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.plast
 344:	add	x3, x3, #0x1
 348:	cmp	x1, x3
 34c:	cset	w0, eq  // eq = none
 350:	ret
 354:	sub	w4, w4, #0x30
 358:	and	w4, w4, #0xff
 35c:	cmp	w4, #0x9
 360:	b.ls	290 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.plast
 364:	add	x3, x3, #0x2
 368:	cmp	x1, x3
 36c:	cset	w0, eq  // eq = none
 370:	ret
 374:	ldrb	w2, [x3]
 378:	cmp	w2, #0x5f
 37c:	b.eq	3a4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d4>  // b.none
 380:	and	w4, w2, #0xffffffdf
 384:	sub	w4, w4, #0x41
 388:	and	w4, w4, #0xff
 38c:	cmp	w4, #0x19
 390:	b.ls	3a4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d4>  // b.plast
 394:	sub	w2, w2, #0x30
 398:	and	w2, w2, #0xff
 39c:	cmp	w2, #0x9
 3a0:	b.hi	328 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
 3a4:	add	x3, x3, #0x1
 3a8:	ldrb	w2, [x3]
 3ac:	cmp	w2, #0x5f
 3b0:	b.eq	3d8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x208>  // b.none
 3b4:	and	w4, w2, #0xffffffdf
 3b8:	sub	w4, w4, #0x41
 3bc:	and	w4, w4, #0xff
 3c0:	cmp	w4, #0x19
 3c4:	b.ls	3d8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x208>  // b.plast
 3c8:	sub	w2, w2, #0x30
 3cc:	and	w2, w2, #0xff
 3d0:	cmp	w2, #0x9
 3d4:	b.hi	328 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
 3d8:	add	x3, x3, #0x1
 3dc:	b	2f8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x128>

00000000000003e0 <_ZN3lld8parseHexEN4llvm9StringRefE>:
 3e0:	stp	x29, x30, [sp, #-144]!
 3e4:	mov	x29, sp
 3e8:	stp	x19, x20, [sp, #16]
 3ec:	mov	x20, x8
 3f0:	stp	xzr, xzr, [sp, #96]
 3f4:	str	xzr, [sp, #112]
 3f8:	cbz	x1, 508 <_ZN3lld8parseHexEN4llvm9StringRefE+0x128>
 3fc:	mov	x19, x1
 400:	stp	x21, x22, [sp, #32]
 404:	add	x22, sp, #0x78
 408:	stp	x23, x24, [sp, #48]
 40c:	add	x24, sp, #0x4f
 410:	add	x23, sp, #0x60
 414:	nop
 418:	cmp	x19, #0x1
 41c:	mov	x3, x22
 420:	cset	x1, hi  // hi = pmore
 424:	mov	w2, #0x10                  	// #16
 428:	add	x1, x1, #0x1
 42c:	stp	x0, x1, [sp, #80]
 430:	sub	x19, x19, x1
 434:	add	x21, x0, x1
 438:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 43c:	tst	w0, #0xff
 440:	b.ne	454 <_ZN3lld8parseHexEN4llvm9StringRefE+0x74>  // b.any
 444:	ldr	x0, [sp, #120]
 448:	tst	x0, #0xffffffffffffff00
 44c:	and	w0, w0, #0xff
 450:	b.eq	4a4 <_ZN3lld8parseHexEN4llvm9StringRefE+0xc4>  // b.none
 454:	add	x0, sp, #0x50
 458:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 45c:	add	x1, x1, #0x0
 460:	mov	w2, #0x503                 	// #1283
 464:	stp	x1, x0, [sp, #120]
 468:	strh	w2, [sp, #136]
 46c:	bl	0 <_ZN3lld12errorHandlerEv>
 470:	mov	x1, x22
 474:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 478:	ldr	x0, [sp, #96]
 47c:	stp	xzr, xzr, [x20]
 480:	str	xzr, [x20, #16]
 484:	cbz	x0, 48c <_ZN3lld8parseHexEN4llvm9StringRefE+0xac>
 488:	bl	0 <_ZdlPv>
 48c:	mov	x0, x20
 490:	ldp	x19, x20, [sp, #16]
 494:	ldp	x21, x22, [sp, #32]
 498:	ldp	x23, x24, [sp, #48]
 49c:	ldp	x29, x30, [sp], #144
 4a0:	ret
 4a4:	ldp	x1, x2, [sp, #104]
 4a8:	strb	w0, [sp, #79]
 4ac:	cmp	x1, x2
 4b0:	b.eq	4d0 <_ZN3lld8parseHexEN4llvm9StringRefE+0xf0>  // b.none
 4b4:	strb	w0, [x1]
 4b8:	ldr	x0, [sp, #104]
 4bc:	add	x0, x0, #0x1
 4c0:	str	x0, [sp, #104]
 4c4:	cbz	x19, 4e0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x100>
 4c8:	mov	x0, x21
 4cc:	b	418 <_ZN3lld8parseHexEN4llvm9StringRefE+0x38>
 4d0:	mov	x2, x24
 4d4:	mov	x0, x23
 4d8:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 4dc:	cbnz	x19, 4c8 <_ZN3lld8parseHexEN4llvm9StringRefE+0xe8>
 4e0:	ldp	x21, x22, [sp, #32]
 4e4:	ldp	x23, x24, [sp, #48]
 4e8:	ldp	x2, x1, [sp, #96]
 4ec:	ldr	x0, [sp, #112]
 4f0:	stp	x2, x1, [x20]
 4f4:	str	x0, [x20, #16]
 4f8:	mov	x0, x20
 4fc:	ldp	x19, x20, [sp, #16]
 500:	ldp	x29, x30, [sp], #144
 504:	ret
 508:	mov	x0, #0x0                   	// #0
 50c:	mov	x1, #0x0                   	// #0
 510:	mov	x2, #0x0                   	// #0
 514:	b	4f0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x110>

0000000000000518 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 518:	stp	x29, x30, [sp, #-432]!
 51c:	mov	x29, sp
 520:	stp	x21, x22, [sp, #32]
 524:	mov	x22, x0
 528:	add	x0, x1, x2, lsl #4
 52c:	str	x0, [sp, #96]
 530:	cmp	x1, x0
 534:	stp	xzr, xzr, [x22]
 538:	str	xzr, [x22, #16]
 53c:	b.eq	8a0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x388>  // b.none
 540:	stp	x19, x20, [sp, #16]
 544:	mov	x20, x1
 548:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 54c:	stp	x25, x26, [sp, #64]
 550:	add	x25, sp, #0x148
 554:	add	x0, x0, #0x0
 558:	stp	x23, x24, [sp, #48]
 55c:	stp	x27, x28, [sp, #80]
 560:	str	x0, [sp, #112]
 564:	ldp	x0, x1, [x20]
 568:	mov	x8, x25
 56c:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 570:	ldrb	w1, [sp, #424]
 574:	and	w0, w1, #0x1
 578:	bfi	w1, w0, #1, #1
 57c:	strb	w1, [sp, #424]
 580:	cbz	w0, 734 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x21c>
 584:	ldr	x3, [sp, #328]
 588:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 58c:	add	x21, sp, #0xf8
 590:	and	w2, w1, #0xfffffffd
 594:	ldr	d0, [x0]
 598:	add	x4, x21, #0x10
 59c:	orr	x3, x3, #0x1
 5a0:	add	x19, sp, #0x98
 5a4:	add	x1, sp, #0x88
 5a8:	mov	x0, x19
 5ac:	add	x8, sp, #0xa0
 5b0:	stp	xzr, x21, [sp, #128]
 5b4:	stp	xzr, x3, [sp, #144]
 5b8:	str	x4, [sp, #248]
 5bc:	str	d0, [sp, #256]
 5c0:	str	xzr, [sp, #328]
 5c4:	strb	w2, [sp, #424]
 5c8:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 5cc:	ldr	x1, [sp, #160]
 5d0:	ands	x1, x1, #0xfffffffffffffffe
 5d4:	b.ne	8c0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x3a8>  // b.any
 5d8:	ldr	x0, [sp, #152]
 5dc:	tbnz	w0, #0, 98c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x474>
 5e0:	tst	x0, #0xfffffffffffffffe
 5e4:	b.ne	98c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x474>  // b.any
 5e8:	ldr	x0, [sp, #144]
 5ec:	tbnz	w0, #0, 994 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x47c>
 5f0:	tst	x0, #0xfffffffffffffffe
 5f4:	b.ne	994 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x47c>  // b.any
 5f8:	ldr	w0, [sp, #256]
 5fc:	add	x19, sp, #0xc8
 600:	ldr	x4, [sp, #248]
 604:	add	x1, x19, #0x10
 608:	lsl	x0, x0, #5
 60c:	stp	x1, xzr, [sp, #200]
 610:	add	x26, x4, x0
 614:	strb	wzr, [sp, #216]
 618:	cmp	x4, x26
 61c:	b.eq	6dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1c4>  // b.none
 620:	sub	x1, x26, x4
 624:	asr	x2, x0, #5
 628:	ldr	x5, [x4, #8]
 62c:	sub	x0, x1, #0x20
 630:	sub	x2, x2, #0x1
 634:	mov	x27, x4
 638:	add	x2, x2, x5
 63c:	lsr	x1, x0, #5
 640:	mov	x0, x19
 644:	adrp	x24, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 648:	mov	x28, #0x3fffffffffffffff    	// #4611686018427387903
 64c:	add	x24, x24, #0x0
 650:	madd	x1, x1, x5, x2
 654:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
 658:	ldr	x2, [x27, #8]
 65c:	mov	x0, x19
 660:	ldr	x1, [x27], #32
 664:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 668:	cmp	x26, x27
 66c:	b.eq	6a4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x18c>  // b.none
 670:	ldr	x0, [sp, #208]
 674:	cmp	x0, x28
 678:	b.eq	9d0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4b8>  // b.none
 67c:	mov	x1, x24
 680:	mov	x2, #0x1                   	// #1
 684:	mov	x0, x19
 688:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 68c:	ldr	x2, [x27, #8]
 690:	mov	x0, x19
 694:	ldr	x1, [x27], #32
 698:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 69c:	cmp	x26, x27
 6a0:	b.ne	670 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x158>  // b.any
 6a4:	ldr	x24, [sp, #248]
 6a8:	ldr	w3, [sp, #256]
 6ac:	add	x26, x24, x3, lsl #5
 6b0:	cmp	x24, x26
 6b4:	b.eq	6dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1c4>  // b.none
 6b8:	sub	x26, x26, #0x20
 6bc:	mov	x1, x26
 6c0:	ldr	x0, [x1], #16
 6c4:	cmp	x0, x1
 6c8:	b.eq	97c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x464>  // b.none
 6cc:	bl	0 <_ZdlPv>
 6d0:	cmp	x26, x24
 6d4:	b.ne	6b8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1a0>  // b.any
 6d8:	ldr	x26, [sp, #248]
 6dc:	add	x0, x21, #0x10
 6e0:	cmp	x26, x0
 6e4:	b.eq	6f0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1d8>  // b.none
 6e8:	mov	x0, x26
 6ec:	bl	0 <free>
 6f0:	mov	w0, #0x104                 	// #260
 6f4:	stp	x19, xzr, [sp, #248]
 6f8:	add	x19, x19, #0x10
 6fc:	strh	w0, [sp, #264]
 700:	bl	0 <_ZN3lld12errorHandlerEv>
 704:	mov	x1, x21
 708:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 70c:	ldr	x0, [sp, #200]
 710:	cmp	x0, x19
 714:	b.eq	71c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x204>  // b.none
 718:	bl	0 <_ZdlPv>
 71c:	ldr	x0, [sp, #128]
 720:	tbnz	w0, #0, 72c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x214>
 724:	tst	x0, #0xfffffffffffffffe
 728:	b.eq	878 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x360>  // b.none
 72c:	add	x0, sp, #0x80
 730:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 734:	ldp	x21, x0, [x22, #8]
 738:	cmp	x21, x0
 73c:	b.eq	8ac <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x394>  // b.none
 740:	ldp	x0, x19, [sp, #328]
 744:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 748:	movk	x1, #0xaaab
 74c:	stp	xzr, xzr, [x21]
 750:	mov	x24, #0x0                   	// #0
 754:	str	xzr, [x21, #16]
 758:	sub	x19, x19, x0
 75c:	asr	x0, x19, #3
 760:	mul	x0, x0, x1
 764:	cbz	x0, 784 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x26c>
 768:	mov	x1, #0x5555555555555555    	// #6148914691236517205
 76c:	movk	x1, #0x555, lsl #48
 770:	cmp	x0, x1
 774:	b.hi	a0c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4f4>  // b.pmore
 778:	mov	x0, x19
 77c:	bl	0 <_Znwm>
 780:	mov	x24, x0
 784:	dup	v0.2d, x24
 788:	add	x19, x24, x19
 78c:	str	x19, [x21, #16]
 790:	str	q0, [x21]
 794:	ldp	x0, x19, [sp, #328]
 798:	str	x0, [sp, #104]
 79c:	cmp	x0, x19
 7a0:	b.eq	834 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x31c>  // b.none
 7a4:	mov	x26, x0
 7a8:	mov	x27, x24
 7ac:	nop
 7b0:	ldr	w0, [x26, #16]
 7b4:	stp	xzr, xzr, [x27]
 7b8:	str	w0, [x27, #16]
 7bc:	cbz	w0, 7f0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2d8>
 7c0:	add	w0, w0, #0x3f
 7c4:	lsr	w28, w0, #6
 7c8:	lsl	x23, x28, #3
 7cc:	mov	x0, x23
 7d0:	bl	0 <malloc>
 7d4:	mov	x6, x0
 7d8:	cbz	x0, 9b4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x49c>
 7dc:	stp	x6, x28, [x27]
 7e0:	mov	x2, x23
 7e4:	mov	x0, x6
 7e8:	ldr	x1, [x26]
 7ec:	bl	0 <memcpy>
 7f0:	add	x26, x26, #0x18
 7f4:	add	x27, x27, #0x18
 7f8:	cmp	x19, x26
 7fc:	b.ne	7b0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x298>  // b.any
 800:	ldr	x1, [sp, #104]
 804:	sub	x0, x19, #0x18
 808:	sub	x0, x0, x1
 80c:	mov	x1, #0xaaab                	// #43691
 810:	movk	x1, #0xaaaa, lsl #16
 814:	lsr	x0, x0, #3
 818:	movk	x1, #0xaaaa, lsl #32
 81c:	movk	x1, #0xaaa, lsl #48
 820:	mul	x0, x0, x1
 824:	and	x0, x0, #0x1fffffffffffffff
 828:	add	x0, x0, #0x1
 82c:	add	x0, x0, x0, lsl #1
 830:	add	x24, x24, x0, lsl #3
 834:	ldp	x0, x1, [sp, #352]
 838:	stp	x0, x1, [x21, #24]
 83c:	add	x1, sp, #0x220
 840:	ldr	x0, [sp, #368]
 844:	str	x0, [x21, #40]
 848:	ldr	x0, [x22, #8]
 84c:	ldp	x2, x3, [x1, #-168]
 850:	stp	x2, x3, [x21, #48]
 854:	add	x0, x0, #0x60
 858:	ldr	x1, [sp, #392]
 85c:	str	x1, [x21, #64]
 860:	str	x24, [x21, #8]
 864:	ldp	x2, x3, [sp, #400]
 868:	stp	x2, x3, [x21, #72]
 86c:	ldr	x1, [sp, #416]
 870:	str	x1, [x21, #88]
 874:	str	x0, [x22, #8]
 878:	mov	x0, x25
 87c:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 880:	ldr	x0, [sp, #96]
 884:	add	x20, x20, #0x10
 888:	cmp	x0, x20
 88c:	b.ne	564 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4c>  // b.any
 890:	ldp	x19, x20, [sp, #16]
 894:	ldp	x23, x24, [sp, #48]
 898:	ldp	x25, x26, [sp, #64]
 89c:	ldp	x27, x28, [sp, #80]
 8a0:	ldp	x21, x22, [sp, #32]
 8a4:	ldp	x29, x30, [sp], #432
 8a8:	ret
 8ac:	mov	x1, x21
 8b0:	mov	x2, x25
 8b4:	mov	x0, x22
 8b8:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 8bc:	b	878 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x360>
 8c0:	adrp	x4, 0 <_ZTVN4llvm18raw_string_ostreamE>
 8c4:	orr	x3, x1, #0x1
 8c8:	add	x5, sp, #0xa8
 8cc:	add	x7, sp, #0xb8
 8d0:	ldr	x4, [x4]
 8d4:	mov	w6, #0x1                   	// #1
 8d8:	mov	x2, #0x31                  	// #49
 8dc:	add	x19, sp, #0xc8
 8e0:	add	x4, x4, #0x10
 8e4:	mov	x0, x19
 8e8:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 8ec:	add	x1, x1, #0x0
 8f0:	stp	x3, x7, [sp, #160]
 8f4:	str	xzr, [sp, #176]
 8f8:	strb	wzr, [sp, #184]
 8fc:	stp	x4, xzr, [sp, #200]
 900:	stp	xzr, xzr, [sp, #216]
 904:	str	w6, [sp, #232]
 908:	str	x5, [sp, #240]
 90c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 910:	ldp	x3, x2, [x0, #16]
 914:	mov	x1, x0
 918:	cmp	x3, x2
 91c:	b.eq	99c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x484>  // b.none
 920:	mov	w0, #0xa                   	// #10
 924:	strb	w0, [x2]
 928:	ldr	x0, [x1, #24]
 92c:	add	x0, x0, #0x1
 930:	str	x0, [x1, #24]
 934:	ldr	x0, [sp, #160]
 938:	ands	x0, x0, #0xfffffffffffffffe
 93c:	b.eq	9f8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4e0>  // b.none
 940:	ldr	x2, [x0]
 944:	ldr	x2, [x2, #16]
 948:	blr	x2
 94c:	ldr	x0, [sp, #208]
 950:	ldr	x1, [sp, #224]
 954:	cmp	x1, x0
 958:	b.eq	964 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x44c>  // b.none
 95c:	mov	x0, x19
 960:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 964:	ldr	x0, [sp, #240]
 968:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 96c:	mov	w2, #0x2c9                 	// #713
 970:	add	x1, x1, #0x0
 974:	ldr	x0, [x0]
 978:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 97c:	cmp	x26, x24
 980:	b.ne	6b8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1a0>  // b.any
 984:	ldr	x26, [sp, #248]
 988:	b	6dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1c4>
 98c:	mov	x0, x19
 990:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 994:	add	x0, sp, #0x90
 998:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 99c:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 9a0:	add	x1, x1, #0x0
 9a4:	mov	x2, #0x1                   	// #1
 9a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 9ac:	mov	x1, x0
 9b0:	b	934 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x41c>
 9b4:	cbz	x23, 9dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4c4>
 9b8:	ldr	x0, [sp, #112]
 9bc:	mov	w1, #0x1                   	// #1
 9c0:	str	x6, [sp, #120]
 9c4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 9c8:	ldr	x6, [sp, #120]
 9cc:	b	7dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2c4>
 9d0:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 9d4:	add	x0, x0, #0x0
 9d8:	bl	0 <_ZSt20__throw_length_errorPKc>
 9dc:	mov	x0, #0x1                   	// #1
 9e0:	str	x6, [sp, #120]
 9e4:	bl	0 <malloc>
 9e8:	ldr	x6, [sp, #120]
 9ec:	cbz	x0, 9b8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4a0>
 9f0:	mov	x6, x0
 9f4:	b	7dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2c4>
 9f8:	mov	x0, x1
 9fc:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 a00:	add	x1, x1, #0x0
 a04:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 a08:	b	94c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x434>
 a0c:	bl	0 <_ZSt17__throw_bad_allocv>

0000000000000a10 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 a10:	stp	x29, x30, [sp, #-272]!
 a14:	mov	x29, sp
 a18:	stp	x19, x20, [sp, #16]
 a1c:	mov	x20, x2
 a20:	mov	x19, x1
 a24:	stp	x21, x22, [sp, #32]
 a28:	mov	x21, x0
 a2c:	add	x22, sp, #0xc8
 a30:	str	x23, [sp, #48]
 a34:	add	x23, sp, #0xa8
 a38:	str	wzr, [sp, #64]
 a3c:	bl	0 <_ZNSt3_V215system_categoryEv>
 a40:	mov	x1, x0
 a44:	mov	x8, x23
 a48:	mov	x0, x20
 a4c:	str	x1, [sp, #72]
 a50:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 a54:	ldp	x1, x2, [sp, #168]
 a58:	mov	x0, x22
 a5c:	add	x3, sp, #0x40
 a60:	mov	w4, #0x0                   	// #0
 a64:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 a68:	ldr	x0, [sp, #168]
 a6c:	add	x1, x23, #0x10
 a70:	cmp	x0, x1
 a74:	b.eq	a7c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x6c>  // b.none
 a78:	bl	0 <_ZdlPv>
 a7c:	ldr	w1, [sp, #64]
 a80:	cbnz	w1, ae8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xd8>
 a84:	ldp	x1, x0, [sp, #216]
 a88:	sub	x1, x1, x0
 a8c:	cmp	x19, x1
 a90:	b.hi	b60 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x150>  // b.pmore
 a94:	cbnz	x19, ab4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xa4>
 a98:	mov	x0, x22
 a9c:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 aa0:	ldp	x19, x20, [sp, #16]
 aa4:	ldp	x21, x22, [sp, #32]
 aa8:	ldr	x23, [sp, #48]
 aac:	ldp	x29, x30, [sp], #272
 ab0:	ret
 ab4:	mov	x2, x19
 ab8:	mov	x1, x21
 abc:	bl	0 <memcpy>
 ac0:	ldr	x1, [sp, #224]
 ac4:	mov	x0, x22
 ac8:	add	x19, x1, x19
 acc:	str	x19, [sp, #224]
 ad0:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 ad4:	ldp	x19, x20, [sp, #16]
 ad8:	ldp	x21, x22, [sp, #32]
 adc:	ldr	x23, [sp, #48]
 ae0:	ldp	x29, x30, [sp], #272
 ae4:	ret
 ae8:	ldrb	w0, [x20, #16]
 aec:	cbnz	w0, bb4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1a4>
 af0:	movi	v0.4s, #0x0
 af4:	mov	w0, #0x100                 	// #256
 af8:	strh	w0, [sp, #96]
 afc:	strh	w0, [sp, #128]
 b00:	str	q0, [sp, #80]
 b04:	str	q0, [sp, #112]
 b08:	mov	x8, x23
 b0c:	ldr	x0, [sp, #72]
 b10:	ldr	x2, [x0]
 b14:	ldr	x2, [x2, #32]
 b18:	blr	x2
 b1c:	ldrb	w0, [sp, #128]
 b20:	cbnz	w0, b8c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x17c>
 b24:	mov	w0, #0x100                 	// #256
 b28:	stp	xzr, xzr, [sp, #144]
 b2c:	strh	w0, [sp, #160]
 b30:	bl	0 <_ZN3lld12errorHandlerEv>
 b34:	add	x23, x23, #0x10
 b38:	add	x1, sp, #0x90
 b3c:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 b40:	ldr	x0, [sp, #168]
 b44:	cmp	x0, x23
 b48:	b.eq	a84 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x74>  // b.none
 b4c:	bl	0 <_ZdlPv>
 b50:	ldp	x1, x0, [sp, #216]
 b54:	sub	x1, x1, x0
 b58:	cmp	x19, x1
 b5c:	b.ls	a94 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x84>  // b.plast
 b60:	mov	x2, x19
 b64:	mov	x1, x21
 b68:	mov	x0, x22
 b6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 b70:	mov	x0, x22
 b74:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 b78:	ldp	x19, x20, [sp, #16]
 b7c:	ldp	x21, x22, [sp, #32]
 b80:	ldr	x23, [sp, #48]
 b84:	ldp	x29, x30, [sp], #272
 b88:	ret
 b8c:	cmp	w0, #0x1
 b90:	b.eq	c60 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x250>  // b.none
 b94:	ldrb	w1, [sp, #129]
 b98:	cmp	w1, #0x1
 b9c:	b.eq	c1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x20c>  // b.none
 ba0:	add	x0, sp, #0x70
 ba4:	mov	w1, #0x402                 	// #1026
 ba8:	stp	x0, x23, [sp, #144]
 bac:	strh	w1, [sp, #160]
 bb0:	b	b30 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>
 bb4:	cmp	w0, #0x1
 bb8:	b.eq	c04 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1f4>  // b.none
 bbc:	ldrb	w2, [x20, #17]
 bc0:	cmp	w2, #0x1
 bc4:	b.eq	c8c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x27c>  // b.none
 bc8:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 bcc:	mov	w2, #0x203                 	// #515
 bd0:	add	x0, x0, #0x0
 bd4:	stp	x0, x20, [sp, #80]
 bd8:	strh	w2, [sp, #96]
 bdc:	ldrb	w0, [sp, #97]
 be0:	cmp	w0, #0x1
 be4:	b.eq	c70 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x260>  // b.none
 be8:	add	x2, sp, #0x50
 bec:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 bf0:	mov	w3, #0x302                 	// #770
 bf4:	add	x0, x0, #0x0
 bf8:	stp	x2, x0, [sp, #112]
 bfc:	strh	w3, [sp, #128]
 c00:	b	b08 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 c04:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c08:	mov	w2, #0x103                 	// #259
 c0c:	add	x0, x0, #0x0
 c10:	stp	x0, xzr, [sp, #80]
 c14:	strh	w2, [sp, #96]
 c18:	b	bdc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1cc>
 c1c:	ldr	x1, [sp, #112]
 c20:	mov	w2, #0x4                   	// #4
 c24:	stp	x1, x23, [sp, #144]
 c28:	cmp	w0, #0x2
 c2c:	strb	w0, [sp, #160]
 c30:	strb	w2, [sp, #161]
 c34:	b.ne	b30 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>  // b.any
 c38:	ldrb	w0, [x1, #16]
 c3c:	cbnz	w0, cc8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2b8>
 c40:	adrp	x3, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c44:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c48:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c4c:	add	x3, x3, #0x0
 c50:	add	x1, x1, #0x0
 c54:	add	x0, x0, #0x0
 c58:	mov	w2, #0xb8                  	// #184
 c5c:	bl	0 <__assert_fail>
 c60:	mov	w0, #0x104                 	// #260
 c64:	stp	x23, xzr, [sp, #144]
 c68:	strh	w0, [sp, #160]
 c6c:	b	b30 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>
 c70:	ldr	x3, [sp, #80]
 c74:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c78:	mov	w2, #0x303                 	// #771
 c7c:	add	x0, x0, #0x0
 c80:	stp	x3, x0, [sp, #112]
 c84:	strh	w2, [sp, #128]
 c88:	b	b08 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 c8c:	ldr	x3, [x20]
 c90:	adrp	x2, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 c94:	mov	w4, #0x3                   	// #3
 c98:	add	x2, x2, #0x0
 c9c:	stp	x2, x3, [sp, #80]
 ca0:	cmp	w0, #0x2
 ca4:	strb	w4, [sp, #96]
 ca8:	strb	w0, [sp, #97]
 cac:	b.ne	bdc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1cc>  // b.any
 cb0:	ldrb	w0, [x3, #16]
 cb4:	cbz	w0, c40 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x230>
 cb8:	ldrb	w0, [x3, #17]
 cbc:	cmp	w0, #0x1
 cc0:	b.ne	bdc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1cc>  // b.any
 cc4:	b	c40 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x230>
 cc8:	ldrb	w0, [x1, #17]
 ccc:	cmp	w0, #0x1
 cd0:	b.eq	c40 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x230>  // b.none
 cd4:	b	b30 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #96]
  18:	ldr	x1, [x1]
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, sp, #0x50
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x21, #0x10
  2c:	add	x1, x1, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x19, x8
  38:	str	x23, [sp, #48]
  3c:	add	x23, sp, #0x70
  40:	stp	x4, xzr, [sp, #80]
  44:	stp	x1, xzr, [sp, #112]
  48:	mov	x1, x23
  4c:	stp	xzr, xzr, [sp, #128]
  50:	str	w3, [sp, #144]
  54:	str	x21, [sp, #152]
  58:	blr	x2
  5c:	ldr	x0, [sp, #120]
  60:	ldr	x1, [sp, #136]
  64:	cmp	x1, x0
  68:	b.eq	74 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x74>  // b.none
  6c:	mov	x0, x23
  70:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  74:	ldr	x1, [sp, #152]
  78:	add	x0, x19, #0x10
  7c:	ldr	x20, [x1, #8]
  80:	str	x0, [x19]
  84:	ldr	x22, [x1]
  88:	cmn	x22, x20
  8c:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  90:	b.eq	128 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x128>  // b.none
  94:	str	x20, [sp, #72]
  98:	cmp	x20, #0xf
  9c:	b.hi	f4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xf4>  // b.pmore
  a0:	cmp	x20, #0x1
  a4:	b.ne	ec <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xec>  // b.any
  a8:	ldrb	w1, [x22]
  ac:	strb	w1, [x19, #16]
  b0:	str	x20, [x19, #8]
  b4:	add	x21, x21, #0x10
  b8:	strb	wzr, [x0, x20]
  bc:	mov	x0, x23
  c0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  c4:	ldr	x0, [sp, #80]
  c8:	cmp	x0, x21
  cc:	b.eq	d4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xd4>  // b.none
  d0:	bl	0 <_ZdlPv>
  d4:	mov	x0, x19
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldr	x23, [sp, #48]
  e4:	ldp	x29, x30, [sp], #160
  e8:	ret
  ec:	cbz	x20, b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
  f0:	b	110 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x110>
  f4:	add	x1, sp, #0x48
  f8:	mov	x0, x19
  fc:	mov	x2, #0x0                   	// #0
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 104:	ldr	x1, [sp, #72]
 108:	str	x0, [x19]
 10c:	str	x1, [x19, #16]
 110:	mov	x2, x20
 114:	mov	x1, x22
 118:	bl	0 <memcpy>
 11c:	ldr	x0, [x19]
 120:	ldr	x20, [sp, #72]
 124:	b	b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
 128:	adrp	x0, 0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
 12c:	add	x0, x0, #0x0
 130:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	str	x1, [sp, #72]
  24:	b.hi	1b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1b8>  // b.pmore
  28:	ldr	w0, [x20, #12]
  2c:	mov	x2, #0xffffffff            	// #4294967295
  30:	str	x2, [sp, #88]
  34:	add	x0, x0, #0x2
  38:	orr	x0, x0, x0, lsr #1
  3c:	orr	x0, x0, x0, lsr #2
  40:	orr	x0, x0, x0, lsr #4
  44:	orr	x0, x0, x0, lsr #8
  48:	orr	x1, x0, x0, lsr #16
  4c:	orr	x0, x1, x0, lsr #32
  50:	add	x0, x0, #0x1
  54:	cmp	x0, x19
  58:	csel	x1, x0, x19, cs  // cs = hs, nlast
  5c:	cmp	x1, x2
  60:	b.hi	188 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x188>  // b.pmore
  64:	mov	w22, w1
  68:	lsl	x0, x1, #5
  6c:	str	x1, [sp, #80]
  70:	bl	0 <malloc>
  74:	mov	x21, x0
  78:	cbz	x0, 1a0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a0>
  7c:	ldr	x1, [x20]
  80:	ldr	w19, [x20, #8]
  84:	add	x19, x1, x19, lsl #5
  88:	cmp	x1, x19
  8c:	b.eq	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>  // b.none
  90:	sub	x19, x19, x1
  94:	mov	x2, x21
  98:	add	x1, x1, #0x10
  9c:	add	x19, x21, x19
  a0:	str	x23, [sp, #48]
  a4:	b	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>
  a8:	str	x0, [x2]
  ac:	add	x2, x2, #0x20
  b0:	ldr	x0, [x1]
  b4:	stur	x0, [x2, #-16]
  b8:	ldur	x0, [x1, #-8]
  bc:	stur	x0, [x2, #-24]
  c0:	stp	x1, xzr, [x1, #-16]
  c4:	cmp	x2, x19
  c8:	strb	wzr, [x1], #32
  cc:	b.eq	108 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x108>  // b.none
  d0:	add	x0, x2, #0x10
  d4:	str	x0, [x2]
  d8:	ldur	x0, [x1, #-16]
  dc:	cmp	x0, x1
  e0:	b.ne	a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xa8>  // b.any
  e4:	ldp	x4, x5, [x1]
  e8:	stp	x4, x5, [x2, #16]
  ec:	add	x2, x2, #0x20
  f0:	ldur	x0, [x1, #-8]
  f4:	stur	x0, [x2, #-24]
  f8:	stp	x1, xzr, [x1, #-16]
  fc:	cmp	x2, x19
 100:	strb	wzr, [x1], #32
 104:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 108:	ldr	x23, [x20]
 10c:	ldr	w19, [x20, #8]
 110:	add	x19, x23, x19, lsl #5
 114:	cmp	x23, x19
 118:	b.eq	1cc <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1cc>  // b.none
 11c:	nop
 120:	sub	x19, x19, #0x20
 124:	mov	x1, x19
 128:	ldr	x0, [x1], #16
 12c:	cmp	x0, x1
 130:	b.eq	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	cmp	x19, x23
 13c:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 140:	ldr	x19, [x20]
 144:	ldr	x23, [sp, #48]
 148:	add	x0, x20, #0x10
 14c:	cmp	x19, x0
 150:	b.eq	15c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x15c>  // b.none
 154:	mov	x0, x19
 158:	bl	0 <free>
 15c:	str	x21, [x20]
 160:	str	w22, [x20, #12]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x29, x30, [sp], #96
 170:	ret
 174:	cmp	x19, x23
 178:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 17c:	ldr	x19, [x20]
 180:	ldr	x23, [sp, #48]
 184:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>
 188:	mov	x0, #0x1fffffffe0          	// #137438953440
 18c:	mov	w22, #0xffffffff            	// #-1
 190:	str	x2, [sp, #80]
 194:	bl	0 <malloc>
 198:	mov	x21, x0
 19c:	cbnz	x0, 7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1a0:	mov	x21, #0x0                   	// #0
 1a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1a8:	mov	w1, #0x1                   	// #1
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1b4:	b	7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1b8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1bc:	mov	w1, #0x1                   	// #1
 1c0:	add	x0, x0, #0x0
 1c4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1c8:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
 1cc:	ldr	x23, [sp, #48]
 1d0:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x27, x28, [sp, #80]
  18:	ldp	x27, x23, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x19, x20, [sp, #16]
  24:	stp	x25, x26, [sp, #64]
  28:	sub	x21, x23, x27
  2c:	str	x0, [sp, #136]
  30:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  34:	asr	x21, x21, #5
  38:	movk	x0, #0x155, lsl #48
  3c:	mul	x21, x21, x3
  40:	cmp	x21, x0
  44:	b.eq	42c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x42c>  // b.none
  48:	mov	x26, x1
  4c:	mov	x22, x2
  50:	sub	x25, x1, x27
  54:	cbz	x21, 3a0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3a0>
  58:	lsl	x1, x21, #1
  5c:	str	x1, [sp, #128]
  60:	cmp	x21, x21, lsl #1
  64:	b.ls	394 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x394>  // b.plast
  68:	mov	x0, #0x7fffffffffffffe0    	// #9223372036854775776
  6c:	str	x0, [sp, #128]
  70:	bl	0 <_Znwm>
  74:	mov	x20, x0
  78:	ldp	x0, x19, [x22]
  7c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  80:	str	x0, [sp, #120]
  84:	movk	x1, #0xaaab
  88:	add	x24, x20, x25
  8c:	sub	x28, x19, x0
  90:	stp	xzr, xzr, [x24]
  94:	asr	x0, x28, #3
  98:	str	xzr, [x24, #16]
  9c:	mul	x0, x0, x1
  a0:	cbz	x0, 3ac <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3ac>
  a4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  a8:	movk	x1, #0x555, lsl #48
  ac:	cmp	x0, x1
  b0:	b.hi	438 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x438>  // b.pmore
  b4:	mov	x0, x28
  b8:	bl	0 <_Znwm>
  bc:	ldp	x1, x19, [x22]
  c0:	stp	x0, x1, [sp, #112]
  c4:	ldp	x0, x21, [sp, #112]
  c8:	fmov	d0, x0
  cc:	add	x28, x0, x28
  d0:	str	x28, [x24, #16]
  d4:	cmp	x21, x19
  d8:	dup	v0.2d, v0.d[0]
  dc:	str	q0, [x24]
  e0:	b.eq	188 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x188>  // b.none
  e4:	adrp	x28, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e8:	add	x0, x28, #0x0
  ec:	ldr	x28, [sp, #112]
  f0:	str	x0, [sp, #144]
  f4:	nop
  f8:	ldr	w0, [x21, #16]
  fc:	stp	xzr, xzr, [x28]
 100:	str	w0, [x28, #16]
 104:	cbz	w0, 13c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x13c>
 108:	add	w0, w0, #0x3f
 10c:	lsr	w25, w0, #6
 110:	lsl	x2, x25, #3
 114:	str	x2, [sp, #104]
 118:	mov	x0, x2
 11c:	bl	0 <malloc>
 120:	mov	x8, x0
 124:	ldr	x2, [sp, #104]
 128:	cbz	x0, 3c8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3c8>
 12c:	stp	x8, x25, [x28]
 130:	mov	x0, x8
 134:	ldr	x1, [x21]
 138:	bl	0 <memcpy>
 13c:	add	x21, x21, #0x18
 140:	add	x28, x28, #0x18
 144:	cmp	x19, x21
 148:	b.ne	f8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>  // b.any
 14c:	ldr	x2, [sp, #120]
 150:	sub	x0, x19, #0x18
 154:	mov	x1, #0xaaab                	// #43691
 158:	sub	x0, x0, x2
 15c:	movk	x1, #0xaaaa, lsl #16
 160:	movk	x1, #0xaaaa, lsl #32
 164:	lsr	x0, x0, #3
 168:	movk	x1, #0xaaa, lsl #48
 16c:	mul	x0, x0, x1
 170:	ldr	x1, [sp, #112]
 174:	and	x0, x0, #0x1fffffffffffffff
 178:	add	x0, x0, #0x1
 17c:	add	x0, x0, x0, lsl #1
 180:	add	x0, x1, x0, lsl #3
 184:	str	x0, [sp, #112]
 188:	ldr	x0, [sp, #112]
 18c:	str	x0, [x24, #8]
 190:	ldp	x2, x3, [x22, #24]
 194:	stp	x2, x3, [x24, #24]
 198:	cmp	x26, x27
 19c:	ldr	x0, [x22, #40]
 1a0:	str	x0, [x24, #40]
 1a4:	ldp	x2, x3, [x22, #48]
 1a8:	stp	x2, x3, [x24, #48]
 1ac:	ldr	x0, [x22, #64]
 1b0:	str	x0, [x24, #64]
 1b4:	ldp	x2, x3, [x22, #72]
 1b8:	stp	x2, x3, [x24, #72]
 1bc:	ldr	x0, [x22, #88]
 1c0:	str	x0, [x24, #88]
 1c4:	b.eq	3b4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3b4>  // b.none
 1c8:	mov	x0, x27
 1cc:	add	x19, x27, #0x10
 1d0:	add	x18, x20, #0x10
 1d4:	add	x17, x20, #0x18
 1d8:	add	x16, x27, #0x18
 1dc:	add	x15, x20, #0x30
 1e0:	add	x14, x27, #0x30
 1e4:	add	x13, x20, #0x48
 1e8:	add	x12, x27, #0x48
 1ec:	mov	x2, #0x0                   	// #0
 1f0:	ldr	q0, [x27, x2]
 1f4:	add	x11, x16, x2
 1f8:	add	x10, x17, x2
 1fc:	add	x6, x14, x2
 200:	add	x4, x15, x2
 204:	add	x3, x12, x2
 208:	str	q0, [x20, x2]
 20c:	add	x1, x13, x2
 210:	add	x0, x0, #0x60
 214:	ldr	x8, [x19, x2]
 218:	str	x8, [x18, x2]
 21c:	ldp	x8, x9, [x11]
 220:	stp	x8, x9, [x10]
 224:	cmp	x26, x0
 228:	ldr	x8, [x11, #16]
 22c:	str	x8, [x10, #16]
 230:	add	x2, x2, #0x60
 234:	ldp	x8, x9, [x6]
 238:	stp	x8, x9, [x4]
 23c:	ldr	x6, [x6, #16]
 240:	str	x6, [x4, #16]
 244:	ldp	x8, x9, [x3]
 248:	stp	x8, x9, [x1]
 24c:	ldr	x3, [x3, #16]
 250:	str	x3, [x1, #16]
 254:	b.ne	1f0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1f0>  // b.any
 258:	sub	x1, x26, #0x60
 25c:	mov	x0, #0xaaab                	// #43691
 260:	sub	x1, x1, x27
 264:	movk	x0, #0xaaaa, lsl #16
 268:	movk	x0, #0xaaaa, lsl #32
 26c:	cmp	x26, x23
 270:	lsr	x1, x1, #5
 274:	movk	x0, #0x2aa, lsl #48
 278:	mul	x1, x1, x0
 27c:	and	x1, x1, #0x7ffffffffffffff
 280:	add	x1, x1, #0x1
 284:	add	x1, x1, x1, lsl #1
 288:	add	x1, x20, x1, lsl #5
 28c:	add	x19, x1, #0x60
 290:	b.eq	35c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x35c>  // b.none
 294:	add	x18, x1, #0x70
 298:	add	x16, x1, #0x78
 29c:	add	x14, x1, #0x90
 2a0:	mov	x0, x26
 2a4:	add	x17, x26, #0x10
 2a8:	add	x15, x26, #0x18
 2ac:	add	x1, x1, #0xa8
 2b0:	add	x22, x26, #0x30
 2b4:	add	x13, x26, #0x48
 2b8:	mov	x2, #0x0                   	// #0
 2bc:	nop
 2c0:	ldr	q0, [x26, x2]
 2c4:	add	x11, x15, x2
 2c8:	add	x10, x16, x2
 2cc:	add	x6, x22, x2
 2d0:	ldr	x8, [x17, x2]
 2d4:	str	q0, [x19, x2]
 2d8:	add	x4, x14, x2
 2dc:	str	x8, [x18, x2]
 2e0:	add	x3, x13, x2
 2e4:	ldp	x8, x9, [x11]
 2e8:	add	x12, x1, x2
 2ec:	stp	x8, x9, [x10]
 2f0:	add	x0, x0, #0x60
 2f4:	cmp	x0, x23
 2f8:	ldr	x8, [x11, #16]
 2fc:	str	x8, [x10, #16]
 300:	ldp	x8, x9, [x6]
 304:	stp	x8, x9, [x4]
 308:	add	x2, x2, #0x60
 30c:	ldr	x6, [x6, #16]
 310:	str	x6, [x4, #16]
 314:	ldp	x8, x9, [x3]
 318:	stp	x8, x9, [x12]
 31c:	ldr	x3, [x3, #16]
 320:	str	x3, [x12, #16]
 324:	b.ne	2c0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2c0>  // b.any
 328:	sub	x0, x0, x26
 32c:	mov	x1, #0xaaab                	// #43691
 330:	sub	x0, x0, #0x60
 334:	movk	x1, #0xaaaa, lsl #16
 338:	movk	x1, #0xaaaa, lsl #32
 33c:	lsr	x0, x0, #5
 340:	movk	x1, #0x2aa, lsl #48
 344:	mul	x0, x0, x1
 348:	and	x0, x0, #0x7ffffffffffffff
 34c:	add	x0, x0, #0x1
 350:	add	x0, x0, x0, lsl #1
 354:	add	x19, x19, x0, lsl #5
 358:	cbz	x27, 364 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x364>
 35c:	mov	x0, x27
 360:	bl	0 <_ZdlPv>
 364:	ldr	x0, [sp, #128]
 368:	ldp	x23, x24, [sp, #48]
 36c:	add	x21, x20, x0
 370:	ldr	x0, [sp, #136]
 374:	ldp	x25, x26, [sp, #64]
 378:	ldp	x27, x28, [sp, #80]
 37c:	stp	x20, x19, [x0]
 380:	str	x21, [x0, #16]
 384:	ldp	x19, x20, [sp, #16]
 388:	ldp	x21, x22, [sp, #32]
 38c:	ldp	x29, x30, [sp], #160
 390:	ret
 394:	cbnz	x1, 410 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x410>
 398:	mov	x20, #0x0                   	// #0
 39c:	b	78 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x78>
 3a0:	mov	x0, #0x60                  	// #96
 3a4:	str	x0, [sp, #128]
 3a8:	b	70 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x70>
 3ac:	str	xzr, [sp, #112]
 3b0:	b	c4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>
 3b4:	cmp	x26, x23
 3b8:	add	x19, x20, #0x60
 3bc:	b.eq	358 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x358>  // b.none
 3c0:	mov	x1, x20
 3c4:	b	294 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x294>
 3c8:	cbz	x2, 3ec <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3ec>
 3cc:	ldr	x0, [sp, #144]
 3d0:	mov	w1, #0x1                   	// #1
 3d4:	str	x2, [sp, #104]
 3d8:	str	x8, [sp, #152]
 3dc:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 3e0:	ldr	x2, [sp, #104]
 3e4:	ldr	x8, [sp, #152]
 3e8:	b	12c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x12c>
 3ec:	mov	x0, #0x1                   	// #1
 3f0:	str	x2, [sp, #104]
 3f4:	str	x8, [sp, #152]
 3f8:	bl	0 <malloc>
 3fc:	ldr	x2, [sp, #104]
 400:	ldr	x8, [sp, #152]
 404:	cbz	x0, 3cc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3cc>
 408:	mov	x8, x0
 40c:	b	12c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x12c>
 410:	ldr	x2, [sp, #128]
 414:	mov	x1, #0x60                  	// #96
 418:	cmp	x2, x0
 41c:	csel	x21, x2, x0, ls  // ls = plast
 420:	mul	x0, x21, x1
 424:	str	x0, [sp, #128]
 428:	b	70 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x70>
 42c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 430:	add	x0, x0, #0x0
 434:	bl	0 <_ZSt20__throw_length_errorPKc>
 438:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x25, x26, [sp, #64]
  1c:	ldp	x25, x21, [x20]
  20:	stp	x23, x24, [sp, #48]
  24:	str	x27, [sp, #80]
  28:	sub	x3, x21, x25
  2c:	cmp	x3, x0
  30:	b.eq	110 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x110>  // b.none
  34:	mov	x24, x1
  38:	mov	x22, x2
  3c:	sub	x26, x1, x25
  40:	cbz	x3, 108 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x108>
  44:	cmp	x3, x3, lsl #1
  48:	lsl	x19, x3, #1
  4c:	b.ls	d8 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xd8>  // b.plast
  50:	mov	x19, x0
  54:	mov	x0, x19
  58:	bl	0 <_Znwm>
  5c:	mov	x23, x0
  60:	add	x19, x0, x19
  64:	ldrb	w0, [x22]
  68:	add	x22, x26, #0x1
  6c:	strb	w0, [x23, x26]
  70:	sub	x21, x21, x24
  74:	add	x22, x23, x22
  78:	cmp	x26, #0x0
  7c:	add	x27, x22, x21
  80:	b.gt	b4 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xb4>
  84:	cmp	x21, #0x0
  88:	b.gt	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>
  8c:	cbnz	x25, cc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xcc>
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x25, x26, [sp, #64]
  98:	stp	x23, x27, [x20]
  9c:	str	x19, [x20, #16]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldr	x27, [sp, #80]
  ac:	ldp	x29, x30, [sp], #96
  b0:	ret
  b4:	mov	x2, x26
  b8:	mov	x1, x25
  bc:	mov	x0, x23
  c0:	bl	0 <memmove>
  c4:	cmp	x21, #0x0
  c8:	b.gt	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>
  cc:	mov	x0, x25
  d0:	bl	0 <_ZdlPv>
  d4:	b	90 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x90>
  d8:	cmp	x19, #0x0
  dc:	b.lt	50 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x50>  // b.tstop
  e0:	b.ne	54 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x54>  // b.any
  e4:	mov	x19, #0x0                   	// #0
  e8:	mov	x23, #0x0                   	// #0
  ec:	b	64 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x64>
  f0:	mov	x2, x21
  f4:	mov	x1, x24
  f8:	mov	x0, x22
  fc:	bl	0 <memcpy>
 100:	cbz	x25, 90 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x90>
 104:	b	cc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xcc>
 108:	mov	x19, #0x1                   	// #1
 10c:	b	54 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x54>
 110:	adrp	x0, 0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	ldp	x24, x26, [x0]
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x21, x1
  24:	stp	x27, x28, [sp, #80]
  28:	mov	x27, x1
  2c:	sub	x1, x26, x24
  30:	cmp	x3, x1, asr #3
  34:	b.eq	1ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.none
  38:	mov	x22, x0
  3c:	mov	x20, x2
  40:	asr	x0, x1, #3
  44:	sub	x28, x21, x24
  48:	cbz	x0, 18c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  54:	lsl	x0, x0, #1
  58:	b.ls	178 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x178>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x23, x0
  68:	add	x25, x0, x25
  6c:	add	x19, x0, #0x8
  70:	ldr	x0, [x20]
  74:	str	x0, [x23, x28]
  78:	str	xzr, [x20]
  7c:	cmp	x21, x24
  80:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xcc>  // b.none
  84:	mov	x20, x23
  88:	mov	x19, x24
  8c:	nop
  90:	ldr	x1, [x19]
  94:	str	xzr, [x19]
  98:	str	x1, [x20]
  9c:	ldr	x0, [x19]
  a0:	cbz	x0, 164 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x164>
  a4:	ldr	x1, [x0]
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	ldr	x1, [x1, #8]
  b4:	blr	x1
  b8:	cmp	x21, x19
  bc:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
  c0:	sub	x19, x21, x24
  c4:	add	x19, x19, #0x8
  c8:	add	x19, x23, x19
  cc:	cmp	x21, x26
  d0:	b.eq	134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d4:	sub	x26, x26, x21
  d8:	sub	x26, x26, #0x8
  dc:	lsr	x1, x26, #3
  e0:	add	x1, x1, #0x1
  e4:	cbz	x26, 194 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x194>
  e8:	lsr	x0, x1, #1
  ec:	mov	x2, #0x0                   	// #0
  f0:	lsl	x0, x0, #4
  f4:	nop
  f8:	ldr	q0, [x21, x2]
  fc:	str	q0, [x19, x2]
 100:	add	x2, x2, #0x10
 104:	cmp	x0, x2
 108:	b.ne	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.any
 10c:	and	x0, x1, #0xfffffffffffffffe
 110:	cmp	x1, x0
 114:	lsl	x0, x0, #3
 118:	add	x27, x21, x0
 11c:	add	x0, x19, x0
 120:	b.eq	12c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 124:	ldr	x1, [x27]
 128:	str	x1, [x0]
 12c:	add	x26, x26, #0x8
 130:	add	x19, x19, x26
 134:	cbz	x24, 140 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x140>
 138:	mov	x0, x24
 13c:	bl	0 <_ZdlPv>
 140:	ldp	x27, x28, [sp, #80]
 144:	stp	x23, x19, [x22]
 148:	str	x25, [x22, #16]
 14c:	ldp	x19, x20, [sp, #16]
 150:	ldp	x21, x22, [sp, #32]
 154:	ldp	x23, x24, [sp, #48]
 158:	ldp	x25, x26, [sp, #64]
 15c:	ldp	x29, x30, [sp], #96
 160:	ret
 164:	add	x19, x19, #0x8
 168:	add	x20, x20, #0x8
 16c:	cmp	x21, x19
 170:	b.ne	90 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>  // b.any
 174:	b	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
 178:	cbnz	x0, 19c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x19c>
 17c:	mov	x19, #0x8                   	// #8
 180:	mov	x25, #0x0                   	// #0
 184:	mov	x23, #0x0                   	// #0
 188:	b	70 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>
 18c:	mov	x25, #0x8                   	// #8
 190:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 194:	mov	x0, x19
 198:	b	124 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>
 19c:	cmp	x0, x3
 1a0:	csel	x0, x0, x3, ls  // ls = plast
 1a4:	lsl	x25, x0, #3
 1a8:	b	5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x5c>
 1ac:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x8
  14:	ldr	x0, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  20:	mov	x22, x1
  24:	ldr	x2, [x0]
  28:	ldr	x21, [x21]
  2c:	ldr	x2, [x2, #48]
  30:	mov	x1, x21
  34:	blr	x2
  38:	tst	w0, #0xff
  3c:	b.ne	64 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x64>  // b.any
  40:	ldr	x0, [x19]
  44:	str	xzr, [x19]
  48:	ldp	x21, x22, [sp, #32]
  4c:	orr	x0, x0, #0x1
  50:	str	x0, [x20]
  54:	mov	x0, x20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x29, x30, [sp], #208
  60:	ret
  64:	stp	x23, x24, [sp, #48]
  68:	mov	x1, x21
  6c:	ldr	x23, [x19]
  70:	mov	x0, x23
  74:	ldr	x2, [x23]
  78:	ldr	x2, [x2, #48]
  7c:	str	xzr, [x19]
  80:	blr	x2
  84:	tst	w0, #0xff
  88:	b.eq	288 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x288>  // b.none
  8c:	ldr	x1, [x23]
  90:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  94:	add	x0, x0, #0x0
  98:	ldr	x19, [x22]
  9c:	ldr	x2, [x1, #24]
  a0:	cmp	x2, x0
  a4:	b.ne	260 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x260>  // b.any
  a8:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
  ac:	strb	wzr, [sp, #144]
  b0:	add	x24, sp, #0x80
  b4:	mov	w3, #0x1                   	// #1
  b8:	ldr	x0, [x0]
  bc:	add	x4, x24, #0x10
  c0:	ldr	x2, [x1, #16]
  c4:	add	x0, x0, #0x10
  c8:	stp	x25, x26, [sp, #64]
  cc:	add	x26, sp, #0xa0
  d0:	mov	x1, x26
  d4:	stp	x4, xzr, [sp, #128]
  d8:	stp	x0, xzr, [sp, #160]
  dc:	mov	x0, x23
  e0:	stp	xzr, xzr, [sp, #176]
  e4:	str	w3, [sp, #192]
  e8:	str	x24, [sp, #200]
  ec:	blr	x2
  f0:	ldr	x0, [sp, #168]
  f4:	ldr	x1, [sp, #184]
  f8:	cmp	x1, x0
  fc:	b.eq	108 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x108>  // b.none
 100:	mov	x0, x26
 104:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 108:	ldr	x1, [sp, #200]
 10c:	add	x21, sp, #0x60
 110:	add	x0, x21, #0x10
 114:	str	x0, [sp, #96]
 118:	ldr	x25, [x1]
 11c:	ldr	x22, [x1, #8]
 120:	cmn	x25, x22
 124:	ccmp	x25, #0x0, #0x0, ne  // ne = any
 128:	b.eq	2d0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x2d0>  // b.none
 12c:	str	x22, [sp, #88]
 130:	cmp	x22, #0xf
 134:	b.hi	210 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x210>  // b.pmore
 138:	cmp	x22, #0x1
 13c:	b.ne	254 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x254>  // b.any
 140:	ldrb	w2, [x25]
 144:	mov	x1, x0
 148:	strb	w2, [sp, #112]
 14c:	str	x22, [sp, #104]
 150:	mov	x0, x26
 154:	strb	wzr, [x1, x22]
 158:	add	x24, x24, #0x10
 15c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
 160:	ldr	x0, [sp, #128]
 164:	cmp	x0, x24
 168:	b.eq	240 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x240>  // b.none
 16c:	bl	0 <_ZdlPv>
 170:	ldp	x25, x26, [sp, #64]
 174:	ldp	w0, w1, [x19, #8]
 178:	cmp	w0, w1
 17c:	b.cs	274 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x274>  // b.hs, b.nlast
 180:	ldr	x3, [x19]
 184:	ubfiz	x0, x0, #5, #32
 188:	add	x2, x21, #0x10
 18c:	add	x1, x3, x0
 190:	add	x4, x1, #0x10
 194:	str	x4, [x3, x0]
 198:	ldr	x4, [sp, #96]
 19c:	cmp	x4, x2
 1a0:	b.eq	248 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x248>  // b.none
 1a4:	str	x4, [x3, x0]
 1a8:	ldr	x0, [sp, #112]
 1ac:	str	x0, [x1, #16]
 1b0:	ldr	x0, [sp, #104]
 1b4:	str	x0, [x1, #8]
 1b8:	strb	wzr, [sp, #112]
 1bc:	add	x21, x21, #0x10
 1c0:	ldp	w0, w2, [x19, #8]
 1c4:	stp	x21, xzr, [sp, #96]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x2
 1d4:	b.hi	2ac <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x2ac>  // b.pmore
 1d8:	ldr	x1, [x23]
 1dc:	add	w0, w0, #0x1
 1e0:	ldr	x1, [x1, #8]
 1e4:	str	w0, [x19, #8]
 1e8:	mov	x0, #0x1                   	// #1
 1ec:	str	x0, [x20]
 1f0:	mov	x0, x23
 1f4:	blr	x1
 1f8:	mov	x0, x20
 1fc:	ldp	x19, x20, [sp, #16]
 200:	ldp	x21, x22, [sp, #32]
 204:	ldp	x23, x24, [sp, #48]
 208:	ldp	x29, x30, [sp], #208
 20c:	ret
 210:	add	x1, sp, #0x58
 214:	mov	x0, x21
 218:	mov	x2, #0x0                   	// #0
 21c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 220:	ldr	x1, [sp, #88]
 224:	str	x0, [sp, #96]
 228:	str	x1, [sp, #112]
 22c:	mov	x2, x22
 230:	mov	x1, x25
 234:	bl	0 <memcpy>
 238:	ldp	x22, x1, [sp, #88]
 23c:	b	14c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x14c>
 240:	ldp	x25, x26, [sp, #64]
 244:	b	174 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x174>
 248:	ldp	x2, x3, [sp, #112]
 24c:	stp	x2, x3, [x1, #16]
 250:	b	1b0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x1b0>
 254:	mov	x1, x0
 258:	cbz	x22, 14c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x14c>
 25c:	b	22c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x22c>
 260:	add	x21, sp, #0x60
 264:	mov	x0, x23
 268:	mov	x8, x21
 26c:	blr	x2
 270:	b	174 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x174>
 274:	mov	x0, x19
 278:	mov	x1, #0x0                   	// #0
 27c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 280:	ldr	w0, [x19, #8]
 284:	b	180 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x180>
 288:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 28c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 290:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 294:	add	x3, x3, #0x0
 298:	add	x1, x1, #0x0
 29c:	add	x0, x0, #0x0
 2a0:	mov	w2, #0x329                 	// #809
 2a4:	stp	x25, x26, [sp, #64]
 2a8:	bl	0 <__assert_fail>
 2ac:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b0:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b4:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b8:	add	x3, x3, #0x0
 2bc:	add	x1, x1, #0x0
 2c0:	add	x0, x0, #0x0
 2c4:	mov	w2, #0x43                  	// #67
 2c8:	stp	x25, x26, [sp, #64]
 2cc:	bl	0 <__assert_fail>
 2d0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2d4:	add	x0, x0, #0x0
 2d8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	ldr	x3, [x0]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	stp	x27, x28, [sp, #80]
  18:	ands	x28, x3, #0xfffffffffffffffe
  1c:	b.ne	40 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x40>  // b.any
  20:	str	xzr, [x0]
  24:	mov	x0, #0x1                   	// #1
  28:	str	x0, [x8]
  2c:	mov	x0, x19
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x27, x28, [sp, #80]
  38:	ldp	x29, x30, [sp], #192
  3c:	ret
  40:	ldr	x2, [x28]
  44:	stp	x23, x24, [sp, #48]
  48:	adrp	x23, 0 <_ZN4llvm9ErrorList2IDE>
  4c:	mov	x20, x1
  50:	str	xzr, [x0]
  54:	ldr	x1, [x23]
  58:	mov	x0, x28
  5c:	ldr	x2, [x2, #48]
  60:	blr	x2
  64:	tst	w0, #0xff
  68:	b.eq	180 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x180>  // b.none
  6c:	stp	x21, x22, [sp, #32]
  70:	mov	x0, #0x1                   	// #1
  74:	ldp	x21, x24, [x28, #8]
  78:	str	x0, [sp, #144]
  7c:	cmp	x24, x21
  80:	b.eq	150 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>  // b.none
  84:	adrp	x22, 0 <_ZTVN4llvm9ErrorListE>
  88:	add	x27, sp, #0xb8
  8c:	stp	x25, x26, [sp, #64]
  90:	add	x26, sp, #0x98
  94:	add	x25, sp, #0xa0
  98:	ldr	x22, [x22]
  9c:	add	x1, sp, #0xb0
  a0:	str	x1, [sp, #104]
  a4:	add	x22, x22, #0x10
  a8:	orr	x0, x0, #0x1
  ac:	str	xzr, [sp, #144]
  b0:	str	x0, [sp, #168]
  b4:	mov	x8, x25
  b8:	mov	x1, x20
  bc:	mov	x0, x26
  c0:	ldr	x2, [x21]
  c4:	str	xzr, [x21]
  c8:	str	x2, [sp, #152]
  cc:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  d0:	ldr	x2, [sp, #168]
  d4:	ands	x2, x2, #0xfffffffffffffffe
  d8:	b.ne	1c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1c0>  // b.any
  dc:	ldr	x2, [sp, #160]
  e0:	stp	xzr, xzr, [sp, #160]
  e4:	and	x2, x2, #0xfffffffffffffffe
  e8:	ldr	x0, [sp, #144]
  ec:	tbnz	w0, #0, 368 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x368>
  f0:	tst	x0, #0xfffffffffffffffe
  f4:	b.ne	368 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x368>  // b.any
  f8:	ldr	x1, [sp, #160]
  fc:	orr	x0, x0, x2
 100:	orr	x0, x0, #0x1
 104:	str	x0, [sp, #144]
 108:	tbnz	w1, #0, 3b8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3b8>
 10c:	tst	x1, #0xfffffffffffffffe
 110:	b.ne	3b8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3b8>  // b.any
 114:	ldr	x0, [sp, #152]
 118:	cbz	x0, 128 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x128>
 11c:	ldr	x1, [x0]
 120:	ldr	x1, [x1, #8]
 124:	blr	x1
 128:	ldr	x0, [sp, #168]
 12c:	tbnz	w0, #0, 3c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3c0>
 130:	tst	x0, #0xfffffffffffffffe
 134:	b.ne	3c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3c0>  // b.any
 138:	add	x21, x21, #0x8
 13c:	cmp	x24, x21
 140:	ldr	x0, [sp, #144]
 144:	b.ne	a8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xa8>  // b.any
 148:	ldp	x25, x26, [sp, #64]
 14c:	orr	x0, x0, #0x1
 150:	ldr	x1, [x28]
 154:	ldr	x1, [x1, #8]
 158:	str	x0, [x19]
 15c:	mov	x0, x28
 160:	blr	x1
 164:	mov	x0, x19
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x27, x28, [sp, #80]
 178:	ldp	x29, x30, [sp], #192
 17c:	ret
 180:	add	x0, sp, #0xb8
 184:	mov	x1, x20
 188:	mov	x8, x19
 18c:	str	x28, [sp, #184]
 190:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 194:	ldr	x0, [sp, #184]
 198:	cbz	x0, 304 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x304>
 19c:	ldr	x1, [x0]
 1a0:	ldr	x1, [x1, #8]
 1a4:	blr	x1
 1a8:	mov	x0, x19
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x23, x24, [sp, #48]
 1b4:	ldp	x27, x28, [sp, #80]
 1b8:	ldp	x29, x30, [sp], #192
 1bc:	ret
 1c0:	ldr	x0, [sp, #160]
 1c4:	orr	x1, x2, #0x1
 1c8:	str	x1, [sp, #168]
 1cc:	ands	x0, x0, #0xfffffffffffffffe
 1d0:	b.eq	2fc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2fc>  // b.none
 1d4:	ldr	x4, [x2]
 1d8:	orr	x0, x0, #0x1
 1dc:	ldr	x1, [x23]
 1e0:	str	x1, [sp, #112]
 1e4:	ldr	x4, [x4, #48]
 1e8:	str	x0, [sp, #160]
 1ec:	mov	x0, x2
 1f0:	blr	x4
 1f4:	tst	w0, #0xff
 1f8:	ldr	x1, [sp, #112]
 1fc:	ldr	x0, [sp, #160]
 200:	b.ne	30c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x30c>  // b.any
 204:	ands	x0, x0, #0xfffffffffffffffe
 208:	mov	x2, #0x0                   	// #0
 20c:	b.ne	398 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x398>  // b.any
 210:	ldr	x1, [sp, #168]
 214:	mov	x0, #0x20                  	// #32
 218:	stp	xzr, xzr, [sp, #160]
 21c:	and	x1, x1, #0xfffffffffffffffe
 220:	stp	x2, x1, [sp, #176]
 224:	bl	0 <_Znwm>
 228:	mov	x4, x0
 22c:	mov	x2, x0
 230:	ldr	x0, [sp, #184]
 234:	str	x22, [x4], #8
 238:	ldr	x1, [x23]
 23c:	str	xzr, [x2, #8]
 240:	stp	x2, x1, [sp, #112]
 244:	ldr	x2, [x0]
 248:	str	x4, [sp, #128]
 24c:	ldr	x2, [x2, #48]
 250:	stp	xzr, xzr, [x4, #8]
 254:	blr	x2
 258:	tst	w0, #0xff
 25c:	ldp	x1, x4, [sp, #120]
 260:	b.ne	56c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x56c>  // b.any
 264:	ldr	x0, [sp, #176]
 268:	str	x4, [sp, #120]
 26c:	ldr	x2, [x0]
 270:	ldr	x2, [x2, #48]
 274:	blr	x2
 278:	tst	w0, #0xff
 27c:	b.ne	56c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x56c>  // b.any
 280:	ldr	x4, [sp, #120]
 284:	ldp	x0, x1, [x4, #8]
 288:	cmp	x0, x1
 28c:	b.eq	530 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x530>  // b.none
 290:	ldr	x2, [sp, #184]
 294:	str	xzr, [sp, #184]
 298:	str	x2, [x0], #8
 29c:	str	x0, [x4, #8]
 2a0:	cmp	x0, x1
 2a4:	b.eq	51c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x51c>  // b.none
 2a8:	ldr	x1, [sp, #176]
 2ac:	str	xzr, [sp, #176]
 2b0:	str	x1, [x0], #8
 2b4:	str	x0, [x4, #8]
 2b8:	ldr	x0, [sp, #176]
 2bc:	ldr	x1, [sp, #112]
 2c0:	and	x2, x1, #0xfffffffffffffffe
 2c4:	cbz	x0, 2dc <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2dc>
 2c8:	ldr	x1, [x0]
 2cc:	str	x2, [sp, #112]
 2d0:	ldr	x1, [x1, #8]
 2d4:	blr	x1
 2d8:	ldr	x2, [sp, #112]
 2dc:	ldr	x0, [sp, #184]
 2e0:	cbz	x0, e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 2e4:	ldr	x1, [x0]
 2e8:	str	x2, [sp, #112]
 2ec:	ldr	x1, [x1, #8]
 2f0:	blr	x1
 2f4:	ldr	x2, [sp, #112]
 2f8:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 2fc:	stp	xzr, xzr, [sp, #160]
 300:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 304:	ldp	x23, x24, [sp, #48]
 308:	b	2c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2c>
 30c:	ldr	x2, [sp, #168]
 310:	ands	x0, x0, #0xfffffffffffffffe
 314:	and	x2, x2, #0xfffffffffffffffe
 318:	b.ne	370 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x370>  // b.any
 31c:	mov	x4, #0x0                   	// #0
 320:	add	x0, x2, #0x8
 324:	str	xzr, [sp, #160]
 328:	ldp	x1, x2, [x0, #8]
 32c:	str	x4, [sp, #184]
 330:	cmp	x1, x2
 334:	b.eq	510 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x510>  // b.none
 338:	str	xzr, [sp, #184]
 33c:	str	x4, [x1], #8
 340:	str	x1, [x0, #8]
 344:	ldr	x0, [sp, #184]
 348:	cbz	x0, 358 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x358>
 34c:	ldr	x1, [x0]
 350:	ldr	x1, [x1, #8]
 354:	blr	x1
 358:	ldr	x2, [sp, #168]
 35c:	str	xzr, [sp, #168]
 360:	and	x2, x2, #0xfffffffffffffffe
 364:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 368:	add	x0, sp, #0x90
 36c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 370:	ldr	x4, [x0]
 374:	str	x2, [sp, #112]
 378:	ldr	x4, [x4, #48]
 37c:	blr	x4
 380:	tst	w0, #0xff
 384:	ldr	x2, [sp, #112]
 388:	b.ne	3c8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3c8>  // b.any
 38c:	ldr	x4, [sp, #160]
 390:	and	x4, x4, #0xfffffffffffffffe
 394:	b	320 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x320>
 398:	ldr	x2, [x0]
 39c:	ldr	x2, [x2, #48]
 3a0:	blr	x2
 3a4:	tst	w0, #0xff
 3a8:	b.ne	43c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x43c>  // b.any
 3ac:	ldr	x2, [sp, #160]
 3b0:	and	x2, x2, #0xfffffffffffffffe
 3b4:	b	210 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x210>
 3b8:	mov	x0, x25
 3bc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 3c0:	add	x0, sp, #0xa8
 3c4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 3c8:	ldr	x6, [sp, #160]
 3cc:	add	x0, x2, #0x8
 3d0:	str	xzr, [sp, #160]
 3d4:	and	x6, x6, #0xfffffffffffffffe
 3d8:	ldp	x2, x5, [x6, #8]
 3dc:	cmp	x2, x5
 3e0:	b.ne	404 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x404>  // b.any
 3e4:	b	428 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x428>
 3e8:	ldr	x4, [x2]
 3ec:	str	xzr, [x2]
 3f0:	str	x4, [x1], #8
 3f4:	str	x1, [x0, #8]
 3f8:	add	x2, x2, #0x8
 3fc:	cmp	x5, x2
 400:	b.eq	428 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x428>  // b.none
 404:	ldp	x1, x4, [x0, #8]
 408:	cmp	x1, x4
 40c:	b.ne	3e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3e8>  // b.any
 410:	stp	x0, x2, [sp, #112]
 414:	stp	x6, x5, [sp, #128]
 418:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 41c:	ldp	x0, x2, [sp, #112]
 420:	ldp	x6, x5, [sp, #128]
 424:	b	3f8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3f8>
 428:	ldr	x1, [x6]
 42c:	mov	x0, x6
 430:	ldr	x1, [x1, #8]
 434:	blr	x1
 438:	b	358 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x358>
 43c:	ldp	x0, x1, [sp, #160]
 440:	str	xzr, [sp, #168]
 444:	and	x0, x0, #0xfffffffffffffffe
 448:	and	x1, x1, #0xfffffffffffffffe
 44c:	ldr	x3, [x0, #8]!
 450:	str	x3, [sp, #128]
 454:	ldp	x2, x4, [x0, #8]
 458:	str	x1, [sp, #184]
 45c:	cmp	x2, x4
 460:	b.eq	55c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x55c>  // b.none
 464:	cmp	x3, x2
 468:	add	x4, x2, #0x8
 46c:	b.eq	54c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x54c>  // b.none
 470:	mov	x1, x2
 474:	ldur	x5, [x2, #-8]
 478:	stur	xzr, [x2, #-8]
 47c:	str	x5, [x1], #-8
 480:	str	x4, [x0, #8]
 484:	ldr	x0, [sp, #128]
 488:	sub	x2, x1, x0
 48c:	cmp	x2, #0x0
 490:	asr	x2, x2, #3
 494:	b.gt	4a0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4a0>
 498:	b	4c8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4c8>
 49c:	sub	x1, x1, #0x8
 4a0:	ldp	x4, x0, [x1, #-8]
 4a4:	stp	xzr, x4, [x1, #-8]
 4a8:	cbz	x0, 4c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4c0>
 4ac:	ldr	x4, [x0]
 4b0:	stp	x2, x1, [sp, #112]
 4b4:	ldr	x4, [x4, #8]
 4b8:	blr	x4
 4bc:	ldp	x2, x1, [sp, #112]
 4c0:	subs	x2, x2, #0x1
 4c4:	b.ne	49c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x49c>  // b.any
 4c8:	ldr	x2, [sp, #128]
 4cc:	ldr	x1, [sp, #184]
 4d0:	str	xzr, [sp, #184]
 4d4:	ldr	x0, [x2]
 4d8:	str	x1, [x2]
 4dc:	cbz	x0, 4ec <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4ec>
 4e0:	ldr	x1, [x0]
 4e4:	ldr	x1, [x1, #8]
 4e8:	blr	x1
 4ec:	ldr	x0, [sp, #184]
 4f0:	cbz	x0, 500 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x500>
 4f4:	ldr	x1, [x0]
 4f8:	ldr	x1, [x1, #8]
 4fc:	blr	x1
 500:	ldr	x2, [sp, #160]
 504:	str	xzr, [sp, #160]
 508:	and	x2, x2, #0xfffffffffffffffe
 50c:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 510:	mov	x2, x27
 514:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 518:	b	344 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x344>
 51c:	ldr	x2, [sp, #104]
 520:	mov	x1, x0
 524:	mov	x0, x4
 528:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 52c:	b	2b8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2b8>
 530:	mov	x0, x4
 534:	mov	x2, x27
 538:	str	x4, [sp, #120]
 53c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 540:	ldr	x4, [sp, #120]
 544:	ldp	x0, x1, [x4, #8]
 548:	b	2a0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2a0>
 54c:	str	xzr, [sp, #184]
 550:	str	x1, [x3]
 554:	str	x4, [x0, #8]
 558:	b	4ec <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4ec>
 55c:	mov	x1, x3
 560:	mov	x2, x27
 564:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 568:	b	4ec <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4ec>
 56c:	adrp	x3, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 570:	adrp	x1, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 574:	adrp	x0, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 578:	add	x3, x3, #0x0
 57c:	add	x1, x1, #0x0
 580:	add	x0, x0, #0x0
 584:	mov	w2, #0x181                 	// #385
 588:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #96]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #96]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	ldrb	w1, [x0, #96]
   c:	stp	x19, x20, [sp, #16]
  10:	tbnz	w1, #1, 8c <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x8c>
  14:	mov	x20, x0
  18:	ldr	x19, [x0]
  1c:	tbz	w1, #0, 40 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x40>
  20:	cbz	x19, 6c <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x6c>
  24:	ldr	x1, [x19]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ldr	x1, [x1, #8]
  38:	mov	x16, x1
  3c:	br	x16
  40:	str	x21, [sp, #32]
  44:	ldr	x21, [x0, #8]
  48:	cmp	x21, x19
  4c:	b.eq	64 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x64>  // b.none
  50:	ldr	x0, [x19], #24
  54:	bl	0 <free>
  58:	cmp	x21, x19
  5c:	b.ne	50 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x50>  // b.any
  60:	ldr	x19, [x20]
  64:	cbnz	x19, 78 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x78>
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <_ZdlPv>
  8c:	str	x21, [sp, #32]
  90:	bl	0 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>:
   0:	add	x3, x0, #0x80
   4:	adrp	x2, 0 <_ZTVN4llvm2cl6OptionE>
   8:	ldr	x5, [x0, #8]
   c:	dup	v0.2d, x3
  10:	ldr	x2, [x2]
  14:	adrp	x4, 0 <_ZN4llvm2cl15GeneralCategoryE>
  18:	and	x3, x5, #0x80000000
  1c:	ubfiz	x1, x1, #21, #2
  20:	ldr	x4, [x4]
  24:	orr	x1, x1, x3
  28:	add	x2, x2, #0x10
  2c:	add	x6, x0, #0x50
  30:	mov	x5, #0x1                   	// #1
  34:	mov	x3, #0x100000001           	// #4294967297
  38:	stp	x2, x1, [x0]
  3c:	stp	xzr, xzr, [x0, #16]
  40:	stp	xzr, xzr, [x0, #32]
  44:	stp	xzr, xzr, [x0, #48]
  48:	stp	x6, x3, [x0, #64]
  4c:	stp	x4, xzr, [x0, #80]
  50:	str	q0, [x0, #96]
  54:	str	x5, [x0, #112]
  58:	str	wzr, [x0, #120]
  5c:	ret

0000000000000060 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
  60:	stp	x29, x30, [sp, #-160]!
  64:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
  68:	mov	w6, #0x1                   	// #1
  6c:	mov	x29, sp
  70:	stp	x19, x20, [sp, #16]
  74:	mov	x5, #0x1                   	// #1
  78:	ldrh	w3, [x8]
  7c:	stp	x21, x22, [sp, #32]
  80:	add	x21, x8, #0x38
  84:	ldrb	w2, [x8, #8]
  88:	stp	x23, x24, [sp, #48]
  8c:	and	w3, w3, #0xfffffe00
  90:	ldrb	w4, [x8, #16]
  94:	ldr	x1, [x8, #24]
  98:	and	w2, w2, #0xfffffff8
  9c:	orr	w2, w2, w6
  a0:	ldr	d0, [x0]
  a4:	and	x1, x1, #0xff800000
  a8:	orr	w3, w3, #0x10
  ac:	and	w4, w4, #0xfffffffc
  b0:	orr	x1, x1, #0x8
  b4:	strh	w3, [x8]
  b8:	mov	x19, x8
  bc:	str	wzr, [x8, #4]
  c0:	mov	x0, x21
  c4:	strb	w2, [x8, #8]
  c8:	str	w6, [x8, #12]
  cc:	strb	w4, [x8, #16]
  d0:	str	wzr, [x8, #20]
  d4:	stp	x1, x5, [x8, #24]
  d8:	str	xzr, [x8, #48]
  dc:	str	d0, [x8, #40]
  e0:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
  e4:	adrp	x3, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
  e8:	add	x2, x3, #0x0
  ec:	ldrb	w0, [x19]
  f0:	ldrb	w1, [x2, #744]
  f4:	and	w4, w0, #0xffffffc1
  f8:	ldrb	w7, [x2, #944]
  fc:	ldrb	w0, [x2, #1144]
 100:	ldrb	w6, [x2, #1344]
 104:	ubfiz	w1, w1, #2, #6
 108:	ldrb	w5, [x2, #1544]
 10c:	ubfiz	w7, w7, #1, #7
 110:	orr	w1, w1, w7
 114:	ubfiz	w0, w0, #3, #5
 118:	orr	w0, w1, w0
 11c:	ubfiz	w1, w6, #4, #4
 120:	orr	w0, w0, w1
 124:	ubfiz	w1, w5, #5, #3
 128:	orr	w0, w0, w1
 12c:	ldrb	w5, [x2, #2352]
 130:	and	w0, w0, #0x3e
 134:	ldr	w1, [x2, #136]
 138:	orr	w0, w0, w4
 13c:	strb	w0, [x19]
 140:	str	w1, [x19, #32]
 144:	bfi	w0, w5, #6, #1
 148:	ldr	w1, [x2, #1744]
 14c:	strb	w0, [x19]
 150:	ldr	w0, [x2, #2552]
 154:	str	w1, [x19, #48]
 158:	cbz	w0, 160 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x100>
 15c:	str	w0, [x19, #28]
 160:	add	x3, x3, #0x0
 164:	adrp	x23, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 168:	add	x1, x3, #0xfb8
 16c:	add	x20, x23, #0x0
 170:	ldrh	w7, [x19]
 174:	mov	w6, #0x72                  	// #114
 178:	ldrb	w0, [x3, #3160]
 17c:	mov	w5, #0xffffff8d            	// #-115
 180:	ldrb	w2, [x1, #136]
 184:	and	w7, w7, #0xfffffe7f
 188:	ldrb	w4, [x3, #3360]
 18c:	add	x22, sp, #0x40
 190:	ldrb	w8, [x20, #208]
 194:	ubfiz	w0, w0, #8, #8
 198:	ldrb	w9, [x20, #8]
 19c:	ubfiz	w2, w2, #1, #7
 1a0:	ldrb	w1, [x20, #408]
 1a4:	ubfiz	w4, w4, #7, #9
 1a8:	orr	w2, w2, w9
 1ac:	ubfiz	w8, w8, #2, #6
 1b0:	orr	w0, w0, w4
 1b4:	orr	w2, w2, w8
 1b8:	ubfiz	w1, w1, #3, #5
 1bc:	ldrb	w4, [x3, #3960]
 1c0:	orr	w2, w2, w1
 1c4:	and	w0, w0, #0x180
 1c8:	ldrb	w1, [x19, #24]
 1cc:	orr	w0, w0, w7
 1d0:	ldrb	w7, [x19, #16]
 1d4:	eor	w4, w4, #0x1
 1d8:	ldrb	w9, [x3, #3760]
 1dc:	strh	w0, [x19]
 1e0:	bfxil	w1, w2, #0, #4
 1e4:	ldrb	w8, [x19, #8]
 1e8:	bfxil	w7, w4, #0, #1
 1ec:	ldrb	w2, [x20, #1616]
 1f0:	mov	x0, x22
 1f4:	ldrb	w4, [x20, #808]
 1f8:	ldr	w3, [x3, #3560]
 1fc:	bfxil	w8, w9, #0, #1
 200:	strb	w1, [x19, #24]
 204:	ubfiz	w2, w2, #4, #4
 208:	ldrh	w1, [x20, #680]
 20c:	ubfiz	w4, w4, #14, #2
 210:	strb	w8, [x19, #8]
 214:	cmp	w1, #0x0
 218:	ldrb	w1, [x20, #1816]
 21c:	strb	w7, [x19, #16]
 220:	ldrb	w7, [x20, #2016]
 224:	str	w3, [x19, #4]
 228:	cset	w3, ne  // ne = any
 22c:	ldrh	w8, [x19, #24]
 230:	ubfiz	w1, w1, #1, #7
 234:	ldrb	w9, [x20, #608]
 238:	ubfiz	w7, w7, #5, #3
 23c:	and	w8, w8, #0x3f
 240:	orr	w1, w2, w1
 244:	orr	w1, w1, w7
 248:	orr	w9, w4, w9, lsl #6
 24c:	ldrb	w4, [x20, #2216]
 250:	orr	w3, w9, w3, lsl #15
 254:	orr	w2, w3, w8
 258:	strh	w2, [x19, #24]
 25c:	ubfiz	w3, w4, #6, #2
 260:	ldrb	w2, [x19, #26]
 264:	orr	w1, w1, w3
 268:	ldr	w3, [x20, #1008]
 26c:	and	w2, w2, w5
 270:	and	w1, w1, w6
 274:	orr	w1, w1, w2
 278:	strb	w1, [x19, #26]
 27c:	str	w3, [x19, #52]
 280:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 284:	ldrb	w4, [x20, #2416]
 288:	mov	w5, #0x281                 	// #641
 28c:	ldrb	w2, [x20, #2616]
 290:	mov	w6, #0xfffffd7e            	// #-642
 294:	ldrb	w0, [x20, #3016]
 298:	add	x1, x20, #0xc90
 29c:	ldrh	w3, [sp, #64]
 2a0:	orr	w2, w4, w2, lsl #7
 2a4:	ldr	w4, [x20, #2816]
 2a8:	ubfiz	w0, w0, #9, #7
 2ac:	and	w3, w3, w6
 2b0:	orr	w2, w2, w0
 2b4:	add	x0, x22, #0x8
 2b8:	and	w2, w2, w5
 2bc:	str	w4, [sp, #68]
 2c0:	orr	w2, w2, w3
 2c4:	strh	w2, [sp, #64]
 2c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2cc:	ldrb	w7, [x20, #3472]
 2d0:	add	x8, x22, #0x18
 2d4:	ldrb	w2, [sp, #64]
 2d8:	ldrb	w6, [x20, #3672]
 2dc:	ldrb	w0, [x20, #3872]
 2e0:	bfi	w2, w7, #2, #1
 2e4:	ldrb	w3, [sp, #65]
 2e8:	ldrh	w9, [x19, #56]
 2ec:	bfi	w2, w6, #3, #1
 2f0:	and	x13, x3, #0x1
 2f4:	ubfx	x12, x3, #1, #1
 2f8:	ubfx	x11, x3, #2, #1
 2fc:	bfi	w2, w0, #4, #1
 300:	ubfiz	w13, w13, #8, #8
 304:	and	x16, x2, #0x1
 308:	ubfiz	w12, w12, #9, #7
 30c:	ubfx	x5, x2, #1, #1
 310:	ubfx	x1, x2, #5, #1
 314:	ubfx	x14, x2, #6, #1
 318:	ubfx	x4, x2, #7, #1
 31c:	ubfiz	w5, w5, #1, #15
 320:	ubfiz	w15, w1, #5, #11
 324:	orr	w5, w5, w16
 328:	and	w4, w4, #0xff
 32c:	orr	w1, w5, w7, lsl #2
 330:	ubfiz	w5, w14, #6, #10
 334:	orr	w1, w1, w6, lsl #3
 338:	ubfiz	w4, w4, #7, #9
 33c:	orr	w1, w1, w0, lsl #4
 340:	ubfx	x3, x3, #3, #1
 344:	orr	w1, w1, w15
 348:	ubfiz	w11, w11, #10, #6
 34c:	orr	w0, w1, w5
 350:	ubfiz	w3, w3, #11, #5
 354:	orr	w0, w0, w4
 358:	ldr	w10, [sp, #68]
 35c:	orr	w0, w0, w13
 360:	strb	w2, [sp, #64]
 364:	orr	w0, w0, w12
 368:	orr	w0, w0, w11
 36c:	orr	w0, w0, w3
 370:	ldr	x1, [sp, #72]
 374:	bfxil	w9, w0, #0, #12
 378:	strh	w9, [x19, #56]
 37c:	ldr	x0, [x19, #64]
 380:	str	w10, [x21, #4]
 384:	cmp	x1, x8
 388:	b.eq	574 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x514>  // b.none
 38c:	add	x2, x19, #0x50
 390:	add	x4, x19, #0x40
 394:	cmp	x0, x2
 398:	ldp	x3, x2, [sp, #80]
 39c:	b.eq	500 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4a0>  // b.none
 3a0:	ldr	x4, [x4, #16]
 3a4:	stp	x1, x3, [x19, #64]
 3a8:	str	x2, [x19, #80]
 3ac:	cbz	x0, 508 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4a8>
 3b0:	str	x0, [sp, #72]
 3b4:	str	x4, [sp, #88]
 3b8:	str	xzr, [sp, #80]
 3bc:	add	x2, x22, #0x38
 3c0:	strb	wzr, [x0]
 3c4:	ldr	x1, [sp, #104]
 3c8:	ldr	x0, [x19, #96]
 3cc:	cmp	x1, x2
 3d0:	b.eq	52c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4cc>  // b.none
 3d4:	add	x2, x19, #0x70
 3d8:	add	x4, x19, #0x60
 3dc:	cmp	x0, x2
 3e0:	ldp	x3, x2, [sp, #112]
 3e4:	b.eq	5a0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x540>  // b.none
 3e8:	ldr	x4, [x4, #16]
 3ec:	stp	x1, x3, [x19, #96]
 3f0:	str	x2, [x19, #112]
 3f4:	cbz	x0, 5a8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x548>
 3f8:	str	x0, [sp, #104]
 3fc:	str	x4, [sp, #120]
 400:	str	xzr, [sp, #112]
 404:	add	x1, x19, #0x80
 408:	strb	wzr, [x0]
 40c:	ldur	q0, [sp, #136]
 410:	stp	xzr, xzr, [sp, #136]
 414:	ldr	x24, [x1, #8]
 418:	ldr	x21, [x19, #128]
 41c:	str	q0, [x19, #128]
 420:	ldr	x2, [sp, #152]
 424:	str	x2, [x1, #16]
 428:	str	xzr, [sp, #152]
 42c:	cmp	x21, x24
 430:	mov	x20, x21
 434:	b.eq	458 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3f8>  // b.none
 438:	mov	x1, x20
 43c:	add	x20, x20, #0x20
 440:	ldr	x0, [x1], #16
 444:	cmp	x0, x1
 448:	b.eq	558 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4f8>  // b.none
 44c:	bl	0 <_ZdlPv>
 450:	cmp	x24, x20
 454:	b.ne	438 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3d8>  // b.any
 458:	cbz	x21, 464 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x404>
 45c:	mov	x0, x21
 460:	bl	0 <_ZdlPv>
 464:	ldp	x20, x21, [sp, #136]
 468:	cmp	x20, x21
 46c:	b.eq	494 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x434>  // b.none
 470:	mov	x1, x20
 474:	add	x20, x20, #0x20
 478:	ldr	x0, [x1], #16
 47c:	cmp	x0, x1
 480:	b.eq	564 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x504>  // b.none
 484:	bl	0 <_ZdlPv>
 488:	cmp	x21, x20
 48c:	b.ne	470 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x410>  // b.any
 490:	ldr	x21, [sp, #136]
 494:	cbz	x21, 4a0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x440>
 498:	mov	x0, x21
 49c:	bl	0 <_ZdlPv>
 4a0:	ldr	x0, [sp, #104]
 4a4:	add	x1, x22, #0x38
 4a8:	cmp	x0, x1
 4ac:	b.eq	4b4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x454>  // b.none
 4b0:	bl	0 <_ZdlPv>
 4b4:	ldr	x0, [sp, #72]
 4b8:	add	x22, x22, #0x18
 4bc:	cmp	x0, x22
 4c0:	b.eq	4c8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x468>  // b.none
 4c4:	bl	0 <_ZdlPv>
 4c8:	add	x23, x23, #0x0
 4cc:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 4d0:	add	x1, x1, #0x0
 4d4:	mov	x0, x19
 4d8:	ldp	x21, x22, [sp, #32]
 4dc:	ldr	w2, [x1, #328]
 4e0:	ldr	w3, [x23, #4072]
 4e4:	ldr	w1, [x1, #936]
 4e8:	ldp	x23, x24, [sp, #48]
 4ec:	stp	w3, w2, [x19, #36]
 4f0:	str	w1, [x19, #44]
 4f4:	ldp	x19, x20, [sp, #16]
 4f8:	ldp	x29, x30, [sp], #160
 4fc:	ret
 500:	stp	x1, x3, [x19, #64]
 504:	str	x2, [x19, #80]
 508:	add	x0, x22, #0x18
 50c:	str	x0, [sp, #72]
 510:	str	xzr, [sp, #80]
 514:	add	x2, x22, #0x38
 518:	strb	wzr, [x0]
 51c:	ldr	x1, [sp, #104]
 520:	ldr	x0, [x19, #96]
 524:	cmp	x1, x2
 528:	b.ne	3d4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x374>  // b.any
 52c:	ldr	x2, [sp, #112]
 530:	cbz	x2, 548 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4e8>
 534:	cmp	x2, #0x1
 538:	b.eq	5b4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x554>  // b.none
 53c:	bl	0 <memcpy>
 540:	ldr	x0, [x19, #96]
 544:	ldr	x2, [sp, #112]
 548:	str	x2, [x19, #104]
 54c:	strb	wzr, [x0, x2]
 550:	ldr	x0, [sp, #104]
 554:	b	400 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3a0>
 558:	cmp	x24, x20
 55c:	b.ne	438 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3d8>  // b.any
 560:	b	458 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3f8>
 564:	cmp	x21, x20
 568:	b.ne	470 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x410>  // b.any
 56c:	ldr	x21, [sp, #136]
 570:	b	494 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x434>
 574:	ldr	x2, [sp, #80]
 578:	cbz	x2, 590 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x530>
 57c:	cmp	x2, #0x1
 580:	b.eq	5c8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x568>  // b.none
 584:	bl	0 <memcpy>
 588:	ldr	x0, [x19, #64]
 58c:	ldr	x2, [sp, #80]
 590:	str	x2, [x19, #72]
 594:	strb	wzr, [x0, x2]
 598:	ldr	x0, [sp, #72]
 59c:	b	3b8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x358>
 5a0:	stp	x1, x3, [x19, #96]
 5a4:	str	x2, [x19, #112]
 5a8:	add	x0, x22, #0x38
 5ac:	str	x0, [sp, #104]
 5b0:	b	400 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3a0>
 5b4:	ldrb	w1, [sp, #120]
 5b8:	strb	w1, [x0]
 5bc:	ldr	x0, [x19, #96]
 5c0:	ldr	x2, [sp, #112]
 5c4:	b	548 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4e8>
 5c8:	ldrb	w1, [sp, #88]
 5cc:	strb	w1, [x0]
 5d0:	ldr	x0, [x19, #64]
 5d4:	ldr	x2, [sp, #80]
 5d8:	b	590 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x530>
 5dc:	nop

00000000000005e0 <_ZN3lld24getRelocModelFromCMModelEv>:
 5e0:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 5e4:	add	x0, x0, #0x0
 5e8:	add	x1, x0, #0x580
 5ec:	ldrh	w0, [x0, #1416]
 5f0:	cbz	w0, 60c <_ZN3lld24getRelocModelFromCMModelEv+0x2c>
 5f4:	ldr	w2, [x1, #136]
 5f8:	mov	x0, #0x0                   	// #0
 5fc:	mov	w1, #0x1                   	// #1
 600:	bfxil	x0, x2, #0, #32
 604:	bfi	x0, x1, #32, #8
 608:	ret
 60c:	mov	w1, #0x0                   	// #0
 610:	mov	x0, #0x0                   	// #0
 614:	bfi	x0, x1, #32, #8
 618:	ret
 61c:	nop

0000000000000620 <_ZN3lld23getCodeModelFromCMModelEv>:
 620:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 624:	add	x0, x0, #0x0
 628:	add	x1, x0, #0x7e0
 62c:	ldrh	w0, [x0, #2024]
 630:	cbz	w0, 64c <_ZN3lld23getCodeModelFromCMModelEv+0x2c>
 634:	ldr	w2, [x1, #136]
 638:	mov	x0, #0x0                   	// #0
 63c:	mov	w1, #0x1                   	// #1
 640:	bfxil	x0, x2, #0, #32
 644:	bfi	x0, x1, #32, #8
 648:	ret
 64c:	mov	w1, #0x0                   	// #0
 650:	mov	x0, #0x0                   	// #0
 654:	bfi	x0, x1, #32, #8
 658:	ret
 65c:	nop

0000000000000660 <_ZN3lld9getCPUStrB5cxx11Ev>:
 660:	stp	x29, x30, [sp, #-64]!
 664:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 668:	add	x0, x0, #0x0
 66c:	mov	x29, sp
 670:	adrp	x1, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 674:	add	x1, x1, #0x0
 678:	stp	x19, x20, [sp, #16]
 67c:	mov	x19, x8
 680:	add	x20, x8, #0x10
 684:	stp	x21, x22, [sp, #32]
 688:	add	x22, x0, #0xa40
 68c:	add	x0, x0, #0xac8
 690:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 694:	cbnz	w0, 6e8 <_ZN3lld9getCPUStrB5cxx11Ev+0x88>
 698:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 69c:	mov	x22, x0
 6a0:	mov	x21, x1
 6a4:	cbz	x0, 738 <_ZN3lld9getCPUStrB5cxx11Ev+0xd8>
 6a8:	str	x20, [x19]
 6ac:	cmp	x1, #0xf
 6b0:	str	x1, [sp, #56]
 6b4:	mov	x0, x1
 6b8:	b.hi	75c <_ZN3lld9getCPUStrB5cxx11Ev+0xfc>  // b.pmore
 6bc:	cmp	x1, #0x1
 6c0:	b.ne	7d4 <_ZN3lld9getCPUStrB5cxx11Ev+0x174>  // b.any
 6c4:	ldrb	w1, [x22]
 6c8:	strb	w1, [x19, #16]
 6cc:	str	x0, [x19, #8]
 6d0:	strb	wzr, [x20, x0]
 6d4:	mov	x0, x19
 6d8:	ldp	x19, x20, [sp, #16]
 6dc:	ldp	x21, x22, [sp, #32]
 6e0:	ldp	x29, x30, [sp], #64
 6e4:	ret
 6e8:	ldr	x21, [x22, #144]
 6ec:	str	x20, [x19]
 6f0:	ldr	x22, [x22, #136]
 6f4:	cmn	x22, x21
 6f8:	ccmp	x22, #0x0, #0x0, ne  // ne = any
 6fc:	b.eq	7dc <_ZN3lld9getCPUStrB5cxx11Ev+0x17c>  // b.none
 700:	str	x21, [sp, #56]
 704:	cmp	x21, #0xf
 708:	b.hi	798 <_ZN3lld9getCPUStrB5cxx11Ev+0x138>  // b.pmore
 70c:	cmp	x21, #0x1
 710:	b.ne	754 <_ZN3lld9getCPUStrB5cxx11Ev+0xf4>  // b.any
 714:	ldrb	w0, [x22]
 718:	strb	w0, [x19, #16]
 71c:	str	x21, [x19, #8]
 720:	mov	x0, x19
 724:	strb	wzr, [x20, x21]
 728:	ldp	x19, x20, [sp, #16]
 72c:	ldp	x21, x22, [sp, #32]
 730:	ldp	x29, x30, [sp], #64
 734:	ret
 738:	stp	x20, xzr, [x19]
 73c:	mov	x0, x19
 740:	strb	wzr, [x19, #16]
 744:	ldp	x19, x20, [sp, #16]
 748:	ldp	x21, x22, [sp, #32]
 74c:	ldp	x29, x30, [sp], #64
 750:	ret
 754:	cbz	x21, 71c <_ZN3lld9getCPUStrB5cxx11Ev+0xbc>
 758:	b	7b8 <_ZN3lld9getCPUStrB5cxx11Ev+0x158>
 75c:	add	x1, sp, #0x38
 760:	mov	x0, x19
 764:	mov	x2, #0x0                   	// #0
 768:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 76c:	mov	x20, x0
 770:	str	x0, [x19]
 774:	ldr	x1, [sp, #56]
 778:	str	x1, [x19, #16]
 77c:	mov	x0, x20
 780:	mov	x2, x21
 784:	mov	x1, x22
 788:	bl	0 <memcpy>
 78c:	ldr	x20, [x19]
 790:	ldr	x0, [sp, #56]
 794:	b	6cc <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>
 798:	add	x1, sp, #0x38
 79c:	mov	x0, x19
 7a0:	mov	x2, #0x0                   	// #0
 7a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 7a8:	mov	x20, x0
 7ac:	str	x0, [x19]
 7b0:	ldr	x1, [sp, #56]
 7b4:	str	x1, [x19, #16]
 7b8:	mov	x2, x21
 7bc:	mov	x0, x20
 7c0:	mov	x1, x22
 7c4:	bl	0 <memcpy>
 7c8:	ldr	x20, [x19]
 7cc:	ldr	x21, [sp, #56]
 7d0:	b	71c <_ZN3lld9getCPUStrB5cxx11Ev+0xbc>
 7d4:	cbz	x1, 6cc <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>
 7d8:	b	77c <_ZN3lld9getCPUStrB5cxx11Ev+0x11c>
 7dc:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 7e0:	add	x0, x0, #0x0
 7e4:	bl	0 <_ZSt19__throw_logic_errorPKc>

00000000000007e8 <_ZN3lld9getMAttrsB5cxx11Ev>:
 7e8:	stp	x29, x30, [sp, #-96]!
 7ec:	mov	x29, sp
 7f0:	stp	x21, x22, [sp, #32]
 7f4:	adrp	x22, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 7f8:	add	x0, x22, #0x0
 7fc:	stp	x19, x20, [sp, #16]
 800:	mov	x21, x8
 804:	ldr	x1, [x0, #3016]
 808:	ldr	x20, [x0, #3024]
 80c:	stp	xzr, xzr, [x8]
 810:	sub	x20, x20, x1
 814:	str	xzr, [x8, #16]
 818:	cmp	xzr, x20, asr #5
 81c:	b.eq	934 <_ZN3lld9getMAttrsB5cxx11Ev+0x14c>  // b.none
 820:	stp	x23, x24, [sp, #48]
 824:	asr	x0, x20, #5
 828:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
 82c:	cmp	x0, x1
 830:	b.hi	94c <_ZN3lld9getMAttrsB5cxx11Ev+0x164>  // b.pmore
 834:	mov	x0, x20
 838:	bl	0 <_Znwm>
 83c:	mov	x19, x0
 840:	add	x22, x22, #0x0
 844:	dup	v0.2d, x19
 848:	add	x0, x22, #0xb40
 84c:	add	x20, x19, x20
 850:	str	x20, [x21, #16]
 854:	str	q0, [x21]
 858:	ldr	x24, [x0, #144]
 85c:	ldr	x22, [x22, #3016]
 860:	cmp	x22, x24
 864:	b.eq	8e4 <_ZN3lld9getMAttrsB5cxx11Ev+0xfc>  // b.none
 868:	str	x25, [sp, #64]
 86c:	add	x25, sp, #0x58
 870:	b	894 <_ZN3lld9getMAttrsB5cxx11Ev+0xac>
 874:	ldrb	w1, [x23]
 878:	strb	w1, [x19, #16]
 87c:	str	x20, [x19, #8]
 880:	add	x22, x22, #0x20
 884:	strb	wzr, [x0, x20]
 888:	cmp	x24, x22
 88c:	add	x19, x19, #0x20
 890:	b.eq	8e0 <_ZN3lld9getMAttrsB5cxx11Ev+0xf8>  // b.none
 894:	add	x0, x19, #0x10
 898:	ldr	x20, [x22, #8]
 89c:	str	x0, [x19]
 8a0:	ldr	x23, [x22]
 8a4:	cmn	x23, x20
 8a8:	ccmp	x23, #0x0, #0x0, ne  // ne = any
 8ac:	b.eq	940 <_ZN3lld9getMAttrsB5cxx11Ev+0x158>  // b.none
 8b0:	str	x20, [sp, #88]
 8b4:	cmp	x20, #0xf
 8b8:	b.hi	900 <_ZN3lld9getMAttrsB5cxx11Ev+0x118>  // b.pmore
 8bc:	cmp	x20, #0x1
 8c0:	b.eq	874 <_ZN3lld9getMAttrsB5cxx11Ev+0x8c>  // b.none
 8c4:	cbnz	x20, 91c <_ZN3lld9getMAttrsB5cxx11Ev+0x134>
 8c8:	str	x20, [x19, #8]
 8cc:	add	x22, x22, #0x20
 8d0:	strb	wzr, [x0, x20]
 8d4:	cmp	x24, x22
 8d8:	add	x19, x19, #0x20
 8dc:	b.ne	894 <_ZN3lld9getMAttrsB5cxx11Ev+0xac>  // b.any
 8e0:	ldr	x25, [sp, #64]
 8e4:	mov	x0, x21
 8e8:	ldp	x23, x24, [sp, #48]
 8ec:	str	x19, [x21, #8]
 8f0:	ldp	x19, x20, [sp, #16]
 8f4:	ldp	x21, x22, [sp, #32]
 8f8:	ldp	x29, x30, [sp], #96
 8fc:	ret
 900:	mov	x1, x25
 904:	mov	x0, x19
 908:	mov	x2, #0x0                   	// #0
 90c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 910:	ldr	x1, [sp, #88]
 914:	str	x0, [x19]
 918:	str	x1, [x19, #16]
 91c:	mov	x2, x20
 920:	mov	x1, x23
 924:	bl	0 <memcpy>
 928:	ldr	x0, [x19]
 92c:	ldr	x20, [sp, #88]
 930:	b	87c <_ZN3lld9getMAttrsB5cxx11Ev+0x94>
 934:	mov	x19, #0x0                   	// #0
 938:	stp	x23, x24, [sp, #48]
 93c:	b	840 <_ZN3lld9getMAttrsB5cxx11Ev+0x58>
 940:	adrp	x0, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE.constprop.0>
 944:	add	x0, x0, #0x0
 948:	bl	0 <_ZSt19__throw_logic_errorPKc>
 94c:	str	x25, [sp, #64]
 950:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #160]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x22, x21, [x19, #136]
  2c:	cmp	x22, x21
  30:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  34:	mov	x20, x22
  38:	mov	x1, x20
  3c:	add	x20, x20, #0x20
  40:	ldr	x0, [x1], #16
  44:	cmp	x0, x1
  48:	b.eq	6c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x6c>  // b.none
  4c:	bl	0 <_ZdlPv>
  50:	cmp	x21, x20
  54:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  58:	str	x22, [x19, #144]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	ret
  6c:	cmp	x21, x20
  70:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  74:	b	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.eq	28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>  // b.none
  24:	ret
  28:	mov	w0, #0x0                   	// #0
  2c:	cbz	x2, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	ldr	x1, [x1, #8]
  3c:	ldr	x0, [x3, #8]
  40:	bl	0 <memcmp>
  44:	cmp	w0, #0x0
  48:	cset	w0, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0, #96]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	cmp	x1, x0
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	40 <_ZN4llvm2cl5aliasD1Ev+0x40>  // b.none
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <free>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	c4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc4>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x20, x21
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x1, x19, #0x50
  a0:	cmp	x0, x1
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>  // b.none
  a8:	bl	0 <free>
  ac:	mov	x0, x19
  b0:	mov	x1, #0xe0                  	// #224
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x21, [sp, #32]
  bc:	ldp	x29, x30, [sp], #48
  c0:	b	0 <_ZdlPvm>
  c4:	cmp	x21, x20
  c8:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  cc:	ldr	x21, [x19, #136]
  d0:	b	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x19, x19, #0x50
  88:	cmp	x0, x19
  8c:	b.eq	9c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x9c>  // b.none
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	b	0 <free>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xb8>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x20, x21
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x19, x19, #0x50
  a0:	cmp	x0, x19
  a4:	b.eq	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xc8>  // b.none
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldr	x21, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <free>
  b8:	cmp	x21, x20
  bc:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  c0:	ldr	x21, [x19, #136]
  c4:	b	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldr	x21, [sp, #32]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w24, w1
  20:	ldr	x0, [x0, #24]
  24:	str	x25, [sp, #64]
  28:	str	wzr, [sp, #92]
  2c:	cbz	x0, d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  30:	mov	x22, x4
  34:	mov	x20, x5
  38:	stp	x4, x5, [sp, #96]
  3c:	ldr	w25, [x19, #184]
  40:	cbz	x25, e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  44:	ldr	x21, [x19, #176]
  48:	mov	x23, #0x0                   	// #0
  4c:	ldr	x0, [x21, #8]
  50:	cmp	x0, x20
  54:	b.eq	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x23, x23, #0x1
  5c:	cmp	x25, x23
  60:	b.eq	e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>  // b.none
  64:	ldr	x0, [x21, #56]
  68:	add	x21, x21, #0x30
  6c:	cmp	x0, x20
  70:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x20, 8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x21]
  7c:	mov	x2, x20
  80:	mov	x1, x22
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x21, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldr	w0, [x21, #40]
  98:	str	w0, [sp, #92]
  9c:	ldr	x1, [x19, #592]
  a0:	strh	w24, [x19, #12]
  a4:	str	w0, [x19, #136]
  a8:	cbz	x1, 164 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  ac:	ldr	x2, [x19, #600]
  b0:	add	x0, x19, #0x240
  b4:	add	x1, sp, #0x5c
  b8:	blr	x2
  bc:	mov	w0, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldr	x25, [sp, #64]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	mov	x22, x2
  dc:	mov	x20, x3
  e0:	stp	x2, x3, [sp, #96]
  e4:	b	3c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x3c>
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc0>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x9c>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x13, x0
   8:	mov	x12, x1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	mov	x7, x2
  1c:	ldp	x8, x9, [x13]
  20:	stp	x8, x9, [sp, #32]
  24:	mov	x6, x3
  28:	ldp	x8, x9, [x2]
  2c:	stp	x8, x9, [sp, #112]
  30:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
  34:	ldp	x8, x9, [x4]
  38:	stp	x8, x9, [sp, #192]
  3c:	ldr	d0, [x0]
  40:	ldp	x8, x9, [x13, #16]
  44:	stp	x8, x9, [sp, #48]
  48:	add	x1, x19, #0x10
  4c:	ldp	x8, x9, [x12, #16]
  50:	stp	x8, x9, [sp, #88]
  54:	mov	x0, x19
  58:	ldp	x8, x9, [x7, #16]
  5c:	stp	x8, x9, [sp, #128]
  60:	mov	x3, #0x28                  	// #40
  64:	ldp	x8, x9, [x6, #16]
  68:	stp	x8, x9, [sp, #168]
  6c:	mov	x2, #0x6                   	// #6
  70:	ldp	x8, x9, [x4, #16]
  74:	stp	x8, x9, [sp, #208]
  78:	add	x20, sp, #0x20
  7c:	ldp	x10, x11, [x12]
  80:	stp	x10, x11, [sp, #72]
  84:	ldr	x8, [x13, #32]
  88:	str	x8, [sp, #64]
  8c:	ldp	x10, x11, [x6]
  90:	stp	x10, x11, [sp, #152]
  94:	ldr	x8, [x12, #32]
  98:	str	x8, [sp, #104]
  9c:	ldr	x7, [x7, #32]
  a0:	ldp	x10, x11, [x5]
  a4:	str	x7, [sp, #144]
  a8:	ldr	x6, [x6, #32]
  ac:	str	x6, [sp, #184]
  b0:	ldp	x6, x7, [x5, #16]
  b4:	str	x1, [x19]
  b8:	ldr	x4, [x4, #32]
  bc:	str	x4, [sp, #224]
  c0:	ldr	x4, [x5, #32]
  c4:	str	d0, [x19, #8]
  c8:	stp	x10, x11, [sp, #232]
  cc:	stp	x6, x7, [sp, #248]
  d0:	str	x4, [sp, #264]
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w4, [x19, #8]
  dc:	mov	w0, #0x28                  	// #40
  e0:	ldr	x3, [x19]
  e4:	mov	x1, x20
  e8:	mov	x2, #0xf0                  	// #240
  ec:	umaddl	x0, w4, w0, x3
  f0:	bl	0 <memcpy>
  f4:	ldp	w0, w2, [x19, #8]
  f8:	mov	w1, w0
  fc:	add	x1, x1, #0x6
 100:	cmp	x1, x2
 104:	b.hi	120 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x120>  // b.pmore
 108:	add	w1, w0, #0x6
 10c:	str	w1, [x19, #8]
 110:	mov	x0, x19
 114:	ldp	x19, x20, [sp, #16]
 118:	ldp	x29, x30, [sp], #272
 11c:	ret
 120:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 124:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 128:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 12c:	add	x3, x3, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x0, x0, #0x0
 138:	mov	w2, #0x43                  	// #67
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	204 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x204>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x19, [sp, #112]
 128:	str	x0, [sp, #136]
 12c:	nop
 130:	ldp	x8, x0, [x25]
 134:	str	x0, [x22, #8]
 138:	ldp	x6, x7, [x25, #16]
 13c:	stp	x6, x7, [x22, #16]
 140:	mov	x0, x20
 144:	ldr	x26, [sp, #160]
 148:	str	x8, [x22]
 14c:	ldr	x6, [x25, #32]
 150:	mov	x27, x8
 154:	ldr	x3, [sp, #176]
 158:	stp	x3, x6, [sp, #96]
 15c:	ldr	w3, [x25, #16]
 160:	mov	x1, x8
 164:	mov	x2, x26
 168:	str	x6, [x22, #32]
 16c:	str	w3, [sp, #120]
 170:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 174:	ldr	w8, [x28, #184]
 178:	cmp	w0, w8
 17c:	b.ne	348 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x348>  // b.any
 180:	ldr	w1, [x28, #188]
 184:	cmp	w8, w1
 188:	mov	w19, w1
 18c:	b.cs	224 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.hs, b.nlast
 190:	mov	w9, #0x30                  	// #48
 194:	mov	w13, w8
 198:	ldr	x11, [x28, #176]
 19c:	umull	x9, w8, w9
 1a0:	add	x0, x11, x9
 1a4:	str	x27, [x11, x9]
 1a8:	ldr	x1, [x23]
 1ac:	mov	w7, #0x1                   	// #1
 1b0:	ldr	x2, [sp, #96]
 1b4:	stp	x26, x2, [x0, #8]
 1b8:	add	x1, x1, #0x10
 1bc:	ldr	x2, [sp, #104]
 1c0:	str	x2, [x0, #24]
 1c4:	ldr	w2, [sp, #120]
 1c8:	add	x13, x13, #0x1
 1cc:	str	x1, [x0, #32]
 1d0:	cmp	x13, x19
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	b.hi	328 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x328>  // b.pmore
 1e0:	ldr	x0, [x20, #8]
 1e4:	add	w8, w8, #0x1
 1e8:	str	w8, [x28, #184]
 1ec:	mov	x1, x27
 1f0:	mov	x2, x26
 1f4:	add	x25, x25, #0x28
 1f8:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1fc:	cmp	x21, x25
 200:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 204:	mov	x0, x28
 208:	ldp	x19, x20, [sp, #16]
 20c:	ldp	x21, x22, [sp, #32]
 210:	ldp	x23, x24, [sp, #48]
 214:	ldp	x25, x26, [sp, #64]
 218:	ldp	x27, x28, [sp, #80]
 21c:	ldp	x29, x30, [sp], #192
 220:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 224:	add	x1, x19, #0x2
 228:	mov	x10, #0xffffffff            	// #4294967295
 22c:	orr	x1, x1, x1, lsr #1
 230:	orr	x1, x1, x1, lsr #2
 234:	orr	x1, x1, x1, lsr #4
 238:	orr	x1, x1, x1, lsr #8
 23c:	orr	x1, x1, x1, lsr #16
 240:	orr	x1, x1, x1, lsr #32
 244:	add	x1, x1, #0x1
 248:	cmp	x1, x10
 24c:	b.hi	30c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 250:	add	x0, x1, x1, lsl #1
 254:	mov	x19, x1
 258:	str	w1, [sp, #124]
 25c:	lsl	x0, x0, #4
 260:	str	w8, [sp, #128]
 264:	str	x1, [sp, #144]
 268:	bl	0 <malloc>
 26c:	ldr	w8, [sp, #128]
 270:	mov	x11, x0
 274:	cbz	x0, 368 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x368>
 278:	mov	w9, #0x30                  	// #48
 27c:	mov	w13, w8
 280:	ldr	x0, [x28, #176]
 284:	umull	x9, w8, w9
 288:	mov	x12, x11
 28c:	add	x14, x0, x9
 290:	mov	x1, x0
 294:	cmp	x0, x14
 298:	b.eq	2d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2d8>  // b.none
 29c:	nop
 2a0:	ldp	x6, x7, [x1]
 2a4:	stp	x6, x7, [x12]
 2a8:	ldrb	w15, [x1, #44]
 2ac:	ldp	x6, x7, [x1, #16]
 2b0:	stp	x6, x7, [x12, #16]
 2b4:	ldr	w6, [x1, #40]
 2b8:	ldr	x2, [sp, #112]
 2bc:	str	x2, [x12, #32]
 2c0:	str	w6, [x12, #40]
 2c4:	add	x1, x1, #0x30
 2c8:	strb	w15, [x12, #44]
 2cc:	cmp	x14, x1
 2d0:	add	x12, x12, #0x30
 2d4:	b.ne	2a0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a0>  // b.any
 2d8:	cmp	x24, x0
 2dc:	b.eq	2fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e0:	str	x11, [sp, #128]
 2e4:	bl	0 <free>
 2e8:	ldr	w8, [x28, #184]
 2ec:	mov	w9, #0x30                  	// #48
 2f0:	ldr	x11, [sp, #128]
 2f4:	mov	w13, w8
 2f8:	umull	x9, w8, w9
 2fc:	ldr	w0, [sp, #124]
 300:	str	x11, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a0>
 30c:	mov	w0, #0xffffffd0            	// #-48
 310:	mov	w2, #0xffffffff            	// #-1
 314:	mov	x19, x10
 318:	mov	x1, x10
 31c:	movk	x0, #0x2f, lsl #32
 320:	str	w2, [sp, #124]
 324:	b	260 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x260>
 328:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x43                  	// #67
 344:	bl	0 <__assert_fail>
 348:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 354:	add	x3, x3, #0x0
 358:	add	x1, x1, #0x0
 35c:	add	x0, x0, #0x0
 360:	mov	w2, #0x355                 	// #853
 364:	bl	0 <__assert_fail>
 368:	ldr	x0, [sp, #136]
 36c:	mov	w1, #0x1                   	// #1
 370:	str	x11, [sp, #128]
 374:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 378:	ldr	w8, [x28, #184]
 37c:	ldr	x11, [sp, #128]
 380:	b	278 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x278>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x22, x4
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x25, x2
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x8, [x8]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	str	x12, [x28, #72]
  84:	stp	xzr, x11, [x28, #88]
  88:	str	x3, [sp, #96]
  8c:	add	x3, x0, #0x10
  90:	stp	x11, x26, [x28, #104]
  94:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	str	wzr, [x28, #120]
  9c:	str	x8, [x28, #80]
  a0:	ldr	x6, [x6]
  a4:	str	wzr, [x28, #136]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	add	x6, x6, #0x10
  b4:	strb	w26, [x28, #156]
  b8:	str	x3, [x20], #160
  bc:	mov	x3, #0x800000000           	// #34359738368
  c0:	ldr	x1, [x0]
  c4:	str	x28, [x20, #8]
  c8:	ldr	x7, [x7]
  cc:	str	x6, [x28, #160]
  d0:	stp	x24, x3, [x28, #176]
  d4:	mov	x0, x21
  d8:	str	x1, [x28, #592]
  dc:	str	x7, [x28, #600]
  e0:	ldr	x27, [sp, #96]
  e4:	str	x2, [sp, #96]
  e8:	bl	0 <strlen>
  ec:	mov	x2, x0
  f0:	mov	x1, x21
  f4:	mov	x0, x28
  f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  fc:	ldr	w21, [x22, #8]
 100:	ldr	x3, [x22]
 104:	mov	w1, #0x28                  	// #40
 108:	ldr	x0, [x27]
 10c:	umaddl	x21, w21, w1, x3
 110:	ldp	x2, x1, [x25]
 114:	cmp	x3, x21
 118:	ldr	w0, [x0]
 11c:	stp	x2, x1, [x28, #32]
 120:	str	w0, [x28, #136]
 124:	str	w0, [x28, #152]
 128:	strb	w26, [x28, #156]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x3
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x19, [sp, #112]
 144:	str	x0, [sp, #136]
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #96]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w8, [x28, #184]
 190:	cmp	w0, w8
 194:	b.ne	360 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x360>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w8, w1
 1a0:	mov	w19, w1
 1a4:	b.cs	23c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a8:	mov	w9, #0x30                  	// #48
 1ac:	mov	w13, w8
 1b0:	ldr	x11, [x28, #176]
 1b4:	umull	x9, w8, w9
 1b8:	add	x0, x11, x9
 1bc:	str	x27, [x11, x9]
 1c0:	ldr	x1, [x23]
 1c4:	mov	w7, #0x1                   	// #1
 1c8:	ldr	x2, [sp, #96]
 1cc:	stp	x26, x2, [x0, #8]
 1d0:	add	x1, x1, #0x10
 1d4:	ldr	x2, [sp, #104]
 1d8:	str	x2, [x0, #24]
 1dc:	ldr	w2, [sp, #120]
 1e0:	add	x13, x13, #0x1
 1e4:	str	x1, [x0, #32]
 1e8:	cmp	x13, x19
 1ec:	str	w2, [x0, #40]
 1f0:	strb	w7, [x0, #44]
 1f4:	b.hi	340 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x340>  // b.pmore
 1f8:	ldr	x0, [x20, #8]
 1fc:	add	w8, w8, #0x1
 200:	str	w8, [x28, #184]
 204:	mov	x1, x27
 208:	mov	x2, x26
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	add	x1, x19, #0x2
 240:	mov	x10, #0xffffffff            	// #4294967295
 244:	orr	x1, x1, x1, lsr #1
 248:	orr	x1, x1, x1, lsr #2
 24c:	orr	x1, x1, x1, lsr #4
 250:	orr	x1, x1, x1, lsr #8
 254:	orr	x1, x1, x1, lsr #16
 258:	orr	x1, x1, x1, lsr #32
 25c:	add	x1, x1, #0x1
 260:	cmp	x1, x10
 264:	b.hi	324 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x324>  // b.pmore
 268:	add	x0, x1, x1, lsl #1
 26c:	mov	x19, x1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w8, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w8, [sp, #128]
 288:	mov	x11, x0
 28c:	cbz	x0, 380 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x380>
 290:	mov	w9, #0x30                  	// #48
 294:	mov	w13, w8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x9, w8, w9
 2a0:	mov	x12, x11
 2a4:	add	x14, x0, x9
 2a8:	mov	x1, x0
 2ac:	cmp	x0, x14
 2b0:	b.eq	2f0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2f0>  // b.none
 2b4:	nop
 2b8:	ldp	x6, x7, [x1]
 2bc:	stp	x6, x7, [x12]
 2c0:	ldrb	w15, [x1, #44]
 2c4:	ldp	x6, x7, [x1, #16]
 2c8:	stp	x6, x7, [x12, #16]
 2cc:	ldr	w6, [x1, #40]
 2d0:	ldr	x2, [sp, #112]
 2d4:	str	x2, [x12, #32]
 2d8:	str	w6, [x12, #40]
 2dc:	add	x1, x1, #0x30
 2e0:	strb	w15, [x12, #44]
 2e4:	cmp	x14, x1
 2e8:	add	x12, x12, #0x30
 2ec:	b.ne	2b8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b8>  // b.any
 2f0:	cmp	x24, x0
 2f4:	b.eq	314 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.none
 2f8:	str	x11, [sp, #128]
 2fc:	bl	0 <free>
 300:	ldr	w8, [x28, #184]
 304:	mov	w9, #0x30                  	// #48
 308:	ldr	x11, [sp, #128]
 30c:	mov	w13, w8
 310:	umull	x9, w8, w9
 314:	ldr	w0, [sp, #124]
 318:	str	x11, [x28, #176]
 31c:	str	w0, [x28, #188]
 320:	b	1b8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b8>
 324:	mov	w0, #0xffffffd0            	// #-48
 328:	mov	w2, #0xffffffff            	// #-1
 32c:	mov	x19, x10
 330:	mov	x1, x10
 334:	movk	x0, #0x2f, lsl #32
 338:	str	w2, [sp, #124]
 33c:	b	278 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 340:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 348:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 34c:	add	x3, x3, #0x0
 350:	add	x1, x1, #0x0
 354:	add	x0, x0, #0x0
 358:	mov	w2, #0x43                  	// #67
 35c:	bl	0 <__assert_fail>
 360:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 368:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 36c:	add	x3, x3, #0x0
 370:	add	x1, x1, #0x0
 374:	add	x0, x0, #0x0
 378:	mov	w2, #0x355                 	// #853
 37c:	bl	0 <__assert_fail>
 380:	ldr	x0, [sp, #136]
 384:	mov	w1, #0x1                   	// #1
 388:	str	x11, [sp, #128]
 38c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 390:	ldr	w8, [x28, #184]
 394:	ldr	x11, [sp, #128]
 398:	b	290 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	204 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x204>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x19, [sp, #112]
 128:	str	x0, [sp, #136]
 12c:	nop
 130:	ldp	x8, x0, [x25]
 134:	str	x0, [x22, #8]
 138:	ldp	x6, x7, [x25, #16]
 13c:	stp	x6, x7, [x22, #16]
 140:	mov	x0, x20
 144:	ldr	x26, [sp, #160]
 148:	str	x8, [x22]
 14c:	ldr	x6, [x25, #32]
 150:	mov	x27, x8
 154:	ldr	x3, [sp, #176]
 158:	stp	x3, x6, [sp, #96]
 15c:	ldr	w3, [x25, #16]
 160:	mov	x1, x8
 164:	mov	x2, x26
 168:	str	x6, [x22, #32]
 16c:	str	w3, [sp, #120]
 170:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 174:	ldr	w8, [x28, #184]
 178:	cmp	w0, w8
 17c:	b.ne	348 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x348>  // b.any
 180:	ldr	w1, [x28, #188]
 184:	cmp	w8, w1
 188:	mov	w19, w1
 18c:	b.cs	224 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.hs, b.nlast
 190:	mov	w9, #0x30                  	// #48
 194:	mov	w13, w8
 198:	ldr	x11, [x28, #176]
 19c:	umull	x9, w8, w9
 1a0:	add	x0, x11, x9
 1a4:	str	x27, [x11, x9]
 1a8:	ldr	x1, [x23]
 1ac:	mov	w7, #0x1                   	// #1
 1b0:	ldr	x2, [sp, #96]
 1b4:	stp	x26, x2, [x0, #8]
 1b8:	add	x1, x1, #0x10
 1bc:	ldr	x2, [sp, #104]
 1c0:	str	x2, [x0, #24]
 1c4:	ldr	w2, [sp, #120]
 1c8:	add	x13, x13, #0x1
 1cc:	str	x1, [x0, #32]
 1d0:	cmp	x13, x19
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	b.hi	328 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x328>  // b.pmore
 1e0:	ldr	x0, [x20, #8]
 1e4:	add	w8, w8, #0x1
 1e8:	str	w8, [x28, #184]
 1ec:	mov	x1, x27
 1f0:	mov	x2, x26
 1f4:	add	x25, x25, #0x28
 1f8:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1fc:	cmp	x21, x25
 200:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 204:	mov	x0, x28
 208:	ldp	x19, x20, [sp, #16]
 20c:	ldp	x21, x22, [sp, #32]
 210:	ldp	x23, x24, [sp, #48]
 214:	ldp	x25, x26, [sp, #64]
 218:	ldp	x27, x28, [sp, #80]
 21c:	ldp	x29, x30, [sp], #192
 220:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 224:	add	x1, x19, #0x2
 228:	mov	x10, #0xffffffff            	// #4294967295
 22c:	orr	x1, x1, x1, lsr #1
 230:	orr	x1, x1, x1, lsr #2
 234:	orr	x1, x1, x1, lsr #4
 238:	orr	x1, x1, x1, lsr #8
 23c:	orr	x1, x1, x1, lsr #16
 240:	orr	x1, x1, x1, lsr #32
 244:	add	x1, x1, #0x1
 248:	cmp	x1, x10
 24c:	b.hi	30c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 250:	add	x0, x1, x1, lsl #1
 254:	mov	x19, x1
 258:	str	w1, [sp, #124]
 25c:	lsl	x0, x0, #4
 260:	str	w8, [sp, #128]
 264:	str	x1, [sp, #144]
 268:	bl	0 <malloc>
 26c:	ldr	w8, [sp, #128]
 270:	mov	x11, x0
 274:	cbz	x0, 368 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x368>
 278:	mov	w9, #0x30                  	// #48
 27c:	mov	w13, w8
 280:	ldr	x0, [x28, #176]
 284:	umull	x9, w8, w9
 288:	mov	x12, x11
 28c:	add	x14, x0, x9
 290:	mov	x1, x0
 294:	cmp	x0, x14
 298:	b.eq	2d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2d8>  // b.none
 29c:	nop
 2a0:	ldp	x6, x7, [x1]
 2a4:	stp	x6, x7, [x12]
 2a8:	ldrb	w15, [x1, #44]
 2ac:	ldp	x6, x7, [x1, #16]
 2b0:	stp	x6, x7, [x12, #16]
 2b4:	ldr	w6, [x1, #40]
 2b8:	ldr	x2, [sp, #112]
 2bc:	str	x2, [x12, #32]
 2c0:	str	w6, [x12, #40]
 2c4:	add	x1, x1, #0x30
 2c8:	strb	w15, [x12, #44]
 2cc:	cmp	x14, x1
 2d0:	add	x12, x12, #0x30
 2d4:	b.ne	2a0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a0>  // b.any
 2d8:	cmp	x24, x0
 2dc:	b.eq	2fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e0:	str	x11, [sp, #128]
 2e4:	bl	0 <free>
 2e8:	ldr	w8, [x28, #184]
 2ec:	mov	w9, #0x30                  	// #48
 2f0:	ldr	x11, [sp, #128]
 2f4:	mov	w13, w8
 2f8:	umull	x9, w8, w9
 2fc:	ldr	w0, [sp, #124]
 300:	str	x11, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a0>
 30c:	mov	w0, #0xffffffd0            	// #-48
 310:	mov	w2, #0xffffffff            	// #-1
 314:	mov	x19, x10
 318:	mov	x1, x10
 31c:	movk	x0, #0x2f, lsl #32
 320:	str	w2, [sp, #124]
 324:	b	260 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x260>
 328:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x43                  	// #67
 344:	bl	0 <__assert_fail>
 348:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 354:	add	x3, x3, #0x0
 358:	add	x1, x1, #0x0
 35c:	add	x0, x0, #0x0
 360:	mov	w2, #0x355                 	// #853
 364:	bl	0 <__assert_fail>
 368:	ldr	x0, [sp, #136]
 36c:	mov	w1, #0x1                   	// #1
 370:	str	x11, [sp, #128]
 374:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 378:	ldr	w8, [x28, #184]
 37c:	ldr	x11, [sp, #128]
 380:	b	278 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x278>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	ldr	x0, [x0]
  58:	and	x6, x6, #0x80000000
  5c:	ldr	x19, [x23]
  60:	stp	x6, xzr, [x28, #8]
  64:	adrp	x6, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  68:	ldr	x8, [x8]
  6c:	stp	xzr, xzr, [x28, #40]
  70:	add	x19, x19, #0x10
  74:	stp	xzr, x7, [x28, #56]
  78:	adrp	x7, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	stp	xzr, x11, [x28, #88]
  80:	stp	x3, x4, [sp, #96]
  84:	add	x3, x0, #0x10
  88:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	stp	x11, x26, [x28, #104]
  90:	mov	x4, #0x800000000           	// #34359738368
  94:	str	wzr, [x28, #120]
  98:	stp	x12, x8, [x28, #72]
  9c:	ldr	x6, [x6]
  a0:	str	wzr, [x28, #136]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	add	x6, x6, #0x10
  b0:	strb	w26, [x28, #156]
  b4:	str	x3, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x6, [x28, #160]
  c8:	ldp	x27, x22, [sp, #96]
  cc:	stp	x24, x4, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x7, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x11, x0
   8:	mov	x3, x2
   c:	mov	x29, sp
  10:	mov	x10, x1
  14:	ldp	x4, x5, [x1]
  18:	stp	x4, x5, [sp, #80]
  1c:	add	x1, sp, #0x28
  20:	ldp	x6, x7, [x0, #16]
  24:	stp	x6, x7, [sp, #56]
  28:	mov	x2, #0x78                  	// #120
  2c:	ldp	x12, x13, [x3]
  30:	stp	x12, x13, [sp, #120]
  34:	ldp	x6, x7, [x3, #16]
  38:	stp	x6, x7, [sp, #136]
  3c:	ldr	x4, [x0, #32]
  40:	add	x0, x8, #0x10
  44:	ldr	x3, [x3, #32]
  48:	str	x19, [sp, #16]
  4c:	mov	x19, x8
  50:	str	x4, [sp, #72]
  54:	ldp	x8, x9, [x11]
  58:	stp	x8, x9, [sp, #40]
  5c:	ldp	x8, x9, [x10, #16]
  60:	str	x0, [x19]
  64:	ldr	x4, [x10, #32]
  68:	stp	x8, x9, [sp, #96]
  6c:	str	x4, [sp, #112]
  70:	str	x3, [sp, #152]
  74:	bl	0 <memcpy>
  78:	mov	x1, #0x3                   	// #3
  7c:	mov	x0, x19
  80:	movk	x1, #0x4, lsl #32
  84:	str	x1, [x19, #8]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #160
  90:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x2
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x2, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x3
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	b.eq	5c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x5c>  // b.none
  18:	ldr	w2, [x0, #8]
  1c:	mov	x20, x1
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	w21, [x1, #8]
  28:	mov	w22, w21
  2c:	cmp	x2, w21, uxtw
  30:	b.cc	6c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x6c>  // b.lo, b.ul, b.last
  34:	cbz	x22, 54 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x54>
  38:	ldr	x0, [x0]
  3c:	lsl	x2, x22, #3
  40:	ldr	x1, [x1]
  44:	bl	0 <memmove>
  48:	ldr	w0, [x19, #12]
  4c:	cmp	x22, x0
  50:	b.hi	12c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x12c>  // b.pmore
  54:	str	w21, [x19, #8]
  58:	ldp	x21, x22, [sp, #32]
  5c:	mov	x0, x19
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret
  6c:	ldr	w1, [x0, #12]
  70:	str	x23, [sp, #48]
  74:	cmp	x22, x1
  78:	b.hi	104 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x104>  // b.pmore
  7c:	lsl	x23, x2, #3
  80:	ldr	x0, [x0]
  84:	ldr	x3, [x20]
  88:	cbnz	x2, d4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd4>
  8c:	lsl	x2, x22, #3
  90:	add	x1, x3, x23
  94:	add	x3, x3, x2
  98:	cmp	x1, x3
  9c:	b.eq	b8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb8>  // b.none
  a0:	sub	x2, x2, x23
  a4:	add	x0, x0, x23
  a8:	bl	0 <memcpy>
  ac:	ldr	w0, [x19, #12]
  b0:	cmp	x22, x0
  b4:	b.hi	130 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x130>  // b.pmore
  b8:	ldr	x23, [sp, #48]
  bc:	str	w21, [x19, #8]
  c0:	mov	x0, x19
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	mov	x1, x3
  d8:	mov	x2, x23
  dc:	bl	0 <memmove>
  e0:	ldr	w2, [x20, #8]
  e4:	ldr	x0, [x19]
  e8:	ldr	x1, [x20]
  ec:	lsl	x2, x2, #3
  f0:	add	x3, x1, x2
  f4:	add	x1, x1, x23
  f8:	cmp	x1, x3
  fc:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
 100:	b	ac <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xac>
 104:	str	wzr, [x0, #8]
 108:	add	x1, x0, #0x10
 10c:	mov	x2, x22
 110:	mov	x3, #0x8                   	// #8
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x23, #0x0                   	// #0
 11c:	ldr	w2, [x20, #8]
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x20]
 128:	b	ec <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xec>
 12c:	str	x23, [sp, #48]
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 134:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 13c:	add	x3, x3, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x0, x0, #0x0
 148:	mov	w2, #0x43                  	// #67
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	adrp	x4, 0 <_ZTVN4llvm2cl5aliasE>
   8:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	add	x0, x0, #0x80
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, x19, #0x58
  24:	dup	v0.2d, x0
  28:	stp	x23, x24, [sp, #48]
  2c:	add	x7, x19, #0x50
  30:	mov	x6, #0x1                   	// #1
  34:	ldr	x0, [x19, #8]
  38:	stp	xzr, xzr, [x19, #24]
  3c:	mov	x20, x2
  40:	ldr	x4, [x4]
  44:	and	x0, x0, #0x80000000
  48:	ldr	x5, [x5]
  4c:	orr	x0, x0, #0x200000
  50:	stp	x0, xzr, [x19, #8]
  54:	add	x4, x4, #0x10
  58:	mov	x2, #0x100000001           	// #4294967297
  5c:	stp	xzr, xzr, [x19, #40]
  60:	mov	x23, x3
  64:	mov	x22, x1
  68:	stp	xzr, x7, [x19, #56]
  6c:	mov	x0, x1
  70:	add	x24, x19, #0x40
  74:	str	xzr, [x19, #88]
  78:	str	q0, [x19, #96]
  7c:	str	x6, [x19, #112]
  80:	str	wzr, [x21, #32]
  84:	str	x4, [x19]
  88:	stp	x2, x5, [x19, #72]
  8c:	str	xzr, [x19, #136]
  90:	bl	0 <strlen>
  94:	mov	x2, x0
  98:	mov	x1, x22
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a4:	ldr	x1, [x20]
  a8:	str	x1, [x19, #32]
  ac:	ldr	x0, [x19, #136]
  b0:	ldr	x1, [x20, #8]
  b4:	str	x1, [x19, #40]
  b8:	ldr	x20, [x23]
  bc:	cbz	x0, f0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf0>
  c0:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c4:	add	x0, x0, #0x0
  c8:	mov	w1, #0x103                 	// #259
  cc:	stp	x0, xzr, [sp, #72]
  d0:	strh	w1, [sp, #88]
  d4:	bl	0 <_ZN4llvm4errsEv>
  d8:	add	x1, sp, #0x48
  dc:	mov	x4, x0
  e0:	mov	x2, #0x0                   	// #0
  e4:	mov	x0, x19
  e8:	mov	x3, #0x0                   	// #0
  ec:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f0:	ldr	x0, [x19, #24]
  f4:	str	x20, [x19, #136]
  f8:	cbz	x0, 180 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x180>
  fc:	cbz	x20, 1b8 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x1b8>
 100:	ldp	w1, w0, [x19, #116]
 104:	cmp	w1, w0
 108:	b.eq	13c <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x13c>  // b.none
 10c:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 110:	add	x0, x0, #0x0
 114:	mov	w1, #0x103                 	// #259
 118:	stp	x0, xzr, [sp, #72]
 11c:	strh	w1, [sp, #88]
 120:	bl	0 <_ZN4llvm4errsEv>
 124:	add	x1, sp, #0x48
 128:	mov	x4, x0
 12c:	mov	x2, #0x0                   	// #0
 130:	mov	x0, x19
 134:	mov	x3, #0x0                   	// #0
 138:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 13c:	ldr	x1, [x19, #136]
 140:	cmp	x19, x1
 144:	b.eq	158 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x158>  // b.none
 148:	add	x1, x1, #0x58
 14c:	mov	x0, x21
 150:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
 154:	ldr	x1, [x19, #136]
 158:	add	x1, x1, #0x40
 15c:	mov	x0, x24
 160:	bl	0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 164:	mov	x0, x19
 168:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x21, x22, [sp, #32]
 174:	ldp	x23, x24, [sp, #48]
 178:	ldp	x29, x30, [sp], #96
 17c:	ret
 180:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 184:	add	x0, x0, #0x0
 188:	mov	w1, #0x103                 	// #259
 18c:	stp	x0, xzr, [sp, #72]
 190:	strh	w1, [sp, #88]
 194:	bl	0 <_ZN4llvm4errsEv>
 198:	add	x1, sp, #0x48
 19c:	mov	x4, x0
 1a0:	mov	x2, #0x0                   	// #0
 1a4:	mov	x0, x19
 1a8:	mov	x3, #0x0                   	// #0
 1ac:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1b0:	ldr	x20, [x19, #136]
 1b4:	cbnz	x20, 100 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x100>
 1b8:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 1bc:	add	x0, x0, #0x0
 1c0:	mov	w1, #0x103                 	// #259
 1c4:	stp	x0, xzr, [sp, #72]
 1c8:	strh	w1, [sp, #88]
 1cc:	bl	0 <_ZN4llvm4errsEv>
 1d0:	add	x1, sp, #0x48
 1d4:	mov	x4, x0
 1d8:	mov	x2, #0x0                   	// #0
 1dc:	mov	x0, x19
 1e0:	mov	x3, #0x0                   	// #0
 1e4:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1e8:	b	100 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x100>

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa30
       4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
       c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      10:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      14:	stp	x29, x30, [sp]
      18:	mov	x29, sp
      1c:	ldr	x4, [x5]
      20:	stp	x27, x28, [sp, #80]
      24:	add	x27, x0, #0x0
      28:	add	x0, x27, #0x8e8
      2c:	stp	x19, x20, [sp, #16]
      30:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      34:	stp	x21, x22, [sp, #32]
      38:	add	x7, x27, #0x938
      3c:	add	x8, x27, #0xb40
      40:	stp	x23, x24, [sp, #48]
      44:	mov	x20, #0x1                   	// #1
      48:	add	x28, x27, #0x9b0
      4c:	stp	x25, x26, [sp, #64]
      50:	mov	w26, #0x1                   	// #1
      54:	add	x19, x27, #0xa78
      58:	ldr	x3, [x0, #8]
      5c:	stp	xzr, xzr, [x0, #24]
      60:	ldr	x24, [x1]
      64:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
      68:	ldr	x22, [x2]
      6c:	and	x3, x3, #0x80000000
      70:	ldr	x6, [x5]
      74:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      78:	ldr	x23, [x1]
      7c:	stp	x3, xzr, [x0, #8]
      80:	adrp	x3, 0 <__dso_handle>
      84:	ldr	x9, [x5]
      88:	add	x10, x22, #0x10
      8c:	add	x21, x3, #0x0
      90:	add	x5, x27, #0x968
      94:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      98:	stp	xzr, xzr, [x0, #40]
      9c:	add	x23, x23, #0x10
      a0:	stp	xzr, x7, [x0, #56]
      a4:	add	x7, x27, #0xd08
      a8:	add	x25, x3, #0x0
      ac:	stp	w20, w26, [x0, #72]
      b0:	mov	w3, #0x100                 	// #256
      b4:	str	x4, [sp, #104]
      b8:	add	x24, x24, #0x10
      bc:	str	x8, [sp, #128]
      c0:	mov	x2, #0xc                   	// #12
      c4:	stp	x4, xzr, [x0, #80]
      c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      cc:	add	x1, x1, #0x0
      d0:	stp	x5, x5, [x0, #96]
      d4:	add	x22, x27, #0xdd0
      d8:	str	x20, [x0, #112]
      dc:	str	wzr, [x0, #120]
      e0:	strb	wzr, [x0, #136]
      e4:	str	x24, [x0, #144]
      e8:	strh	w3, [x0, #152]
      ec:	str	x23, [x0, #160]
      f0:	stp	x9, x6, [x0, #184]
      f4:	str	x10, [x27, #2280]
      f8:	str	x0, [sp, #96]
      fc:	stp	x10, x6, [sp, #112]
     100:	stp	x9, x7, [sp, #160]
     104:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     108:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     10c:	ldr	x0, [sp, #96]
     110:	add	x1, x1, #0x0
     114:	str	x1, [x0, #32]
     118:	mov	x1, #0x48                  	// #72
     11c:	str	x1, [x0, #40]
     120:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     124:	ldr	x0, [sp, #96]
     128:	mov	x2, x21
     12c:	mov	x1, x0
     130:	mov	x0, x25
     134:	bl	0 <__cxa_atexit>
     138:	stp	xzr, xzr, [x28, #24]
     13c:	add	x10, x27, #0xa30
     140:	ldr	x0, [x28, #8]
     144:	stp	x10, x10, [x28, #96]
     148:	mov	w5, #0x100                 	// #256
     14c:	ldr	x4, [sp, #104]
     150:	and	x0, x0, #0x80000000
     154:	ldr	x10, [sp, #112]
     158:	stp	x0, xzr, [x28, #8]
     15c:	add	x0, x27, #0xa00
     160:	ldr	x6, [sp, #120]
     164:	stp	xzr, xzr, [x28, #40]
     168:	mov	x2, #0x1d                  	// #29
     16c:	ldr	x9, [sp, #160]
     170:	str	xzr, [x28, #56]
     174:	str	x0, [x28, #64]
     178:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     17c:	stp	w26, w26, [x28, #72]
     180:	mov	x0, x28
     184:	stp	x4, xzr, [x28, #80]
     188:	add	x1, x1, #0x0
     18c:	str	x20, [x28, #112]
     190:	str	wzr, [x28, #120]
     194:	strb	wzr, [x28, #136]
     198:	str	x24, [x28, #144]
     19c:	strh	w5, [x28, #152]
     1a0:	str	x23, [x28, #160]
     1a4:	stp	x9, x6, [x28, #184]
     1a8:	str	x10, [x27, #2480]
     1ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1b4:	add	x1, x1, #0x0
     1b8:	str	x1, [x28, #32]
     1bc:	mov	x1, #0x5d                  	// #93
     1c0:	str	x1, [x28, #40]
     1c4:	mov	x0, x28
     1c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1cc:	mov	x1, x28
     1d0:	mov	x2, x21
     1d4:	mov	x0, x25
     1d8:	bl	0 <__cxa_atexit>
     1dc:	adrp	x6, 0 <_ZTVN4llvm2cl6parserIiEE>
     1e0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     1e4:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1e8:	adrp	x10, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1ec:	ldr	x6, [x6]
     1f0:	adrp	x11, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f4:	ldr	x0, [x0]
     1f8:	add	x6, x6, #0x10
     1fc:	str	x6, [x19, #160]
     200:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     204:	ldr	x6, [x19, #8]
     208:	add	x0, x0, #0x10
     20c:	ldr	x2, [x2]
     210:	str	x0, [x27, #2680]
     214:	ldr	x11, [x11]
     218:	and	x0, x6, #0x80000000
     21c:	ldr	x10, [x10]
     220:	add	x6, x27, #0xaf8
     224:	stp	x11, x10, [x19, #184]
     228:	add	x10, x27, #0xac8
     22c:	add	x2, x2, #0x10
     230:	ldr	x28, [sp, #104]
     234:	str	x0, [x19, #8]
     238:	stp	xzr, xzr, [x19, #16]
     23c:	mov	x0, x19
     240:	add	x1, x1, #0x0
     244:	stp	xzr, xzr, [x19, #32]
     248:	stp	xzr, xzr, [x19, #48]
     24c:	str	x10, [x19, #64]
     250:	stp	w26, w26, [x19, #72]
     254:	stp	x28, xzr, [x19, #80]
     258:	stp	x6, x6, [x19, #96]
     25c:	str	x20, [x19, #112]
     260:	str	wzr, [x19, #120]
     264:	str	wzr, [x19, #136]
     268:	str	x2, [x19, #144]
     26c:	mov	x2, #0xd                   	// #13
     270:	str	wzr, [x19, #152]
     274:	strb	w26, [x19, #156]
     278:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     27c:	str	wzr, [x19, #136]
     280:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     284:	add	x1, x1, #0x0
     288:	str	x1, [x19, #32]
     28c:	mov	x1, #0xd                   	// #13
     290:	str	x1, [x19, #40]
     294:	add	x1, sp, #0x8b8
     298:	str	wzr, [x19, #152]
     29c:	mov	x0, x19
     2a0:	strb	w26, [x19, #156]
     2a4:	str	x1, [sp, #96]
     2a8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2ac:	mov	x1, x19
     2b0:	mov	x2, x21
     2b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2b8:	add	x0, x0, #0x0
     2bc:	bl	0 <__cxa_atexit>
     2c0:	add	x19, sp, #0x968
     2c4:	ldr	x8, [sp, #128]
     2c8:	add	x6, x27, #0xe98
     2cc:	str	x6, [sp, #144]
     2d0:	add	x3, x27, #0xbc0
     2d4:	ldr	x10, [sp, #112]
     2d8:	mov	w4, #0x100                 	// #256
     2dc:	ldr	x0, [x8, #8]
     2e0:	stp	xzr, xzr, [x8, #24]
     2e4:	mov	x2, #0xd                   	// #13
     2e8:	ldr	x6, [sp, #120]
     2ec:	and	x0, x0, #0x80000000
     2f0:	ldr	x9, [sp, #160]
     2f4:	stp	x0, xzr, [x8, #8]
     2f8:	add	x0, x27, #0xb90
     2fc:	stp	xzr, xzr, [x8, #40]
     300:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     304:	add	x1, x1, #0x0
     308:	str	xzr, [x8, #56]
     30c:	str	x0, [x8, #64]
     310:	mov	x0, x8
     314:	stp	w26, w26, [x8, #72]
     318:	stp	x28, xzr, [x8, #80]
     31c:	stp	x3, x3, [x8, #96]
     320:	str	x20, [x8, #112]
     324:	str	wzr, [x8, #120]
     328:	strb	wzr, [x8, #136]
     32c:	str	x24, [x8, #144]
     330:	strh	w4, [x8, #152]
     334:	str	x23, [x8, #160]
     338:	str	x9, [x8, #184]
     33c:	str	x6, [x8, #192]
     340:	str	x10, [x27, #2880]
     344:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     348:	ldr	x8, [sp, #128]
     34c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     350:	add	x1, x1, #0x0
     354:	mov	x2, #0x39                  	// #57
     358:	mov	x0, x8
     35c:	stp	x1, x2, [x8, #32]
     360:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     364:	ldr	x8, [sp, #128]
     368:	mov	x2, x21
     36c:	mov	x0, x25
     370:	mov	x1, x8
     374:	bl	0 <__cxa_atexit>
     378:	ldp	x9, x7, [sp, #160]
     37c:	add	x3, x27, #0xd88
     380:	ldp	x10, x6, [sp, #112]
     384:	mov	w4, #0x100                 	// #256
     388:	str	x10, [x27, #3336]
     38c:	mov	x2, #0xe                   	// #14
     390:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     394:	add	x1, x1, #0x0
     398:	ldr	x0, [x7, #8]
     39c:	stp	xzr, xzr, [x7, #24]
     3a0:	and	x0, x0, #0x80000000
     3a4:	stp	x0, xzr, [x7, #8]
     3a8:	add	x0, x27, #0xd58
     3ac:	stp	xzr, xzr, [x7, #40]
     3b0:	str	xzr, [x7, #56]
     3b4:	str	x0, [x7, #64]
     3b8:	mov	x0, x7
     3bc:	stp	w26, w26, [x7, #72]
     3c0:	stp	x28, xzr, [x7, #80]
     3c4:	stp	x3, x3, [x7, #96]
     3c8:	str	x20, [x7, #112]
     3cc:	str	wzr, [x7, #120]
     3d0:	strb	wzr, [x7, #136]
     3d4:	str	x24, [x7, #144]
     3d8:	strh	w4, [x7, #152]
     3dc:	str	x23, [x7, #160]
     3e0:	stp	x9, x6, [x7, #184]
     3e4:	str	x7, [sp, #128]
     3e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     3ec:	ldr	x7, [sp, #128]
     3f0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3f4:	add	x1, x1, #0x0
     3f8:	mov	x2, #0x18                  	// #24
     3fc:	mov	x0, x7
     400:	stp	x1, x2, [x7, #32]
     404:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     408:	ldr	x7, [sp, #128]
     40c:	mov	x2, x21
     410:	mov	x0, x25
     414:	mov	x1, x7
     418:	bl	0 <__cxa_atexit>
     41c:	stp	xzr, xzr, [x22, #24]
     420:	add	x7, x27, #0xe20
     424:	ldp	x10, x6, [sp, #112]
     428:	add	x3, x27, #0xe50
     42c:	ldr	x0, [x22, #8]
     430:	mov	w4, #0x100                 	// #256
     434:	ldr	x9, [sp, #160]
     438:	and	x0, x0, #0x80000000
     43c:	stp	x0, xzr, [x22, #8]
     440:	mov	x2, #0x7                   	// #7
     444:	mov	x0, x22
     448:	stp	xzr, xzr, [x22, #40]
     44c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     450:	add	x1, x1, #0x0
     454:	stp	xzr, x7, [x22, #56]
     458:	stp	w26, w26, [x22, #72]
     45c:	stp	x28, xzr, [x22, #80]
     460:	stp	x3, x3, [x22, #96]
     464:	str	x20, [x22, #112]
     468:	str	wzr, [x22, #120]
     46c:	strb	wzr, [x22, #136]
     470:	str	x24, [x22, #144]
     474:	strh	w4, [x22, #152]
     478:	str	x23, [x22, #160]
     47c:	stp	x9, x6, [x22, #184]
     480:	str	x10, [x27, #3536]
     484:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     488:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     48c:	add	x1, x1, #0x0
     490:	mov	x2, #0x15                  	// #21
     494:	stp	x1, x2, [x22, #32]
     498:	mov	x0, x22
     49c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     4a0:	mov	x2, x21
     4a4:	mov	x1, x22
     4a8:	mov	x0, x25
     4ac:	bl	0 <__cxa_atexit>
     4b0:	ldr	x3, [sp, #96]
     4b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4b8:	add	x1, x1, #0x0
     4bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4c0:	add	x0, x0, #0x0
     4c4:	str	x1, [sp, #2408]
     4c8:	mov	x1, #0x13                  	// #19
     4cc:	add	x0, x0, #0xc20
     4d0:	mov	x2, x19
     4d4:	str	x0, [sp, #128]
     4d8:	str	x22, [sp, #2232]
     4dc:	str	x1, [sp, #2416]
     4e0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4e4:	add	x1, x1, #0x0
     4e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4ec:	ldr	x0, [sp, #128]
     4f0:	mov	x2, x21
     4f4:	mov	x1, x0
     4f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4fc:	add	x0, x0, #0x0
     500:	bl	0 <__cxa_atexit>
     504:	ldr	x6, [sp, #144]
     508:	add	x3, x27, #0xc08
     50c:	str	x3, [sp, #128]
     510:	mov	x2, #0x12                  	// #18
     514:	ldr	x10, [sp, #112]
     518:	stp	xzr, xzr, [x6, #24]
     51c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     520:	ldr	x0, [x6, #8]
     524:	stp	xzr, xzr, [x6, #40]
     528:	add	x1, x1, #0x0
     52c:	and	x0, x0, #0x80000000
     530:	stp	x0, xzr, [x6, #8]
     534:	mov	w0, #0x100                 	// #256
     538:	ldr	x3, [sp, #120]
     53c:	strh	w0, [x6, #152]
     540:	ldr	x9, [sp, #160]
     544:	add	x0, x27, #0xee8
     548:	str	xzr, [x6, #56]
     54c:	str	x0, [x6, #64]
     550:	add	x0, x27, #0xf18
     554:	stp	w26, w26, [x6, #72]
     558:	stp	x28, xzr, [x6, #80]
     55c:	stp	x0, x0, [x6, #96]
     560:	mov	x0, x6
     564:	str	x20, [x6, #112]
     568:	str	wzr, [x6, #120]
     56c:	strb	wzr, [x6, #136]
     570:	str	x24, [x6, #144]
     574:	str	x23, [x6, #160]
     578:	add	x23, x19, #0x10
     57c:	str	x9, [x6, #184]
     580:	str	x3, [x6, #192]
     584:	str	x10, [x27, #3736]
     588:	str	x6, [sp, #120]
     58c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     590:	ldr	x6, [sp, #120]
     594:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     598:	add	x1, x1, #0x0
     59c:	mov	x2, #0x20                  	// #32
     5a0:	mov	x0, x6
     5a4:	str	x6, [sp, #112]
     5a8:	stp	x1, x2, [x6, #32]
     5ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     5b0:	ldr	x6, [sp, #112]
     5b4:	mov	x2, x21
     5b8:	mov	x0, x25
     5bc:	mov	x1, x6
     5c0:	bl	0 <__cxa_atexit>
     5c4:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     5c8:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5cc:	ldr	x3, [sp, #128]
     5d0:	add	x10, x27, #0xcc8
     5d4:	ldr	x5, [x0]
     5d8:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5dc:	ldr	x8, [x4]
     5e0:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     5e4:	ldr	x7, [x0]
     5e8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5ec:	add	x1, x27, #0xc58
     5f0:	add	x5, x5, #0x10
     5f4:	ldr	x6, [x0]
     5f8:	add	x7, x7, #0x10
     5fc:	ldr	x0, [x3, #8]
     600:	add	x6, x6, #0x10
     604:	add	x2, x27, #0xca0
     608:	stp	xzr, xzr, [x3, #24]
     60c:	and	x0, x0, #0x80000000
     610:	stp	x0, xzr, [x3, #8]
     614:	add	x0, x27, #0xc88
     618:	stp	xzr, xzr, [x3, #40]
     61c:	stp	xzr, x1, [x3, #56]
     620:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     624:	add	x1, x1, #0x0
     628:	stp	w26, w26, [x3, #72]
     62c:	stp	x28, xzr, [x3, #80]
     630:	stp	x0, x0, [x3, #96]
     634:	mov	x0, x3
     638:	str	x20, [x3, #112]
     63c:	str	wzr, [x3, #120]
     640:	stp	x2, xzr, [x3, #136]
     644:	mov	x2, #0xa                   	// #10
     648:	strb	wzr, [x3, #152]
     64c:	stp	x7, x10, [x3, #168]
     650:	str	xzr, [x3, #184]
     654:	strb	wzr, [x3, #192]
     658:	strb	wzr, [x3, #208]
     65c:	str	x6, [x3, #216]
     660:	str	x8, [x3, #248]
     664:	str	x5, [x27, #3080]
     668:	ldr	x5, [x4]
     66c:	str	x5, [x3, #240]
     670:	str	x3, [sp, #112]
     674:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     678:	str	x23, [sp, #2408]
     67c:	ldr	x3, [sp, #112]
     680:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     684:	add	x2, x2, #0x0
     688:	mov	x6, #0x34                  	// #52
     68c:	add	x0, x27, #0xc90
     690:	mov	x1, x19
     694:	ldrb	w5, [x3, #10]
     698:	stp	x2, x6, [x3, #32]
     69c:	bfi	w5, w26, #5, #2
     6a0:	strb	w5, [x3, #10]
     6a4:	str	xzr, [sp, #2416]
     6a8:	strb	wzr, [sp, #2424]
     6ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6b0:	ldr	x3, [sp, #112]
     6b4:	add	x0, x27, #0xcb8
     6b8:	mov	x1, x19
     6bc:	strb	w26, [x3, #208]
     6c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6c4:	ldr	x0, [sp, #2408]
     6c8:	cmp	x0, x23
     6cc:	b.eq	6d4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x6d4>  // b.none
     6d0:	bl	0 <_ZdlPv>
     6d4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6d8:	add	x22, x0, #0x0
     6dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6e0:	add	x20, x0, #0x0
     6e4:	add	x20, x20, #0xc08
     6e8:	add	x21, x22, #0xcb0
     6ec:	mov	x0, x20
     6f0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     6f4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6f8:	add	x6, x0, #0x0
     6fc:	adrp	x0, 0 <__dso_handle>
     700:	add	x3, x0, #0x0
     704:	mov	x1, x20
     708:	mov	x0, x6
     70c:	mov	x2, x3
     710:	str	x3, [sp, #120]
     714:	str	x6, [sp, #160]
     718:	bl	0 <__cxa_atexit>
     71c:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     720:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     724:	ldr	x28, [sp, #104]
     728:	mov	x4, #0x1                   	// #1
     72c:	ldr	x25, [x0]
     730:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     734:	ldr	x27, [x3]
     738:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     73c:	ldr	x24, [x0]
     740:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     744:	add	x7, x22, #0xd48
     748:	mov	w26, #0x1                   	// #1
     74c:	ldr	x23, [x0]
     750:	add	x2, x22, #0xd00
     754:	ldr	x0, [x21, #8]
     758:	add	x5, x22, #0xd70
     75c:	add	x25, x25, #0x10
     760:	add	x24, x24, #0x10
     764:	and	x0, x0, #0x80000000
     768:	stp	x0, xzr, [x21, #8]
     76c:	add	x0, x22, #0xd30
     770:	stp	xzr, xzr, [x21, #24]
     774:	add	x23, x23, #0x10
     778:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     77c:	stp	xzr, xzr, [x21, #40]
     780:	add	x1, x1, #0x0
     784:	add	x20, x22, #0xa40
     788:	stp	xzr, x2, [x21, #56]
     78c:	mov	x2, #0x5                   	// #5
     790:	stp	w4, w26, [x21, #72]
     794:	stp	x28, xzr, [x21, #80]
     798:	stp	x0, x0, [x21, #96]
     79c:	mov	x0, x21
     7a0:	str	x4, [x21, #112]
     7a4:	str	wzr, [x21, #120]
     7a8:	stp	x7, xzr, [x21, #136]
     7ac:	strb	wzr, [x21, #152]
     7b0:	stp	x25, x5, [x21, #168]
     7b4:	str	xzr, [x21, #184]
     7b8:	strb	wzr, [x21, #192]
     7bc:	strb	wzr, [x21, #208]
     7c0:	str	x24, [x21, #216]
     7c4:	str	x27, [x21, #248]
     7c8:	str	x23, [x22, #3248]
     7cc:	ldr	x5, [x3]
     7d0:	str	x5, [x21, #240]
     7d4:	str	x5, [sp, #112]
     7d8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7dc:	mov	x1, #0x31                  	// #49
     7e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7e4:	add	x0, x0, #0x0
     7e8:	stp	x0, x1, [x21, #32]
     7ec:	mov	x0, x21
     7f0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     7f4:	ldr	x3, [sp, #120]
     7f8:	mov	x1, x21
     7fc:	ldr	x6, [sp, #160]
     800:	mov	x2, x3
     804:	add	x21, x19, #0x10
     808:	mov	x0, x6
     80c:	bl	0 <__cxa_atexit>
     810:	stp	xzr, xzr, [x20, #24]
     814:	add	x7, x22, #0xad8
     818:	ldr	x0, [x20, #8]
     81c:	add	x6, x22, #0xb00
     820:	ldr	x5, [sp, #112]
     824:	add	x3, x22, #0xac0
     828:	mov	x4, #0x1                   	// #1
     82c:	add	x1, x22, #0xa90
     830:	and	x0, x0, #0x80000000
     834:	stp	x0, xzr, [x20, #8]
     838:	mov	x2, #0x4                   	// #4
     83c:	stp	xzr, xzr, [x20, #40]
     840:	mov	x0, x20
     844:	stp	xzr, x1, [x20, #56]
     848:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     84c:	add	x1, x1, #0x0
     850:	stp	w26, w26, [x20, #72]
     854:	stp	x28, xzr, [x20, #80]
     858:	stp	x3, x3, [x20, #96]
     85c:	str	x4, [x20, #112]
     860:	str	wzr, [x20, #120]
     864:	stp	x7, xzr, [x20, #136]
     868:	strb	wzr, [x20, #152]
     86c:	stp	x25, x6, [x20, #168]
     870:	str	xzr, [x20, #184]
     874:	strb	wzr, [x20, #192]
     878:	strb	wzr, [x20, #208]
     87c:	str	x24, [x20, #216]
     880:	stp	x5, x27, [x20, #240]
     884:	str	x23, [x22, #2624]
     888:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     88c:	str	x21, [sp, #2408]
     890:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     894:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     898:	add	x3, x3, #0x0
     89c:	add	x2, x2, #0x0
     8a0:	mov	x5, #0x33                  	// #51
     8a4:	mov	x4, #0x8                   	// #8
     8a8:	stp	x3, x5, [x20, #32]
     8ac:	add	x0, x22, #0xac8
     8b0:	mov	x1, x19
     8b4:	stp	x2, x4, [x20, #48]
     8b8:	str	xzr, [sp, #2416]
     8bc:	strb	wzr, [sp, #2424]
     8c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8c4:	strb	w26, [x20, #208]
     8c8:	add	x0, x22, #0xaf0
     8cc:	mov	x1, x19
     8d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8d4:	ldr	x0, [sp, #2408]
     8d8:	cmp	x0, x21
     8dc:	b.eq	8e4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x8e4>  // b.none
     8e0:	bl	0 <_ZdlPv>
     8e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8e8:	add	x23, x0, #0x0
     8ec:	add	x20, x23, #0xb40
     8f0:	add	x21, x23, #0xa40
     8f4:	adrp	x0, 0 <__dso_handle>
     8f8:	add	x24, x0, #0x0
     8fc:	mov	x0, x21
     900:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     904:	mov	x1, x21
     908:	mov	x2, x24
     90c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     910:	add	x0, x0, #0x0
     914:	bl	0 <__cxa_atexit>
     918:	add	x25, sp, #0x1d0
     91c:	ldr	x5, [x20, #8]
     920:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     924:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     928:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     92c:	ldr	x4, [x0]
     930:	and	x5, x5, #0x80000000
     934:	ldr	x3, [x3]
     938:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     93c:	orr	x5, x5, #0x10000
     940:	stp	x5, xzr, [x20, #8]
     944:	add	x9, x23, #0xbc0
     948:	ldr	x7, [x7]
     94c:	add	x11, x23, #0xb90
     950:	ldr	x6, [x6]
     954:	add	x3, x3, #0x10
     958:	ldr	x5, [sp, #104]
     95c:	add	x4, x4, #0x10
     960:	mov	x8, #0x1                   	// #1
     964:	mov	w10, #0x1                   	// #1
     968:	stp	xzr, xzr, [x20, #24]
     96c:	mov	x0, x20
     970:	mov	x2, #0x5                   	// #5
     974:	stp	xzr, xzr, [x20, #40]
     978:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     97c:	add	x1, x1, #0x0
     980:	stp	xzr, x11, [x20, #56]
     984:	add	x21, sp, #0x110
     988:	add	x22, sp, #0xe0
     98c:	stp	w8, w10, [x20, #72]
     990:	str	x5, [x20, #80]
     994:	stp	xzr, x9, [x20, #88]
     998:	stp	x9, x8, [x20, #104]
     99c:	str	wzr, [x20, #120]
     9a0:	stp	xzr, xzr, [x20, #136]
     9a4:	stp	xzr, xzr, [x20, #152]
     9a8:	str	x25, [sp, #160]
     9ac:	stp	xzr, xzr, [x20, #168]
     9b0:	str	x4, [x20, #184]
     9b4:	stp	x6, x7, [x20, #208]
     9b8:	str	x3, [x23, #2880]
     9bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     9c0:	ldrb	w3, [x20, #11]
     9c4:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9cc:	add	x2, x2, #0x0
     9d0:	orr	w3, w3, #0x2
     9d4:	add	x1, x1, #0x0
     9d8:	mov	x5, #0x34                  	// #52
     9dc:	mov	x4, #0xe                   	// #14
     9e0:	strb	w3, [x20, #11]
     9e4:	mov	x0, x20
     9e8:	stp	x2, x5, [x20, #32]
     9ec:	stp	x1, x4, [x20, #48]
     9f0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     9f4:	mov	x1, x20
     9f8:	mov	x2, x24
     9fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a00:	add	x0, x0, #0x0
     a04:	bl	0 <__cxa_atexit>
     a08:	add	x20, sp, #0x140
     a0c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a10:	add	x0, x0, #0x0
     a14:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a18:	add	x1, x1, #0x0
     a1c:	str	x1, [sp, #2232]
     a20:	mov	x1, #0x17                  	// #23
     a24:	ldp	x2, x3, [x0, #56]
     a28:	stp	x2, x3, [sp, #432]
     a2c:	mov	x4, x21
     a30:	ldp	x2, x3, [x0, #96]
     a34:	stp	x2, x3, [sp, #384]
     a38:	mov	x8, x19
     a3c:	ldp	x6, x7, [x0]
     a40:	stp	x6, x7, [sp, #464]
     a44:	ldp	x2, x3, [x0, #136]
     a48:	stp	x2, x3, [sp, #336]
     a4c:	ldp	x2, x3, [x0, #16]
     a50:	stp	x2, x3, [sp, #480]
     a54:	ldp	x2, x3, [x0, #40]
     a58:	stp	x2, x3, [sp, #416]
     a5c:	ldr	x6, [x0, #72]
     a60:	str	x6, [sp, #448]
     a64:	ldp	x2, x3, [x0, #80]
     a68:	stp	x2, x3, [sp, #368]
     a6c:	ldr	x6, [x0, #112]
     a70:	str	x6, [sp, #400]
     a74:	ldr	x6, [x0, #32]
     a78:	str	x6, [sp, #496]
     a7c:	ldp	x2, x3, [x0, #120]
     a80:	stp	x2, x3, [sp, #320]
     a84:	str	x1, [sp, #2240]
     a88:	ldr	x5, [x0, #152]
     a8c:	str	x5, [sp, #352]
     a90:	ldp	x10, x11, [x0, #160]
     a94:	mov	x5, x22
     a98:	ldp	x2, x3, [x0, #176]
     a9c:	ldr	x12, [x0, #192]
     aa0:	ldp	x6, x7, [x0, #216]
     aa4:	ldr	x9, [x0, #232]
     aa8:	ldp	x0, x1, [x0, #200]
     aac:	stp	x10, x11, [sp, #272]
     ab0:	add	x10, sp, #0x1a0
     ab4:	stp	x0, x1, [sp, #224]
     ab8:	add	x0, sp, #0x170
     abc:	mov	x11, x0
     ac0:	mov	x1, x10
     ac4:	mov	x0, x25
     ac8:	stp	x11, x10, [sp, #112]
     acc:	stp	x6, x7, [sp, #240]
     ad0:	str	x9, [sp, #256]
     ad4:	stp	x2, x3, [sp, #288]
     ad8:	mov	x2, x11
     adc:	mov	x3, x20
     ae0:	str	x12, [sp, #304]
     ae4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ae8:	ldr	x2, [sp, #96]
     aec:	add	x0, x23, #0x580
     af0:	mov	x3, x19
     af4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     af8:	add	x1, x1, #0x0
     afc:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b00:	ldr	x0, [sp, #2408]
     b04:	add	x1, x19, #0x10
     b08:	cmp	x0, x1
     b0c:	b.eq	b14 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xb14>  // b.none
     b10:	bl	0 <free>
     b14:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b18:	add	x1, x0, #0x0
     b1c:	add	x1, x1, #0x580
     b20:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b24:	adrp	x2, 0 <__dso_handle>
     b28:	add	x0, x0, #0x0
     b2c:	add	x2, x2, #0x0
     b30:	bl	0 <__cxa_atexit>
     b34:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b38:	add	x1, x0, #0x0
     b3c:	add	x2, x1, #0x118
     b40:	add	x3, sp, #0x880
     b44:	add	x23, x19, #0x10
     b48:	add	x10, sp, #0x818
     b4c:	ldr	x5, [x1, #272]
     b50:	str	x5, [sp, #2264]
     b54:	ldp	x6, x7, [x2]
     b58:	stp	x6, x7, [x3, #96]
     b5c:	add	x11, sp, #0x840
     b60:	ldp	x8, x9, [x2, #16]
     b64:	add	x2, sp, #0x880
     b68:	stp	x8, x9, [x3, #112]
     b6c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b70:	add	x0, x0, #0x0
     b74:	ldr	x3, [x1, #312]
     b78:	str	x3, [sp, #2304]
     b7c:	stp	x6, x7, [x2, #16]
     b80:	add	x0, x0, #0xf60
     b84:	stp	x8, x9, [x2, #32]
     b88:	ldp	x6, x7, [x2, #88]
     b8c:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b90:	add	x2, x2, #0x0
     b94:	str	x2, [sp, #2112]
     b98:	add	x2, sp, #0x880
     b9c:	str	x5, [sp, #2184]
     ba0:	ldp	x4, x5, [x1, #256]
     ba4:	str	x11, [sp, #184]
     ba8:	stp	x4, x5, [x2, #-8]
     bac:	stp	x4, x5, [x2, #72]
     bb0:	add	x2, sp, #0xa80
     bb4:	str	x10, [sp, #200]
     bb8:	stp	x4, x5, [x2, #-248]
     bbc:	mov	x4, #0x16                  	// #22
     bc0:	mov	x2, x11
     bc4:	str	x4, [sp, #2120]
     bc8:	add	x4, sp, #0x7f0
     bcc:	str	x4, [sp, #2072]
     bd0:	add	x4, sp, #0xa80
     bd4:	str	x23, [sp, #2408]
     bd8:	str	wzr, [sp, #2032]
     bdc:	stp	x6, x7, [x4, #-232]
     be0:	add	x4, sp, #0x880
     be4:	add	x6, sp, #0xa80
     be8:	str	x3, [sp, #2224]
     bec:	mov	x3, x10
     bf0:	ldp	x4, x5, [x4, #104]
     bf4:	stp	x4, x5, [x6, #-216]
     bf8:	add	x4, sp, #0x880
     bfc:	ldp	x4, x5, [x4, #120]
     c00:	stp	x4, x5, [x6, #-200]
     c04:	mov	x6, #0x2                   	// #2
     c08:	ldp	x4, x5, [x1, #240]
     c0c:	add	x1, sp, #0x880
     c10:	movk	x6, #0x4, lsl #32
     c14:	stp	x4, x5, [x1, #-24]
     c18:	stp	x4, x5, [x1, #56]
     c1c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c20:	add	x1, x1, #0x0
     c24:	str	x6, [sp, #2416]
     c28:	add	x6, sp, #0x880
     c2c:	stp	x4, x5, [x6, #248]
     c30:	mov	x4, x19
     c34:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c38:	ldr	x0, [sp, #2408]
     c3c:	cmp	x0, x23
     c40:	b.eq	c48 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xc48>  // b.none
     c44:	bl	0 <free>
     c48:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c4c:	add	x1, x0, #0x0
     c50:	add	x1, x1, #0xf60
     c54:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c58:	adrp	x2, 0 <__dso_handle>
     c5c:	add	x0, x0, #0x0
     c60:	add	x2, x2, #0x0
     c64:	bl	0 <__cxa_atexit>
     c68:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c6c:	add	x0, x0, #0x0
     c70:	add	x9, x0, #0x168
     c74:	add	x3, x0, #0x1b8
     c78:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c7c:	add	x17, sp, #0x880
     c80:	add	x27, sp, #0x880
     c84:	add	x28, sp, #0xa80
     c88:	ldr	d0, [x1]
     c8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c90:	add	x1, x1, #0x0
     c94:	str	x1, [sp, #1472]
     c98:	mov	x1, #0x11                  	// #17
     c9c:	str	x1, [sp, #1480]
     ca0:	ldp	x24, x25, [x9]
     ca4:	add	x1, sp, #0x880
     ca8:	ldp	x4, x5, [x3]
     cac:	stp	x4, x5, [sp, #128]
     cb0:	ldp	x10, x11, [x9, #16]
     cb4:	stp	x24, x25, [x17, #-104]
     cb8:	ldp	x4, x5, [x3, #16]
     cbc:	stp	x10, x11, [x17, #-88]
     cc0:	ldp	x2, x3, [x0, #320]
     cc4:	stp	x2, x3, [x17, #-144]
     cc8:	ldp	x8, x9, [x0, #400]
     ccc:	stp	x8, x9, [x27, #-64]
     cd0:	ldp	x6, x7, [x0, #416]
     cd4:	stp	x6, x7, [x17, #-48]
     cd8:	stp	x24, x25, [sp, #144]
     cdc:	ldp	x12, x13, [x0, #336]
     ce0:	stp	x12, x13, [x1, #-128]
     ce4:	ldr	x25, [x0, #352]
     ce8:	str	x25, [sp, #2064]
     cec:	ldr	x24, [x0, #392]
     cf0:	str	x24, [sp, #2104]
     cf4:	ldr	x18, [x0, #432]
     cf8:	str	x18, [sp, #2144]
     cfc:	ldr	x17, [x0, #472]
     d00:	ldp	x26, x27, [x0, #480]
     d04:	stp	x26, x27, [x28, #-120]
     d08:	ldp	x14, x15, [x0, #496]
     d0c:	ldr	x16, [x0, #512]
     d10:	add	x0, sp, #0x880
     d14:	ldr	x30, [sp, #96]
     d18:	ldp	x26, x27, [sp, #128]
     d1c:	stp	x26, x27, [x0, #-24]
     d20:	add	x23, x30, #0x10
     d24:	ldp	x26, x27, [x28, #-120]
     d28:	stp	x26, x27, [x0, #16]
     d2c:	mov	x1, x23
     d30:	ldp	x26, x27, [sp, #144]
     d34:	stp	x26, x27, [x28, #-240]
     d38:	ldp	x26, x27, [sp, #128]
     d3c:	stp	x10, x11, [x28, #-224]
     d40:	stp	x8, x9, [x28, #-200]
     d44:	stp	x6, x7, [x28, #-184]
     d48:	stp	x26, x27, [x28, #-160]
     d4c:	stp	x4, x5, [x28, #-144]
     d50:	stp	x14, x15, [x28, #-104]
     d54:	stp	x4, x5, [x0, #-8]
     d58:	stp	x14, x15, [x0, #32]
     d5c:	stp	x2, x3, [x0, #232]
     d60:	mov	x3, #0x28                  	// #40
     d64:	mov	x2, #0x5                   	// #5
     d68:	stp	x12, x13, [x0, #248]
     d6c:	mov	x0, x30
     d70:	str	x17, [sp, #2184]
     d74:	str	x16, [sp, #2224]
     d78:	str	x23, [sp, #2232]
     d7c:	str	d0, [sp, #2240]
     d80:	str	x25, [sp, #2440]
     d84:	str	x24, [sp, #2480]
     d88:	str	x18, [sp, #2520]
     d8c:	str	x17, [sp, #2560]
     d90:	str	x16, [sp, #2600]
     d94:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     d98:	ldr	w4, [sp, #2240]
     d9c:	mov	w0, #0x28                  	// #40
     da0:	ldr	x3, [sp, #2232]
     da4:	mov	x1, x19
     da8:	mov	x2, #0xc8                  	// #200
     dac:	umaddl	x0, w4, w0, x3
     db0:	bl	0 <memcpy>
     db4:	ldr	w1, [sp, #2240]
     db8:	ldr	w2, [sp, #2244]
     dbc:	mov	w0, w1
     dc0:	add	x0, x0, #0x5
     dc4:	cmp	x0, x2
     dc8:	b.hi	24c0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x24c0>  // b.pmore
     dcc:	ldr	x3, [sp, #96]
     dd0:	add	w2, w1, #0x5
     dd4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dd8:	add	x0, x0, #0x0
     ddc:	add	x0, x0, #0x7e0
     de0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     de4:	add	x1, x1, #0x0
     de8:	str	w2, [sp, #2240]
     dec:	add	x2, sp, #0x5c0
     df0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     df4:	ldr	x0, [sp, #2232]
     df8:	cmp	x0, x23
     dfc:	b.eq	e04 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xe04>  // b.none
     e00:	bl	0 <free>
     e04:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e08:	add	x1, x0, #0x0
     e0c:	add	x1, x1, #0x7e0
     e10:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e14:	adrp	x2, 0 <__dso_handle>
     e18:	add	x0, x0, #0x0
     e1c:	add	x2, x2, #0x0
     e20:	bl	0 <__cxa_atexit>
     e24:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e28:	add	x0, x0, #0x0
     e2c:	add	x15, x0, #0x230
     e30:	add	x3, x0, #0x208
     e34:	add	x17, sp, #0x680
     e38:	add	x9, x0, #0x258
     e3c:	ldr	x16, [x3, #32]
     e40:	str	x16, [sp, #496]
     e44:	ldp	x12, x13, [x15]
     e48:	stp	x12, x13, [sp, #416]
     e4c:	add	x2, x0, #0x280
     e50:	ldp	x10, x11, [x3]
     e54:	stp	x10, x11, [sp, #464]
     e58:	add	x1, x0, #0x2a8
     e5c:	ldp	x6, x7, [x3, #16]
     e60:	stp	x6, x7, [sp, #480]
     e64:	add	x0, x0, #0x2d0
     e68:	stp	x12, x13, [x17, #-192]
     e6c:	add	x12, sp, #0x880
     e70:	mov	x5, x22
     e74:	adrp	x14, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e78:	add	x14, x14, #0x0
     e7c:	stp	x10, x11, [x12, #-144]
     e80:	mov	x4, x21
     e84:	add	x27, sp, #0x868
     e88:	stp	x6, x7, [x12, #-128]
     e8c:	mov	x3, x20
     e90:	mov	x8, x19
     e94:	ldp	x6, x7, [x9]
     e98:	stp	x6, x7, [sp, #128]
     e9c:	add	x20, sp, #0x890
     ea0:	ldp	x10, x11, [x9, #16]
     ea4:	stp	x10, x11, [sp, #144]
     ea8:	ldp	x22, x23, [x15, #16]
     eac:	stp	x22, x23, [x17, #-176]
     eb0:	ldp	x6, x7, [x2, #16]
     eb4:	str	x16, [sp, #2064]
     eb8:	ldp	x10, x11, [x1, #16]
     ebc:	str	wzr, [sp, #2152]
     ec0:	ldr	x18, [x15, #32]
     ec4:	mov	x15, #0xf                   	// #15
     ec8:	str	x18, [sp, #1504]
     ecc:	str	x27, [sp, #2192]
     ed0:	str	x14, [sp, #2232]
     ed4:	str	x15, [sp, #2240]
     ed8:	ldp	x12, x13, [x1]
     edc:	ldp	x16, x17, [x0]
     ee0:	ldp	x24, x25, [x2]
     ee4:	ldp	x14, x15, [x0, #16]
     ee8:	ldr	x9, [x9, #32]
     eec:	ldr	x21, [x2, #32]
     ef0:	ldr	x26, [x1, #32]
     ef4:	stp	x10, x11, [sp, #288]
     ef8:	stp	x6, x7, [sp, #336]
     efc:	ldp	x2, x1, [sp, #112]
     f00:	stp	x16, x17, [sp, #224]
     f04:	ldp	x6, x7, [sp, #128]
     f08:	stp	x14, x15, [sp, #240]
     f0c:	ldp	x10, x11, [sp, #144]
     f10:	stp	x12, x13, [sp, #272]
     f14:	ldr	x30, [x0, #32]
     f18:	str	x30, [sp, #256]
     f1c:	ldr	x0, [sp, #160]
     f20:	str	x26, [sp, #304]
     f24:	stp	x24, x25, [sp, #320]
     f28:	str	x21, [sp, #352]
     f2c:	stp	x6, x7, [sp, #368]
     f30:	stp	x10, x11, [sp, #384]
     f34:	str	x9, [sp, #400]
     f38:	stp	x22, x23, [sp, #432]
     f3c:	str	x18, [sp, #448]
     f40:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f44:	ldr	x2, [sp, #96]
     f48:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f4c:	add	x0, x0, #0x0
     f50:	mov	x3, x20
     f54:	add	x0, x0, #0x368
     f58:	mov	x4, x19
     f5c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f60:	add	x1, x1, #0x0
     f64:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f68:	ldr	x0, [sp, #2408]
     f6c:	add	x1, x19, #0x10
     f70:	cmp	x0, x1
     f74:	b.eq	f7c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xf7c>  // b.none
     f78:	bl	0 <free>
     f7c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f80:	add	x1, x0, #0x0
     f84:	add	x1, x1, #0x368
     f88:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f8c:	adrp	x2, 0 <__dso_handle>
     f90:	add	x0, x0, #0x0
     f94:	add	x2, x2, #0x0
     f98:	bl	0 <__cxa_atexit>
     f9c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fa0:	add	x0, x0, #0x0
     fa4:	add	x2, x0, #0x2f8
     fa8:	add	x1, x0, #0x320
     fac:	add	x0, x0, #0x348
     fb0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fb4:	add	x3, x3, #0x0
     fb8:	mov	x8, x19
     fbc:	ldp	x4, x5, [x2]
     fc0:	stp	x4, x5, [sp, #464]
     fc4:	ldp	x4, x5, [x2, #16]
     fc8:	stp	x4, x5, [sp, #480]
     fcc:	ldp	x4, x5, [x1]
     fd0:	stp	x4, x5, [sp, #416]
     fd4:	ldp	x6, x7, [x0]
     fd8:	stp	x6, x7, [sp, #368]
     fdc:	ldp	x4, x5, [x1, #16]
     fe0:	stp	x4, x5, [sp, #432]
     fe4:	ldr	x1, [x1, #32]
     fe8:	str	x1, [sp, #448]
     fec:	ldr	x2, [x2, #32]
     ff0:	str	x2, [sp, #496]
     ff4:	ldp	x6, x7, [x0, #16]
     ff8:	mov	x4, #0x40                  	// #64
     ffc:	ldp	x2, x1, [sp, #112]
    1000:	stp	x6, x7, [sp, #384]
    1004:	ldr	x0, [x0, #32]
    1008:	str	x0, [sp, #400]
    100c:	ldr	x0, [sp, #160]
    1010:	str	wzr, [sp, #2152]
    1014:	str	x27, [sp, #2192]
    1018:	str	x3, [sp, #2232]
    101c:	str	x4, [sp, #2240]
    1020:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1024:	ldr	x3, [sp, #96]
    1028:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    102c:	add	x0, x0, #0x0
    1030:	mov	x4, x19
    1034:	add	x0, x0, #0xdb0
    1038:	mov	x2, x20
    103c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1040:	add	x1, x1, #0x0
    1044:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1048:	ldr	x0, [sp, #2408]
    104c:	add	x1, x19, #0x10
    1050:	cmp	x0, x1
    1054:	b.eq	105c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x105c>  // b.none
    1058:	bl	0 <free>
    105c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1060:	add	x1, x0, #0x0
    1064:	add	x1, x1, #0xdb0
    1068:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    106c:	adrp	x2, 0 <__dso_handle>
    1070:	add	x0, x0, #0x0
    1074:	add	x2, x2, #0x0
    1078:	bl	0 <__cxa_atexit>
    107c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1080:	add	x0, x0, #0x0
    1084:	add	x2, x0, #0x370
    1088:	add	x1, x0, #0x398
    108c:	add	x0, x0, #0x3c0
    1090:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1094:	add	x3, x3, #0x0
    1098:	mov	x6, #0x2e                  	// #46
    109c:	ldp	x4, x5, [x2]
    10a0:	stp	x4, x5, [sp, #464]
    10a4:	mov	w7, #0x2                   	// #2
    10a8:	ldp	x4, x5, [x2, #16]
    10ac:	stp	x4, x5, [sp, #480]
    10b0:	mov	x8, x19
    10b4:	ldp	x4, x5, [x1]
    10b8:	stp	x4, x5, [sp, #416]
    10bc:	ldp	x4, x5, [x1, #16]
    10c0:	stp	x4, x5, [sp, #432]
    10c4:	ldp	x4, x5, [x0]
    10c8:	stp	x4, x5, [sp, #368]
    10cc:	ldr	x1, [x1, #32]
    10d0:	str	x1, [sp, #448]
    10d4:	ldr	x2, [x2, #32]
    10d8:	str	x2, [sp, #496]
    10dc:	ldp	x4, x5, [x0, #16]
    10e0:	stp	x4, x5, [sp, #384]
    10e4:	ldp	x2, x1, [sp, #112]
    10e8:	str	w7, [sp, #2152]
    10ec:	ldr	x0, [x0, #32]
    10f0:	str	x0, [sp, #400]
    10f4:	ldr	x0, [sp, #160]
    10f8:	str	x27, [sp, #2192]
    10fc:	str	x3, [sp, #2232]
    1100:	str	x6, [sp, #2240]
    1104:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1108:	ldr	x2, [sp, #96]
    110c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1110:	add	x0, x0, #0x0
    1114:	mov	x4, x19
    1118:	sub	x0, x0, #0xf0
    111c:	mov	x3, x20
    1120:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1124:	add	x1, x1, #0x0
    1128:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    112c:	ldr	x0, [sp, #2408]
    1130:	add	x1, x19, #0x10
    1134:	cmp	x0, x1
    1138:	b.eq	1140 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1140>  // b.none
    113c:	bl	0 <free>
    1140:	adrp	x0, 0 <__dso_handle>
    1144:	add	x4, x0, #0x0
    1148:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    114c:	add	x1, x0, #0x0
    1150:	mov	x25, x4
    1154:	mov	x2, x4
    1158:	sub	x1, x1, #0xf0
    115c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1160:	add	x0, x0, #0x0
    1164:	bl	0 <__cxa_atexit>
    1168:	ldr	x28, [sp, #96]
    116c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1170:	add	x22, x0, #0x0
    1174:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1178:	add	x8, x22, #0x260
    117c:	add	x6, x6, #0x0
    1180:	mov	x5, #0x33                  	// #51
    1184:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1188:	mov	x3, x28
    118c:	add	x21, x22, #0x328
    1190:	add	x24, x4, #0x0
    1194:	mov	x0, x21
    1198:	mov	x2, x19
    119c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11a0:	add	x1, x1, #0x0
    11a4:	str	x8, [sp, #128]
    11a8:	strb	wzr, [sp, #2192]
    11ac:	add	x23, x22, #0x580
    11b0:	str	x20, [sp, #2232]
    11b4:	add	x26, x22, #0x4b8
    11b8:	str	x6, [sp, #2408]
    11bc:	str	x5, [sp, #2416]
    11c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11c4:	mov	x1, x21
    11c8:	mov	x2, x25
    11cc:	mov	x0, x24
    11d0:	bl	0 <__cxa_atexit>
    11d4:	ldr	x8, [sp, #128]
    11d8:	add	x7, x22, #0x3f0
    11dc:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11e0:	add	x6, x6, #0x0
    11e4:	mov	x9, #0x32                  	// #50
    11e8:	mov	x3, x28
    11ec:	mov	x0, x8
    11f0:	mov	x2, x19
    11f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11f8:	add	x1, x1, #0x0
    11fc:	str	x7, [sp, #128]
    1200:	mov	w21, #0x100                 	// #256
    1204:	str	x8, [sp, #144]
    1208:	strb	wzr, [sp, #2192]
    120c:	str	x20, [sp, #2232]
    1210:	str	x6, [sp, #2408]
    1214:	str	x9, [sp, #2416]
    1218:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    121c:	ldr	x8, [sp, #144]
    1220:	mov	x2, x25
    1224:	mov	x0, x24
    1228:	mov	x1, x8
    122c:	bl	0 <__cxa_atexit>
    1230:	strb	wzr, [sp, #2192]
    1234:	ldr	x7, [sp, #128]
    1238:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    123c:	add	x6, x6, #0x0
    1240:	mov	x8, #0x30                  	// #48
    1244:	mov	x3, x28
    1248:	mov	x0, x7
    124c:	mov	x2, x19
    1250:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1254:	add	x1, x1, #0x0
    1258:	str	x20, [sp, #2232]
    125c:	str	x6, [sp, #2408]
    1260:	str	x8, [sp, #2416]
    1264:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1268:	ldr	x7, [sp, #128]
    126c:	mov	x2, x25
    1270:	mov	x0, x24
    1274:	mov	x1, x7
    1278:	bl	0 <__cxa_atexit>
    127c:	stp	xzr, xzr, [x23, #24]
    1280:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1284:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1288:	add	x10, x22, #0x5d0
    128c:	ldr	x8, [x0]
    1290:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1294:	ldr	x6, [x4]
    1298:	add	x8, x8, #0x10
    129c:	ldr	x7, [x0]
    12a0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    12a4:	stp	xzr, xzr, [x23, #40]
    12a8:	mov	x2, #0x1e                  	// #30
    12ac:	add	x7, x7, #0x10
    12b0:	ldr	x3, [x0]
    12b4:	stp	xzr, x10, [x23, #56]
    12b8:	add	x10, x22, #0x600
    12bc:	ldr	x0, [x23, #8]
    12c0:	add	x3, x3, #0x10
    12c4:	str	xzr, [x23, #88]
    12c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12cc:	and	x0, x0, #0x80000000
    12d0:	stp	x0, xzr, [x23, #8]
    12d4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12d8:	stp	x10, x10, [x23, #96]
    12dc:	add	x1, x1, #0x0
    12e0:	ldr	x9, [x0]
    12e4:	mov	w0, #0x1                   	// #1
    12e8:	str	w0, [x23, #76]
    12ec:	ldr	x0, [sp, #104]
    12f0:	str	x0, [x23, #80]
    12f4:	mov	x0, #0x1                   	// #1
    12f8:	str	w0, [x23, #72]
    12fc:	str	x0, [x23, #112]
    1300:	mov	x0, x23
    1304:	str	wzr, [x23, #120]
    1308:	strb	wzr, [x23, #136]
    130c:	str	x8, [x23, #144]
    1310:	strh	w21, [x23, #152]
    1314:	str	x7, [x23, #160]
    1318:	stp	x9, x7, [sp, #168]
    131c:	str	x9, [x23, #184]
    1320:	str	x6, [x23, #192]
    1324:	str	x8, [sp, #192]
    1328:	str	x6, [sp, #144]
    132c:	str	x3, [x22, #1408]
    1330:	str	x3, [sp, #128]
    1334:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1338:	strb	wzr, [x23, #136]
    133c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1340:	add	x1, x1, #0x0
    1344:	str	x1, [x23, #32]
    1348:	mov	x1, #0x47                  	// #71
    134c:	str	x1, [x23, #40]
    1350:	mov	x0, x23
    1354:	strh	w21, [x23, #152]
    1358:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    135c:	mov	x2, x25
    1360:	mov	x1, x23
    1364:	mov	x0, x24
    1368:	bl	0 <__cxa_atexit>
    136c:	mov	x0, x26
    1370:	mov	w1, #0x0                   	// #0
    1374:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1378:	strb	wzr, [x22, #1344]
    137c:	ldp	x9, x7, [sp, #168]
    1380:	strh	w21, [x22, #1360]
    1384:	ldr	x3, [sp, #128]
    1388:	str	x3, [x22, #1208]
    138c:	ldr	x6, [sp, #144]
    1390:	str	x7, [x22, #1368]
    1394:	ldr	x8, [sp, #192]
    1398:	str	x8, [x22, #1352]
    139c:	str	x9, [x22, #1392]
    13a0:	mov	x2, #0x1a                  	// #26
    13a4:	str	x6, [x22, #1400]
    13a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13ac:	add	x1, x1, #0x0
    13b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    13b4:	strb	wzr, [x22, #1344]
    13b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13bc:	add	x1, x1, #0x0
    13c0:	mov	x2, #0x46                  	// #70
    13c4:	str	x1, [x22, #1240]
    13c8:	str	x2, [x22, #1248]
    13cc:	mov	x0, x26
    13d0:	strh	w21, [x22, #1360]
    13d4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    13d8:	mov	x2, x25
    13dc:	mov	x1, x26
    13e0:	mov	x0, x24
    13e4:	bl	0 <__cxa_atexit>
    13e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13ec:	add	x3, x0, #0x0
    13f0:	add	x14, x3, #0x410
    13f4:	add	x10, x3, #0x3e8
    13f8:	add	x3, x3, #0x438
    13fc:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1400:	ldr	x9, [x10, #32]
    1404:	add	x6, x6, #0x0
    1408:	ldp	x4, x5, [x14]
    140c:	stp	x4, x5, [sp, #416]
    1410:	mov	x7, #0x3e                  	// #62
    1414:	ldr	x4, [x14, #32]
    1418:	str	x4, [sp, #448]
    141c:	ldp	x4, x5, [x14, #16]
    1420:	stp	x4, x5, [sp, #432]
    1424:	mov	x8, x19
    1428:	ldp	x4, x5, [x3]
    142c:	stp	x4, x5, [sp, #368]
    1430:	ldp	x12, x13, [x10]
    1434:	stp	x12, x13, [sp, #464]
    1438:	ldp	x4, x5, [x3, #16]
    143c:	stp	x4, x5, [sp, #384]
    1440:	ldp	x10, x11, [x10, #16]
    1444:	stp	x10, x11, [sp, #480]
    1448:	ldp	x2, x1, [sp, #112]
    144c:	str	x9, [sp, #496]
    1450:	ldr	x3, [x3, #32]
    1454:	str	x3, [sp, #400]
    1458:	ldr	x0, [sp, #160]
    145c:	str	wzr, [sp, #2152]
    1460:	str	x27, [sp, #2192]
    1464:	str	x6, [sp, #2232]
    1468:	str	x7, [sp, #2240]
    146c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1470:	add	x0, x22, #0x648
    1474:	mov	x4, x19
    1478:	mov	x3, x20
    147c:	mov	x2, x28
    1480:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1484:	add	x1, x1, #0x0
    1488:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    148c:	ldr	x0, [sp, #2408]
    1490:	add	x1, x19, #0x10
    1494:	cmp	x0, x1
    1498:	b.eq	14a0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x14a0>  // b.none
    149c:	bl	0 <free>
    14a0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14a4:	add	x22, x0, #0x0
    14a8:	adrp	x0, 0 <__dso_handle>
    14ac:	add	x23, x0, #0x0
    14b0:	add	x21, x22, #0x8a8
    14b4:	add	x1, x22, #0x648
    14b8:	mov	x2, x23
    14bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c0:	add	x0, x0, #0x0
    14c4:	bl	0 <__cxa_atexit>
    14c8:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14cc:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    14d0:	ldr	x4, [x21, #8]
    14d4:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
    14d8:	ldr	x3, [x3]
    14dc:	str	x3, [x21, #192]
    14e0:	ldr	x2, [x0]
    14e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14e8:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14ec:	and	x4, x4, #0x80000000
    14f0:	ldr	x0, [x0]
    14f4:	add	x5, x22, #0x8f8
    14f8:	ldr	x1, [x1]
    14fc:	stp	x4, xzr, [x21, #8]
    1500:	add	x2, x2, #0x10
    1504:	ldr	x3, [x3]
    1508:	stp	xzr, x5, [x21, #56]
    150c:	add	x5, x22, #0x928
    1510:	ldr	x4, [sp, #104]
    1514:	add	x0, x0, #0x10
    1518:	add	x1, x1, #0x10
    151c:	mov	w24, #0x1                   	// #1
    1520:	mov	w26, #0x100                 	// #256
    1524:	stp	xzr, xzr, [x21, #24]
    1528:	stp	xzr, xzr, [x21, #40]
    152c:	str	w24, [x21, #76]
    1530:	str	x4, [x21, #80]
    1534:	str	xzr, [x21, #88]
    1538:	stp	x5, x5, [x21, #96]
    153c:	mov	x5, #0x1                   	// #1
    1540:	str	w5, [x21, #72]
    1544:	str	x5, [x21, #112]
    1548:	str	wzr, [x21, #120]
    154c:	strb	wzr, [x21, #136]
    1550:	str	x0, [x21, #144]
    1554:	mov	x0, x21
    1558:	strh	w26, [x21, #152]
    155c:	str	x1, [x21, #160]
    1560:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1564:	str	x3, [x21, #184]
    1568:	add	x1, x1, #0x0
    156c:	str	x2, [x22, #2216]
    1570:	mov	x2, #0x26                  	// #38
    1574:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1578:	strb	wzr, [x21, #136]
    157c:	ldrb	w1, [x21, #10]
    1580:	mov	x2, #0x3c                  	// #60
    1584:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1588:	add	x0, x0, #0x0
    158c:	stp	x0, x2, [x21, #32]
    1590:	mov	x0, x21
    1594:	bfi	w1, w24, #5, #2
    1598:	strb	w1, [x21, #10]
    159c:	strh	w26, [x21, #152]
    15a0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    15a4:	mov	x2, x23
    15a8:	mov	x1, x21
    15ac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15b0:	add	x0, x0, #0x0
    15b4:	bl	0 <__cxa_atexit>
    15b8:	str	wzr, [sp, #2152]
    15bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c0:	add	x3, x0, #0x0
    15c4:	add	x1, x3, #0x460
    15c8:	add	x0, x3, #0x488
    15cc:	add	x3, x3, #0x4b0
    15d0:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15d4:	ldr	x2, [sp, #112]
    15d8:	add	x6, x6, #0x0
    15dc:	ldp	x4, x5, [x1]
    15e0:	stp	x4, x5, [sp, #464]
    15e4:	mov	x7, #0x15                  	// #21
    15e8:	ldp	x4, x5, [x1, #16]
    15ec:	stp	x4, x5, [sp, #480]
    15f0:	mov	x8, x19
    15f4:	ldp	x4, x5, [x0]
    15f8:	stp	x4, x5, [sp, #416]
    15fc:	ldp	x4, x5, [x0, #16]
    1600:	stp	x4, x5, [sp, #432]
    1604:	ldp	x4, x5, [x3]
    1608:	stp	x4, x5, [sp, #368]
    160c:	ldp	x4, x5, [x3, #16]
    1610:	stp	x4, x5, [sp, #384]
    1614:	ldr	x0, [x0, #32]
    1618:	str	x0, [sp, #448]
    161c:	ldr	x1, [x1, #32]
    1620:	str	x1, [sp, #496]
    1624:	ldr	x3, [x3, #32]
    1628:	str	x3, [sp, #400]
    162c:	ldr	x1, [sp, #120]
    1630:	str	x27, [sp, #2192]
    1634:	ldr	x0, [sp, #160]
    1638:	str	x6, [sp, #2232]
    163c:	str	x7, [sp, #2240]
    1640:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1644:	ldr	x2, [sp, #96]
    1648:	add	x0, x22, #0x970
    164c:	mov	x4, x19
    1650:	mov	x3, x20
    1654:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1658:	add	x1, x1, #0x0
    165c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1660:	ldr	x0, [sp, #2408]
    1664:	add	x1, x19, #0x10
    1668:	cmp	x0, x1
    166c:	b.eq	1674 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1674>  // b.none
    1670:	bl	0 <free>
    1674:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1678:	add	x21, x0, #0x0
    167c:	add	x1, x21, #0x970
    1680:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1684:	adrp	x2, 0 <__dso_handle>
    1688:	add	x0, x0, #0x0
    168c:	add	x2, x2, #0x0
    1690:	bl	0 <__cxa_atexit>
    1694:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1698:	add	x0, x0, #0x0
    169c:	add	x1, x0, #0x4d8
    16a0:	add	x2, x0, #0x500
    16a4:	add	x0, x0, #0x528
    16a8:	mov	x8, x19
    16ac:	str	x27, [sp, #2192]
    16b0:	ldp	x4, x5, [x1]
    16b4:	stp	x4, x5, [sp, #464]
    16b8:	ldp	x4, x5, [x1, #16]
    16bc:	stp	x4, x5, [sp, #480]
    16c0:	ldp	x4, x5, [x2]
    16c4:	stp	x4, x5, [sp, #416]
    16c8:	ldp	x4, x5, [x2, #16]
    16cc:	stp	x4, x5, [sp, #432]
    16d0:	ldr	x2, [x2, #32]
    16d4:	str	x2, [sp, #448]
    16d8:	ldp	x2, x3, [x0]
    16dc:	stp	x2, x3, [sp, #368]
    16e0:	ldp	x2, x3, [x0, #16]
    16e4:	stp	x2, x3, [sp, #384]
    16e8:	ldr	x1, [x1, #32]
    16ec:	str	x1, [sp, #496]
    16f0:	ldr	x0, [x0, #32]
    16f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16f8:	add	x1, x1, #0x0
    16fc:	str	x0, [sp, #400]
    1700:	mov	w0, #0x1                   	// #1
    1704:	str	w0, [sp, #2152]
    1708:	str	x1, [sp, #2232]
    170c:	mov	x3, #0x2b                  	// #43
    1710:	ldr	x2, [sp, #112]
    1714:	str	x3, [sp, #2240]
    1718:	ldr	x1, [sp, #120]
    171c:	ldr	x0, [sp, #160]
    1720:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1724:	ldr	x2, [sp, #96]
    1728:	mov	x0, x21
    172c:	mov	x4, x19
    1730:	mov	x3, x20
    1734:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1738:	add	x1, x1, #0x0
    173c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1740:	ldr	x0, [sp, #2408]
    1744:	add	x1, x19, #0x10
    1748:	cmp	x0, x1
    174c:	b.eq	1754 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1754>  // b.none
    1750:	bl	0 <free>
    1754:	adrp	x0, 0 <__dso_handle>
    1758:	add	x6, x0, #0x0
    175c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1760:	add	x4, x0, #0x0
    1764:	mov	x23, x4
    1768:	mov	x24, x6
    176c:	mov	x2, x6
    1770:	mov	x1, x4
    1774:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1778:	add	x0, x0, #0x0
    177c:	bl	0 <__cxa_atexit>
    1780:	add	x26, x23, #0xc98
    1784:	ldr	x3, [sp, #96]
    1788:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    178c:	add	x5, x5, #0x0
    1790:	mov	x7, #0x35                  	// #53
    1794:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1798:	mov	x0, x26
    179c:	add	x25, x4, #0x0
    17a0:	mov	x2, x19
    17a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17a8:	add	x1, x1, #0x0
    17ac:	strb	wzr, [sp, #2192]
    17b0:	add	x27, x23, #0xbd0
    17b4:	str	x20, [sp, #2232]
    17b8:	mov	w21, #0x1                   	// #1
    17bc:	str	x5, [sp, #2408]
    17c0:	str	x7, [sp, #2416]
    17c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17c8:	mov	x1, x26
    17cc:	mov	x2, x24
    17d0:	mov	x0, x25
    17d4:	bl	0 <__cxa_atexit>
    17d8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    17dc:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17e0:	add	x5, x23, #0xc20
    17e4:	add	x10, x23, #0xc50
    17e8:	ldr	x9, [x0]
    17ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17f0:	ldr	x11, [x4]
    17f4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17f8:	ldr	x7, [x0]
    17fc:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1800:	ldr	x12, [x4]
    1804:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1808:	ldr	x3, [x0]
    180c:	stp	xzr, x5, [x27, #56]
    1810:	add	x5, x4, #0x0
    1814:	ldr	x0, [x27, #8]
    1818:	add	x9, x9, #0x10
    181c:	add	x3, x3, #0x10
    1820:	add	x7, x7, #0x10
    1824:	mov	x4, #0x1                   	// #1
    1828:	stp	x10, x10, [x27, #96]
    182c:	add	x10, x5, #0x170
    1830:	ldr	x28, [sp, #104]
    1834:	and	x0, x0, #0x80000000
    1838:	stp	x0, xzr, [x27, #8]
    183c:	mov	x22, x5
    1840:	mov	x0, x27
    1844:	stp	xzr, xzr, [x27, #24]
    1848:	mov	x2, #0xb                   	// #11
    184c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1850:	stp	xzr, xzr, [x27, #40]
    1854:	add	x1, x1, #0x0
    1858:	add	x26, x23, #0xd60
    185c:	str	w21, [x27, #72]
    1860:	str	w21, [x27, #76]
    1864:	stp	x28, xzr, [x27, #80]
    1868:	str	x4, [x27, #112]
    186c:	mov	w4, #0x100                 	// #256
    1870:	str	wzr, [x27, #120]
    1874:	strb	wzr, [x27, #136]
    1878:	str	x7, [x27, #144]
    187c:	strh	w4, [x27, #152]
    1880:	str	x3, [x27, #160]
    1884:	str	x12, [x27, #184]
    1888:	str	x11, [x27, #192]
    188c:	str	x9, [x23, #3024]
    1890:	str	x10, [sp, #144]
    1894:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1898:	strb	wzr, [x27, #136]
    189c:	add	x7, x23, #0xe28
    18a0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18a4:	add	x1, x1, #0x0
    18a8:	mov	x2, #0x40                  	// #64
    18ac:	stp	x1, x2, [x27, #32]
    18b0:	mov	w1, #0x100                 	// #256
    18b4:	mov	x0, x27
    18b8:	strh	w1, [x27, #152]
    18bc:	str	x7, [sp, #128]
    18c0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18c4:	mov	x1, x27
    18c8:	mov	x2, x24
    18cc:	mov	x0, x25
    18d0:	bl	0 <__cxa_atexit>
    18d4:	ldr	x10, [sp, #144]
    18d8:	mov	x2, #0x15                  	// #21
    18dc:	ldr	x27, [sp, #96]
    18e0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18e4:	add	x1, x1, #0x0
    18e8:	mov	x0, x10
    18ec:	mov	x3, x27
    18f0:	str	x10, [sp, #96]
    18f4:	strb	wzr, [sp, #2192]
    18f8:	str	x20, [sp, #2232]
    18fc:	str	x1, [sp, #2408]
    1900:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1904:	add	x1, x1, #0x0
    1908:	str	x2, [sp, #2416]
    190c:	mov	x2, x19
    1910:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1914:	ldr	x10, [sp, #96]
    1918:	mov	x2, x24
    191c:	mov	x0, x25
    1920:	mov	x1, x10
    1924:	bl	0 <__cxa_atexit>
    1928:	str	x27, [sp, #96]
    192c:	ldr	x7, [sp, #128]
    1930:	mov	x9, #0x1a                  	// #26
    1934:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1938:	add	x2, x2, #0x0
    193c:	mov	x3, x27
    1940:	mov	x0, x7
    1944:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1948:	add	x1, x1, #0x0
    194c:	strb	w21, [sp, #2192]
    1950:	add	x27, x22, #0x238
    1954:	str	x20, [sp, #2232]
    1958:	str	x2, [sp, #2408]
    195c:	mov	x2, x19
    1960:	str	x9, [sp, #2416]
    1964:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1968:	ldr	x7, [sp, #128]
    196c:	mov	x2, x24
    1970:	mov	x0, x25
    1974:	mov	x1, x7
    1978:	bl	0 <__cxa_atexit>
    197c:	stp	xzr, xzr, [x26, #24]
    1980:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1984:	adrp	x2, 0 <_ZTVN4llvm2cl6parserIjEE>
    1988:	mov	x4, #0x1                   	// #1
    198c:	ldr	x3, [x0]
    1990:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1994:	ldr	x7, [x2]
    1998:	add	x3, x3, #0x10
    199c:	str	x3, [x23, #3424]
    19a0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19a4:	ldr	x0, [x0]
    19a8:	add	x7, x7, #0x10
    19ac:	ldr	x3, [x3]
    19b0:	str	x3, [x26, #192]
    19b4:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19b8:	add	x0, x0, #0x10
    19bc:	ldr	x9, [x26, #8]
    19c0:	str	x0, [x26, #144]
    19c4:	ldr	x3, [x3]
    19c8:	add	x0, x23, #0xdb0
    19cc:	and	x9, x9, #0x80000000
    19d0:	stp	x9, xzr, [x26, #8]
    19d4:	mov	x2, #0xf                   	// #15
    19d8:	stp	xzr, xzr, [x26, #40]
    19dc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19e0:	add	x1, x1, #0x0
    19e4:	str	xzr, [x26, #56]
    19e8:	str	x0, [x26, #64]
    19ec:	add	x0, x23, #0xde0
    19f0:	stp	w21, w21, [x26, #72]
    19f4:	add	x23, x22, #0x300
    19f8:	stp	x28, xzr, [x26, #80]
    19fc:	stp	x0, x0, [x26, #96]
    1a00:	mov	x0, x26
    1a04:	str	x4, [x26, #112]
    1a08:	str	wzr, [x26, #120]
    1a0c:	str	wzr, [x26, #136]
    1a10:	str	wzr, [x26, #152]
    1a14:	strb	w21, [x26, #156]
    1a18:	str	x7, [x26, #160]
    1a1c:	str	x3, [x26, #184]
    1a20:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a24:	str	wzr, [x26, #136]
    1a28:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a2c:	add	x1, x1, #0x0
    1a30:	mov	x2, #0x20                  	// #32
    1a34:	stp	x1, x2, [x26, #32]
    1a38:	mov	x0, x26
    1a3c:	str	wzr, [x26, #152]
    1a40:	strb	w21, [x26, #156]
    1a44:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a48:	mov	x1, x26
    1a4c:	mov	x2, x24
    1a50:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a54:	add	x0, x0, #0x0
    1a58:	bl	0 <__cxa_atexit>
    1a5c:	strb	wzr, [sp, #2192]
    1a60:	ldr	x3, [sp, #96]
    1a64:	mov	x2, #0x2e                  	// #46
    1a68:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a6c:	add	x1, x1, #0x0
    1a70:	mov	x0, x27
    1a74:	str	x20, [sp, #2232]
    1a78:	str	x1, [sp, #2408]
    1a7c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a80:	add	x1, x1, #0x0
    1a84:	str	x2, [sp, #2416]
    1a88:	mov	x2, x19
    1a8c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a90:	mov	x2, x24
    1a94:	mov	x1, x27
    1a98:	mov	x0, x25
    1a9c:	bl	0 <__cxa_atexit>
    1aa0:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1aa4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1aa8:	add	x11, x22, #0x350
    1aac:	add	x10, x22, #0x398
    1ab0:	ldr	x6, [x0]
    1ab4:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1ab8:	ldr	x7, [x1]
    1abc:	add	x6, x6, #0x10
    1ac0:	ldr	x4, [x0]
    1ac4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1ac8:	add	x9, x22, #0x3c0
    1acc:	add	x8, x22, #0x380
    1ad0:	ldr	x3, [x0]
    1ad4:	mov	x5, #0x1                   	// #1
    1ad8:	ldr	x0, [x23, #8]
    1adc:	add	x3, x3, #0x10
    1ae0:	str	x3, [x23, #216]
    1ae4:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ae8:	add	x4, x4, #0x10
    1aec:	and	x0, x0, #0x80000000
    1af0:	stp	x0, xzr, [x23, #8]
    1af4:	mov	x2, #0x9                   	// #9
    1af8:	mov	x0, x23
    1afc:	stp	xzr, xzr, [x23, #24]
    1b00:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b04:	add	x1, x1, #0x0
    1b08:	stp	xzr, xzr, [x23, #40]
    1b0c:	add	x26, x19, #0x10
    1b10:	stp	xzr, x11, [x23, #56]
    1b14:	stp	w21, w21, [x23, #72]
    1b18:	stp	x28, xzr, [x23, #80]
    1b1c:	stp	x8, x8, [x23, #96]
    1b20:	str	x5, [x23, #112]
    1b24:	str	wzr, [x23, #120]
    1b28:	stp	x10, xzr, [x23, #136]
    1b2c:	strb	wzr, [x23, #152]
    1b30:	stp	x6, x9, [x23, #168]
    1b34:	str	xzr, [x23, #184]
    1b38:	strb	wzr, [x23, #192]
    1b3c:	strb	wzr, [x23, #208]
    1b40:	str	x7, [x23, #248]
    1b44:	str	x4, [x22, #768]
    1b48:	ldr	x3, [x3]
    1b4c:	str	x3, [x23, #240]
    1b50:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b54:	str	x26, [sp, #2408]
    1b58:	ldrb	w3, [x23, #10]
    1b5c:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b60:	add	x2, x2, #0x0
    1b64:	mov	x4, #0x3b                  	// #59
    1b68:	stp	x2, x4, [x23, #32]
    1b6c:	add	x0, x22, #0x388
    1b70:	bfi	w3, w21, #5, #2
    1b74:	strb	w3, [x23, #10]
    1b78:	mov	x1, x19
    1b7c:	str	xzr, [sp, #2416]
    1b80:	strb	wzr, [sp, #2424]
    1b84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1b88:	strb	w21, [x23, #208]
    1b8c:	add	x0, x22, #0x3b0
    1b90:	mov	x1, x19
    1b94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1b98:	ldr	x0, [sp, #2408]
    1b9c:	cmp	x0, x26
    1ba0:	b.eq	1ba8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1ba8>  // b.none
    1ba4:	bl	0 <_ZdlPv>
    1ba8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bac:	add	x4, x0, #0x0
    1bb0:	adrp	x1, 0 <__dso_handle>
    1bb4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bb8:	add	x25, x0, #0x0
    1bbc:	add	x24, x4, #0xef0
    1bc0:	add	x25, x25, #0x300
    1bc4:	add	x26, x1, #0x0
    1bc8:	mov	x0, x25
    1bcc:	str	x4, [sp, #128]
    1bd0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1bd4:	mov	w22, #0x1                   	// #1
    1bd8:	mov	x1, x25
    1bdc:	mov	x2, x26
    1be0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1be4:	add	x0, x0, #0x0
    1be8:	bl	0 <__cxa_atexit>
    1bec:	mov	w25, #0x100                 	// #256
    1bf0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bf4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1bf8:	ldr	x3, [x24, #8]
    1bfc:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c00:	ldr	x23, [x0]
    1c04:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1c08:	and	x3, x3, #0x80000000
    1c0c:	stp	x3, xzr, [x24, #8]
    1c10:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c14:	ldr	x7, [x6]
    1c18:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c1c:	ldr	x5, [x2]
    1c20:	add	x28, x23, #0x10
    1c24:	ldr	x0, [x0]
    1c28:	add	x23, x3, #0x0
    1c2c:	ldr	x4, [sp, #128]
    1c30:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c34:	ldr	x8, [x6]
    1c38:	add	x6, x3, #0x0
    1c3c:	ldr	x3, [sp, #104]
    1c40:	add	x9, x4, #0xf70
    1c44:	add	x12, x0, #0x10
    1c48:	add	x13, x5, #0x10
    1c4c:	add	x11, x4, #0xf40
    1c50:	sub	x5, x6, #0x80
    1c54:	mov	x10, #0x1                   	// #1
    1c58:	stp	xzr, xzr, [x24, #24]
    1c5c:	add	x21, x6, #0x48
    1c60:	stp	xzr, xzr, [x24, #40]
    1c64:	mov	x27, x6
    1c68:	mov	x0, x24
    1c6c:	stp	xzr, x11, [x24, #56]
    1c70:	mov	x2, #0x9                   	// #9
    1c74:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c78:	stp	w10, w22, [x24, #72]
    1c7c:	add	x1, x1, #0x0
    1c80:	str	x3, [x24, #80]
    1c84:	stp	xzr, x9, [x24, #88]
    1c88:	stp	x9, x10, [x24, #104]
    1c8c:	str	wzr, [x24, #120]
    1c90:	strb	wzr, [x24, #136]
    1c94:	str	x12, [sp, #144]
    1c98:	str	x28, [x24, #144]
    1c9c:	strh	w25, [x24, #152]
    1ca0:	str	x12, [x24, #160]
    1ca4:	str	x8, [sp, #176]
    1ca8:	str	x8, [x24, #184]
    1cac:	str	x5, [sp, #192]
    1cb0:	str	x7, [sp, #168]
    1cb4:	str	x7, [x24, #192]
    1cb8:	str	x13, [x4, #3824]
    1cbc:	str	x13, [sp, #128]
    1cc0:	str	x4, [sp, #208]
    1cc4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1cc8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ccc:	add	x1, x1, #0x0
    1cd0:	str	x1, [x24, #32]
    1cd4:	mov	x1, #0x22                  	// #34
    1cd8:	str	x1, [x24, #40]
    1cdc:	mov	x0, x24
    1ce0:	strb	wzr, [x24, #136]
    1ce4:	strh	w25, [x24, #152]
    1ce8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1cec:	mov	x1, x24
    1cf0:	mov	x2, x26
    1cf4:	mov	x0, x23
    1cf8:	bl	0 <__cxa_atexit>
    1cfc:	ldr	x3, [sp, #96]
    1d00:	mov	x2, #0x3e                  	// #62
    1d04:	ldr	x5, [sp, #192]
    1d08:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d0c:	add	x1, x1, #0x0
    1d10:	strb	wzr, [sp, #2192]
    1d14:	mov	x0, x5
    1d18:	str	x20, [sp, #2232]
    1d1c:	str	x1, [sp, #2408]
    1d20:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d24:	add	x1, x1, #0x0
    1d28:	str	x2, [sp, #2416]
    1d2c:	mov	x2, x19
    1d30:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d34:	ldr	x5, [sp, #192]
    1d38:	mov	x2, x26
    1d3c:	mov	x0, x23
    1d40:	mov	x1, x5
    1d44:	bl	0 <__cxa_atexit>
    1d48:	stp	xzr, xzr, [x21, #24]
    1d4c:	add	x3, x27, #0xc8
    1d50:	ldr	x4, [sp, #208]
    1d54:	str	x4, [sp, #192]
    1d58:	ldr	x0, [x21, #8]
    1d5c:	add	x24, x4, #0xfb8
    1d60:	ldp	x7, x5, [sp, #168]
    1d64:	mov	x10, #0x1                   	// #1
    1d68:	ldr	x4, [sp, #104]
    1d6c:	and	x0, x0, #0x80000000
    1d70:	ldr	x13, [sp, #128]
    1d74:	stp	xzr, x3, [x21, #88]
    1d78:	mov	x2, #0xd                   	// #13
    1d7c:	ldr	x12, [sp, #144]
    1d80:	stp	x3, x10, [x21, #104]
    1d84:	add	x3, x27, #0x1d8
    1d88:	stp	x0, xzr, [x21, #8]
    1d8c:	add	x0, x27, #0x98
    1d90:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d94:	stp	xzr, xzr, [x21, #40]
    1d98:	add	x1, x1, #0x0
    1d9c:	str	xzr, [x21, #56]
    1da0:	str	x0, [x21, #64]
    1da4:	mov	x0, x21
    1da8:	str	x13, [x27, #72]
    1dac:	stp	w22, w22, [x21, #72]
    1db0:	str	x4, [x21, #80]
    1db4:	str	wzr, [x21, #120]
    1db8:	strb	wzr, [x21, #136]
    1dbc:	str	x28, [x21, #144]
    1dc0:	strh	w25, [x21, #152]
    1dc4:	str	x12, [x21, #160]
    1dc8:	stp	x5, x7, [x21, #184]
    1dcc:	str	x3, [sp, #208]
    1dd0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dd4:	add	x11, x27, #0x2a0
    1dd8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ddc:	add	x1, x1, #0x0
    1de0:	str	x1, [x21, #32]
    1de4:	mov	x1, #0x20                  	// #32
    1de8:	str	x1, [x21, #40]
    1dec:	strb	wzr, [x21, #136]
    1df0:	mov	x0, x21
    1df4:	strh	w25, [x21, #152]
    1df8:	str	x11, [sp, #216]
    1dfc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e00:	mov	x1, x21
    1e04:	mov	x2, x26
    1e08:	mov	x0, x23
    1e0c:	bl	0 <__cxa_atexit>
    1e10:	ldp	x7, x6, [sp, #168]
    1e14:	add	x5, x24, #0x50
    1e18:	ldr	x4, [sp, #192]
    1e1c:	stp	xzr, x5, [x24, #56]
    1e20:	add	x5, x24, #0x80
    1e24:	ldr	x0, [x24, #8]
    1e28:	mov	x10, #0x1                   	// #1
    1e2c:	ldr	x3, [sp, #104]
    1e30:	and	x0, x0, #0x80000000
    1e34:	ldr	x13, [sp, #128]
    1e38:	stp	x0, xzr, [x24, #8]
    1e3c:	mov	x2, #0x11                  	// #17
    1e40:	ldr	x12, [sp, #144]
    1e44:	stp	xzr, xzr, [x24, #24]
    1e48:	mov	x0, x24
    1e4c:	stp	xzr, xzr, [x24, #40]
    1e50:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e54:	add	x1, x1, #0x0
    1e58:	str	w22, [x24, #72]
    1e5c:	add	x21, x27, #0x110
    1e60:	strb	wzr, [x24, #136]
    1e64:	str	x13, [x4, #4024]
    1e68:	str	w22, [x4, #4100]
    1e6c:	str	x3, [x4, #4104]
    1e70:	str	xzr, [x4, #4112]
    1e74:	str	x5, [x4, #4120]
    1e78:	str	x5, [x4, #4128]
    1e7c:	str	x10, [x4, #4136]
    1e80:	str	wzr, [x4, #4144]
    1e84:	str	x28, [x4, #4168]
    1e88:	strh	w25, [x4, #4176]
    1e8c:	str	x12, [x4, #4184]
    1e90:	str	x6, [x4, #4208]
    1e94:	str	x7, [x4, #4216]
    1e98:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1e9c:	strb	wzr, [x24, #136]
    1ea0:	ldr	x4, [sp, #192]
    1ea4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ea8:	add	x1, x1, #0x0
    1eac:	str	x1, [x24, #32]
    1eb0:	mov	x1, #0x25                  	// #37
    1eb4:	str	x1, [x24, #40]
    1eb8:	strh	w25, [x4, #4176]
    1ebc:	mov	x0, x24
    1ec0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1ec4:	mov	x1, x24
    1ec8:	mov	x2, x26
    1ecc:	mov	x0, x23
    1ed0:	bl	0 <__cxa_atexit>
    1ed4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ed8:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1edc:	ldr	x3, [sp, #208]
    1ee0:	add	x13, x27, #0x258
    1ee4:	ldr	x12, [x0]
    1ee8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1eec:	ldr	x14, [x8]
    1ef0:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ef4:	ldr	x4, [x0]
    1ef8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    1efc:	ldr	x15, [x8]
    1f00:	add	x12, x12, #0x10
    1f04:	ldr	x9, [x0]
    1f08:	add	x8, sp, #0x218
    1f0c:	ldr	x0, [x3, #8]
    1f10:	add	x4, x4, #0x10
    1f14:	ldr	x5, [sp, #104]
    1f18:	add	x9, x9, #0x10
    1f1c:	mov	x10, #0x1                   	// #1
    1f20:	and	x0, x0, #0x80000000
    1f24:	stp	x0, xzr, [x3, #8]
    1f28:	add	x0, x27, #0x228
    1f2c:	mov	x2, #0x8                   	// #8
    1f30:	stp	xzr, xzr, [x3, #24]
    1f34:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f38:	add	x1, x1, #0x0
    1f3c:	stp	xzr, xzr, [x3, #40]
    1f40:	add	x24, x19, #0x10
    1f44:	str	xzr, [x3, #56]
    1f48:	str	x0, [x3, #64]
    1f4c:	mov	x0, x3
    1f50:	stp	w22, w22, [x3, #72]
    1f54:	stp	x5, xzr, [x3, #80]
    1f58:	stp	x13, x13, [x3, #96]
    1f5c:	str	x10, [x3, #112]
    1f60:	str	wzr, [x3, #120]
    1f64:	str	wzr, [x3, #136]
    1f68:	str	x12, [x3, #144]
    1f6c:	str	wzr, [x3, #152]
    1f70:	strb	w22, [x3, #156]
    1f74:	str	x9, [x3, #160]
    1f78:	stp	x15, x14, [x3, #184]
    1f7c:	str	x8, [sp, #192]
    1f80:	str	x4, [x27, #472]
    1f84:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f88:	ldr	x3, [sp, #208]
    1f8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f90:	add	x1, x1, #0x0
    1f94:	mov	x2, #0x21                  	// #33
    1f98:	mov	x0, x3
    1f9c:	stp	x1, x2, [x3, #32]
    1fa0:	str	wzr, [x3, #136]
    1fa4:	str	wzr, [x3, #152]
    1fa8:	strb	w22, [x3, #156]
    1fac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1fb0:	ldr	x3, [sp, #208]
    1fb4:	mov	x2, x26
    1fb8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fbc:	add	x0, x0, #0x0
    1fc0:	mov	x1, x3
    1fc4:	bl	0 <__cxa_atexit>
    1fc8:	strb	wzr, [sp, #2192]
    1fcc:	ldr	x3, [sp, #96]
    1fd0:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fd4:	ldr	x11, [sp, #216]
    1fd8:	add	x4, x4, #0x0
    1fdc:	mov	x9, #0x16                  	// #22
    1fe0:	mov	x2, x19
    1fe4:	mov	x0, x11
    1fe8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fec:	add	x1, x1, #0x0
    1ff0:	str	x11, [sp, #208]
    1ff4:	str	x20, [sp, #2232]
    1ff8:	str	x4, [sp, #2408]
    1ffc:	str	x9, [sp, #2416]
    2000:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2004:	ldr	x11, [sp, #208]
    2008:	mov	x2, x26
    200c:	mov	x0, x23
    2010:	mov	x1, x11
    2014:	bl	0 <__cxa_atexit>
    2018:	mov	x0, x21
    201c:	mov	w1, #0x0                   	// #0
    2020:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2024:	strb	wzr, [x27, #408]
    2028:	ldp	x7, x6, [sp, #168]
    202c:	str	x28, [x27, #416]
    2030:	ldr	x13, [sp, #128]
    2034:	str	x13, [x27, #272]
    2038:	ldr	x12, [sp, #144]
    203c:	strh	w25, [x27, #424]
    2040:	str	x12, [x27, #432]
    2044:	mov	x2, #0x14                  	// #20
    2048:	stp	x6, x7, [x27, #456]
    204c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2050:	add	x1, x1, #0x0
    2054:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2058:	strb	w22, [x27, #408]
    205c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2060:	add	x1, x1, #0x0
    2064:	mov	w2, #0x101                 	// #257
    2068:	str	x1, [x27, #304]
    206c:	mov	x1, #0x22                  	// #34
    2070:	str	x1, [x27, #312]
    2074:	strh	w2, [x27, #424]
    2078:	mov	x0, x21
    207c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2080:	mov	x1, x21
    2084:	mov	x2, x26
    2088:	mov	x0, x23
    208c:	bl	0 <__cxa_atexit>
    2090:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2094:	add	x3, x0, #0x0
    2098:	add	x25, x3, #0x550
    209c:	add	x20, x3, #0x578
    20a0:	add	x18, x3, #0x5a0
    20a4:	add	x3, x3, #0x5c8
    20a8:	add	x1, sp, #0x20c
    20ac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20b0:	ldp	x16, x17, [x25]
    20b4:	add	x0, x0, #0x0
    20b8:	ldp	x6, x7, [x3]
    20bc:	add	x21, sp, #0x880
    20c0:	ldp	x12, x13, [x20]
    20c4:	str	w22, [sp, #524]
    20c8:	ldp	x4, x5, [x3, #16]
    20cc:	str	x1, [sp, #528]
    20d0:	ldp	x14, x15, [x25, #16]
    20d4:	str	x0, [sp, #536]
    20d8:	ldp	x10, x11, [x20, #16]
    20dc:	add	x0, sp, #0x880
    20e0:	ldp	x8, x9, [x18, #16]
    20e4:	mov	x2, #0x2a                  	// #42
    20e8:	ldp	x22, x23, [x18]
    20ec:	stp	x16, x17, [x0, #-104]
    20f0:	ldr	x3, [x3, #32]
    20f4:	stp	x14, x15, [x0, #-88]
    20f8:	ldr	x18, [x18, #32]
    20fc:	stp	x12, x13, [x0, #-64]
    2100:	add	x0, sp, #0x978
    2104:	ldr	x1, [sp, #96]
    2108:	stp	x10, x11, [x21, #-48]
    210c:	ldr	x20, [x20, #32]
    2110:	stp	x22, x23, [x21, #-24]
    2114:	ldr	x25, [x25, #32]
    2118:	stp	x8, x9, [x21, #-8]
    211c:	stp	x6, x7, [x21, #16]
    2120:	stp	x4, x5, [x21, #32]
    2124:	stp	x16, x17, [x21, #56]
    2128:	stp	x14, x15, [x21, #72]
    212c:	str	x2, [sp, #544]
    2130:	mov	x2, #0xa0                  	// #160
    2134:	str	x25, [sp, #2104]
    2138:	str	x20, [sp, #2144]
    213c:	str	x18, [sp, #2184]
    2140:	str	x3, [sp, #2224]
    2144:	str	x25, [sp, #2264]
    2148:	stp	x12, x13, [x21, #96]
    214c:	stp	x10, x11, [x21, #112]
    2150:	stp	x22, x23, [x21, #136]
    2154:	stp	x8, x9, [x21, #152]
    2158:	stp	x6, x7, [x21, #176]
    215c:	stp	x4, x5, [x21, #192]
    2160:	str	x20, [sp, #2304]
    2164:	str	x18, [sp, #2344]
    2168:	str	x3, [sp, #2384]
    216c:	str	x24, [sp, #2408]
    2170:	bl	0 <memcpy>
    2174:	ldr	x2, [sp, #192]
    2178:	mov	x5, #0x400000004           	// #17179869188
    217c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2180:	add	x0, x0, #0x0
    2184:	add	x0, x0, #0xc0
    2188:	mov	x4, x19
    218c:	add	x3, sp, #0x210
    2190:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2194:	add	x1, x1, #0x0
    2198:	str	x5, [sp, #2416]
    219c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21a0:	ldr	x0, [sp, #2408]
    21a4:	cmp	x0, x24
    21a8:	b.eq	21b0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x21b0>  // b.none
    21ac:	bl	0 <free>
    21b0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21b4:	add	x20, x0, #0x0
    21b8:	add	x1, x20, #0xc0
    21bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21c0:	adrp	x2, 0 <__dso_handle>
    21c4:	add	x0, x0, #0x0
    21c8:	add	x2, x2, #0x0
    21cc:	bl	0 <__cxa_atexit>
    21d0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21d4:	add	x3, x0, #0x0
    21d8:	add	x5, x3, #0x5f0
    21dc:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21e0:	add	x6, x6, #0x0
    21e4:	str	x6, [sp, #2112]
    21e8:	add	x6, sp, #0x880
    21ec:	add	x9, sp, #0x880
    21f0:	ldp	x10, x11, [x5]
    21f4:	stp	x10, x11, [sp, #464]
    21f8:	add	x4, x3, #0x618
    21fc:	ldr	x7, [sp, #192]
    2200:	stp	x10, x11, [x6, #56]
    2204:	add	x3, x3, #0x640
    2208:	str	x7, [sp, #2072]
    220c:	mov	x8, x19
    2210:	ldp	x6, x7, [x5, #16]
    2214:	stp	x6, x7, [sp, #480]
    2218:	ldur	x5, [x3, #-48]
    221c:	str	x5, [sp, #496]
    2220:	stp	x6, x7, [x9, #72]
    2224:	mov	x6, #0x29                  	// #41
    2228:	str	x6, [sp, #2120]
    222c:	ldp	x6, x7, [x4]
    2230:	stp	x6, x7, [sp, #416]
    2234:	stp	x6, x7, [x9, #16]
    2238:	ldp	x6, x7, [x4, #16]
    223c:	stp	x6, x7, [sp, #432]
    2240:	ldur	x4, [x3, #-8]
    2244:	str	x4, [sp, #448]
    2248:	stp	x6, x7, [x9, #32]
    224c:	ldr	x6, [x3, #32]
    2250:	str	x6, [sp, #400]
    2254:	str	x6, [sp, #2184]
    2258:	ldp	x6, x7, [x3]
    225c:	stp	x6, x7, [sp, #368]
    2260:	stp	x6, x7, [x9, #-24]
    2264:	ldp	x6, x7, [x3, #16]
    2268:	stp	x6, x7, [sp, #384]
    226c:	ldp	x2, x1, [sp, #112]
    2270:	str	wzr, [sp, #536]
    2274:	ldr	x0, [sp, #160]
    2278:	stp	x6, x7, [x9, #-8]
    227c:	str	x4, [sp, #2224]
    2280:	str	x5, [sp, #2264]
    2284:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2288:	ldr	x2, [sp, #184]
    228c:	add	x0, x20, #0x320
    2290:	ldr	x3, [sp, #200]
    2294:	mov	x4, x19
    2298:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    229c:	add	x1, x1, #0x0
    22a0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22a4:	ldr	x0, [sp, #2408]
    22a8:	add	x1, x19, #0x10
    22ac:	cmp	x0, x1
    22b0:	b.eq	22b8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x22b8>  // b.none
    22b4:	bl	0 <free>
    22b8:	adrp	x0, 0 <__dso_handle>
    22bc:	add	x24, x0, #0x0
    22c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22c4:	add	x1, x0, #0x0
    22c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22cc:	mov	x2, x24
    22d0:	add	x23, x0, #0x0
    22d4:	add	x1, x1, #0x320
    22d8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22dc:	add	x0, x0, #0x0
    22e0:	bl	0 <__cxa_atexit>
    22e4:	add	x26, x23, #0x690
    22e8:	ldr	x3, [sp, #184]
    22ec:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22f0:	add	x4, x4, #0x0
    22f4:	mov	x5, #0x2d                  	// #45
    22f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22fc:	mov	x2, x19
    2300:	ldr	x28, [sp, #200]
    2304:	add	x25, x0, #0x0
    2308:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    230c:	mov	x0, x26
    2310:	add	x1, x1, #0x0
    2314:	strb	wzr, [sp, #2072]
    2318:	str	x28, [sp, #2112]
    231c:	add	x22, x23, #0x5c8
    2320:	str	x4, [sp, #2408]
    2324:	mov	w21, #0x100                 	// #256
    2328:	str	x5, [sp, #2416]
    232c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2330:	mov	x1, x26
    2334:	mov	x2, x24
    2338:	mov	x0, x25
    233c:	bl	0 <__cxa_atexit>
    2340:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2344:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2348:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    234c:	mov	w10, #0x1                   	// #1
    2350:	ldr	x3, [x0]
    2354:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2358:	mov	x8, #0x1                   	// #1
    235c:	stp	w8, w10, [x22, #72]
    2360:	ldr	x5, [x0]
    2364:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    2368:	ldr	x6, [x6]
    236c:	add	x9, x23, #0x648
    2370:	ldr	x4, [x0]
    2374:	add	x11, x23, #0x618
    2378:	ldr	x0, [x22, #8]
    237c:	add	x3, x3, #0x10
    2380:	ldr	x7, [x7]
    2384:	add	x5, x5, #0x10
    2388:	ldr	x10, [sp, #104]
    238c:	add	x4, x4, #0x10
    2390:	and	x0, x0, #0x80000000
    2394:	stp	x0, xzr, [x22, #8]
    2398:	mov	x2, #0x7                   	// #7
    239c:	stp	xzr, xzr, [x22, #24]
    23a0:	mov	x0, x22
    23a4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23a8:	stp	xzr, xzr, [x22, #40]
    23ac:	add	x1, x1, #0x0
    23b0:	mov	x20, #0x22                  	// #34
    23b4:	stp	xzr, x11, [x22, #56]
    23b8:	add	x27, x23, #0x758
    23bc:	add	x26, x23, #0x820
    23c0:	str	x10, [x22, #80]
    23c4:	stp	xzr, x9, [x22, #88]
    23c8:	stp	x9, x8, [x22, #104]
    23cc:	str	wzr, [x22, #120]
    23d0:	strb	wzr, [x22, #136]
    23d4:	str	x5, [x22, #144]
    23d8:	strh	w21, [x22, #152]
    23dc:	str	x4, [x22, #160]
    23e0:	stp	x7, x6, [x22, #184]
    23e4:	str	x3, [x23, #1480]
    23e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    23ec:	strb	wzr, [x22, #136]
    23f0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23f4:	add	x1, x1, #0x0
    23f8:	stp	x1, x20, [x22, #32]
    23fc:	mov	x0, x22
    2400:	strh	w21, [x22, #152]
    2404:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2408:	mov	x2, x24
    240c:	mov	x1, x22
    2410:	mov	x0, x25
    2414:	bl	0 <__cxa_atexit>
    2418:	ldr	x21, [sp, #184]
    241c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2420:	add	x4, x4, #0x0
    2424:	mov	x5, #0x2e                  	// #46
    2428:	mov	x3, x21
    242c:	mov	x0, x27
    2430:	mov	x2, x19
    2434:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2438:	add	x1, x1, #0x0
    243c:	strb	wzr, [sp, #2072]
    2440:	str	x28, [sp, #2112]
    2444:	str	x4, [sp, #2408]
    2448:	str	x5, [sp, #2416]
    244c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2450:	mov	x2, x24
    2454:	mov	x1, x27
    2458:	mov	x0, x25
    245c:	bl	0 <__cxa_atexit>
    2460:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2464:	add	x4, x4, #0x0
    2468:	mov	x3, x21
    246c:	mov	x2, x19
    2470:	mov	x0, x26
    2474:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2478:	add	x1, x1, #0x0
    247c:	strb	wzr, [sp, #2072]
    2480:	str	x28, [sp, #2112]
    2484:	str	x4, [sp, #2408]
    2488:	str	x20, [sp, #2416]
    248c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2490:	mov	x2, x24
    2494:	mov	x1, x26
    2498:	mov	x0, x25
    249c:	bl	0 <__cxa_atexit>
    24a0:	ldp	x29, x30, [sp]
    24a4:	ldp	x19, x20, [sp, #16]
    24a8:	ldp	x21, x22, [sp, #32]
    24ac:	ldp	x23, x24, [sp, #48]
    24b0:	ldp	x25, x26, [sp, #64]
    24b4:	ldp	x27, x28, [sp, #80]
    24b8:	add	sp, sp, #0xa30
    24bc:	ret
    24c0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24c4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24cc:	add	x3, x3, #0x0
    24d0:	add	x1, x1, #0x0
    24d4:	add	x0, x0, #0x0
    24d8:	mov	w2, #0x43                  	// #67
    24dc:	bl	0 <__assert_fail>

00000000000024e0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
    24e0:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0, #96]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	cmp	x1, x0
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x1, x19, #0x50
  2c:	cmp	x0, x1
  30:	b.eq	38 <_ZN4llvm2cl5aliasD0Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	mov	x0, x19
  3c:	mov	x1, #0x90                  	// #144
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x1, x19, #0x50
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	mov	x0, x19
  98:	mov	x1, #0x100                 	// #256
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	10c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #2
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	w0, [x22]
  6c:	add	x22, x26, #0x4
  70:	str	w0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x4                   	// #4
 108:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #2
 124:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x3, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x0
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	stp	x27, x28, [sp, #80]
  28:	sub	x0, x20, x24
  2c:	cmp	x3, x0, asr #5
  30:	b.eq	250 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x250>  // b.none
  34:	mov	x19, x1
  38:	mov	x25, x2
  3c:	asr	x21, x0, #5
  40:	sub	x28, x1, x24
  44:	cbz	x21, 1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>
  48:	cmp	x21, x21, lsl #1
  4c:	lsl	x21, x21, #1
  50:	b.ls	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.plast
  54:	mov	x21, #0x7fffffffffffffe0    	// #9223372036854775776
  58:	mov	x0, x21
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	ldp	x27, x25, [x25]
  68:	add	x26, x22, x28
  6c:	add	x0, x26, #0x10
  70:	str	x0, [x22, x28]
  74:	cmn	x27, x25
  78:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  7c:	b.eq	234 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x234>  // b.none
  80:	str	x25, [sp, #104]
  84:	cmp	x25, #0xf
  88:	b.hi	200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x200>  // b.pmore
  8c:	cmp	x25, #0x1
  90:	b.ne	1e4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e4>  // b.any
  94:	ldrb	w1, [x27]
  98:	strb	w1, [x26, #16]
  9c:	str	x25, [x26, #8]
  a0:	cmp	x19, x24
  a4:	strb	wzr, [x0, x25]
  a8:	b.eq	1f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f8>  // b.none
  ac:	mov	x2, x22
  b0:	mov	x3, x24
  b4:	nop
  b8:	mov	x4, x3
  bc:	add	x1, x2, #0x10
  c0:	str	x1, [x2]
  c4:	ldr	x5, [x4], #16
  c8:	cmp	x5, x4
  cc:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b8>  // b.none
  d0:	str	x5, [x2]
  d4:	add	x3, x3, #0x20
  d8:	add	x2, x2, #0x20
  dc:	ldur	x1, [x3, #-16]
  e0:	stur	x1, [x2, #-16]
  e4:	ldur	x1, [x3, #-24]
  e8:	stur	x1, [x2, #-24]
  ec:	cmp	x19, x3
  f0:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
  f4:	sub	x25, x19, x24
  f8:	add	x25, x22, x25
  fc:	add	x25, x25, #0x20
 100:	cmp	x19, x20
 104:	b.eq	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>  // b.none
 108:	mov	x3, x19
 10c:	mov	x2, x25
 110:	mov	x4, x3
 114:	add	x1, x2, #0x10
 118:	str	x1, [x2]
 11c:	ldr	x5, [x4], #16
 120:	cmp	x5, x4
 124:	b.eq	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>  // b.none
 128:	ldp	x4, x1, [x3, #8]
 12c:	stp	x5, x4, [x2]
 130:	add	x3, x3, #0x20
 134:	str	x1, [x2, #16]
 138:	cmp	x3, x20
 13c:	add	x2, x2, #0x20
 140:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 144:	sub	x19, x20, x19
 148:	add	x25, x25, x19
 14c:	cbz	x24, 158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x158>
 150:	mov	x0, x24
 154:	bl	0 <_ZdlPv>
 158:	add	x21, x22, x21
 15c:	ldp	x19, x20, [sp, #16]
 160:	ldp	x27, x28, [sp, #80]
 164:	stp	x22, x25, [x23]
 168:	str	x21, [x23, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x25, x26, [sp, #64]
 178:	ldp	x29, x30, [sp], #112
 17c:	ret
 180:	cbnz	x21, 240 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x240>
 184:	mov	x22, #0x0                   	// #0
 188:	b	64 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x64>
 18c:	ldr	x0, [x3, #8]
 190:	str	x0, [x2, #8]
 194:	ldp	x4, x5, [x3, #16]
 198:	stp	x4, x5, [x2, #16]
 19c:	add	x3, x3, #0x20
 1a0:	cmp	x20, x3
 1a4:	add	x2, x2, #0x20
 1a8:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 1ac:	sub	x19, x20, x19
 1b0:	add	x25, x25, x19
 1b4:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>
 1b8:	ldp	x4, x5, [x3, #16]
 1bc:	stp	x4, x5, [x2, #16]
 1c0:	add	x3, x3, #0x20
 1c4:	ldur	x0, [x3, #-24]
 1c8:	str	x0, [x2, #8]
 1cc:	cmp	x19, x3
 1d0:	add	x2, x2, #0x20
 1d4:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
 1d8:	b	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf4>
 1dc:	mov	x21, #0x20                  	// #32
 1e0:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1e4:	cbnz	x25, 21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>
 1e8:	str	x25, [x26, #8]
 1ec:	cmp	x19, x24
 1f0:	strb	wzr, [x0, x25]
 1f4:	b.ne	ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>  // b.any
 1f8:	mov	x25, x22
 1fc:	b	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>
 200:	add	x1, sp, #0x68
 204:	mov	x0, x26
 208:	mov	x2, #0x0                   	// #0
 20c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 210:	ldr	x1, [sp, #104]
 214:	str	x0, [x26]
 218:	str	x1, [x26, #16]
 21c:	mov	x2, x25
 220:	mov	x1, x27
 224:	bl	0 <memcpy>
 228:	ldr	x0, [x26]
 22c:	ldr	x25, [sp, #104]
 230:	b	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>
 234:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 240:	cmp	x21, x3
 244:	csel	x21, x21, x3, ls  // ls = plast
 248:	lsl	x21, x21, #5
 24c:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 250:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 254:	add	x0, x0, #0x0
 258:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x70
  10:	add	x3, x20, #0x10
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x19, x0
  1c:	stp	x23, x24, [sp, #48]
  20:	str	w1, [sp, #92]
  24:	stp	x3, xzr, [sp, #112]
  28:	strb	wzr, [sp, #128]
  2c:	cbz	x4, b0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xb0>
  30:	add	x23, sp, #0x90
  34:	str	x5, [sp, #104]
  38:	add	x1, x23, #0x10
  3c:	str	x1, [sp, #144]
  40:	mov	x22, x4
  44:	mov	x21, x5
  48:	cmp	x5, #0xf
  4c:	mov	x0, x5
  50:	b.hi	1b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b8>  // b.pmore
  54:	cmp	x5, #0x1
  58:	b.ne	1ec <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1ec>  // b.any
  5c:	ldrb	w3, [x4]
  60:	mov	x2, x1
  64:	strb	w3, [sp, #160]
  68:	str	x0, [sp, #152]
  6c:	strb	wzr, [x2, x0]
  70:	add	x2, x23, #0x10
  74:	ldr	x1, [sp, #144]
  78:	ldr	x0, [sp, #112]
  7c:	cmp	x1, x2
  80:	b.eq	270 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x270>  // b.none
  84:	add	x2, x20, #0x10
  88:	cmp	x0, x2
  8c:	ldp	x3, x2, [sp, #152]
  90:	stp	x1, x3, [sp, #112]
  94:	b.eq	204 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x204>  // b.none
  98:	ldr	x1, [sp, #128]
  9c:	str	x2, [sp, #128]
  a0:	cbz	x0, 208 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x208>
  a4:	str	x0, [sp, #144]
  a8:	str	x1, [sp, #160]
  ac:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  b0:	add	x23, sp, #0x90
  b4:	mov	x0, x3
  b8:	add	x1, x23, #0x10
  bc:	mov	x2, #0x0                   	// #0
  c0:	str	x1, [sp, #144]
  c4:	strb	wzr, [sp, #160]
  c8:	str	x2, [sp, #120]
  cc:	strb	wzr, [x0, x2]
  d0:	ldr	x0, [sp, #144]
  d4:	str	xzr, [sp, #152]
  d8:	strb	wzr, [x0]
  dc:	add	x1, x23, #0x10
  e0:	ldr	x0, [sp, #144]
  e4:	cmp	x0, x1
  e8:	b.eq	f0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf0>  // b.none
  ec:	bl	0 <_ZdlPv>
  f0:	add	x21, x19, #0x88
  f4:	ldp	x22, x0, [x21, #8]
  f8:	cmp	x22, x0
  fc:	b.eq	214 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x214>  // b.none
 100:	str	x25, [sp, #64]
 104:	add	x0, x22, #0x10
 108:	ldr	x24, [sp, #120]
 10c:	str	x0, [x22]
 110:	ldr	x25, [sp, #112]
 114:	cmn	x25, x24
 118:	ccmp	x25, #0x0, #0x0, ne  // ne = any
 11c:	b.eq	2a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x2a4>  // b.none
 120:	str	x24, [sp, #144]
 124:	cmp	x24, #0xf
 128:	b.hi	228 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x228>  // b.pmore
 12c:	cmp	x24, #0x1
 130:	b.ne	1fc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1fc>  // b.any
 134:	ldrb	w1, [x25]
 138:	strb	w1, [x22, #16]
 13c:	str	x24, [x22, #8]
 140:	strb	wzr, [x0, x24]
 144:	ldr	x0, [x21, #8]
 148:	ldr	x25, [sp, #64]
 14c:	add	x0, x0, #0x20
 150:	str	x0, [x21, #8]
 154:	add	x0, x19, #0xa0
 158:	ldr	w2, [sp, #92]
 15c:	strh	w2, [x19, #12]
 160:	ldp	x1, x3, [x0, #8]
 164:	cmp	x1, x3
 168:	b.eq	25c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x25c>  // b.none
 16c:	str	w2, [x1], #4
 170:	str	x1, [x0, #8]
 174:	ldr	x0, [x19, #208]
 178:	cbz	x0, 268 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x268>
 17c:	ldr	x2, [x19, #216]
 180:	add	x0, x19, #0xc0
 184:	mov	x1, x20
 188:	add	x20, x20, #0x10
 18c:	blr	x2
 190:	ldr	x0, [sp, #112]
 194:	cmp	x0, x20
 198:	b.eq	1a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a0>  // b.none
 19c:	bl	0 <_ZdlPv>
 1a0:	mov	w0, #0x0                   	// #0
 1a4:	ldp	x19, x20, [sp, #16]
 1a8:	ldp	x21, x22, [sp, #32]
 1ac:	ldp	x23, x24, [sp, #48]
 1b0:	ldp	x29, x30, [sp], #176
 1b4:	ret
 1b8:	add	x1, sp, #0x68
 1bc:	mov	x0, x23
 1c0:	mov	x2, #0x0                   	// #0
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 1c8:	ldr	x1, [sp, #104]
 1cc:	str	x0, [sp, #144]
 1d0:	str	x1, [sp, #160]
 1d4:	mov	x2, x21
 1d8:	mov	x1, x22
 1dc:	bl	0 <memcpy>
 1e0:	ldr	x0, [sp, #104]
 1e4:	ldr	x2, [sp, #144]
 1e8:	b	68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x68>
 1ec:	mov	x2, x1
 1f0:	cbz	x5, 68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x68>
 1f4:	mov	x0, x1
 1f8:	b	1d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1d4>
 1fc:	cbz	x24, 13c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x13c>
 200:	b	244 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x244>
 204:	str	x2, [sp, #128]
 208:	add	x0, x23, #0x10
 20c:	str	x0, [sp, #144]
 210:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
 214:	mov	x1, x22
 218:	mov	x0, x21
 21c:	mov	x2, x20
 220:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 224:	b	154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 228:	mov	x1, x23
 22c:	mov	x0, x22
 230:	mov	x2, #0x0                   	// #0
 234:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 238:	ldr	x1, [sp, #144]
 23c:	str	x0, [x22]
 240:	str	x1, [x22, #16]
 244:	mov	x2, x24
 248:	mov	x1, x25
 24c:	bl	0 <memcpy>
 250:	ldr	x0, [x22]
 254:	ldr	x24, [sp, #144]
 258:	b	13c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x13c>
 25c:	add	x2, sp, #0x5c
 260:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 264:	b	174 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x174>
 268:	str	x25, [sp, #64]
 26c:	bl	0 <_ZSt25__throw_bad_function_callv>
 270:	ldr	x2, [sp, #152]
 274:	cbz	x2, c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 278:	cmp	x2, #0x1
 27c:	b.eq	290 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x290>  // b.none
 280:	bl	0 <memcpy>
 284:	ldr	x0, [sp, #112]
 288:	ldr	x2, [sp, #152]
 28c:	b	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 290:	ldrb	w1, [sp, #160]
 294:	strb	w1, [x0]
 298:	ldr	x0, [sp, #112]
 29c:	ldr	x2, [sp, #152]
 2a0:	b	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>
 2a4:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 2a8:	add	x0, x0, #0x0
 2ac:	bl	0 <_ZSt19__throw_logic_errorPKc>

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	mov	x20, x2
  18:	str	xzr, [x0]
  1c:	add	x2, x0, #0x28
  20:	stp	xzr, xzr, [x3, #16]!
  24:	add	x0, x0, #0x38
  28:	str	xzr, [x3, #16]
  2c:	cbz	x1, 78 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x78>
  30:	str	x21, [sp, #32]
  34:	cmp	x20, #0xf
  38:	str	x0, [x19, #40]
  3c:	mov	x21, x1
  40:	str	x20, [sp, #56]
  44:	mov	x1, x20
  48:	b.hi	90 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x90>  // b.pmore
  4c:	cmp	x20, #0x1
  50:	b.ne	c4 <_ZN3lld5TimerC1EN4llvm9StringRefE+0xc4>  // b.any
  54:	ldrb	w2, [x21]
  58:	strb	w2, [x19, #56]
  5c:	str	x1, [x19, #48]
  60:	strb	wzr, [x0, x1]
  64:	ldr	x21, [sp, #32]
  68:	str	xzr, [x19, #72]
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	ret
  78:	stp	x0, xzr, [x19, #40]
  7c:	strb	wzr, [x19, #56]
  80:	str	xzr, [x19, #72]
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret
  90:	mov	x0, x2
  94:	add	x1, sp, #0x38
  98:	mov	x2, #0x0                   	// #0
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  a0:	ldr	x1, [sp, #56]
  a4:	str	x0, [x19, #40]
  a8:	str	x1, [x19, #56]
  ac:	mov	x1, x21
  b0:	mov	x2, x20
  b4:	bl	0 <memcpy>
  b8:	ldr	x0, [x19, #40]
  bc:	ldr	x1, [sp, #56]
  c0:	b	5c <_ZN3lld5TimerC1EN4llvm9StringRefE+0x5c>
  c4:	cbz	x20, 5c <_ZN3lld5TimerC1EN4llvm9StringRefE+0x5c>
  c8:	b	ac <_ZN3lld5TimerC1EN4llvm9StringRefE+0xac>
  cc:	nop

00000000000000d0 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
  d0:	stp	x29, x30, [sp, #-64]!
  d4:	mov	x4, x0
  d8:	mov	x29, sp
  dc:	stp	x19, x20, [sp, #16]
  e0:	mov	x19, x0
  e4:	mov	x20, x2
  e8:	stp	x21, x22, [sp, #32]
  ec:	add	x2, x0, #0x28
  f0:	mov	x22, x3
  f4:	str	xzr, [x0]
  f8:	add	x0, x0, #0x38
  fc:	stp	xzr, xzr, [x4, #16]!
 100:	str	xzr, [x4, #16]
 104:	cbz	x1, 14c <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x7c>
 108:	str	x0, [x19, #40]
 10c:	mov	x21, x1
 110:	str	x20, [sp, #56]
 114:	cmp	x20, #0xf
 118:	mov	x1, x20
 11c:	b.hi	168 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x98>  // b.pmore
 120:	cmp	x20, #0x1
 124:	b.ne	19c <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0xcc>  // b.any
 128:	ldrb	w2, [x21]
 12c:	strb	w2, [x19, #56]
 130:	str	x1, [x19, #48]
 134:	strb	wzr, [x0, x1]
 138:	str	x22, [x19, #72]
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldp	x29, x30, [sp], #64
 148:	ret
 14c:	stp	x0, xzr, [x19, #40]
 150:	strb	wzr, [x19, #56]
 154:	str	x22, [x19, #72]
 158:	ldp	x19, x20, [sp, #16]
 15c:	ldp	x21, x22, [sp, #32]
 160:	ldp	x29, x30, [sp], #64
 164:	ret
 168:	mov	x0, x2
 16c:	add	x1, sp, #0x38
 170:	mov	x2, #0x0                   	// #0
 174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 178:	ldr	x1, [sp, #56]
 17c:	str	x0, [x19, #40]
 180:	str	x1, [x19, #56]
 184:	mov	x1, x21
 188:	mov	x2, x20
 18c:	bl	0 <memcpy>
 190:	ldr	x0, [x19, #40]
 194:	ldr	x1, [sp, #56]
 198:	b	130 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x60>
 19c:	cbz	x20, 130 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x60>
 1a0:	b	184 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0xb4>
 1a4:	nop

00000000000001a8 <_ZN3lld5Timer4stopEv>:
 1a8:	stp	x29, x30, [sp, #-32]!
 1ac:	mov	x29, sp
 1b0:	str	x19, [sp, #16]
 1b4:	mov	x19, x0
 1b8:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 1bc:	ldp	x2, x1, [x19]
 1c0:	sub	x0, x0, x2
 1c4:	add	x1, x1, x0
 1c8:	str	x1, [x19, #8]
 1cc:	ldr	x19, [sp, #16]
 1d0:	ldp	x29, x30, [sp], #32
 1d4:	ret

00000000000001d8 <_ZN3lld11ScopedTimer4stopEv>:
 1d8:	stp	x29, x30, [sp, #-32]!
 1dc:	mov	x29, sp
 1e0:	str	x19, [sp, #16]
 1e4:	mov	x19, x0
 1e8:	ldr	x0, [x0]
 1ec:	cbz	x0, 1f8 <_ZN3lld11ScopedTimer4stopEv+0x20>
 1f0:	bl	1a8 <_ZN3lld5Timer4stopEv>
 1f4:	str	xzr, [x19]
 1f8:	ldr	x19, [sp, #16]
 1fc:	ldp	x29, x30, [sp], #32
 200:	ret
 204:	nop

0000000000000208 <_ZN3lld11ScopedTimerD1Ev>:
 208:	b	1d8 <_ZN3lld11ScopedTimer4stopEv>
 20c:	nop

0000000000000210 <_ZN3lld5Timer4rootEv>:
 210:	stp	x29, x30, [sp, #-48]!
 214:	mov	x29, sp
 218:	stp	x19, x20, [sp, #16]
 21c:	adrp	x19, 0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 220:	add	x20, x19, #0x0
 224:	ldarb	w0, [x20]
 228:	tbz	w0, #0, 240 <_ZN3lld5Timer4rootEv+0x30>
 22c:	add	x0, x19, #0x0
 230:	add	x0, x0, #0x8
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x29, x30, [sp], #48
 23c:	ret
 240:	mov	x0, x20
 244:	bl	0 <__cxa_guard_acquire>
 248:	cbz	w0, 22c <_ZN3lld5Timer4rootEv+0x1c>
 24c:	adrp	x1, 0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 250:	add	x1, x1, #0x0
 254:	mov	x2, #0xf                   	// #15
 258:	str	x21, [sp, #32]
 25c:	add	x21, x20, #0x8
 260:	mov	x0, x21
 264:	bl	0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 268:	mov	x0, x20
 26c:	bl	0 <__cxa_guard_release>
 270:	mov	x1, x21
 274:	adrp	x2, 0 <__dso_handle>
 278:	adrp	x0, 0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 27c:	add	x2, x2, #0x0
 280:	add	x0, x0, #0x0
 284:	bl	0 <__cxa_atexit>
 288:	add	x0, x19, #0x0
 28c:	add	x0, x0, #0x8
 290:	ldp	x19, x20, [sp, #16]
 294:	ldr	x21, [sp, #32]
 298:	ldp	x29, x30, [sp], #48
 29c:	ret

00000000000002a0 <_ZNK3lld5Timer6millisEv>:
 2a0:	ldr	d0, [x0, #8]
 2a4:	mov	x1, #0x848000000000        	// #145685290680320
 2a8:	movk	x1, #0x412e, lsl #48
 2ac:	fmov	d1, x1
 2b0:	scvtf	d0, d0
 2b4:	fdiv	d0, d0, d1
 2b8:	ret
 2bc:	nop

00000000000002c0 <_ZNK3lld5Timer5printEidb>:
 2c0:	stp	x29, x30, [sp, #-352]!
 2c4:	mov	x29, sp
 2c8:	stp	d8, d9, [sp, #96]
 2cc:	fmov	d9, d0
 2d0:	stp	x19, x20, [sp, #16]
 2d4:	mov	x20, x0
 2d8:	add	x19, sp, #0x98
 2dc:	stp	x21, x22, [sp, #32]
 2e0:	mov	w22, w1
 2e4:	add	x21, sp, #0x100
 2e8:	stp	x23, x24, [sp, #48]
 2ec:	and	w24, w2, #0xff
 2f0:	add	x23, sp, #0x130
 2f4:	stp	x25, x26, [sp, #64]
 2f8:	str	x27, [sp, #80]
 2fc:	bl	2a0 <_ZNK3lld5Timer6millisEv>
 300:	mov	x0, #0x4059000000000000    	// #4636737291354636288
 304:	fmov	d8, x0
 308:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 30c:	add	x7, x21, #0x10
 310:	fmul	d8, d0, d8
 314:	mov	x6, #0x2000000000          	// #137438953472
 318:	ldr	x4, [x4]
 31c:	mov	w5, #0x1                   	// #1
 320:	mov	x0, x23
 324:	mov	w3, #0x0                   	// #0
 328:	fdiv	d8, d8, d9
 32c:	add	x4, x4, #0x10
 330:	mov	x2, #0x0                   	// #0
 334:	mov	x1, #0x0                   	// #0
 338:	stp	x7, x6, [sp, #256]
 33c:	add	x27, sp, #0xb8
 340:	stp	x4, xzr, [sp, #304]
 344:	stp	xzr, xzr, [sp, #320]
 348:	str	w5, [sp, #336]
 34c:	str	x21, [sp, #344]
 350:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 354:	add	x3, x19, #0x10
 358:	lsl	w1, w22, #1
 35c:	mov	x0, x19
 360:	mov	w2, #0x20                  	// #32
 364:	sxtw	x1, w1
 368:	str	x3, [sp, #152]
 36c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 370:	ldp	x1, x2, [x20, #40]
 374:	mov	x0, x19
 378:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 37c:	mov	x1, x0
 380:	add	x2, x27, #0x10
 384:	str	x2, [sp, #184]
 388:	ldr	x2, [x1], #16
 38c:	cmp	x2, x1
 390:	b.eq	560 <_ZNK3lld5Timer5printEidb+0x2a0>  // b.none
 394:	ldr	x3, [x0, #16]
 398:	str	x2, [sp, #184]
 39c:	str	x3, [sp, #200]
 3a0:	ldr	x2, [x0, #8]
 3a4:	str	x2, [sp, #192]
 3a8:	stp	x1, xzr, [x0]
 3ac:	add	x2, x27, #0x10
 3b0:	add	x25, sp, #0xd8
 3b4:	ldp	x3, x4, [sp, #184]
 3b8:	strb	wzr, [x0, #16]
 3bc:	mov	x7, #0xf                   	// #15
 3c0:	add	x1, x25, #0x10
 3c4:	ldr	x0, [sp, #200]
 3c8:	mov	w6, #0x3a                  	// #58
 3cc:	strh	w6, [sp, #232]
 3d0:	cmp	x3, x2
 3d4:	add	x5, x4, #0x1
 3d8:	csel	x0, x0, x7, ne  // ne = any
 3dc:	mov	x2, #0x1                   	// #1
 3e0:	stp	x1, x2, [sp, #216]
 3e4:	cmp	x5, x0
 3e8:	ccmp	x5, x7, #0x2, hi  // hi = pmore
 3ec:	b.ls	56c <_ZNK3lld5Timer5printEidb+0x2ac>  // b.plast
 3f0:	mov	x0, x27
 3f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 3f8:	mov	x1, x0
 3fc:	add	x26, sp, #0x78
 400:	add	x2, x26, #0x10
 404:	str	x2, [sp, #120]
 408:	ldr	x2, [x1], #16
 40c:	cmp	x2, x1
 410:	b.eq	554 <_ZNK3lld5Timer5printEidb+0x294>  // b.none
 414:	ldr	x3, [x0, #16]
 418:	str	x2, [sp, #120]
 41c:	str	x3, [sp, #136]
 420:	ldr	x2, [x0, #8]
 424:	str	x2, [sp, #128]
 428:	stp	x1, xzr, [x0]
 42c:	add	x1, x25, #0x10
 430:	strb	wzr, [x0, #16]
 434:	ldr	x0, [sp, #216]
 438:	cmp	x0, x1
 43c:	b.eq	444 <_ZNK3lld5Timer5printEidb+0x184>  // b.none
 440:	bl	0 <_ZdlPv>
 444:	ldr	x0, [sp, #184]
 448:	add	x27, x27, #0x10
 44c:	cmp	x0, x27
 450:	b.eq	458 <_ZNK3lld5Timer5printEidb+0x198>  // b.none
 454:	bl	0 <_ZdlPv>
 458:	ldr	x0, [sp, #152]
 45c:	add	x19, x19, #0x10
 460:	cmp	x0, x19
 464:	b.eq	46c <_ZNK3lld5Timer5printEidb+0x1ac>  // b.none
 468:	bl	0 <_ZdlPv>
 46c:	mov	x0, x20
 470:	ldr	x19, [sp, #120]
 474:	bl	2a0 <_ZNK3lld5Timer6millisEv>
 478:	adrp	x2, 0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 47c:	fcvtzs	w3, d0
 480:	adrp	x4, 0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 484:	add	x4, x4, #0x0
 488:	ldr	x2, [x2]
 48c:	mov	x1, x25
 490:	mov	x0, x23
 494:	str	d8, [sp, #232]
 498:	add	x2, x2, #0x10
 49c:	stp	x2, x4, [sp, #216]
 4a0:	str	w3, [sp, #240]
 4a4:	str	x19, [sp, #248]
 4a8:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 4ac:	mov	w0, #0x106                 	// #262
 4b0:	stp	x21, xzr, [sp, #216]
 4b4:	strh	w0, [sp, #232]
 4b8:	bl	0 <_ZN3lld12errorHandlerEv>
 4bc:	mov	x1, x25
 4c0:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 4c4:	cbz	w24, 4f4 <_ZNK3lld5Timer5printEidb+0x234>
 4c8:	ldp	x19, x20, [x20, #16]
 4cc:	cmp	x19, x20
 4d0:	b.eq	4f4 <_ZNK3lld5Timer5printEidb+0x234>  // b.none
 4d4:	add	w22, w22, #0x1
 4d8:	fmov	d0, d9
 4dc:	mov	w1, w22
 4e0:	ldr	x0, [x19], #8
 4e4:	mov	w2, #0x1                   	// #1
 4e8:	bl	2c0 <_ZNK3lld5Timer5printEidb>
 4ec:	cmp	x20, x19
 4f0:	b.ne	4d8 <_ZNK3lld5Timer5printEidb+0x218>  // b.any
 4f4:	ldr	x0, [sp, #120]
 4f8:	add	x26, x26, #0x10
 4fc:	cmp	x0, x26
 500:	b.eq	508 <_ZNK3lld5Timer5printEidb+0x248>  // b.none
 504:	bl	0 <_ZdlPv>
 508:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 50c:	mov	x0, x23
 510:	add	x21, x21, #0x10
 514:	ldr	x1, [x1]
 518:	add	x1, x1, #0x10
 51c:	str	x1, [sp, #304]
 520:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 524:	ldr	x0, [sp, #256]
 528:	cmp	x0, x21
 52c:	b.eq	534 <_ZNK3lld5Timer5printEidb+0x274>  // b.none
 530:	bl	0 <free>
 534:	ldp	x19, x20, [sp, #16]
 538:	ldp	x21, x22, [sp, #32]
 53c:	ldp	x23, x24, [sp, #48]
 540:	ldp	x25, x26, [sp, #64]
 544:	ldr	x27, [sp, #80]
 548:	ldp	d8, d9, [sp, #96]
 54c:	ldp	x29, x30, [sp], #352
 550:	ret
 554:	ldp	x2, x3, [x0, #16]
 558:	stp	x2, x3, [sp, #136]
 55c:	b	420 <_ZNK3lld5Timer5printEidb+0x160>
 560:	ldp	x2, x3, [x0, #16]
 564:	stp	x2, x3, [sp, #200]
 568:	b	3a0 <_ZNK3lld5Timer5printEidb+0xe0>
 56c:	mov	x0, x25
 570:	mov	x2, #0x0                   	// #0
 574:	mov	x1, #0x0                   	// #0
 578:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
 57c:	b	3f8 <_ZNK3lld5Timer5printEidb+0x138>

0000000000000580 <_ZN3lld5Timer5printEv>:
 580:	stp	x29, x30, [sp, #-112]!
 584:	mov	x29, sp
 588:	stp	x19, x20, [sp, #16]
 58c:	mov	x20, x0
 590:	bl	210 <_ZN3lld5Timer4rootEv>
 594:	bl	2a0 <_ZNK3lld5Timer6millisEv>
 598:	ldp	x19, x20, [x20, #16]
 59c:	cmp	x19, x20
 5a0:	b.eq	5d0 <_ZN3lld5Timer5printEv+0x50>  // b.none
 5a4:	str	d8, [sp, #32]
 5a8:	fmov	d8, d0
 5ac:	nop
 5b0:	fmov	d0, d8
 5b4:	mov	w2, #0x1                   	// #1
 5b8:	ldr	x0, [x19], #8
 5bc:	mov	w1, #0x1                   	// #1
 5c0:	bl	2c0 <_ZNK3lld5Timer5printEidb>
 5c4:	cmp	x20, x19
 5c8:	b.ne	5b0 <_ZN3lld5Timer5printEv+0x30>  // b.any
 5cc:	ldr	d8, [sp, #32]
 5d0:	add	x19, sp, #0x50
 5d4:	mov	w2, #0x2d                  	// #45
 5d8:	mov	x1, #0x31                  	// #49
 5dc:	mov	x0, x19
 5e0:	add	x20, sp, #0x60
 5e4:	str	x20, [sp, #80]
 5e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 5ec:	stp	x19, xzr, [sp, #56]
 5f0:	mov	w0, #0x104                 	// #260
 5f4:	strh	w0, [sp, #72]
 5f8:	bl	0 <_ZN3lld12errorHandlerEv>
 5fc:	add	x1, sp, #0x38
 600:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 604:	ldr	x0, [sp, #80]
 608:	cmp	x0, x20
 60c:	b.eq	614 <_ZN3lld5Timer5printEv+0x94>  // b.none
 610:	bl	0 <_ZdlPv>
 614:	bl	210 <_ZN3lld5Timer4rootEv>
 618:	mov	x19, x0
 61c:	bl	210 <_ZN3lld5Timer4rootEv>
 620:	bl	2a0 <_ZNK3lld5Timer6millisEv>
 624:	mov	x0, x19
 628:	mov	w2, #0x0                   	// #0
 62c:	mov	w1, #0x0                   	// #0
 630:	bl	2c0 <_ZNK3lld5Timer5printEidb>
 634:	ldp	x19, x20, [sp, #16]
 638:	ldp	x29, x30, [sp], #112
 63c:	ret

0000000000000640 <_ZN3lld5Timer5startEv>:
 640:	stp	x29, x30, [sp, #-48]!
 644:	mov	x29, sp
 648:	str	x19, [sp, #16]
 64c:	mov	x19, x0
 650:	ldr	x0, [x0, #72]
 654:	cbz	x0, 660 <_ZN3lld5Timer5startEv+0x20>
 658:	ldr	x1, [x19, #8]
 65c:	cbz	x1, 674 <_ZN3lld5Timer5startEv+0x34>
 660:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 664:	str	x0, [x19]
 668:	ldr	x19, [sp, #16]
 66c:	ldp	x29, x30, [sp], #48
 670:	ret
 674:	add	x0, x0, #0x10
 678:	str	x19, [sp, #40]
 67c:	ldp	x1, x2, [x0, #8]
 680:	cmp	x1, x2
 684:	b.eq	6a4 <_ZN3lld5Timer5startEv+0x64>  // b.none
 688:	str	x19, [x1], #8
 68c:	str	x1, [x0, #8]
 690:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 694:	str	x0, [x19]
 698:	ldr	x19, [sp, #16]
 69c:	ldp	x29, x30, [sp], #48
 6a0:	ret
 6a4:	add	x2, sp, #0x28
 6a8:	bl	0 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 6ac:	b	660 <_ZN3lld5Timer5startEv+0x20>

00000000000006b0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
 6b0:	mov	x2, x0
 6b4:	mov	x0, x1
 6b8:	str	x1, [x2]
 6bc:	b	640 <_ZN3lld5Timer5startEv>

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x38
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #40]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN3lld5TimerD1Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 38 <_ZN3lld5TimerD1Ev+0x38>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	mov	x5, x0
   4:	mov	x0, x1
   8:	mov	w1, w2
   c:	ldr	w4, [x5, #24]
  10:	ldr	x2, [x5, #8]
  14:	ldr	x3, [x5, #32]
  18:	ldr	d0, [x5, #16]
  1c:	b	0 <snprintf>

Disassembly of section .text._ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x58>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	adrp	x1, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   4:	add	x1, x1, #0x0
   8:	add	x2, x8, #0x10
   c:	mov	x3, #0xa                   	// #10
  10:	mov	x0, x8
  14:	stp	x2, x3, [x8]
  18:	ldr	x4, [x1]
  1c:	str	x4, [x8, #16]
  20:	ldrh	w1, [x1, #8]
  24:	strh	w1, [x8, #24]
  28:	strb	wzr, [x8, #26]
  2c:	ret
