
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 726.438 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux4.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (1#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/alu.v:39]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/alu.v:39]
INFO: [Synth 8-6157] synthesizing module 'IMem' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.runs/synth_1/.Xil/Vivado-16708-LAPTOP-SS69ADNE/realtime/IMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMem' (4#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.runs/synth_1/.Xil/Vivado-16708-LAPTOP-SS69ADNE/realtime/IMem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'IMem' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:164]
INFO: [Synth 8-6157] synthesizing module 'IFID' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (5#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:61]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (7#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/compare.v:26]
INFO: [Synth 8-6155] done synthesizing module 'compare' (9#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/compare.v:26]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (10#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (10#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (10#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (10#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (11#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6157] synthesizing module 'forward' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/forward.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward' (12#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/forward.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (12#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (13#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMem' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.runs/synth_1/.Xil/Vivado-16708-LAPTOP-SS69ADNE/realtime/DMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DMem' (14#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.runs/synth_1/.Xil/Vivado-16708-LAPTOP-SS69ADNE/realtime/DMem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'DMem' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:315]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (15#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/MEMWB.v:23]
WARNING: [Synth 8-3848] Net seg7 in module/entity top does not have driver. [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-3848] Net an in module/entity top does not have driver. [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3848] Net Led in module/entity top does not have driver. [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-3848] Net RsCMPZero in module/entity top does not have driver. [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design control has unconnected port clk
WARNING: [Synth 8-3331] design control has unconnected port Rt[4]
WARNING: [Synth 8-3331] design control has unconnected port Rt[3]
WARNING: [Synth 8-3331] design control has unconnected port Rt[2]
WARNING: [Synth 8-3331] design control has unconnected port Rt[1]
WARNING: [Synth 8-3331] design control has unconnected port Rt[0]
WARNING: [Synth 8-3331] design control has unconnected port RsCMPRt[1]
WARNING: [Synth 8-3331] design control has unconnected port RsCMPZero[1]
WARNING: [Synth 8-3331] design control has unconnected port RsCMPZero[0]
WARNING: [Synth 8-3331] design top has unconnected port seg7[7]
WARNING: [Synth 8-3331] design top has unconnected port seg7[6]
WARNING: [Synth 8-3331] design top has unconnected port seg7[5]
WARNING: [Synth 8-3331] design top has unconnected port seg7[4]
WARNING: [Synth 8-3331] design top has unconnected port seg7[3]
WARNING: [Synth 8-3331] design top has unconnected port seg7[2]
WARNING: [Synth 8-3331] design top has unconnected port seg7[1]
WARNING: [Synth 8-3331] design top has unconnected port seg7[0]
WARNING: [Synth 8-3331] design top has unconnected port an[7]
WARNING: [Synth 8-3331] design top has unconnected port an[6]
WARNING: [Synth 8-3331] design top has unconnected port an[5]
WARNING: [Synth 8-3331] design top has unconnected port an[4]
WARNING: [Synth 8-3331] design top has unconnected port an[3]
WARNING: [Synth 8-3331] design top has unconnected port an[2]
WARNING: [Synth 8-3331] design top has unconnected port an[1]
WARNING: [Synth 8-3331] design top has unconnected port an[0]
WARNING: [Synth 8-3331] design top has unconnected port Led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 791.227 ; gain = 241.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 791.227 ; gain = 241.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 791.227 ; gain = 241.703
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/ip/IMem/IMem/IMem_in_context.xdc] for cell 'IMem'
Finished Parsing XDC File [c:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/ip/IMem/IMem/IMem_in_context.xdc] for cell 'IMem'
Parsing XDC File [c:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/ip/DMem/DMem/DMem_in_context.xdc] for cell 'DMem'
Finished Parsing XDC File [c:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/ip/DMem/DMem/DMem_in_context.xdc] for cell 'DMem'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 914.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 914.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for IMem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'hazard'
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/alu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcASel_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcBSel_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'DMemRead_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'DMemWrite_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'DMemtoReg_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/compare.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'sequential' in module 'hazard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 45    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 40    
	  16 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module compare 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port seg7[7]
WARNING: [Synth 8-3331] design top has unconnected port seg7[6]
WARNING: [Synth 8-3331] design top has unconnected port seg7[5]
WARNING: [Synth 8-3331] design top has unconnected port seg7[4]
WARNING: [Synth 8-3331] design top has unconnected port seg7[3]
WARNING: [Synth 8-3331] design top has unconnected port seg7[2]
WARNING: [Synth 8-3331] design top has unconnected port seg7[1]
WARNING: [Synth 8-3331] design top has unconnected port seg7[0]
WARNING: [Synth 8-3331] design top has unconnected port an[7]
WARNING: [Synth 8-3331] design top has unconnected port an[6]
WARNING: [Synth 8-3331] design top has unconnected port an[5]
WARNING: [Synth 8-3331] design top has unconnected port an[4]
WARNING: [Synth 8-3331] design top has unconnected port an[3]
WARNING: [Synth 8-3331] design top has unconnected port an[2]
WARNING: [Synth 8-3331] design top has unconnected port an[1]
WARNING: [Synth 8-3331] design top has unconnected port an[0]
WARNING: [Synth 8-3331] design top has unconnected port Led
WARNING: [Synth 8-3332] Sequential element (res_reg[1]) is unused and will be removed from module compare.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 914.719 ; gain = 365.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUPCPlus/alu_out_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (BranchALU/alu_out_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (control/ALUSrcBSel_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (control/ALUControl_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (control/ALUControl_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 935.234 ; gain = 385.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IMem          |         1|
|2     |DMem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DMem   |     1|
|2     |IMem   |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    37|
|5     |LUT1   |     1|
|6     |LUT2   |    90|
|7     |LUT3   |    65|
|8     |LUT4   |   133|
|9     |LUT5   |   114|
|10    |LUT6   |   780|
|11    |MUXF7  |   256|
|12    |FDCE   |  1026|
|13    |FDRE   |   326|
|14    |LD     |    61|
|15    |LDC    |    11|
|16    |LDCP   |     1|
|17    |LDP    |     1|
|18    |IBUF   |    11|
|19    |OBUFT  |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |  2996|
|2     |  ALUPCPlus      |alu                    |    12|
|3     |  BranchALU      |alu_0                  |    12|
|4     |  DFFPC          |dff                    |    16|
|5     |  EXMEM          |EXMEM                  |    86|
|6     |    dff1         |dff_25                 |    40|
|7     |    dff14        |dff__parameterized1_26 |     1|
|8     |    dff15        |dff__parameterized1_27 |     1|
|9     |    dff16        |dff__parameterized1_28 |     1|
|10    |    dff17        |dff__parameterized1_29 |     1|
|11    |    dff2         |dff_30                 |    32|
|12    |    dff3         |dff__parameterized0_31 |    10|
|13    |  IDEX           |IDEX                   |   449|
|14    |    dff11        |dff__parameterized1_11 |    32|
|15    |    dff12        |dff__parameterized2    |   112|
|16    |    dff13        |dff__parameterized0_12 |    68|
|17    |    dff14        |dff__parameterized1_13 |     1|
|18    |    dff15        |dff__parameterized1_14 |     1|
|19    |    dff16        |dff__parameterized1_15 |     1|
|20    |    dff17        |dff__parameterized1_16 |     1|
|21    |    dff2         |dff_17                 |   124|
|22    |    dff3         |dff_18                 |    32|
|23    |    dff4         |dff_19                 |    16|
|24    |    dff5         |dff_20                 |    16|
|25    |    dff6         |dff_21                 |     5|
|26    |    dff7         |dff__parameterized0_22 |    26|
|27    |    dff8         |dff__parameterized0_23 |     9|
|28    |    dff9         |dff__parameterized0_24 |     5|
|29    |  IFID           |IFID                   |    84|
|30    |    dff1         |dff_9                  |    25|
|31    |    dff2         |dff_10                 |    59|
|32    |  MEMWB          |MEMWB                  |   105|
|33    |    dff1         |dff_6                  |    32|
|34    |    dff16        |dff__parameterized1    |     1|
|35    |    dff17        |dff__parameterized1_7  |     1|
|36    |    dff2         |dff_8                  |    32|
|37    |    dff3         |dff__parameterized0    |    39|
|38    |  MUXALUSrcA     |mux__parameterized0    |    12|
|39    |  MUXALUSrcB     |mux4                   |    32|
|40    |  MUXDMemtoReg   |mux__parameterized0_1  |    32|
|41    |  MUXPC          |mux4_2                 |    12|
|42    |  MUXRegRdout1FW |mux4_3                 |     7|
|43    |  MUXRegRdout2FW |mux4_4                 |    32|
|44    |  MUXRegWtaddr   |mux                    |     5|
|45    |  alu            |alu_5                  |    32|
|46    |  compare1       |compare                |     2|
|47    |  control        |control                |    16|
|48    |  hazard         |hazard                 |     6|
|49    |  regfile        |regfile                |  1943|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 947.895 ; gain = 398.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 947.895 ; gain = 274.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 947.895 ; gain = 398.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  LD => LDCE: 61 instances
  LDC => LDCE: 11 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 947.895 ; gain = 653.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 18:22:23 2020...
