--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCKCPU to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LEDCPU1<0>  |    7.340(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<1>  |    7.233(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<2>  |    8.577(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<3>  |    8.181(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<4>  |    8.954(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<5>  |    9.407(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU1<6>  |    9.403(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<0>  |    9.735(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<1>  |    8.772(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<2>  |    9.148(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<3>  |    9.490(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<4>  |    8.355(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<5>  |    8.462(R)|CLOCKCPU_BUFGP    |   0.000|
LEDCPU2<6>  |    8.070(R)|CLOCKCPU_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCKCPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCKCPU       |    9.133|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 05 10:35:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



