
*** Running vivado
    with args -log part_1_problem_4.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source part_1_problem_4.tcl -notrace


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Mon Jan 26 20:49:38 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source part_1_problem_4.tcl -notrace
create_project: Time (s): cpu = 00:01:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1613.879 ; gain = 64.059 ; free physical = 1566 ; free virtual = 6094
Command: link_design -top part_1_problem_4 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1759.004 ; gain = 0.000 ; free physical = 1433 ; free virtual = 5961
INFO: [Netlist 29-17] Analyzing 280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part1/project.srcs/constrs_1/imports/problem-3/part_1_problem_3.xdc]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part1/project.srcs/constrs_1/imports/problem-3/part_1_problem_3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1861.566 ; gain = 0.000 ; free physical = 1312 ; free virtual = 5840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1865.570 ; gain = 251.691 ; free physical = 1304 ; free virtual = 5832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.824 ; gain = 148.254 ; free physical = 1246 ; free virtual = 5775

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 211f62a16

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2423.777 ; gain = 409.953 ; free physical = 853 ; free virtual = 5375

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 211f62a16

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 464 ; free virtual = 4982

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 211f62a16

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 464 ; free virtual = 4982
Phase 1 Initialization | Checksum: 211f62a16

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 464 ; free virtual = 4982

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 211f62a16

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 464 ; free virtual = 4982

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 211f62a16

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 211f62a16

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Phase 2 Timer Update And Timing Data Collection | Checksum: 211f62a16

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e0cdc7d2

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Retarget | Checksum: 1e0cdc7d2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e0cdc7d2

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Constant propagation | Checksum: 1e0cdc7d2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Phase 5 Sweep | Checksum: 1b41f7acd

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2810.465 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Sweep | Checksum: 1b41f7acd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b41f7acd

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983
BUFG optimization | Checksum: 1b41f7acd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b41f7acd

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983
Shift Register Optimization | Checksum: 1b41f7acd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b41f7acd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983
Post Processing Netlist | Checksum: 1b41f7acd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cea5db47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.480 ; gain = 0.000 ; free physical = 465 ; free virtual = 4983
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cea5db47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983
Phase 9 Finalization | Checksum: 1cea5db47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cea5db47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2842.480 ; gain = 32.016 ; free physical = 465 ; free virtual = 4983

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 128 newly gated: 0 Total Ports: 512
Number of Flops added for Enable Generation: 16

Ending PowerOpt Patch Enables Task | Checksum: 17ede9047

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3074.531 ; gain = 0.000 ; free physical = 325 ; free virtual = 4847
Ending Power Optimization Task | Checksum: 17ede9047

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 3074.531 ; gain = 232.051 ; free physical = 325 ; free virtual = 4847

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 232158413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3074.531 ; gain = 0.000 ; free physical = 306 ; free virtual = 4827
Ending Final Cleanup Task | Checksum: 232158413

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.531 ; gain = 0.000 ; free physical = 306 ; free virtual = 4828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3074.531 ; gain = 0.000 ; free physical = 306 ; free virtual = 4828
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:52 . Memory (MB): peak = 3074.531 ; gain = 1208.961 ; free physical = 306 ; free virtual = 4828
INFO: [Vivado 12-24828] Executing command : report_drc -file part_1_problem_4_drc_opted.rpt -pb part_1_problem_4_drc_opted.pb -rpx part_1_problem_4_drc_opted.rpx
Command: report_drc -file part_1_problem_4_drc_opted.rpt -pb part_1_problem_4_drc_opted.pb -rpx part_1_problem_4_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/azther0z/.hw_syn_lab/2025.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part1/project.runs/impl_1/part_1_problem_4_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3074.531 ; gain = 0.000 ; free physical = 306 ; free virtual = 4833
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part1/project.runs/impl_1/part_1_problem_4_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 512 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 256 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 256 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
50 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 20:52:21 2026...
