Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Feb  5 10:39:28 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24]:EN
  Delay (ns):              3.711
  Slack (ns):              0.819
  Arrival (ns):           18.431
  Required (ns):          19.250
  Operating Conditions: slow_lv_ht

Path 2
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27]:EN
  Delay (ns):              3.674
  Slack (ns):              0.854
  Arrival (ns):           18.394
  Required (ns):          19.248
  Operating Conditions: slow_lv_ht

Path 3
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25]:EN
  Delay (ns):              3.674
  Slack (ns):              0.854
  Arrival (ns):           18.394
  Required (ns):          19.248
  Operating Conditions: slow_lv_ht

Path 4
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19]:EN
  Delay (ns):              3.674
  Slack (ns):              0.854
  Arrival (ns):           18.394
  Required (ns):          19.248
  Operating Conditions: slow_lv_ht

Path 5
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28]:EN
  Delay (ns):              3.673
  Slack (ns):              0.855
  Arrival (ns):           18.393
  Required (ns):          19.248
  Operating Conditions: slow_lv_ht

Path 6
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36]:EN
  Delay (ns):              3.596
  Slack (ns):              0.918
  Arrival (ns):           18.316
  Required (ns):          19.234
  Operating Conditions: slow_lv_ht

Path 7
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29]:EN
  Delay (ns):              3.611
  Slack (ns):              0.918
  Arrival (ns):           18.331
  Required (ns):          19.249
  Operating Conditions: slow_lv_ht

Path 8
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26]:EN
  Delay (ns):              3.596
  Slack (ns):              0.918
  Arrival (ns):           18.316
  Required (ns):          19.234
  Operating Conditions: slow_lv_ht

Path 9
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34]:EN
  Delay (ns):              3.609
  Slack (ns):              0.920
  Arrival (ns):           18.329
  Required (ns):          19.249
  Operating Conditions: slow_lv_ht

Path 10
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33]:EN
  Delay (ns):              3.580
  Slack (ns):              0.933
  Arrival (ns):           18.300
  Required (ns):          19.233
  Operating Conditions: slow_lv_ht

Path 11
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31]:EN
  Delay (ns):              3.580
  Slack (ns):              0.933
  Arrival (ns):           18.300
  Required (ns):          19.233
  Operating Conditions: slow_lv_ht

Path 12
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35]:EN
  Delay (ns):              3.520
  Slack (ns):              1.009
  Arrival (ns):           18.240
  Required (ns):          19.249
  Operating Conditions: slow_lv_ht

Path 13
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20]:EN
  Delay (ns):              3.520
  Slack (ns):              1.009
  Arrival (ns):           18.240
  Required (ns):          19.249
  Operating Conditions: slow_lv_ht

Path 14
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23]:EN
  Delay (ns):              3.519
  Slack (ns):              1.010
  Arrival (ns):           18.239
  Required (ns):          19.249
  Operating Conditions: slow_lv_ht

Path 15
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22]:EN
  Delay (ns):              3.525
  Slack (ns):              1.010
  Arrival (ns):           18.245
  Required (ns):          19.255
  Operating Conditions: slow_lv_ht

Path 16
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40]:EN
  Delay (ns):              3.516
  Slack (ns):              1.011
  Arrival (ns):           18.236
  Required (ns):          19.247
  Operating Conditions: slow_lv_ht

Path 17
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:EN
  Delay (ns):              3.524
  Slack (ns):              1.011
  Arrival (ns):           18.244
  Required (ns):          19.255
  Operating Conditions: slow_lv_ht

Path 18
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50]:EN
  Delay (ns):              3.515
  Slack (ns):              1.012
  Arrival (ns):           18.235
  Required (ns):          19.247
  Operating Conditions: slow_lv_ht

Path 19
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42]:EN
  Delay (ns):              3.515
  Slack (ns):              1.012
  Arrival (ns):           18.235
  Required (ns):          19.247
  Operating Conditions: slow_lv_ht

Path 20
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32]:EN
  Delay (ns):              3.523
  Slack (ns):              1.012
  Arrival (ns):           18.243
  Required (ns):          19.255
  Operating Conditions: slow_lv_ht

Path 21
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30]:EN
  Delay (ns):              3.523
  Slack (ns):              1.012
  Arrival (ns):           18.243
  Required (ns):          19.255
  Operating Conditions: slow_lv_ht

Path 22
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53]:EN
  Delay (ns):              3.325
  Slack (ns):              1.187
  Arrival (ns):           18.045
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 23
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52]:EN
  Delay (ns):              3.325
  Slack (ns):              1.187
  Arrival (ns):           18.045
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 24
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45]:EN
  Delay (ns):              3.325
  Slack (ns):              1.187
  Arrival (ns):           18.045
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 25
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37]:EN
  Delay (ns):              3.309
  Slack (ns):              1.202
  Arrival (ns):           18.029
  Required (ns):          19.231
  Operating Conditions: slow_lv_ht

Path 26
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50]:EN
  Delay (ns):              3.304
  Slack (ns):              1.254
  Arrival (ns):           18.024
  Required (ns):          19.278
  Operating Conditions: slow_lv_ht

Path 27
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54]:EN
  Delay (ns):              3.304
  Slack (ns):              1.255
  Arrival (ns):           18.024
  Required (ns):          19.279
  Operating Conditions: slow_lv_ht

Path 28
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44]:EN
  Delay (ns):              3.231
  Slack (ns):              1.281
  Arrival (ns):           17.951
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 29
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54]:EN
  Delay (ns):              3.230
  Slack (ns):              1.282
  Arrival (ns):           17.950
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 30
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46]:EN
  Delay (ns):              3.230
  Slack (ns):              1.282
  Arrival (ns):           17.950
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 31
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43]:EN
  Delay (ns):              3.230
  Slack (ns):              1.282
  Arrival (ns):           17.950
  Required (ns):          19.232
  Operating Conditions: slow_lv_ht

Path 32
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[64]:EN
  Delay (ns):              3.264
  Slack (ns):              1.296
  Arrival (ns):           17.984
  Required (ns):          19.280
  Operating Conditions: slow_lv_ht

Path 33
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62]:EN
  Delay (ns):              3.264
  Slack (ns):              1.296
  Arrival (ns):           17.984
  Required (ns):          19.280
  Operating Conditions: slow_lv_ht

Path 34
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41]:EN
  Delay (ns):              3.208
  Slack (ns):              1.299
  Arrival (ns):           17.928
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 35
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38]:EN
  Delay (ns):              3.208
  Slack (ns):              1.299
  Arrival (ns):           17.928
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 36
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47]:EN
  Delay (ns):              3.207
  Slack (ns):              1.300
  Arrival (ns):           17.927
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 37
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[65]:EN
  Delay (ns):              3.238
  Slack (ns):              1.314
  Arrival (ns):           17.958
  Required (ns):          19.272
  Operating Conditions: slow_lv_ht

Path 38
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60]:EN
  Delay (ns):              3.238
  Slack (ns):              1.314
  Arrival (ns):           17.958
  Required (ns):          19.272
  Operating Conditions: slow_lv_ht

Path 39
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57]:EN
  Delay (ns):              3.238
  Slack (ns):              1.314
  Arrival (ns):           17.958
  Required (ns):          19.272
  Operating Conditions: slow_lv_ht

Path 40
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[64]:EN
  Delay (ns):              3.238
  Slack (ns):              1.315
  Arrival (ns):           17.958
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 41
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62]:EN
  Delay (ns):              3.238
  Slack (ns):              1.315
  Arrival (ns):           17.958
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 42
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58]:EN
  Delay (ns):              3.238
  Slack (ns):              1.315
  Arrival (ns):           17.958
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 43
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.609
  Slack (ns):              1.321
  Arrival (ns):           18.061
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 44
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.615
  Slack (ns):              1.322
  Arrival (ns):           18.067
  Required (ns):          19.389
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.647
  Slack (ns):              1.345
  Arrival (ns):           18.114
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 46
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.580
  Slack (ns):              1.350
  Arrival (ns):           18.032
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 47
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.586
  Slack (ns):              1.351
  Arrival (ns):           18.038
  Required (ns):          19.389
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:D
  Delay (ns):              3.569
  Slack (ns):              1.361
  Arrival (ns):           18.021
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 49
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.627
  Slack (ns):              1.365
  Arrival (ns):           18.094
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 50
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[4]:D
  Delay (ns):              3.562
  Slack (ns):              1.368
  Arrival (ns):           18.014
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 51
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.622
  Slack (ns):              1.370
  Arrival (ns):           18.089
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 52
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51]:EN
  Delay (ns):              3.135
  Slack (ns):              1.372
  Arrival (ns):           17.855
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 53
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48]:EN
  Delay (ns):              3.135
  Slack (ns):              1.372
  Arrival (ns):           17.855
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 54
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49]:EN
  Delay (ns):              3.134
  Slack (ns):              1.373
  Arrival (ns):           17.854
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 55
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39]:EN
  Delay (ns):              3.134
  Slack (ns):              1.373
  Arrival (ns):           17.854
  Required (ns):          19.227
  Operating Conditions: slow_lv_ht

Path 56
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44]:EN
  Delay (ns):              3.179
  Slack (ns):              1.374
  Arrival (ns):           17.899
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 57
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38]:EN
  Delay (ns):              3.179
  Slack (ns):              1.374
  Arrival (ns):           17.899
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 58
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35]:EN
  Delay (ns):              3.179
  Slack (ns):              1.374
  Arrival (ns):           17.899
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 59
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.609
  Slack (ns):              1.383
  Arrival (ns):           18.076
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 60
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41]:EN
  Delay (ns):              3.163
  Slack (ns):              1.390
  Arrival (ns):           17.883
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.602
  Slack (ns):              1.390
  Arrival (ns):           18.069
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 62
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:D
  Delay (ns):              3.540
  Slack (ns):              1.390
  Arrival (ns):           17.992
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 63
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43]:EN
  Delay (ns):              3.162
  Slack (ns):              1.391
  Arrival (ns):           17.882
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.596
  Slack (ns):              1.396
  Arrival (ns):           18.063
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 65
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[4]:D
  Delay (ns):              3.533
  Slack (ns):              1.397
  Arrival (ns):           17.985
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 66
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.592
  Slack (ns):              1.400
  Arrival (ns):           18.059
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 67
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.521
  Slack (ns):              1.401
  Arrival (ns):           17.988
  Required (ns):          19.389
  Operating Conditions: slow_lv_ht

Path 68
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43]:EN
  Delay (ns):              3.148
  Slack (ns):              1.405
  Arrival (ns):           17.868
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.509
  Slack (ns):              1.406
  Arrival (ns):           17.976
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 70
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.584
  Slack (ns):              1.408
  Arrival (ns):           18.051
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 71
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.519
  Slack (ns):              1.411
  Arrival (ns):           17.971
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 72
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.559
  Slack (ns):              1.411
  Arrival (ns):           18.018
  Required (ns):          19.429
  Operating Conditions: slow_lv_ht

Path 73
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[5]:EN
  Delay (ns):              3.175
  Slack (ns):              1.412
  Arrival (ns):           17.895
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 74
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[1]:EN
  Delay (ns):              3.175
  Slack (ns):              1.412
  Arrival (ns):           17.895
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 75
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[0]:EN
  Delay (ns):              3.175
  Slack (ns):              1.412
  Arrival (ns):           17.895
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 76
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.503
  Slack (ns):              1.412
  Arrival (ns):           17.970
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 77
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[9]:EN
  Delay (ns):              3.174
  Slack (ns):              1.413
  Arrival (ns):           17.894
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 78
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[6]:EN
  Delay (ns):              3.174
  Slack (ns):              1.413
  Arrival (ns):           17.894
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 79
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[4]:EN
  Delay (ns):              3.174
  Slack (ns):              1.413
  Arrival (ns):           17.894
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 80
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[2]:EN
  Delay (ns):              3.174
  Slack (ns):              1.413
  Arrival (ns):           17.894
  Required (ns):          19.307
  Operating Conditions: slow_lv_ht

Path 81
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44]:EN
  Delay (ns):              3.132
  Slack (ns):              1.420
  Arrival (ns):           17.852
  Required (ns):          19.272
  Operating Conditions: slow_lv_ht

Path 82
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.572
  Slack (ns):              1.420
  Arrival (ns):           18.039
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 83
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41]:EN
  Delay (ns):              3.132
  Slack (ns):              1.421
  Arrival (ns):           17.852
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 84
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35]:EN
  Delay (ns):              3.132
  Slack (ns):              1.421
  Arrival (ns):           17.852
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 85
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.501
  Slack (ns):              1.421
  Arrival (ns):           17.968
  Required (ns):          19.389
  Operating Conditions: slow_lv_ht

Path 86
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38]:EN
  Delay (ns):              3.131
  Slack (ns):              1.422
  Arrival (ns):           17.851
  Required (ns):          19.273
  Operating Conditions: slow_lv_ht

Path 87
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.566
  Slack (ns):              1.426
  Arrival (ns):           18.033
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 88
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.494
  Slack (ns):              1.428
  Arrival (ns):           17.961
  Required (ns):          19.389
  Operating Conditions: slow_lv_ht

Path 89
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.571
  Slack (ns):              1.429
  Arrival (ns):           18.038
  Required (ns):          19.467
  Operating Conditions: slow_lv_ht

Path 90
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.480
  Slack (ns):              1.435
  Arrival (ns):           17.947
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 91
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.534
  Slack (ns):              1.436
  Arrival (ns):           17.993
  Required (ns):          19.429
  Operating Conditions: slow_lv_ht

Path 92
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.554
  Slack (ns):              1.438
  Arrival (ns):           18.021
  Required (ns):          19.459
  Operating Conditions: slow_lv_ht

Path 93
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.490
  Slack (ns):              1.440
  Arrival (ns):           17.942
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 94
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55]:EN
  Delay (ns):              3.129
  Slack (ns):              1.444
  Arrival (ns):           17.849
  Required (ns):          19.293
  Operating Conditions: slow_lv_ht

Path 95
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49]:EN
  Delay (ns):              3.129
  Slack (ns):              1.444
  Arrival (ns):           17.849
  Required (ns):          19.293
  Operating Conditions: slow_lv_ht

Path 96
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48]:EN
  Delay (ns):              3.129
  Slack (ns):              1.444
  Arrival (ns):           17.849
  Required (ns):          19.293
  Operating Conditions: slow_lv_ht

Path 97
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.511
  Slack (ns):              1.444
  Arrival (ns):           17.978
  Required (ns):          19.422
  Operating Conditions: slow_lv_ht

Path 98
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.470
  Slack (ns):              1.445
  Arrival (ns):           17.937
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

Path 99
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45]:EN
  Delay (ns):              3.127
  Slack (ns):              1.446
  Arrival (ns):           17.847
  Required (ns):          19.293
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:D
  Delay (ns):              3.469
  Slack (ns):              1.446
  Arrival (ns):           17.936
  Required (ns):          19.382
  Operating Conditions: slow_lv_ht

