0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1119_ram/1119_ram.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_ram/1119_ram.srcs/sim_1/new/tb_ram.v,1731998903,verilog,,,,tb_ram,,,,,,,,
D:/GitHub/harman_Verilog/1119_ram/1119_ram.srcs/sim_1/new/tb_ram_systemverilog.sv,1732006277,systemVerilog,,,,$unit_tb_ram_systemverilog_sv;ram_interface;tb_ram_systemverilog,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_ram/1119_ram.srcs/sources_1/new/ram.v,1731998806,verilog,,D:/GitHub/harman_Verilog/1119_ram/1119_ram.srcs/sim_1/new/tb_ram.v,,ram,,uvm,,,,,,
