INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/divider_odd/vivado_prj/divider_odd/divider_odd.srcs/sim_1/new/tb_divider_odd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_divider_odd
