`timescale 1ns/1ps
module tb_top();
input logic clk, rst;

logic [31:0] pc, instr, readdata;

Top(clk,rst,writedata,dataadr,memwrite);

clk = ~clk #5;


$initial
begin
	rst=0;	#10;
	rst=1;	#10;
	rst=0;	#270;
end
$finish
endmodule
