Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/craig robertson/Desktop/FPGB/FPGB/tb_isim_beh.exe" -prj "C:/Users/craig robertson/Desktop/FPGB/FPGB/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ROM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/RAM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_control.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ALU.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/memory.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/fpga_heartbeat.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_top.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/systemPLL.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/FPGB.v" into library work
WARNING:HDLCompiler:35 - "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/FPGB.v" Line 78: <lcd_stat_int_req> is already implicitly declared earlier.
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IBUFG
Compiling module BUFG
Compiling module PLL_ADV(CLKFBOUT_MULT=4,CLKIN1_P...
Compiling module systemPLL
Compiling module fpga_heartbeat
Compiling module cpu_control
Compiling module ALU
Compiling module cpu_top
Compiling module ROM(FILENAME="rtl/roms/GBC_boot_...
Compiling module RAM(ADDRESS_WIDTH=13,MEM_SIZE=81...
Compiling module RAM(MEM_SIZE=4096)
Compiling module RAM(ADDRESS_WIDTH=7,MEM_SIZE=127...
Compiling module RAM(ADDRESS_WIDTH=6,MEM_SIZE=64)
Compiling module memory
Compiling module FPGB
Compiling module ROM(ADDRESS_WIDTH=21,MEM_SIZE=20...
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Users/craig robertson/Desktop/FPGB/FPGB/tb_isim_beh.exe
Fuse Memory Usage: 44636 KB
Fuse CPU Usage: 1356 ms
