{"vcs1":{"timestamp_begin":1698771177.827415329, "rt":0.32, "ut":0.14, "st":0.12}}
{"vcselab":{"timestamp_begin":1698771178.201198163, "rt":0.27, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1698771178.508716051, "rt":0.33, "ut":0.10, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698771177.493851847}
{"VCS_COMP_START_TIME": 1698771177.493851847}
{"VCS_COMP_END_TIME": 1698771178.891783705}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337660}}
{"stitch_vcselab": {"peak_mem": 222560}}
