

================================================================
== Vivado HLS Report for 'ProjX'
================================================================
* Date:           Wed Feb  2 16:58:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj0
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     2.533|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      117|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        0|      -|      198|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      1|      198|      181|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |jet_hw_mul_mul_16ns_16ns_32_1_1_U1  |jet_hw_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_table1_U  |ProjX_cos_table1  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sub_ln68_fu_164_p2           |     -    |      0|  0|  17|           1|          17|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln887_fu_136_p2         |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln891_2_fu_103_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln891_fu_75_p2          |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln80_fu_160_p2            |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  17|           1|          17|
    |phiQ1_V_5_fu_87_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln74_fu_115_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_123_p3       |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |phiQ1_V_4_fu_81_p2           |    xor   |      0|  0|   8|           8|           2|
    |phiQ1_V_6_fu_109_p2          |    xor   |      0|  0|   8|           8|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 117|          50|          88|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |cos_table1_load_reg_205          |  16|   0|   16|          0|
    |icmp_ln887_reg_200               |   1|   0|    1|          0|
    |icmp_ln891_reg_190               |   1|   0|    1|          0|
    |pt_V_read_reg_185                |  16|   0|   16|          0|
    |pt_V_read_reg_185_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_reg_210                      |  16|   0|   16|          0|
    |icmp_ln887_reg_200               |  64|  32|    1|          0|
    |icmp_ln891_reg_190               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 198|  64|   72|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     ProjX    | return value |
|ap_return  | out |   17| ap_ctrl_hs |     ProjX    | return value |
|pt_V       |  in |   16|   ap_none  |     pt_V     |    scalar    |
|phi_V      |  in |   11|   ap_none  |     phi_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %phi_V)" [src/JET.h:72]   --->   Operation 5 'read' 'phi_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pt_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %pt_V)" [src/JET.h:72]   --->   Operation 6 'read' 'pt_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phiQ1_V = trunc i11 %phi_V_read to i8" [src/JET.h:72]   --->   Operation 7 'trunc' 'phiQ1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %phi_V_read, i32 8, i32 10)" [src/JET.h:73]   --->   Operation 8 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln891 = icmp sgt i3 %tmp_5, 0" [src/JET.h:73]   --->   Operation 9 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node phiQ1_V_5)   --->   "%phiQ1_V_4 = xor i8 %phiQ1_V, -1" [src/JET.h:73]   --->   Operation 10 'xor' 'phiQ1_V_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.30ns) (out node of the LUT)   --->   "%phiQ1_V_5 = select i1 %icmp_ln891, i8 %phiQ1_V_4, i8 %phiQ1_V" [src/JET.h:73]   --->   Operation 11 'select' 'phiQ1_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %phi_V_read, i32 10)" [src/JET.h:74]   --->   Operation 12 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%icmp_ln891_2 = icmp sgt i11 %phi_V_read, -257" [src/JET.h:74]   --->   Operation 13 'icmp' 'icmp_ln891_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%phiQ1_V_6 = xor i8 %phiQ1_V_5, -1" [src/JET.h:74]   --->   Operation 14 'xor' 'phiQ1_V_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%select_ln74 = select i1 %icmp_ln891_2, i8 %phiQ1_V_6, i8 %phiQ1_V_5" [src/JET.h:74]   --->   Operation 15 'select' 'select_ln74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln887 = select i1 %tmp_6, i8 %select_ln74, i8 %phiQ1_V_5" [src/JET.h:74]   --->   Operation 16 'select' 'select_ln887' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %select_ln887 to i64" [src/JET.h:77]   --->   Operation 17 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cos_table1_addr = getelementptr [256 x i16]* @cos_table1, i64 0, i64 %zext_ln544" [src/JET.h:77]   --->   Operation 18 'getelementptr' 'cos_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.15ns)   --->   "%cos_table1_load = load i16* %cos_table1_addr, align 2" [src/JET.h:77]   --->   Operation 19 'load' 'cos_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln887 = icmp slt i11 %phi_V_read, -256" [src/JET.h:80]   --->   Operation 20 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 21 [1/2] (1.15ns)   --->   "%cos_table1_load = load i16* %cos_table1_addr, align 2" [src/JET.h:77]   --->   Operation 21 'load' 'cos_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %pt_V_read to i32" [src/JET.h:77]   --->   Operation 22 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %cos_table1_load to i32" [src/JET.h:77]   --->   Operation 23 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V = mul i32 %lhs_V, %rhs_V" [src/JET.h:77]   --->   Operation 24 'mul' 'ret_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 16, i32 31)" [src/JET.h:77]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i16 %tmp to i17" [src/JET.h:77]   --->   Operation 26 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln80 = or i1 %icmp_ln891, %icmp_ln887" [src/JET.h:80]   --->   Operation 27 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.60ns)   --->   "%sub_ln68 = sub i17 0, %zext_ln1503" [src/JET.h:81]   --->   Operation 28 'sub' 'sub_ln68' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln80, i17 %sub_ln68, i17 %zext_ln1503" [src/JET.h:79]   --->   Operation 29 'select' 'select_ln79' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "ret i17 %select_ln79" [src/JET.h:83]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cos_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_V_read      (read         ) [ 00000]
pt_V_read       (read         ) [ 01110]
phiQ1_V         (trunc        ) [ 00000]
tmp_5           (partselect   ) [ 00000]
icmp_ln891      (icmp         ) [ 01111]
phiQ1_V_4       (xor          ) [ 00000]
phiQ1_V_5       (select       ) [ 00000]
tmp_6           (bitselect    ) [ 00000]
icmp_ln891_2    (icmp         ) [ 00000]
phiQ1_V_6       (xor          ) [ 00000]
select_ln74     (select       ) [ 00000]
select_ln887    (select       ) [ 00000]
zext_ln544      (zext         ) [ 00000]
cos_table1_addr (getelementptr) [ 01100]
icmp_ln887      (icmp         ) [ 01111]
cos_table1_load (load         ) [ 01010]
lhs_V           (zext         ) [ 00000]
rhs_V           (zext         ) [ 00000]
ret_V           (mul          ) [ 00000]
tmp             (partselect   ) [ 01001]
zext_ln1503     (zext         ) [ 00000]
or_ln80         (or           ) [ 00000]
sub_ln68        (sub          ) [ 00000]
select_ln79     (select       ) [ 00000]
ret_ln83        (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pt_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cos_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="phi_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="11" slack="0"/>
<pin id="38" dir="0" index="1" bw="11" slack="0"/>
<pin id="39" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="pt_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cos_table1_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_table1_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_table1_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="phiQ1_V_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="11" slack="0"/>
<pin id="63" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="phiQ1_V/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp_5_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="11" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="0" index="3" bw="5" slack="0"/>
<pin id="70" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln891_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="3" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="phiQ1_V_4_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phiQ1_V_4/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="phiQ1_V_5_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phiQ1_V_5/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_6_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="11" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln891_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="11" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="phiQ1_V_6_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phiQ1_V_6/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="select_ln74_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="select_ln887_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln544_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln887_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lhs_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="2"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="rhs_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln1503_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="or_ln80_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="3"/>
<pin id="162" dir="0" index="1" bw="1" slack="3"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln68_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln79_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="17" slack="0"/>
<pin id="173" dir="0" index="2" bw="17" slack="0"/>
<pin id="174" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="178" class="1007" name="ret_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="pt_V_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="2"/>
<pin id="187" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="pt_V_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln891_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="3"/>
<pin id="192" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="195" class="1005" name="cos_table1_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_table1_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln887_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="3"/>
<pin id="202" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="205" class="1005" name="cos_table1_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="cos_table1_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="64"><net_src comp="36" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="36" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="79"><net_src comp="65" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="61" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="75" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="81" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="61" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="36" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="87" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="103" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="87" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="95" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="87" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="140"><net_src comp="36" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="160" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="145" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="188"><net_src comp="42" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="193"><net_src comp="75" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="198"><net_src comp="48" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="203"><net_src comp="136" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="208"><net_src comp="55" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="213"><net_src comp="148" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pt_V | {}
	Port: phi_V | {}
	Port: cos_table1 | {}
 - Input state : 
	Port: ProjX : pt_V | {1 }
	Port: ProjX : phi_V | {1 }
	Port: ProjX : cos_table1 | {1 2 }
  - Chain level:
	State 1
		icmp_ln891 : 1
		phiQ1_V_4 : 1
		phiQ1_V_5 : 2
		phiQ1_V_6 : 3
		select_ln74 : 3
		select_ln887 : 4
		zext_ln544 : 5
		cos_table1_addr : 6
		cos_table1_load : 7
	State 2
	State 3
		ret_V : 1
		tmp : 2
	State 4
		sub_ln68 : 1
		select_ln79 : 2
		ret_ln83 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    phiQ1_V_5_fu_87    |    0    |    0    |    8    |
|  select  |   select_ln74_fu_115  |    0    |    0    |    8    |
|          |  select_ln887_fu_123  |    0    |    0    |    8    |
|          |   select_ln79_fu_170  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln891_fu_75   |    0    |    0    |    9    |
|   icmp   |  icmp_ln891_2_fu_103  |    0    |    0    |    13   |
|          |   icmp_ln887_fu_136   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    phiQ1_V_4_fu_81    |    0    |    0    |    8    |
|          |    phiQ1_V_6_fu_109   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln68_fu_164    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln80_fu_160    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    mul   |      ret_V_fu_178     |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | phi_V_read_read_fu_36 |    0    |    0    |    0    |
|          |  pt_V_read_read_fu_42 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     phiQ1_V_fu_61     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_5_fu_65      |    0    |    0    |    0    |
|          |       tmp_fu_148      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_6_fu_95      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln544_fu_131   |    0    |    0    |    0    |
|   zext   |      lhs_V_fu_142     |    0    |    0    |    0    |
|          |      rhs_V_fu_145     |    0    |    0    |    0    |
|          |   zext_ln1503_fu_157  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   110   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|cos_table1_addr_reg_195|    8   |
|cos_table1_load_reg_205|   16   |
|   icmp_ln887_reg_200  |    1   |
|   icmp_ln891_reg_190  |    1   |
|   pt_V_read_reg_185   |   16   |
|      tmp_reg_210      |   16   |
+-----------------------+--------+
|         Total         |   58   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   58   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   58   |   119  |
+-----------+--------+--------+--------+--------+
