// Seed: 588374193
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output wand id_2,
    output tri0 id_3
    , id_7,
    output uwire id_4,
    output supply0 id_5
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output wor id_8,
    input wor id_9,
    input wand id_10,
    output logic id_11,
    input wire id_12,
    output tri0 id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_7, id_2, id_2, id_8, id_13, id_2
  );
  always @(posedge 1'h0) begin
    id_4 = 1;
    if (id_1 && id_12) id_11 <= "";
    else begin
      deassign id_13;
    end
  end
endmodule
