Analysis & Synthesis report for 201553245ass2
Wed May 09 20:04:25 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |TOP_LEVEL
 13. Parameter Settings for User Entity Instance: ALU:alu_uu
 14. Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu
 15. Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu
 16. Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu
 17. Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu
 18. Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|max_min:min_max_uu
 19. Parameter Settings for User Entity Instance: ALU:alu_uu|shift_right_or_left:srl_uu
 20. Parameter Settings for User Entity Instance: ALU:alu_uu|outputSelector:os_uu
 21. Parameter Settings for User Entity Instance: IEEE_Adder:ieeeadd_uu|adder:adder_uu
 22. Parameter Settings for User Entity Instance: IEEE_Adder:ieeeadd_uu|adder:adder2_uu
 23. Parameter Settings for User Entity Instance: Seven_Sig_Selector:sss_uu
 24. Parameter Settings for User Entity Instance: DFF_Register:dffa_uu
 25. Parameter Settings for User Entity Instance: DFF_Register:dffop_uu
 26. Parameter Settings for User Entity Instance: DFF_Register:dffb_uu
 27. Parameter Settings for Inferred Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: IEEE_Mult:mul_uu|lpm_mult:Mult0
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "DFF_Register:dffb_uu"
 31. Port Connectivity Checks: "DFF_Register:dffop_uu"
 32. Port Connectivity Checks: "DFF_Register:dffa_uu"
 33. Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|NandR:NandR_uu"
 34. Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|adder:adder2_uu"
 35. Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|adder:adder_uu"
 36. Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu"
 37. Port Connectivity Checks: "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 09 20:04:25 2018    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; 201553245ass2                            ;
; Top-level Entity Name              ; TOP_LEVEL                                ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,014                                    ;
;     Total combinational functions  ; 994                                      ;
;     Dedicated logic registers      ; 68                                       ;
; Total registers                    ; 68                                       ;
; Total pins                         ; 47                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 8                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C6       ;                    ;
; Top-level entity name                                                      ; TOP_LEVEL          ; 201553245ass2      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; xor_gate.vhd                     ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/xor_gate.vhd                ;         ;
; TOP_LEVEL.vhd                    ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/TOP_LEVEL.vhd               ;         ;
; swap.vhd                         ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/swap.vhd                    ;         ;
; sub_and_bias.vhd                 ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/sub_and_bias.vhd            ;         ;
; signTag.vhd                      ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/signTag.vhd                 ;         ;
; Sign_computation.vhd             ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Sign_computation.vhd        ;         ;
; shift_right_or_left.vhd          ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/shift_right_or_left.vhd     ;         ;
; Seven_Sig_Selector.vhd           ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Seven_Sig_Selector.vhd      ;         ;
; Seven_Segment_Converter.vhd      ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Seven_Segment_Converter.vhd ;         ;
; Select_exp.vhd                   ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Select_exp.vhd              ;         ;
; Second_Swap.vhd                  ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Second_Swap.vhd             ;         ;
; outoutSelector.vhd               ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/outoutSelector.vhd          ;         ;
; or_gate.vhd                      ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/or_gate.vhd                 ;         ;
; NandR.vhd                        ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/NandR.vhd                   ;         ;
; mul.vhd                          ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/mul.vhd                     ;         ;
; max_min.vhd                      ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/max_min.vhd                 ;         ;
; mac_register.vhd                 ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/mac_register.vhd            ;         ;
; lead_zeros.vhd                   ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/lead_zeros.vhd              ;         ;
; IEEE_Selector.vhd                ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/IEEE_Selector.vhd           ;         ;
; IEEE_Mult.vhd                    ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/IEEE_Mult.vhd               ;         ;
; IEEE_Adder.vhd                   ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/IEEE_Adder.vhd              ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/fullAdder.vhd               ;         ;
; Fixed_to_IEEE.vhd                ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Fixed_to_IEEE.vhd           ;         ;
; exp_sub.vhd                      ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/exp_sub.vhd                 ;         ;
; DFF_Register.vhd                 ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/DFF_Register.vhd            ;         ;
; arithmeticUnit.vhd               ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/arithmeticUnit.vhd          ;         ;
; and_gate.vhd                     ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/and_gate.vhd                ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/ALU.vhd                     ;         ;
; Aligment_Shifter.vhd             ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/Aligment_Shifter.vhd        ;         ;
; adder.vhd                        ; yes             ; User VHDL File               ; C:/Users/kobi/Desktop/201553245/Quartus/adder.vhd                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf         ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc         ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc         ;         ;
; db/mult_lus.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobi/Desktop/201553245/Quartus/db/mult_lus.tdf             ;         ;
; db/mult_p8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobi/Desktop/201553245/Quartus/db/mult_p8t.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,014 ;
;                                             ;       ;
; Total combinational functions               ; 994   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 624   ;
;     -- 3 input functions                    ; 242   ;
;     -- <=2 input functions                  ; 128   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 840   ;
;     -- arithmetic mode                      ; 154   ;
;                                             ;       ;
; Total registers                             ; 68    ;
;     -- Dedicated logic registers            ; 68    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 47    ;
; Embedded Multiplier 9-bit elements          ; 8     ;
; Maximum fan-out                             ; 68    ;
; Total fan-out                               ; 3754  ;
; Average fan-out                             ; 3.35  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |TOP_LEVEL                                            ; 994 (1)           ; 68 (0)       ; 0           ; 8            ; 2       ; 3         ; 47   ; 0            ; |TOP_LEVEL                                                                                                   ;              ;
;    |ALU:alu_uu|                                       ; 219 (0)           ; 48 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu                                                                                        ;              ;
;       |arithmeticUnit:au_uu|                          ; 200 (54)          ; 48 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu                                                                   ;              ;
;          |adder:adduu|                                ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu                                                       ;              ;
;             |full_adder:\Array_Of_FAs:0:full_adderi|  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and2  ;              ;
;                |or_gate:or0|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:10:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:10:full_adderi               ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:10:full_adderi|or_gate:or1   ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:10:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:11:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:11:full_adderi               ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:11:full_adderi|or_gate:or1   ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:11:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:12:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:12:full_adderi               ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:12:full_adderi|or_gate:or1   ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:12:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:13:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:13:full_adderi               ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:13:full_adderi|or_gate:or1   ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:13:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:14:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:14:full_adderi               ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:14:full_adderi|or_gate:or1   ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:14:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:15:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:15:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:15:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:1:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:1:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:1:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:2:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:2:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:2:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:2:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:3:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:3:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:3:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:3:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:4:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:4:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:4:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:4:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:5:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:5:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:5:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:5:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:6:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:6:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:6:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:6:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:7:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:7:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:7:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:7:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:8:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:8:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:8:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:8:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:9:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:9:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:9:full_adderi|or_gate:or1    ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:9:full_adderi|xor_gate:xor1  ;              ;
;             |xor_gate:\Array_Of_Xor:1:xor_gatej|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|xor_gate:\Array_Of_Xor:1:xor_gatej                    ;              ;
;          |mac_register:mac_uu|                        ; 92 (92)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu                                               ;              ;
;          |max_min:min_max_uu|                         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|max_min:min_max_uu                                                ;              ;
;          |mul:muluu|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu                                                         ;              ;
;             |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0                                          ;              ;
;                |mult_lus:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0|mult_lus:auto_generated                  ;              ;
;       |outputSelector:os_uu|                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|outputSelector:os_uu                                                                   ;              ;
;       |shift_right_or_left:srl_uu|                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|ALU:alu_uu|shift_right_or_left:srl_uu                                                             ;              ;
;    |DFF_Register:dffa_uu|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DFF_Register:dffa_uu                                                                              ;              ;
;    |DFF_Register:dffb_uu|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DFF_Register:dffb_uu                                                                              ;              ;
;    |DFF_Register:dffop_uu|                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DFF_Register:dffop_uu                                                                             ;              ;
;    |Fixed_to_IEEE:fti1_uu|                            ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Fixed_to_IEEE:fti1_uu                                                                             ;              ;
;    |Fixed_to_IEEE:fti2_uu|                            ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Fixed_to_IEEE:fti2_uu                                                                             ;              ;
;    |IEEE_Adder:ieeeadd_uu|                            ; 384 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu                                                                             ;              ;
;       |Aligment_Shifter:Alignment_shifter_uu|         ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu                                       ;              ;
;       |Lead_zeros_counter:Lead_zeros_counter_uu|      ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Lead_zeros_counter:Lead_zeros_counter_uu                                    ;              ;
;       |NandR:NandR_uu|                                ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|NandR:NandR_uu                                                              ;              ;
;       |Second_Swap:swap2_uu|                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Second_Swap:swap2_uu                                                        ;              ;
;       |Select_exp:Select_exp_uu|                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Select_exp:Select_exp_uu                                                    ;              ;
;       |Sign_computation:Sign_computation_uu|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Sign_computation:Sign_computation_uu                                        ;              ;
;       |Sub_and_bias:Sub_and_bias_uu|                  ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Sub_and_bias:Sub_and_bias_uu                                                ;              ;
;       |adder:adder2_uu|                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu                                                             ;              ;
;          |full_adder:\Array_Of_FAs:10:full_adderi|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi|and_gate:and2       ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:11:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:11:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:11:full_adderi|and_gate:and2       ;              ;
;          |full_adder:\Array_Of_FAs:12:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:13:full_adderi|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi|and_gate:and2       ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:14:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi|and_gate:and2       ;              ;
;          |full_adder:\Array_Of_FAs:16:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:17:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:18:full_adderi|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi|and_gate:and2       ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:1:full_adderi|     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|and_gate:and2        ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1        ;              ;
;          |full_adder:\Array_Of_FAs:20:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:21:full_adderi|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi                     ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi|and_gate:and2       ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:23:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:24:full_adderi|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi                     ;              ;
;             |xor_gate:xor1|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi|xor_gate:xor1       ;              ;
;          |full_adder:\Array_Of_FAs:2:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi|and_gate:and2        ;              ;
;          |full_adder:\Array_Of_FAs:3:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:3:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:3:full_adderi|and_gate:and2        ;              ;
;          |full_adder:\Array_Of_FAs:5:full_adderi|     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi|and_gate:and2        ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi|xor_gate:xor1        ;              ;
;          |full_adder:\Array_Of_FAs:6:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi|and_gate:and2        ;              ;
;          |full_adder:\Array_Of_FAs:8:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:8:full_adderi                      ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:8:full_adderi|xor_gate:xor1        ;              ;
;          |full_adder:\Array_Of_FAs:9:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi                      ;              ;
;             |xor_gate:xor1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi|xor_gate:xor1        ;              ;
;          |xor_gate:\Array_Of_Xor:10:xor_gatej|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:10:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:11:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:11:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:12:xor_gatej|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:12:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:13:xor_gatej|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:13:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:14:xor_gatej|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:14:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:15:xor_gatej|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:15:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:16:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:16:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:17:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:17:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:18:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:18:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:19:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:19:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:20:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:20:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:21:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:21:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:22:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:22:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:23:xor_gatej|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:23:xor_gatej                         ;              ;
;          |xor_gate:\Array_Of_Xor:2:xor_gatej|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:2:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:3:xor_gatej|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:3:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:4:xor_gatej|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:4:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:5:xor_gatej|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:5:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:6:xor_gatej|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:6:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:7:xor_gatej|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:7:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:8:xor_gatej|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:8:xor_gatej                          ;              ;
;          |xor_gate:\Array_Of_Xor:9:xor_gatej|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder2_uu|xor_gate:\Array_Of_Xor:9:xor_gatej                          ;              ;
;       |adder:adder_uu|                                ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu                                                              ;              ;
;          |full_adder:\Array_Of_FAs:10:full_adderi|    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:11:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:12:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:13:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:14:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:15:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:16:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:17:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:18:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:19:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:1:full_adderi|     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|or_gate:or1           ;              ;
;             |xor_gate:xor1|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1         ;              ;
;          |full_adder:\Array_Of_FAs:20:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:21:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:22:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:23:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi                      ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi|or_gate:or1          ;              ;
;          |full_adder:\Array_Of_FAs:24:full_adderi|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi                      ;              ;
;             |and_gate:and2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi|and_gate:and2        ;              ;
;          |full_adder:\Array_Of_FAs:2:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:3:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:4:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:5:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:6:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:7:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:8:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi|or_gate:or1           ;              ;
;          |full_adder:\Array_Of_FAs:9:full_adderi|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi                       ;              ;
;             |or_gate:or1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi|or_gate:or1           ;              ;
;       |exp_sub:exp_sub_uu|                            ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|exp_sub:exp_sub_uu                                                          ;              ;
;       |signTag:signTag_uu|                            ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|signTag:signTag_uu                                                          ;              ;
;       |swap:swap_uu|                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|swap:swap_uu                                                                ;              ;
;    |IEEE_Mult:mul_uu|                                 ; 89 (34)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Mult:mul_uu                                                                                  ;              ;
;       |lpm_mult:Mult0|                                ; 55 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Mult:mul_uu|lpm_mult:Mult0                                                                   ;              ;
;          |mult_p8t:auto_generated|                    ; 55 (55)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Mult:mul_uu|lpm_mult:Mult0|mult_p8t:auto_generated                                           ;              ;
;    |IEEE_Selector:ieeesel_uu|                         ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|IEEE_Selector:ieeesel_uu                                                                          ;              ;
;    |Seven_Sig_Selector:sss_uu|                        ; 208 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu                                                                         ;              ;
;       |Seven_Segment_converter:ssc0_uu|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Seven_Segment_converter:ssc0_uu                                         ;              ;
;       |Seven_Segment_converter:ssc1_uu|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Seven_Segment_converter:ssc1_uu                                         ;              ;
;       |Seven_Segment_converter:ssc2_uu|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Seven_Segment_converter:ssc2_uu                                         ;              ;
;       |Seven_Segment_converter:ssc3_uu|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Seven_Segment_converter:ssc3_uu                                         ;              ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[7]  ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[8]  ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[14] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[15] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[12] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[21] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[22] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[23] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[20] ; 2       ;
; ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[27] ; 2       ;
; Total number of inverted registers = 10                       ;         ;
+---------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[5]            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|q[15]               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu|Delay[7]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TOP_LEVEL|Fixed_to_IEEE:fti1_uu|Mux8                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TOP_LEVEL|Fixed_to_IEEE:fti2_uu|Mux8                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|Mux39                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|Mux43                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |TOP_LEVEL|ALU:alu_uu|arithmeticUnit:au_uu|Mux34                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_LEVEL|ALU:alu_uu|outputSelector:os_uu|Mux21                                   ;
; 51:1               ; 2 bits    ; 68 LEs        ; 12 LEs               ; 56 LEs                 ; No         ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Mux10                                         ;
; 68:1               ; 3 bits    ; 135 LEs       ; 24 LEs               ; 111 LEs                ; No         ; |TOP_LEVEL|Seven_Sig_Selector:sss_uu|Mux14                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TOP_LEVEL ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|max_min:min_max_uu ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|shift_right_or_left:srl_uu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_uu|outputSelector:os_uu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IEEE_Adder:ieeeadd_uu|adder:adder_uu ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 13    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IEEE_Adder:ieeeadd_uu|adder:adder2_uu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 13    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Seven_Sig_Selector:sss_uu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:dffa_uu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:dffop_uu ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:dffb_uu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                        ;
+------------------------------------------------+------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                     ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                     ;
; LPM_WIDTHP                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHR                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                     ;
; LATENCY                                        ; 0          ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_lus   ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                     ;
+------------------------------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IEEE_Mult:mul_uu|lpm_mult:Mult0  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24         ; Untyped             ;
; LPM_WIDTHB                                     ; 24         ; Untyped             ;
; LPM_WIDTHP                                     ; 48         ; Untyped             ;
; LPM_WIDTHR                                     ; 48         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 2                                                        ;
; Entity Instance                       ; ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; IEEE_Mult:mul_uu|lpm_mult:Mult0                          ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 24                                                       ;
;     -- LPM_WIDTHP                     ; 48                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "DFF_Register:dffb_uu" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; rst  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DFF_Register:dffop_uu" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; rst  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "DFF_Register:dffa_uu" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; rst  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|NandR:NandR_uu"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fout[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|adder:adder2_uu"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum1[25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu|adder:adder_uu"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "IEEE_Adder:ieeeadd_uu" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; sub  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed May 09 20:04:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 201553245ass2 -c 201553245ass2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file xor_gate.vhd
    Info (12022): Found design unit 1: xor_gate-rtl
    Info (12023): Found entity 1: xor_gate
Info (12021): Found 2 design units, including 1 entities, in source file xnor_gate.vhd
    Info (12022): Found design unit 1: xnor_gate-rtl
    Info (12023): Found entity 1: xnor_gate
Info (12021): Found 2 design units, including 1 entities, in source file top_level_for_test.vhd
    Info (12022): Found design unit 1: TOP_LEVEL_For_Test-rtl
    Info (12023): Found entity 1: TOP_LEVEL_For_Test
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: TOP_LEVEL-rtl
    Info (12023): Found entity 1: TOP_LEVEL
Info (12021): Found 2 design units, including 1 entities, in source file swap.vhd
    Info (12022): Found design unit 1: swap-rtl
    Info (12023): Found entity 1: swap
Info (12021): Found 2 design units, including 1 entities, in source file sub_and_bias.vhd
    Info (12022): Found design unit 1: Sub_and_bias-rt
    Info (12023): Found entity 1: Sub_and_bias
Info (12021): Found 2 design units, including 1 entities, in source file signtag.vhd
    Info (12022): Found design unit 1: signTag-rtl
    Info (12023): Found entity 1: signTag
Info (12021): Found 2 design units, including 1 entities, in source file sign_computation.vhd
    Info (12022): Found design unit 1: Sign_computation-rt
    Info (12023): Found entity 1: Sign_computation
Info (12021): Found 2 design units, including 1 entities, in source file shift_right_or_left.vhd
    Info (12022): Found design unit 1: shift_right_or_left-rtl
    Info (12023): Found entity 1: shift_right_or_left
Info (12021): Found 2 design units, including 1 entities, in source file seven_sig_selector.vhd
    Info (12022): Found design unit 1: Seven_Sig_Selector-rtl
    Info (12023): Found entity 1: Seven_Sig_Selector
Info (12021): Found 2 design units, including 1 entities, in source file seven_segment_converter.vhd
    Info (12022): Found design unit 1: Seven_Segment_converter-rtl
    Info (12023): Found entity 1: Seven_Segment_converter
Info (12021): Found 2 design units, including 1 entities, in source file select_exp.vhd
    Info (12022): Found design unit 1: Select_exp-rt
    Info (12023): Found entity 1: Select_exp
Info (12021): Found 2 design units, including 1 entities, in source file second_swap.vhd
    Info (12022): Found design unit 1: Second_Swap-rtl
    Info (12023): Found entity 1: Second_Swap
Info (12021): Found 2 design units, including 1 entities, in source file outoutselector.vhd
    Info (12022): Found design unit 1: outputSelector-behaveural
    Info (12023): Found entity 1: outputSelector
Info (12021): Found 2 design units, including 1 entities, in source file or_gate.vhd
    Info (12022): Found design unit 1: or_gate-rtl
    Info (12023): Found entity 1: or_gate
Info (12021): Found 2 design units, including 1 entities, in source file nandr.vhd
    Info (12022): Found design unit 1: NandR-rtl
    Info (12023): Found entity 1: NandR
Info (12021): Found 2 design units, including 1 entities, in source file mul.vhd
    Info (12022): Found design unit 1: mul-rtl_mul
    Info (12023): Found entity 1: mul
Info (12021): Found 2 design units, including 1 entities, in source file max_min.vhd
    Info (12022): Found design unit 1: max_min-rtl
    Info (12023): Found entity 1: max_min
Info (12021): Found 2 design units, including 1 entities, in source file mac_register_for_test.vhd
    Info (12022): Found design unit 1: mac_register_For_Test-rtl
    Info (12023): Found entity 1: mac_register_For_Test
Info (12021): Found 2 design units, including 1 entities, in source file mac_register.vhd
    Info (12022): Found design unit 1: mac_register-rtl
    Info (12023): Found entity 1: mac_register
Info (12021): Found 2 design units, including 1 entities, in source file lead_zeros.vhd
    Info (12022): Found design unit 1: Lead_zeros_counter-rt
    Info (12023): Found entity 1: Lead_zeros_counter
Info (12021): Found 2 design units, including 1 entities, in source file ieee_selector.vhd
    Info (12022): Found design unit 1: IEEE_Selector-behaveural
    Info (12023): Found entity 1: IEEE_Selector
Info (12021): Found 2 design units, including 1 entities, in source file ieee_mult.vhd
    Info (12022): Found design unit 1: IEEE_Mult-rtl
    Info (12023): Found entity 1: IEEE_Mult
Info (12021): Found 2 design units, including 1 entities, in source file ieee_adder.vhd
    Info (12022): Found design unit 1: IEEE_Adder-rt
    Info (12023): Found entity 1: IEEE_Adder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: full_adder-structural
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file fixed_to_ieee.vhd
    Info (12022): Found design unit 1: Fixed_to_IEEE-rtl
    Info (12023): Found entity 1: Fixed_to_IEEE
Info (12021): Found 2 design units, including 1 entities, in source file exp_sub.vhd
    Info (12022): Found design unit 1: exp_sub-rt
    Info (12023): Found entity 1: exp_sub
Info (12021): Found 2 design units, including 1 entities, in source file dff_register.vhd
    Info (12022): Found design unit 1: DFF_Register-rtl
    Info (12023): Found entity 1: DFF_Register
Info (12021): Found 2 design units, including 1 entities, in source file dff_falling.vhd
    Info (12022): Found design unit 1: DFF_falling-rtl
    Info (12023): Found entity 1: DFF_falling
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticunit.vhd
    Info (12022): Found design unit 1: arithmeticUnit-rtl
    Info (12023): Found entity 1: arithmeticUnit
Info (12021): Found 2 design units, including 1 entities, in source file and_gate.vhd
    Info (12022): Found design unit 1: and_gate-rtl
    Info (12023): Found entity 1: and_gate
Info (12021): Found 2 design units, including 1 entities, in source file alu_mantle.vhd
    Info (12022): Found design unit 1: ALU_mantle-rtl
    Info (12023): Found entity 1: ALU_mantle
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file aligment_shifter.vhd
    Info (12022): Found design unit 1: Aligment_Shifter-rtl
    Info (12023): Found entity 1: Aligment_Shifter
Info (12021): Found 2 design units, including 1 entities, in source file adder_behave.vhd
    Info (12022): Found design unit 1: Adder_Behave-str
    Info (12023): Found entity 1: Adder_Behave
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-str
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "TOP_LEVEL" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_uu"
Info (12128): Elaborating entity "arithmeticUnit" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu"
Warning (10036): Verilog HDL or VHDL warning at arithmeticUnit.vhd(46): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "mul" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu"
Info (12128): Elaborating entity "mac_register" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|mac_register:mac_uu"
Info (12128): Elaborating entity "adder" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu"
Info (12128): Elaborating entity "xor_gate" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|xor_gate:\Array_Of_Xor:0:xor_gatej"
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi"
Info (12128): Elaborating entity "and_gate" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and0"
Info (12128): Elaborating entity "or_gate" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|adder:adduu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0"
Info (12128): Elaborating entity "max_min" for hierarchy "ALU:alu_uu|arithmeticUnit:au_uu|max_min:min_max_uu"
Info (12128): Elaborating entity "shift_right_or_left" for hierarchy "ALU:alu_uu|shift_right_or_left:srl_uu"
Info (12128): Elaborating entity "outputSelector" for hierarchy "ALU:alu_uu|outputSelector:os_uu"
Info (12128): Elaborating entity "IEEE_Mult" for hierarchy "IEEE_Mult:mul_uu"
Info (12128): Elaborating entity "IEEE_Adder" for hierarchy "IEEE_Adder:ieeeadd_uu"
Info (12128): Elaborating entity "exp_sub" for hierarchy "IEEE_Adder:ieeeadd_uu|exp_sub:exp_sub_uu"
Info (12128): Elaborating entity "swap" for hierarchy "IEEE_Adder:ieeeadd_uu|swap:swap_uu"
Info (12128): Elaborating entity "Aligment_Shifter" for hierarchy "IEEE_Adder:ieeeadd_uu|Aligment_Shifter:Alignment_shifter_uu"
Info (12128): Elaborating entity "Second_Swap" for hierarchy "IEEE_Adder:ieeeadd_uu|Second_Swap:swap2_uu"
Info (12128): Elaborating entity "Sign_computation" for hierarchy "IEEE_Adder:ieeeadd_uu|Sign_computation:Sign_computation_uu"
Warning (10036): Verilog HDL or VHDL warning at Sign_computation.vhd(25): object "vec" assigned a value but never read
Info (12128): Elaborating entity "adder" for hierarchy "IEEE_Adder:ieeeadd_uu|adder:adder_uu"
Info (12128): Elaborating entity "signTag" for hierarchy "IEEE_Adder:ieeeadd_uu|signTag:signTag_uu"
Info (12128): Elaborating entity "Select_exp" for hierarchy "IEEE_Adder:ieeeadd_uu|Select_exp:Select_exp_uu"
Info (12128): Elaborating entity "Lead_zeros_counter" for hierarchy "IEEE_Adder:ieeeadd_uu|Lead_zeros_counter:Lead_zeros_counter_uu"
Info (12128): Elaborating entity "NandR" for hierarchy "IEEE_Adder:ieeeadd_uu|NandR:NandR_uu"
Info (12128): Elaborating entity "Sub_and_bias" for hierarchy "IEEE_Adder:ieeeadd_uu|Sub_and_bias:Sub_and_bias_uu"
Info (12128): Elaborating entity "Fixed_to_IEEE" for hierarchy "Fixed_to_IEEE:fti1_uu"
Info (12128): Elaborating entity "Seven_Sig_Selector" for hierarchy "Seven_Sig_Selector:sss_uu"
Info (12128): Elaborating entity "Seven_Segment_converter" for hierarchy "Seven_Sig_Selector:sss_uu|Seven_Segment_converter:ssc0_uu"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:dffa_uu"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:dffop_uu"
Info (12128): Elaborating entity "IEEE_Selector" for hierarchy "IEEE_Selector:ieeesel_uu"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "IEEE_Mult:mul_uu|Mult0"
Info (12130): Elaborated megafunction instantiation "ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:alu_uu|arithmeticUnit:au_uu|mul:muluu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lus.tdf
    Info (12023): Found entity 1: mult_lus
Info (12130): Elaborated megafunction instantiation "IEEE_Mult:mul_uu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "IEEE_Mult:mul_uu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf
    Info (12023): Found entity 1: mult_p8t
Info (13014): Ignored 142 buffer(s)
    Info (13019): Ignored 142 SOFT buffer(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1069 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 1014 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Wed May 09 20:04:25 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


