# Cache_Mem_Controller
This repository contains a Verilog implementation of a memory hierarchy system comprising a MEMORY_CONTROLLER module and a MAIN_MEMORY module. The system simulates a basic memory controller interfacing with a hierarchical memory structure, demonstrating concepts like memory access, cache interaction 

![Screenshot 2025-01-03 161114](https://github.com/user-attachments/assets/86790d6d-5940-4248-be91-57b692ee6218)
