{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 20:35:09 2007 " "Info: Processing started: Tue Jul 17 20:35:09 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Penelope -c Penelope --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Penelope -c Penelope --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C8 " "Info: Assuming node \"C8\" is an undefined clock" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "C17 " "Info: Assuming node \"C17\" is an undefined clock" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 79 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "C17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "index " "Info: Detected ripple clock \"index\" as buffer" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 181 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "index" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ADC:ADC_SPI\|SCLK " "Info: Detected ripple clock \"ADC:ADC_SPI\|SCLK\" as buffer" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 15 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC:ADC_SPI\|SCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cicint:cic_Q\|ce_out_reg " "Info: Detected ripple clock \"cicint:cic_Q\|ce_out_reg\" as buffer" {  } { { "cicint.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v" 207 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "cicint:cic_Q\|ce_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[3\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[3\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[0\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[0\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[2\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[2\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[1\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[1\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[6\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[6\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[7\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[7\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[5\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[5\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~40 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~40\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 27 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~39 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~39\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 27 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[4\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[4\]\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0 " "Info: Detected gated clock \"division:division_DDS\|WideNor0\" as buffer" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 27 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "_125MHZ register division:division_DDS\|bits\[1\] register division:division_DDS\|quotient\[4\] -290 ps " "Info: Slack time is -290 ps for clock \"_125MHZ\" between source register \"division:division_DDS\|bits\[1\]\" and destination register \"division:division_DDS\|quotient\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "116.55 MHz 8.58 ns " "Info: Fmax is 116.55 MHz (period= 8.58 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.733 ns + Largest register register " "Info: + Largest register to register requirement is 3.733 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination _125MHZ 8.000 ns 4.000 ns inverted 50 " "Info: Clock period of Destination clock \"_125MHZ\" is 8.000 ns with inverted offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source _125MHZ 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"_125MHZ\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_125MHZ destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"_125MHZ\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns _125MHZ 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = '_125MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _125MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns _125MHZ~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = '_125MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { _125MHZ _125MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 2.843 ns division:division_DDS\|quotient\[4\] 3 REG LCFF_X28_Y13_N21 1 " "Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X28_Y13_N21; Fanout = 1; REG Node = 'division:division_DDS\|quotient\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { _125MHZ~clkctrl division:division_DDS|quotient[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.17 % ) " "Info: Total cell delay = 1.796 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|quotient[4] } { 0.000ns 0.000ns 0.136ns 0.911ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_125MHZ source 2.846 ns - Longest register " "Info: - Longest clock path from clock \"_125MHZ\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns _125MHZ 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = '_125MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _125MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns _125MHZ~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = '_125MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { _125MHZ _125MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.846 ns division:division_DDS\|bits\[1\] 3 REG LCFF_X30_Y13_N27 3 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.846 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 3; REG Node = 'division:division_DDS\|bits\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { _125MHZ~clkctrl division:division_DDS|bits[1] } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.11 % ) " "Info: Total cell delay = 1.796 ns ( 63.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 36.89 % ) " "Info: Total interconnect delay = 1.050 ns ( 36.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|bits[1] } { 0.000ns 0.000ns 0.136ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|quotient[4] } { 0.000ns 0.000ns 0.136ns 0.911ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|bits[1] } { 0.000ns 0.000ns 0.136ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|quotient[4] } { 0.000ns 0.000ns 0.136ns 0.911ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|bits[1] } { 0.000ns 0.000ns 0.136ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.023 ns - Longest register register " "Info: - Longest register to register delay is 4.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns division:division_DDS\|bits\[1\] 1 REG LCFF_X30_Y13_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 3; REG Node = 'division:division_DDS\|bits\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[1] } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.651 ns) 1.412 ns division:division_DDS\|WideNor0~40 2 COMB LCCOMB_X30_Y13_N4 1 " "Info: 2: + IC(0.761 ns) + CELL(0.651 ns) = 1.412 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~40'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { division:division_DDS|bits[1] division:division_DDS|WideNor0~40 } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 2.156 ns division:division_DDS\|WideNor0 3 COMB LCCOMB_X30_Y13_N10 136 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 2.156 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 136; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { division:division_DDS|WideNor0~40 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.855 ns) 4.023 ns division:division_DDS\|quotient\[4\] 4 REG LCFF_X28_Y13_N21 1 " "Info: 4: + IC(1.012 ns) + CELL(0.855 ns) = 4.023 ns; Loc. = LCFF_X28_Y13_N21; Fanout = 1; REG Node = 'division:division_DDS\|quotient\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { division:division_DDS|WideNor0 division:division_DDS|quotient[4] } "NODE_NAME" } } { "division.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/division.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 46.63 % ) " "Info: Total cell delay = 1.876 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.147 ns ( 53.37 % ) " "Info: Total interconnect delay = 2.147 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.023 ns" { division:division_DDS|bits[1] division:division_DDS|WideNor0~40 division:division_DDS|WideNor0 division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.023 ns" { division:division_DDS|bits[1] division:division_DDS|WideNor0~40 division:division_DDS|WideNor0 division:division_DDS|quotient[4] } { 0.000ns 0.761ns 0.374ns 1.012ns } { 0.000ns 0.651ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|quotient[4] } { 0.000ns 0.000ns 0.136ns 0.911ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { _125MHZ _125MHZ~clkctrl division:division_DDS|bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl division:division_DDS|bits[1] } { 0.000ns 0.000ns 0.136ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.023 ns" { division:division_DDS|bits[1] division:division_DDS|WideNor0~40 division:division_DDS|WideNor0 division:division_DDS|quotient[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.023 ns" { division:division_DDS|bits[1] division:division_DDS|WideNor0~40 division:division_DDS|WideNor0 division:division_DDS|quotient[4] } { 0.000ns 0.761ns 0.374ns 1.012ns } { 0.000ns 0.651ns 0.370ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: '_125MHZ' 8 " "Warning: Can't achieve timing requirement Clock Setup: '_125MHZ' along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C9 " "Info: No valid register-to-register data paths exist for clock \"C9\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "_10MHZ register ref_count\[1\] register ref_2_5M 98.482 ns " "Info: Slack time is 98.482 ns for clock \"_10MHZ\" between source register \"ref_count\[1\]\" and destination register \"ref_2_5M\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "340.02 MHz " "Info: Fmax is restricted to 340.02 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.736 ns + Largest register register " "Info: + Largest register to register requirement is 99.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination _10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source _10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_10MHZ destination 2.866 ns + Shortest register " "Info: + Shortest clock path from clock \"_10MHZ\" to destination register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns _10MHZ 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = '_10MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _10MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns _10MHZ~clkctrl 2 COMB CLKCTRL_G0 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '_10MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { _10MHZ _10MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.866 ns ref_2_5M 3 REG LCFF_X1_Y2_N1 2 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 2; REG Node = 'ref_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _10MHZ~clkctrl ref_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.01 % ) " "Info: Total cell delay = 1.806 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.060 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_2_5M } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_10MHZ source 2.866 ns - Longest register " "Info: - Longest clock path from clock \"_10MHZ\" to source register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns _10MHZ 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = '_10MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _10MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns _10MHZ~clkctrl 2 COMB CLKCTRL_G0 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '_10MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { _10MHZ _10MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.866 ns ref_count\[1\] 3 REG LCFF_X1_Y2_N7 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y2_N7; Fanout = 3; REG Node = 'ref_count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _10MHZ~clkctrl ref_count[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.01 % ) " "Info: Total cell delay = 1.806 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.060 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[1] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_2_5M } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[1] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 680 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_2_5M } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[1] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.254 ns - Longest register register " "Info: - Longest register to register delay is 1.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[1\] 1 REG LCFF_X1_Y2_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N7; Fanout = 3; REG Node = 'ref_count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_count[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.651 ns) 1.146 ns ref_2_5M~23 2 COMB LCCOMB_X1_Y2_N0 1 " "Info: 2: + IC(0.495 ns) + CELL(0.651 ns) = 1.146 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'ref_2_5M~23'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { ref_count[1] ref_2_5M~23 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.254 ns ref_2_5M 3 REG LCFF_X1_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.254 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 2; REG Node = 'ref_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ref_2_5M~23 ref_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 680 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 60.53 % ) " "Info: Total cell delay = 0.759 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.495 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.495 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { ref_count[1] ref_2_5M~23 ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.254 ns" { ref_count[1] ref_2_5M~23 ref_2_5M } { 0.000ns 0.495ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_2_5M } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[1] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { ref_count[1] ref_2_5M~23 ref_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.254 ns" { ref_count[1] ref_2_5M~23 ref_2_5M } { 0.000ns 0.495ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CMCLK " "Info: No valid register-to-register data paths exist for clock \"CMCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C8 register bits\[2\] register bits\[1\] 3.317 ns " "Info: Slack time is 3.317 ns for clock \"C8\" between source register \"bits\[2\]\" and destination register \"bits\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "213.54 MHz 4.683 ns " "Info: Fmax is 213.54 MHz (period= 4.683 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.736 ns + Largest register register " "Info: + Largest register to register requirement is 7.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 3.058 ns + Shortest register " "Info: + Shortest clock path from clock \"C8\" to destination register is 3.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.666 ns) 3.058 ns bits\[1\] 2 REG LCFF_X32_Y3_N9 12 " "Info: 2: + IC(1.398 ns) + CELL(0.666 ns) = 3.058 ns; Loc. = LCFF_X32_Y3_N9; Fanout = 12; REG Node = 'bits\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8 bits[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 54.28 % ) " "Info: Total cell delay = 1.660 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.398 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.398 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[1] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 3.058 ns - Longest register " "Info: - Longest clock path from clock \"C8\" to source register is 3.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.666 ns) 3.058 ns bits\[2\] 2 REG LCFF_X32_Y3_N11 10 " "Info: 2: + IC(1.398 ns) + CELL(0.666 ns) = 3.058 ns; Loc. = LCFF_X32_Y3_N11; Fanout = 10; REG Node = 'bits\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { C8 bits[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 54.28 % ) " "Info: Total cell delay = 1.660 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.398 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.398 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[2] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[1] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[2] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[1] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[2] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.419 ns - Longest register register " "Info: - Longest register to register delay is 4.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bits\[2\] 1 REG LCFF_X32_Y3_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y3_N11; Fanout = 10; REG Node = 'bits\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { bits[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.534 ns) 1.085 ns Decoder3~701 2 COMB LCCOMB_X32_Y3_N0 6 " "Info: 2: + IC(0.551 ns) + CELL(0.534 ns) = 1.085 ns; Loc. = LCCOMB_X32_Y3_N0; Fanout = 6; COMB Node = 'Decoder3~701'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { bits[2] Decoder3~701 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 2.089 ns Selector15~28 3 COMB LCCOMB_X32_Y3_N28 1 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 2.089 ns; Loc. = LCCOMB_X32_Y3_N28; Fanout = 1; COMB Node = 'Selector15~28'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Decoder3~701 Selector15~28 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 2.950 ns Selector15~29 4 COMB LCCOMB_X33_Y3_N26 7 " "Info: 4: + IC(0.655 ns) + CELL(0.206 ns) = 2.950 ns; Loc. = LCCOMB_X33_Y3_N26; Fanout = 7; COMB Node = 'Selector15~29'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Selector15~28 Selector15~29 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.855 ns) 4.419 ns bits\[1\] 5 REG LCFF_X32_Y3_N9 12 " "Info: 5: + IC(0.614 ns) + CELL(0.855 ns) = 4.419 ns; Loc. = LCFF_X32_Y3_N9; Fanout = 12; REG Node = 'bits\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { Selector15~29 bits[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 50.21 % ) " "Info: Total cell delay = 2.219 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 49.79 % ) " "Info: Total interconnect delay = 2.200 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { bits[2] Decoder3~701 Selector15~28 Selector15~29 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { bits[2] Decoder3~701 Selector15~28 Selector15~29 bits[1] } { 0.000ns 0.551ns 0.380ns 0.655ns 0.614ns } { 0.000ns 0.534ns 0.624ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[1] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { C8 bits[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { C8 C8~combout bits[2] } { 0.000ns 0.000ns 1.398ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { bits[2] Decoder3~701 Selector15~28 Selector15~29 bits[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { bits[2] Decoder3~701 Selector15~28 Selector15~29 bits[1] } { 0.000ns 0.551ns 0.380ns 0.655ns 0.614ns } { 0.000ns 0.534ns 0.624ns 0.206ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C17 register load\[2\] register nCS~reg0 1.681 ns " "Info: Slack time is 1.681 ns for clock \"C17\" between source register \"load\[2\]\" and destination register \"nCS~reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "158.25 MHz 6.319 ns " "Info: Fmax is 158.25 MHz (period= 6.319 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.045 ns + Largest register register " "Info: + Largest register to register requirement is 4.045 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C17 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C17\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C17 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C17\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.691 ns + Largest " "Info: + Largest clock skew is -3.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C17 destination 3.020 ns + Shortest register " "Info: + Shortest clock path from clock \"C17\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns C17 1 CLK PIN_80 19 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 19; CLK Node = 'C17'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.666 ns) 3.020 ns nCS~reg0 2 REG LCFF_X23_Y1_N25 2 " "Info: 2: + IC(1.370 ns) + CELL(0.666 ns) = 3.020 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 54.64 % ) " "Info: Total cell delay = 1.650 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.370 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C17 source 6.711 ns - Longest register " "Info: - Longest clock path from clock \"C17\" to source register is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns C17 1 CLK PIN_80 19 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 19; CLK Node = 'C17'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.970 ns) 4.367 ns index 2 REG LCFF_X33_Y10_N31 2 " "Info: 2: + IC(2.413 ns) + CELL(0.970 ns) = 4.367 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 2; REG Node = 'index'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { C17 index } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.000 ns) 5.123 ns index~clkctrl 3 COMB CLKCTRL_G4 10 " "Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 5.123 ns; Loc. = CLKCTRL_G4; Fanout = 10; COMB Node = 'index~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { index index~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 6.711 ns load\[2\] 4 REG LCFF_X23_Y1_N19 7 " "Info: 4: + IC(0.922 ns) + CELL(0.666 ns) = 6.711 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 7; REG Node = 'load\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { index~clkctrl load[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.620 ns ( 39.04 % ) " "Info: Total cell delay = 2.620 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.091 ns ( 60.96 % ) " "Info: Total interconnect delay = 4.091 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { C17 index index~clkctrl load[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { C17 C17~combout index index~clkctrl load[2] } { 0.000ns 0.000ns 2.413ns 0.756ns 0.922ns } { 0.000ns 0.984ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { C17 index index~clkctrl load[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { C17 C17~combout index index~clkctrl load[2] } { 0.000ns 0.000ns 2.413ns 0.756ns 0.922ns } { 0.000ns 0.984ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { C17 index index~clkctrl load[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { C17 C17~combout index index~clkctrl load[2] } { 0.000ns 0.000ns 2.413ns 0.756ns 0.922ns } { 0.000ns 0.984ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.364 ns - Longest register register " "Info: - Longest register to register delay is 2.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns load\[2\] 1 REG LCFF_X23_Y1_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 7; REG Node = 'load\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { load[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.624 ns) 1.082 ns Equal1~76 2 COMB LCCOMB_X23_Y1_N22 10 " "Info: 2: + IC(0.458 ns) + CELL(0.624 ns) = 1.082 ns; Loc. = LCCOMB_X23_Y1_N22; Fanout = 10; COMB Node = 'Equal1~76'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { load[2] Equal1~76 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 1.682 ns nCS~170 3 COMB LCCOMB_X23_Y1_N6 1 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 1.682 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 1; COMB Node = 'nCS~170'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { Equal1~76 nCS~170 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 2.256 ns nCS~171 4 COMB LCCOMB_X23_Y1_N24 1 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 2.256 ns; Loc. = LCCOMB_X23_Y1_N24; Fanout = 1; COMB Node = 'nCS~171'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { nCS~170 nCS~171 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.364 ns nCS~reg0 5 REG LCFF_X23_Y1_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.364 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nCS~171 nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 48.39 % ) " "Info: Total cell delay = 1.144 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.220 ns ( 51.61 % ) " "Info: Total interconnect delay = 1.220 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { load[2] Equal1~76 nCS~170 nCS~171 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { load[2] Equal1~76 nCS~170 nCS~171 nCS~reg0 } { 0.000ns 0.458ns 0.394ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { C17 index index~clkctrl load[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { C17 C17~combout index index~clkctrl load[2] } { 0.000ns 0.000ns 2.413ns 0.756ns 0.922ns } { 0.000ns 0.984ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { load[2] Equal1~76 nCS~170 nCS~171 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { load[2] Equal1~76 nCS~170 nCS~171 nCS~reg0 } { 0.000ns 0.458ns 0.394ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "_125MHZ register osc_2_5M register osc_2_5M 499 ps " "Info: Minimum slack time is 499 ps for clock \"_125MHZ\" between source register \"osc_2_5M\" and destination register \"osc_2_5M\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns osc_2_5M 1 REG LCFF_X1_Y2_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N17; Fanout = 2; REG Node = 'osc_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns osc_2_5M~29 2 COMB LCCOMB_X1_Y2_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y2_N16; Fanout = 1; COMB Node = 'osc_2_5M~29'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { osc_2_5M osc_2_5M~29 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns osc_2_5M 3 REG LCFF_X1_Y2_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y2_N17; Fanout = 2; REG Node = 'osc_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { osc_2_5M~29 osc_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { osc_2_5M osc_2_5M~29 osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { osc_2_5M osc_2_5M~29 osc_2_5M } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination _125MHZ 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"_125MHZ\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source _125MHZ 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"_125MHZ\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_125MHZ destination 2.853 ns + Longest register " "Info: + Longest clock path from clock \"_125MHZ\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns _125MHZ 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = '_125MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _125MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns _125MHZ~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = '_125MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { _125MHZ _125MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.853 ns osc_2_5M 3 REG LCFF_X1_Y2_N17 2 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X1_Y2_N17; Fanout = 2; REG Node = 'osc_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.95 % ) " "Info: Total cell delay = 1.796 ns ( 62.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 37.05 % ) " "Info: Total interconnect delay = 1.057 ns ( 37.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_125MHZ source 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"_125MHZ\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns _125MHZ 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; CLK Node = '_125MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _125MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns _125MHZ~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = '_125MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { _125MHZ _125MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.853 ns osc_2_5M 3 REG LCFF_X1_Y2_N17 2 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X1_Y2_N17; Fanout = 2; REG Node = 'osc_2_5M'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.95 % ) " "Info: Total cell delay = 1.796 ns ( 62.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 37.05 % ) " "Info: Total interconnect delay = 1.057 ns ( 37.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 681 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { osc_2_5M osc_2_5M~29 osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { osc_2_5M osc_2_5M~29 osc_2_5M } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { _125MHZ _125MHZ~clkctrl osc_2_5M } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { _125MHZ _125MHZ~combout _125MHZ~clkctrl osc_2_5M } { 0.000ns 0.000ns 0.136ns 0.921ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "_10MHZ register ref_count\[2\] register ref_count\[2\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"_10MHZ\" between source register \"ref_count\[2\]\" and destination register \"ref_count\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_count\[2\] 1 REG LCFF_X1_Y2_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'ref_count\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_count[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ref_count\[2\]~41 2 COMB LCCOMB_X1_Y2_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y2_N10; Fanout = 1; COMB Node = 'ref_count\[2\]~41'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ref_count[2] ref_count[2]~41 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns ref_count\[2\] 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'ref_count\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ref_count[2]~41 ref_count[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { ref_count[2] ref_count[2]~41 ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { ref_count[2] ref_count[2]~41 ref_count[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination _10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source _10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_10MHZ destination 2.866 ns + Longest register " "Info: + Longest clock path from clock \"_10MHZ\" to destination register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns _10MHZ 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = '_10MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _10MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns _10MHZ~clkctrl 2 COMB CLKCTRL_G0 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '_10MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { _10MHZ _10MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.866 ns ref_count\[2\] 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'ref_count\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.01 % ) " "Info: Total cell delay = 1.806 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.060 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_10MHZ source 2.866 ns - Shortest register " "Info: - Shortest clock path from clock \"_10MHZ\" to source register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns _10MHZ 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = '_10MHZ'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { _10MHZ } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns _10MHZ~clkctrl 2 COMB CLKCTRL_G0 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '_10MHZ~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { _10MHZ _10MHZ~clkctrl } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.866 ns ref_count\[2\] 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.866 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'ref_count\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.01 % ) " "Info: Total cell delay = 1.806 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.060 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 683 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { ref_count[2] ref_count[2]~41 ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { ref_count[2] ref_count[2]~41 ref_count[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { _10MHZ _10MHZ~clkctrl ref_count[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { _10MHZ _10MHZ~combout _10MHZ~clkctrl ref_count[2] } { 0.000ns 0.000ns 0.139ns 0.921ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C8 register CCdata\[48\] register CCdata\[48\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"C8\" between source register \"CCdata\[48\]\" and destination register \"CCdata\[48\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[48\] 1 REG LCFF_X33_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y3_N1; Fanout = 2; REG Node = 'CCdata\[48\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[48] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns CCdata\[48\]~2871 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'CCdata\[48\]~2871'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { CCdata[48] CCdata[48]~2871 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns CCdata\[48\] 3 REG LCFF_X33_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y3_N1; Fanout = 2; REG Node = 'CCdata\[48\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CCdata[48]~2871 CCdata[48] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CCdata[48] CCdata[48]~2871 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CCdata[48] CCdata[48]~2871 CCdata[48] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 3.108 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 3.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.108 ns CCdata\[48\] 2 REG LCFF_X33_Y3_N1 2 " "Info: 2: + IC(1.448 ns) + CELL(0.666 ns) = 3.108 ns; Loc. = LCFF_X33_Y3_N1; Fanout = 2; REG Node = 'CCdata\[48\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { C8 CCdata[48] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 53.41 % ) " "Info: Total cell delay = 1.660 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 46.59 % ) " "Info: Total interconnect delay = 1.448 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 3.108 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to source register is 3.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.108 ns CCdata\[48\] 2 REG LCFF_X33_Y3_N1 2 " "Info: 2: + IC(1.448 ns) + CELL(0.666 ns) = 3.108 ns; Loc. = LCFF_X33_Y3_N1; Fanout = 2; REG Node = 'CCdata\[48\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { C8 CCdata[48] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 53.41 % ) " "Info: Total cell delay = 1.660 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 46.59 % ) " "Info: Total interconnect delay = 1.448 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 584 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CCdata[48] CCdata[48]~2871 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CCdata[48] CCdata[48]~2871 CCdata[48] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { C8 CCdata[48] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { C8 C8~combout CCdata[48] } { 0.000ns 0.000ns 1.448ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C17 register nCS~reg0 register nCS~reg0 499 ps " "Info: Minimum slack time is 499 ps for clock \"C17\" between source register \"nCS~reg0\" and destination register \"nCS~reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nCS~reg0 1 REG LCFF_X23_Y1_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns nCS~171 2 COMB LCCOMB_X23_Y1_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N24; Fanout = 1; COMB Node = 'nCS~171'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { nCS~reg0 nCS~171 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns nCS~reg0 3 REG LCFF_X23_Y1_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nCS~171 nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { nCS~reg0 nCS~171 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { nCS~reg0 nCS~171 nCS~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C17 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C17\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C17 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C17\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C17 destination 3.020 ns + Longest register " "Info: + Longest clock path from clock \"C17\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns C17 1 CLK PIN_80 19 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 19; CLK Node = 'C17'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.666 ns) 3.020 ns nCS~reg0 2 REG LCFF_X23_Y1_N25 2 " "Info: 2: + IC(1.370 ns) + CELL(0.666 ns) = 3.020 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 54.64 % ) " "Info: Total cell delay = 1.650 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.370 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C17 source 3.020 ns - Shortest register " "Info: - Shortest clock path from clock \"C17\" to source register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns C17 1 CLK PIN_80 19 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 19; CLK Node = 'C17'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.666 ns) 3.020 ns nCS~reg0 2 REG LCFF_X23_Y1_N25 2 " "Info: 2: + IC(1.370 ns) + CELL(0.666 ns) = 3.020 ns; Loc. = LCFF_X23_Y1_N25; Fanout = 2; REG Node = 'nCS~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 54.64 % ) " "Info: Total cell delay = 1.650 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.370 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 209 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { nCS~reg0 nCS~171 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { nCS~reg0 nCS~171 nCS~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { C17 nCS~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { C17 C17~combout nCS~reg0 } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "bit_count\[1\] C9 C8 7.022 ns register " "Info: tsu for register \"bit_count\[1\]\" (data pin = \"C9\", clock pin = \"C8\") is 7.022 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest pin register " "Info: + Longest pin to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns C9 1 CLK PIN_102 74 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 74; CLK Node = 'C9'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.236 ns) + CELL(0.651 ns) 7.891 ns bit_count\[0\]~964 2 COMB LCCOMB_X31_Y4_N4 3 " "Info: 2: + IC(6.236 ns) + CELL(0.651 ns) = 7.891 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 3; COMB Node = 'bit_count\[0\]~964'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { C9 bit_count[0]~964 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 8.661 ns bit_count\[0\]~966 3 COMB LCCOMB_X31_Y4_N8 3 " "Info: 3: + IC(0.400 ns) + CELL(0.370 ns) = 8.661 ns; Loc. = LCCOMB_X31_Y4_N8; Fanout = 3; COMB Node = 'bit_count\[0\]~966'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { bit_count[0]~964 bit_count[0]~966 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.651 ns) 10.016 ns bit_count\[1\]~967 4 COMB LCCOMB_X31_Y4_N2 1 " "Info: 4: + IC(0.704 ns) + CELL(0.651 ns) = 10.016 ns; Loc. = LCCOMB_X31_Y4_N2; Fanout = 1; COMB Node = 'bit_count\[1\]~967'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { bit_count[0]~966 bit_count[1]~967 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns bit_count\[1\] 5 REG LCFF_X31_Y4_N3 19 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 19; REG Node = 'bit_count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { bit_count[1]~967 bit_count[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.784 ns ( 27.50 % ) " "Info: Total cell delay = 2.784 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.340 ns ( 72.50 % ) " "Info: Total interconnect delay = 7.340 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { C9 bit_count[0]~964 bit_count[0]~966 bit_count[1]~967 bit_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { C9 C9~combout bit_count[0]~964 bit_count[0]~966 bit_count[1]~967 bit_count[1] } { 0.000ns 0.000ns 6.236ns 0.400ns 0.704ns 0.000ns } { 0.000ns 1.004ns 0.651ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 3.062 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to destination register is 3.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.666 ns) 3.062 ns bit_count\[1\] 2 REG LCFF_X31_Y4_N3 19 " "Info: 2: + IC(1.402 ns) + CELL(0.666 ns) = 3.062 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 19; REG Node = 'bit_count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { C8 bit_count[1] } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 54.21 % ) " "Info: Total cell delay = 1.660 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.402 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.402 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { C8 bit_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { C8 C8~combout bit_count[1] } { 0.000ns 0.000ns 1.402ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { C9 bit_count[0]~964 bit_count[0]~966 bit_count[1]~967 bit_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { C9 C9~combout bit_count[0]~964 bit_count[0]~966 bit_count[1]~967 bit_count[1] } { 0.000ns 0.000ns 6.236ns 0.400ns 0.704ns 0.000ns } { 0.000ns 1.004ns 0.651ns 0.370ns 0.651ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { C8 bit_count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { C8 C8~combout bit_count[1] } { 0.000ns 0.000ns 1.402ns } { 0.000ns 0.994ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C8 LED4 ADC:ADC_SPI\|AIN5\[10\] 14.692 ns register " "Info: tco from clock \"C8\" to destination pin \"LED4\" through register \"ADC:ADC_SPI\|AIN5\[10\]\" is 14.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 6.212 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to source register is 6.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.970 ns) 3.882 ns ADC:ADC_SPI\|SCLK 2 REG LCFF_X33_Y10_N7 3 " "Info: 2: + IC(1.918 ns) + CELL(0.970 ns) = 3.882 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'ADC:ADC_SPI\|SCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { C8 ADC:ADC_SPI|SCLK } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 4.646 ns ADC:ADC_SPI\|SCLK~clkctrl 3 COMB CLKCTRL_G5 24 " "Info: 3: + IC(0.764 ns) + CELL(0.000 ns) = 4.646 ns; Loc. = CLKCTRL_G5; Fanout = 24; COMB Node = 'ADC:ADC_SPI\|SCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 6.212 ns ADC:ADC_SPI\|AIN5\[10\] 4 REG LCFF_X31_Y8_N27 3 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 6.212 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 3; REG Node = 'ADC:ADC_SPI\|AIN5\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|AIN5[10] } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 42.34 % ) " "Info: Total cell delay = 2.630 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 57.66 % ) " "Info: Total interconnect delay = 3.582 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { C8 ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|AIN5[10] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { C8 C8~combout ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|AIN5[10] } { 0.000ns 0.000ns 1.918ns 0.764ns 0.900ns } { 0.000ns 0.994ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.176 ns + Longest register pin " "Info: + Longest register to pin delay is 8.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC:ADC_SPI\|AIN5\[10\] 1 REG LCFF_X31_Y8_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 3; REG Node = 'ADC:ADC_SPI\|AIN5\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC:ADC_SPI|AIN5[10] } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.870 ns) + CELL(3.306 ns) 8.176 ns LED4 2 PIN PIN_207 0 " "Info: 2: + IC(4.870 ns) + CELL(3.306 ns) = 8.176 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'LED4'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { ADC:ADC_SPI|AIN5[10] LED4 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.306 ns ( 40.44 % ) " "Info: Total cell delay = 3.306 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.870 ns ( 59.56 % ) " "Info: Total interconnect delay = 4.870 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { ADC:ADC_SPI|AIN5[10] LED4 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.176 ns" { ADC:ADC_SPI|AIN5[10] LED4 } { 0.000ns 4.870ns } { 0.000ns 3.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { C8 ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|AIN5[10] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { C8 C8~combout ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|AIN5[10] } { 0.000ns 0.000ns 1.918ns 0.764ns 0.900ns } { 0.000ns 0.994ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { ADC:ADC_SPI|AIN5[10] LED4 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.176 ns" { ADC:ADC_SPI|AIN5[10] LED4 } { 0.000ns 4.870ns } { 0.000ns 3.306ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "C4 LROUT 11.376 ns Longest " "Info: Longest tpd from source pin \"C4\" to destination pin \"LROUT\" is 11.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C4 1 PIN PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; PIN Node = 'C4'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.095 ns) + CELL(3.286 ns) 11.376 ns LROUT 2 PIN PIN_162 0 " "Info: 2: + IC(7.095 ns) + CELL(3.286 ns) = 11.376 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'LROUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { C4 LROUT } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.281 ns ( 37.63 % ) " "Info: Total cell delay = 4.281 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.095 ns ( 62.37 % ) " "Info: Total interconnect delay = 7.095 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.376 ns" { C4 LROUT } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.376 ns" { C4 C4~combout LROUT } { 0.000ns 0.000ns 7.095ns } { 0.000ns 0.995ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC:ADC_SPI\|temp_AIN5\[4\] ADCMISO C8 -1.320 ns register " "Info: th for register \"ADC:ADC_SPI\|temp_AIN5\[4\]\" (data pin = \"ADCMISO\", clock pin = \"C8\") is -1.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.212 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 6.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C8 1 CLK PIN_104 95 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 95; CLK Node = 'C8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.970 ns) 3.882 ns ADC:ADC_SPI\|SCLK 2 REG LCFF_X33_Y10_N7 3 " "Info: 2: + IC(1.918 ns) + CELL(0.970 ns) = 3.882 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'ADC:ADC_SPI\|SCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { C8 ADC:ADC_SPI|SCLK } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 4.646 ns ADC:ADC_SPI\|SCLK~clkctrl 3 COMB CLKCTRL_G5 24 " "Info: 3: + IC(0.764 ns) + CELL(0.000 ns) = 4.646 ns; Loc. = CLKCTRL_G5; Fanout = 24; COMB Node = 'ADC:ADC_SPI\|SCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 6.212 ns ADC:ADC_SPI\|temp_AIN5\[4\] 4 REG LCFF_X32_Y8_N1 2 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 6.212 ns; Loc. = LCFF_X32_Y8_N1; Fanout = 2; REG Node = 'ADC:ADC_SPI\|temp_AIN5\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 42.34 % ) " "Info: Total cell delay = 2.630 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 57.66 % ) " "Info: Total interconnect delay = 3.582 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { C8 ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { C8 C8~combout ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|temp_AIN5[4] } { 0.000ns 0.000ns 1.918ns 0.764ns 0.900ns } { 0.000ns 0.994ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.838 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ADCMISO 1 PIN PIN_146 12 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_146; Fanout = 12; PIN Node = 'ADCMISO'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCMISO } "NODE_NAME" } } { "Penelope.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.529 ns) + CELL(0.206 ns) 7.730 ns ADC:ADC_SPI\|temp_AIN5\[4\]~115 2 COMB LCCOMB_X32_Y8_N0 1 " "Info: 2: + IC(6.529 ns) + CELL(0.206 ns) = 7.730 ns; Loc. = LCCOMB_X32_Y8_N0; Fanout = 1; COMB Node = 'ADC:ADC_SPI\|temp_AIN5\[4\]~115'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.735 ns" { ADCMISO ADC:ADC_SPI|temp_AIN5[4]~115 } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.838 ns ADC:ADC_SPI\|temp_AIN5\[4\] 3 REG LCFF_X32_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.838 ns; Loc. = LCFF_X32_Y8_N1; Fanout = 2; REG Node = 'ADC:ADC_SPI\|temp_AIN5\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ADC:ADC_SPI|temp_AIN5[4]~115 ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "ADC.v" "" { Text "C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 16.70 % ) " "Info: Total cell delay = 1.309 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.529 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.529 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.838 ns" { ADCMISO ADC:ADC_SPI|temp_AIN5[4]~115 ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.838 ns" { ADCMISO ADCMISO~combout ADC:ADC_SPI|temp_AIN5[4]~115 ADC:ADC_SPI|temp_AIN5[4] } { 0.000ns 0.000ns 6.529ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { C8 ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.212 ns" { C8 C8~combout ADC:ADC_SPI|SCLK ADC:ADC_SPI|SCLK~clkctrl ADC:ADC_SPI|temp_AIN5[4] } { 0.000ns 0.000ns 1.918ns 0.764ns 0.900ns } { 0.000ns 0.994ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.838 ns" { ADCMISO ADC:ADC_SPI|temp_AIN5[4]~115 ADC:ADC_SPI|temp_AIN5[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.838 ns" { ADCMISO ADCMISO~combout ADC:ADC_SPI|temp_AIN5[4]~115 ADC:ADC_SPI|temp_AIN5[4] } { 0.000ns 0.000ns 6.529ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Allocated 121 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 20:35:14 2007 " "Info: Processing ended: Tue Jul 17 20:35:14 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
