// Seed: 781660041
module module_0 (
    output supply1 id_0
    , id_15,
    output tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    input tri id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10,
    output supply1 id_11,
    output wor id_12,
    output wire id_13
);
  logic [-1 : -1] id_16;
  ;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    output wand id_2
);
  id_4 :
  assert property (@(posedge id_1) -1)
  else $signed(37);
  ;
  wire id_5;
  assign id_4 = (-1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
