# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/Apps/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/Counter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:56 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/Counter.v 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 16:11:57 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/DownControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:57 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/DownControl.v 
# -- Compiling module DownControl
# 
# Top level modules:
# 	DownControl
# End time: 16:11:57 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/UpControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:57 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/UpControl.v 
# -- Compiling module UpControl
# 
# Top level modules:
# 	UpControl
# End time: 16:11:57 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/WinLose.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:57 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/WinLose.v 
# -- Compiling module WinLose
# 
# Top level modules:
# 	WinLose
# End time: 16:11:58 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/lab7.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:58 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/lab7.v 
# -- Compiling module Lab7
# 
# Top level modules:
# 	Lab7
# End time: 16:11:58 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/Lab7 {Z:/ELEN_21L/Lab7/tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:58 on May 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/Lab7" Z:/ELEN_21L/Lab7/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:11:58 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:11:58 on May 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.Lab7(fast)
# Loading work.Counter(fast)
# Loading work.DownControl(fast)
# Loading work.UpControl(fast)
# Loading work.WinLose(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : Z:/ELEN_21L/Lab7/tb.v(34)
#    Time: 170 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at Z:/ELEN_21L/Lab7/tb.v line 34
# Causality operation skipped due to absence of debug database file
# End time: 16:17:11 on May 24,2023, Elapsed time: 0:05:13
# Errors: 0, Warnings: 0
