#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Nov 14 15:07:22 2022
# Process ID: 17060
# Log file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/Ps2Keyboard/planAhead_run_5/planAhead.log
# Journal file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/Ps2Keyboard/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/Ps2Keyboard/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {Led[6]}]]
startgroup
set_property package_pin B1 [get_ports PS2C]
endgroup
startgroup
set_property package_pin C3 [get_ports PS2D]
endgroup
set_property is_loc_fixed false [get_ports [list  PS2D]]
set_property is_loc_fixed true [get_ports [list  PS2D]]
startgroup
set_property package_pin M5 [get_ports {Led[0]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {Led[7]}]
endgroup
save_constraints
