<map id="torc::generic::VerilogImporterVisitor::visit" name="torc::generic::VerilogImporterVisitor::visit">
<area shape="rect" id="node2" href="$d1/d19/classtorc_1_1generic_1_1VerilogNames.html#adac13287a3394b56c4a30ec3dba8a7e4" title="Property name for the vector range MSB. " alt="" coords="240,5,461,46"/>
<area shape="rect" id="node3" href="$d1/d19/classtorc_1_1generic_1_1VerilogNames.html#a2da9ae2fd239f313a47fa86112efc00d" title="Property name for the vector range LSB. " alt="" coords="241,70,460,111"/>
<area shape="rect" id="node4" href="$da/dab/classtorc_1_1generic_1_1VerilogImporterVisitor.html#a363d551580329f990a43281a60511ecf" title="Visit the top&#45;level netlist. " alt="" coords="257,135,444,177"/>
<area shape="rect" id="node5" href="$da/dab/classtorc_1_1generic_1_1VerilogImporterVisitor.html#a904af645f54a32cded937874f5a7a11e" title="Create top&#45;level designs for all Verilog modules that are never instantiated. " alt="" coords="509,135,696,177"/>
</map>
