#include "HWconf.h"

CODE REG_IDX_DATA_t InitHwDefault_Table[] = {
					//-----------------
					//clock
					//use 27MHz. SYNC.
					//-----------------

	{0x4DF, 0x00},	//ASync control

	{0x4E0, 0x00},	//ASyncWait:0,PLLCLK:0:SSPLL
	{0x4E1, 0x06},	//-Edge,0_delay,27MHz,PLLCLK_DIV:6:div4.

	{0x4F0, 0x00},	//MCU_DIV:0:div1, MCU_WAIT_OFF:0:Note
	{0x4F2, 0x00},	//MCU_SYNC,DMA_SYNC

					//-----------------
					//SSPLL2
	{0x0E7, 0x16},	//
	{0x0E8, 0x01},	//60.750MHz
	{0x0E9, 0x20},	//
	{0x0EA, 0x00},	//
	{0x0EB, 0x40},	//FSS2	
	{0x0EC, 0xB0},	//PD_SSPLL2.Note
	{0x0ED, 0x11},	//POST:0,VCO:27~54,pump:2.5

					//-----------------
	{0x0F6, 0x04},	//PCLK_DIV:4:div3.

					//-----------------
					//SSPLL1
	{0x0F7, 0x16},	//
	{0x0F8, 0x01},	//60.750MHz
	{0x0F9, 0x20},	//
	{0x0FA, 0x00},	//
	{0x0FB, 0x40},	//FSS
	{0x0FC, 0xB0},	//PD_SSPLL1.Note
	{0x0FD, 0x11},	//POST:0,VCO:27~54,pump:2.5

	//FYI. before 131114, FW used below values.
	//{0x0F6, 0x00},
	//{0x0FC, 0x23},



	//REG000		ID def:36		TW8836
	//REG001		REV def:11		B2		    
					//-----------------
					//interrupt
#if 0 //InitCore already updates it. Do not check this two registers.
	{0x003, 0xFF},	//irq mask first.  def:FF
	{0x002, 0xFF},  //and then clean.  def:CA
#endif


	//REG004		STATUS readonly
	//REG005		IRQ&MASK def:F0
	{0x006, 0x00},	//SRST def:00
					//[7] SRST. SW chip reset. Do not execute it with SSPLL1.
					//[6] SwapBT656_OUT 1:swap
					//[5] i2c auto idx increase. 1:disable
					//[4:0] TCon output
					//BKTODO131125 :move to InitSwDefault_Table[] 
#ifdef	PANEL_FP_LSB
	{0x007,	0x02},	//
#else
	{0x007,	0x00},	//OUTPUT CTRL I. def:00
#endif
					//[7] FP data port swap R<->B
					//[6] swap MSB and LSB
					//[5:4]	FP data port bit shifting
					//[3] En BT656Enc interface
					//[2:0] TCON pin output mode
	{0x008,	0x30},	//Output CTL II def:30
					//[7:6] TCCLK driver strength. TCON uses 8mA. cfg file error
					//		00:0 01:4mA 10:8mA 11:12mA
					//      TCON only.
					//[5] TRI_FPD 	1:Tristate all FP data pins
					//[4] TRI_EN	1:Tristate all output pins
					//[3:0] GPO pin mode
					//		TW8836 EVB uses GPOSEL=tcpol, because REMO uses INT11(TCPOLP).
	//REG009		  for FW I2C Server
	//REG00F		  INT0 Write Port
	{0x01F, 0x00},	//test mode def:00

					//-----------------
	{0x040,	0x00},	//input control I. def:00
					//[7:6] hStart[9:8]
					//[5]	VDCLK_POL
					//[4]	Scaler Input Clk Pol
					//[3]   En DTVDE
					//[2]   En DTVCLK2 for BT656Loop
					//[1:0] Input Selection
	{0x041,	0xC0},	//input control II, def:C0 FW uses 0x00
					//[7] DTV input threshold 0:1.8V 1:3.3V DEF:1 
					//[6] BT656 input threshold 0:1.8V 1:3.3V DEF:1
					//[5]	Field control for progressive input
					//[4] Implicit DE => Explicit DE
					//[3] vSync Pol
					//[2] hSync Pol
					//[1] field pol
					//[0] data format 0:YCbCr 1:RGB


					//-----------------
					//input crop
					//def 	hStart 0x020 = 32
					//		hLen   0x2D0 = 720
					//		vStart 0x20	 = 32
					//		vLen   0x0F0 = 240
	{0x042,0x02},	//	  def:02
	//				  [7] Enable P10 pin(#60) as MUTE pin input
	//                [6:4] vLen[10:8]
	//				  [3:0] hLen[11:8]
	//0x043			  [7:0] vStart[7:0]
	//0x044			  [7:0] vLen[7:0], with REG042[6:4]
	//0x045			  [7:0] hStart[7:0], with REG040[7:6]
	//0x046			  [7:0] hLen[7:0], with REG042[3:0]
	{0x047, 0x00},	//BT656Dec CTRL I def:00
					//[7] internal pattern
					//[6] 1=50Hz
					//[5] DTV input clock control.
					//[4:0] BT656Dec input V delay.
	//REG048          BT656 Dec CTRL II def:00
	//REG04B		  VSYNC input cnotrol def:00
					//[7] En delay. BKTODO:Unknown.
					//[6] UART1_SWAP. swap UART1 pins form 120,121 to 60,61.
					//[5] SPI clk PLL select. 0:SSPLL1, 1:SSPLL2
					//[4] PCLK PLL select. 0:SSPLL2,1:SSPLL1
					//[3:0] VSync input delay
					//-----------------
					//DTV
	//REG050~REG056
	{0x057, 0x00},	//SEQUENCUAL RGB def:00
					//-----------------
	{0x05F, 0x00},	// test pattern def:00

	//REG060~REG061
	//REG062~REG06F BT656
	//REG077~REG07F

					//-----------------
					//GPIO
	{0x080, 0x00},
	{0x081, 0x00},
	{0x082, 0x00},
	{0x083, 0x00},
	{0x084, 0x00},
	{0x085, 0x00},
	{0x086, 0x00},
	{0x088, 0x00},
	{0x089, 0x00},
	{0x08A, 0x00},
	{0x08B, 0x00},
	{0x08C, 0x00},
	{0x08D, 0x00},
	{0x08E, 0x00},
	{0x090, 0x00},
	{0x091, 0x00},
	{0x092, 0x00},
	{0x093, 0x00},
	{0x094, 0x00},
	{0x095, 0x00},
	{0x096, 0x00},
					//-----------------
	{0x0A0, 0x00},	//MBIST
					//-----------------
					//TSC
	{0x0B0, 0x87},	//TSC CTRL I. def:87
					//[7] PD
					//[2:0] TSC mode
	{0x0B1, 0x00},	//TSC CTRL II. def:00
					//[7] 1:disable Ready Interrupt
					//[6] 1:disable Pen Interrupt
					//[5:3] Tsc sensitivity R selection.
					//		FYI. InitAux() updates it as 10K.
					//[2:0] ADC test mode
	//REG0B2 		  TSC DATA HI
	//				  [7:0] TSC_ADOUT[11:4]
	//REG0B3 		  TSC DATA LO
	//				  [3:0] TSC_ADOUT[3:0]
	{0x0B4, 0x00},	//TSC ADC SAMPLE & Clock. def:00
					//[7:4] reserved
					//[3] 1:continus sampling.
					//[2:0] TSC_ADC clock
					//	    FYI. InitAux() updates [3] and [2:0]. and uses div8.
					//-----------------
	{0x0D4, 0x00},	//LOPOR def:00
					//-----------------					
	{0x0D6, 0x00},	//PWM def:00
	//REG0D7		  def:00			
	//REG0D8		  def:80			
	//REG0D9		  def:00			
	//REG0DA		  def:80			
	//REG0DB		  def:55			
	//REG0DC		  def:00			
	//REG0DD		  def:80			
	//REG0DE		  def:00			
	//REG0DF		  def:80			

	//				SSPLL2
	//					SSPLL2:60.75Mhz,PCLK:20.25MHz
	//REG0E7		  def:16
	//REG0E8		  def:01
	//REG0E9		  def:20
	//REG0EA		  def:00
	//REG0EB		  def:40
	//REG0EC		  def:B0
	//REG0ED		  def:11
	//REG0F6		CLOCK_DIV def:04
	//				SSPLL1
	//					SSPLL1:60.75MHz,PLLCLK:15.1875MHz,SPICLK:27MHz,MCUCLK:27MHz
	//REG0F7		  def:16
	//REG0F8		  def:01
	//REG0F9		  def:20
	//REG0FA		  def:00
	//REG0FB		  def:40
	//REG0FC		  def:B0
	//REG0FD		  def:11

					//-----------------
					//decoder
	//REG101		  CSTATUS readonly
	{0x102, 0x6C},	//INFORM. def:40
					//[7] CSEL_HI
					//[6] 1:27MHz 0:Square pixel, 60Hz:24.54MHz, 50Hz:29.5MHz.
					//[5:4]
					//[3:2]
					//[1] CSEL_LO
					//[0] VSEL
	//REG103		  LLC mode. def:00 read:24
	//				  [5] 1:Enable LLCMode
	{0x104, 0x00},	//hSync Delay  def:00
					//[6:5] Color Killer time constant. 0:Fast..3:Slow
	{0x105, 0x00},	//BT656Enc output ctrl II. def:00
	{0x106, 0x00},	//ACNTL def:00
					//..
					//[2] Y_PDN
					//[1] C_PDN
					//[0] V_PDN
					//BKTODO131125. def was inforrect. and disable [2] on HDMI.
					//---------------------------
					//decoder output crop				Normal			OverScan		
					//					  def   table	NTSC	PAL		NTSC	PAL
					//    hDelay: 0x00A  = 10	10		10 		7		8		6
					//    hActive:0x2D0	= 720	720		720		720		716		716
					//    vDelay: 0x012	= 18	18		20		24		21		27
					//    vActive:0x120 = 288	240		241		288		238		285
//	{0x107, 0x12},	//DEC Crop Hi. def:12
//					//[7:6] vDelay_hi
//					//[5:4] vActive_hi
//					//[3:2] hDelay_hi
//					//[1:0] hActive_hi
	{0x108, 0x12},	//vDelay def:12
//	{0x109, 0x20},	//vActive def:20
//	{0x10A, 0x0A},  //hDelay def:0A
	{0x10B, 0xD0},  //hActive def:D0

	{0x10C, 0xCC},	//CTRL1 def:CC
	{0x10D, 0x00},	//SS/WSS CTRL. def:15 read:00
					//[4:0] closed caption decoding line number on odd field.
					//color
	{0x110, 0x00},	//Brightness def:00
	{0x111, 0x5C},	//contrase def:5C
	{0x112, 0x11},	//sharpness def:11
	{0x113, 0x80},	//chroma SAT_U def:80
	{0x114, 0x80},	//chroma SAT_V def:80
	{0x115, 0x00},  //hue def:00
	{0x117, 0x80},	//vertical peak def:40 read:80
					//[7:4] coring for sharpness control
					//[2:0] vertical peaking control
					//FYI FW uses 0x30
	{0x118, 0x44},	//corning def:44
	{0x11A, 0x00},	//SS_STATUS def:00 read:0x10
					//[6]
					//[5]
					//other readonly
	//REG11B		CC_DATA readonly
	{0x11C, 0x07},	//SDT  def:07
					//[3]
					//[2:0]
					//other readonly
	{0x11D, 0x7F},	//SDTR def:7F
	{0x11E, 0x00},	//comp video format def:00
					//[3:0]
					//other readonly
	{0x120, 0x50},	//def:50
	{0x121, 0x22},	//def:22
	{0x122, 0xF0},	//def:F0
	{0x123, 0xD8},	//def:D8
	{0x124, 0xBC},	//def:BC
	{0x125, 0xB8},	//def:B8
	{0x126, 0x44},	//def:44
	{0x127, 0x38},	//def:38
	{0x128, 0x00},	//def:00
	{0x129, 0x00},	//def:00
	{0x12A, 0x78},	//def:78
	{0x12B, 0x44},	//def:44
	{0x12C, 0x30},	//def:30
	{0x12D, 0x14},	//def:14
	{0x12E, 0xA5},	//def:A5
	{0x12F, 0xE0},	//def:E0
	//REG131 readonly
	//REG132 readonly
	{0x133, 0x05},  //def:05
	{0x134, 0x1A},	//def:1A
	{0x135, 0x00},  //def:00
	//REG140 readonly
	//REG141 readonly
	//REG142 readonly

					//-----------------
				 	//LLPLL
	{0x1C0, 0x18},	//LLPLL input ctrl def:00	
	//REG1C1		  LLPLL input detection, readonly
	{0x1C2, 0xE2},	//LLPLL CTRL def:01. FW uses D2
	{0x1C3, 0x04},	//LLPLL DIV def:03
	{0x1C4, 0x25},	//LLPLL DIV def:5A
	{0x1C5, 0x00},	//LLPLL Clock Phase def:00
	{0x1C6, 0x20},	//LLPLL Loop ctrl def:20
	{0x1C7, 0x04},	//LLPLL vco def:04
	{0x1C8, 0x00},	//LLPLL vco def:00
	{0x1C9, 0x06},	//LLPLL PreCoast def:06
	{0x1CA, 0x06},	//LLPLL PostCoast def:06
	{0x1CB, 0x54},	//SOG Threshold def:30
					//	COMP starts from 0xD6
					//	PC   starts from 0x56
					//[7] SOG power down. 1:Power up
					//[6] PLL power down. 1:Power up
					//[5] PLL coast control. 1:Enable
					//[4:0] SOG slicer threshold
	{0x1CC, 0x00},	//Scaler Sync Selection. def:00
	{0x1CD, 0x54},	//PLL init. def:54

	{0x1D0, 0x00},	//CLAMP gain control def:00
	{0x1D1, 0xF0},	//Y gain def:F0
	{0x1D2, 0xF0},	//C gain def:F0
	{0x1D3, 0xF0},	//V gain def:F0
	{0x1D4, 0x00},	//clamp mode control def:00 FW uses 0x20. rising.
					//[5] ref edge
	{0x1D5, 0x00},	//clamp start position def:00
	{0x1D6, 0x10},	//clamp stop position def:10
	{0x1D7, 0x70},	//clamp master location def:0x70 FW starts from 0x00 and changes that depend on mode.
	{0x1D8, 0x00},	//ADC Test def:00
	{0x1D9, 0x04},	//Y clamp ref. def:04 FW uses 0x02
	{0x1DA, 0x80},	//C clamp ref. def:80
	{0x1DB, 0x80},	//V clamp ref. def:80
	{0x1DC, 0x20},	// def:0x20	FW uses 0x10.
					//[7] Edge Select
					//[5:0] Output HS width in number of output clocks
	{0x1E0, 0x00}, 	//LLPLL CTRL def:00
	{0x1E1, 0x05},	//LLPLL CTRL def:05 Note:1E1[5]:GPLL_PD
	{0x1E2, 0xD9},	//ADC CTRL I def:59 or D9
	{0x1E3, 0x07},	//ADC CTRL II def:87 read:0x07 DEC:0x07, aREG:0x37. error on datasheet
					//[7] Bias current 0:Normal 1=half
					//[6:4] Bias Control 0=10uA(Dec) 3=40uA(RGB)
					//[3:0]	Clamp current control
	{0x1E4, 0x33},	//ADC CTRL III def:33 DEC:0x33, aREG:0x55
	{0x1E5, 0x31},	//ADC CTRL IV	def:31 DEC:0x33, aRGB:0x55
	{0x1E6, 0x00},	//ADC CTRL V	def:00 DEC:0x00, aRGB:0x20
	{0x1E7, 0x2A},	//ADC CTRL VI	def:2A
	{0x1E8, 0x01},	//ADC CTRL VII	def:01	DEC:0x0F, aRGB:0x00
	{0x1E9, 0x00},	//CLOCK CTRL I	def:00
	{0x1EA, 0x03},	//CLOCK CTRL II	def:03

	{0x1F6, 0x30},  //DIFF CLAMP CTRL I		def:30 On CM_SLEEP.
	//REG1F7		  DIFF CLAMP CTRL II	def:00
	//REG1F8		  DIFF CLAMP CTRL III	def:00
	//REG1F9		  DIFF CLAMP CTRL IV	def:00
	//REG1FA		  DIFF CLAMP CTRL V		def:38
					//-----------------
					//scaler
	{0x201, 0x00},	//general scaler ctrl	def:00	
	{0x202, 0x20},	//SCALING OFFSET		DEF:20
	{0x203, 0x00},	//XScale_Lo				def:00
	{0x204, 0x20},	//XScale_hi				def:20
	{0x205, 0x00},	//YScale_lo				def:00
	{0x206, 0x20},	//YScale_hi				def:20
	{0x207, 0x80},	//PXScale				def:80 FW uses 0x40
	{0x208, 0x10},	//PXInc_Lo				def:10 FW uses 0x20
	{0x209, 0x00},	//HDScale_Lo			def:00
	{0x20A, 0x04},	//HDScale_hi			def:04
	{0x20B, 0x30},	//HDelay2				def:30 FW uses 0x10(16).
	{0x20C, 0xD0},	//HACTIVE2 withREG20E[6:4]		def:D0	
	{0x20D, 0x00},	//LNTT_HI def:00		see InitSwDefault_Table[]
	{0x20E, 0x20},	//HPADJ_HI		def:20
					//[7] 
					//[6:4] HACTIVE2_HI
					//[3:0]	HPADJ_HI
	{0x20F, 0x00},	//HPADJ_LO  def:00 FW uses 0x02

	{0x210, 0x10},	//HA_POS_LO with REG221[5:4] def:10 FW uses 0x30. it should be REG20B[]+0x20.
	{0x211, 0x00},	//HA_LEN_LO with def:00. depend on PANEL_H
	{0x212, 0x03},	//HA_LEN_Hi def:03
	{0x213, 0x10},	//HA_POS_Lo with def:10
	{0x214, 0x20},	//HS_LEN def:20
	{0x215, 0x20},	//def:20
	{0x216, 0x00},  //def:00
	{0x217, 0x03},  //def:03
	{0x218, 0x00},	//def:00
	{0x219, 0x00},	//def:00
	{0x21A, 0x00},	//def:00
	{0x21B, 0x00},	//def:00
	{0x21C, 0x00},  //def:40 read:0x00  BUGBUG130327 need manual.
	{0x21D, 0x00},	//def:00
	{0x21E, 0x00},	//def:00
	{0x220, 0x00},	//def:00
	{0x221, 0x00},	//def:00

					//-----------------
					// scaler output timing. for No video at first time.
					//-----------------

					//TCON
	{0x240, 0x10},	//def:10
	{0x241, 0x00},	//def:00
	{0x242, 0x01},	//def:01
	{0x243, 0x00},	//def:00
	{0x244, 0x00},	//def:00
	{0x245, 0x01},	//def:01
	{0x246, 0x00},	//def:00
	{0x247, 0x00},	//def:00
	{0x248, 0x01},	//def:01
	{0x249, 0x10},	//def:10
	{0x24A, 0x00},	//def:00
	{0x24B, 0x00},	//def:00
	{0x24C, 0x10},	//def:10
	{0x24D, 0x80},	//def:80
	{0x24E, 0x00},	//def:00
	//REG24F		  def:00
	//REG250		  def:00
	//REG251		  def:00
					//-----------------
					//Image Adjustment
	{0x280, 0x20},	//def:20
	{0x281, 0x80},	//def:80
	{0x282, 0x80},	//def:80
	{0x283, 0x80},	//def:80
	{0x284, 0x80},	//def:80
	{0x285, 0x80},	//def:80
	{0x286, 0x80},	//def:80
	{0x287, 0x80},	//def:80
	{0x288, 0x80},	//def:80
	{0x289, 0x80},	//def:80
	{0x28A, 0x80},	//def:80
	{0x28B, 0x30},	//def:30  FW uses 0x40
	{0x28C, 0x00},	//def:00
					//-----------------
					//Test Pattern
	{0x2BF, 0x00},
					//-----------------
					//Gamma
	{0x2E0, 0x00}, 
					//-----------------
					//Dither option
	{0x2E4, 0x00},	//def:00  FW starts from 0x21
					//-----------------
					//8bit PANEL Interface
	{0x2F8, 0x00},
	{0x2F9, 0x80},
					//-----------------
					//FOSD
// Font download have to be exec when 
//	{0x30C, 0x40},
	{0x30C, 0x00},	//turn on FOSD
	{0x310, 0x00},	//diable WIN1..WIN8
	{0x320, 0x00},
	{0x330, 0x00},
	{0x340, 0x00},
	{0x350, 0x00},
	{0x360, 0x00},
	{0x370, 0x00},
	{0x380, 0x00},
					//-----------------
					//SOSD
	{0x400, 0x00},
					//-----------------
					//LVDS Tx
	{0x640, 0x00},
	{0x641, 0x00},
	{0x642, 0x00},
	{0x643, 0x00},
	{0x644, 0x00},
	{0x647, 0x00},
					//-----------------
					//LVDS Rx
	{0x648, 0x00},	//def:01, read:00
	{0x649, 0x00},
	{0x64A, 0x00},
	{0x64B, 0x00},
	{0x64C, 0x00},
	{0x64D, 0x00},
	{0x64E, 0x00},
	{0x64F, 0x00},
					//-----------------
	{0xFFF, 0xFF}	//EOF
};



CODE REG_IDX_DATA_t VGA_Table[]=
{
{0x000, 0x36},
{0x002, 0xEB},
{0x003, 0xE8},
{0x004, 0x00},
{0x006, 0x06},
{0x007, 0x0A},
{0x008, 0xC6},
{0x00F, 0x80},
{0x01F, 0x00},
{0x040, 0x01},
{0x041, 0x01},
{0x042, 0x23},
{0x043, 0x17},
{0x044, 0x62},
{0x045, 0xD8},
{0x046, 0x5C},
{0x047, 0x00},
{0x048, 0x00},
{0x04B, 0x11},
{0x050, 0x02},
{0x051, 0x09},
{0x052, 0x00},
{0x053, 0x04},
{0x054, 0x11},
{0x056, 0x03},
{0x057, 0x14},
{0x05F, 0x20},
{0x060, 0x00},
{0x066, 0x00},
{0x067, 0x00},
{0x068, 0x00},
{0x069, 0x02},
{0x06A, 0x45},
{0x06B, 0xF0},
{0x06C, 0x20},
{0x06D, 0x02},
{0x06E, 0x10},
{0x06F, 0x10},
{0x070, 0x00},
{0x071, 0x00},
{0x080, 0x00},
{0x081, 0x00},
{0x082, 0x00},
{0x083, 0x00},
{0x084, 0x02},
{0x085, 0x00},
{0x086, 0xE0},
{0x088, 0x00},
{0x089, 0x00},
{0x08A, 0x00},
{0x08B, 0x00},
{0x08C, 0x02},
{0x08D, 0x00},
{0x08E, 0xE0},
{0x090, 0x00},
{0x091, 0x00},
{0x092, 0x00},
{0x093, 0x00},
{0x094, 0x00},
{0x095, 0x00},
{0x096, 0xA0},
{0x098, 0x00},
{0x099, 0x00},
{0x09A, 0x66},
{0x09B, 0x4A},
{0x09C, 0x3C},
{0x09D, 0x00},
{0x09E, 0xA8},
{0x0A0, 0x00},
{0x0A1, 0x00},
{0x0A2, 0x20},
{0x0A3, 0x00},
{0x0A4, 0xC0},
{0x0B0, 0x97},
{0x0B1, 0x00},
{0x0B2, 0x00},
{0x0B3, 0x00},
{0x0B4, 0x00},
{0x0D4, 0x00},
{0x0D6, 0x00},
{0x0D7, 0x00},
{0x0D8, 0x80},
{0x0D9, 0x00},
{0x0DA, 0x80},
{0x0DB, 0x55},
{0x0DC, 0x00},
{0x0DD, 0x80},
{0x0DE, 0x00},
{0x0DF, 0x80},
{0x0E6, 0x00},
{0x0E7, 0x16},
{0x0E8, 0x02},
{0x0E9, 0x00},
{0x0EA, 0x00},
{0x0EB, 0x40},
{0x0EC, 0x30},
{0x0ED, 0x11},
{0x0EE, 0x00},
{0x0EF, 0x00},
{0x0F6, 0x00},
{0x0F7, 0x16},
{0x0F8, 0x02},
{0x0F9, 0x00},
{0x0FA, 0x49},
{0x0FB, 0x40},
{0x0FC, 0x23},
{0x0FD, 0x34},
{0x101, 0x80},
{0x102, 0x6C},
{0x104, 0x00},
{0x105, 0x0D},
{0x106, 0x00},
{0x107, 0x02},
{0x108, 0x15},
{0x109, 0xF0},
{0x10A, 0x0F},
{0x10B, 0xCA},
{0x10C, 0xCC},
{0x10D, 0x00},
{0x110, 0x00},
{0x111, 0x5C},
{0x112, 0x11},
{0x113, 0x80},
{0x114, 0x80},
{0x115, 0x00},
{0x117, 0x30},
{0x118, 0x44},
{0x11A, 0x10},
{0x11B, 0x00},
{0x11C, 0x07},
{0x11D, 0x7F},
{0x11E, 0x35},
{0x11F, 0x00},
{0x120, 0x50},
{0x121, 0x22},
{0x122, 0xF0},
{0x123, 0xD8},
{0x124, 0xBC},
{0x125, 0xB8},
{0x126, 0x44},
{0x127, 0x38},
{0x128, 0x00},
{0x129, 0x00},
{0x12A, 0x78},
{0x12B, 0x44},
{0x12C, 0x30},
{0x12D, 0x14},
{0x12E, 0xA5},
{0x12F, 0xE0},
{0x130, 0x14},
{0x131, 0x00},
{0x132, 0x00},
{0x133, 0x05},
{0x134, 0x1A},
{0x135, 0x00},
{0x136, 0x03},
{0x137, 0x28},
{0x138, 0xAF},
{0x140, 0x00},
{0x141, 0x80},
{0x142, 0x00},
{0x1C0, 0x18},
{0x1C1, 0xFF},
{0x1C2, 0xE2},
{0x1C3, 0x04},
{0x1C4, 0x25},
{0x1C5, 0x06},
{0x1C6, 0x26},
{0x1C7, 0x04},
{0x1C8, 0x00},
{0x1C9, 0x00},
{0x1CA, 0x00},
{0x1CB, 0x54},
{0x1CC, 0x10},
{0x1CD, 0x44},
{0x1D0, 0x00},
{0x1D1, 0x80},
{0x1D2, 0x80},
{0x1D3, 0x80},
{0x1D4, 0x20},
{0x1D5, 0x00},
{0x1D6, 0x10},
{0x1D7, 0x00},
{0x1D8, 0x00},
{0x1D9, 0x01},
{0x1DA, 0x00},
{0x1DB, 0x00},
{0x1DC, 0x10},
{0x1E0, 0x00},
{0x1E1, 0x05},
{0x1E2, 0x60},
{0x1E3, 0x10},
{0x1E4, 0x34},
{0x1E5, 0x33},
{0x1E6, 0x20},
{0x1E7, 0x2A},
{0x1E8, 0x20},
{0x1E9, 0x00},
{0x1EA, 0x03},
{0x1F6, 0xB0},
{0x1F7, 0x00},
{0x1F8, 0x00},
{0x1F9, 0x00},
{0x1FA, 0x38},
{0x201, 0x00},
{0x202, 0x20},
{0x203, 0x00},
{0x204, 0x20},
{0x205, 0xD5},
{0x206, 0x27},
{0x207, 0x40},
{0x208, 0x20},
{0x209, 0x00},
{0x20A, 0x04},
{0x20B, 0x0F},
{0x20C, 0x20},
{0x20D, 0xC2},
{0x20E, 0x30},
{0x20F, 0x02},
{0x210, 0x2F},
{0x211, 0x20},
{0x212, 0x03},
{0x213, 0x00},
{0x214, 0x02},
{0x215, 0x12},
{0x216, 0x58},
{0x217, 0x02},
{0x218, 0x00},
{0x219, 0x1C},
{0x21A, 0x00},
{0x21B, 0x00},
{0x21C, 0x42},
{0x21D, 0xA0},
{0x21E, 0x02},
{0x220, 0x00},
{0x221, 0x00},
{0x240, 0x10},
{0x241, 0x00},
{0x242, 0x05},
{0x243, 0x01},
{0x244, 0x64},
{0x245, 0xF4},
{0x246, 0x00},
{0x247, 0x0A},
{0x248, 0x36},
{0x249, 0x10},
{0x24A, 0x00},
{0x24B, 0x00},
{0x24C, 0x00},
{0x24D, 0x44},
{0x24E, 0x04},
{0x280, 0x20},
{0x281, 0x80},
{0x282, 0x80},
{0x283, 0x80},
{0x284, 0x80},
{0x285, 0x80},
{0x286, 0x80},
{0x287, 0x80},
{0x288, 0x80},
{0x289, 0x80},
{0x28A, 0x80},
{0x28B, 0x30},
{0x28C, 0x00},
{0x2B0, 0x10},
{0x2B1, 0x40},
{0x2B2, 0x40},
{0x2B6, 0x67},
{0x2B7, 0x94},
{0x2BF, 0x00},
{0x2E0, 0x00},
{0x2E1, 0x00},
{0x2E2, 0x00},
{0x2E3, 0x00},
{0x2E4, 0x21},
{0x2F0, 0x00},
{0x2F1, 0x00},
{0x2F2, 0x00},
{0x2F3, 0x30},
{0x2F4, 0x48},
{0x2F5, 0x48},
{0x2F8, 0x00},
{0x2F9, 0x80},
{0xFFF, 0xFF}
};
CODE REG_IDX_DATA_t LVDS_Table[]=
{
{0x000, 0x36},
{0x002, 0x6b},
{0x003, 0xe8},
{0x004, 0x00},
{0x006, 0x06},
{0x007, 0x0a},
{0x008, 0xc6},
{0x00f, 0x80},
{0x01f, 0x00},
{0x040, 0x03},
{0x041, 0x01},
{0x042, 0x34},
{0x043, 0x15},
{0x044, 0x20},
{0x045, 0xbf},
{0x046, 0x80},
{0x047, 0x00},
{0x048, 0x00},
{0x04b, 0x11},
{0x050, 0x02},
{0x051, 0x09},
{0x052, 0x00},
{0x053, 0x04},
{0x054, 0x11},
{0x056, 0x03},
{0x057, 0x14},
{0x05f, 0x20},
{0x060, 0x00},
{0x066, 0x00},
{0x067, 0x00},
{0x068, 0x00},
{0x069, 0x02},
{0x06a, 0x45},
{0x06b, 0xf0},
{0x06c, 0x20},
{0x06d, 0x02},
{0x06e, 0x10},
{0x06f, 0x10},
{0x070, 0x00},
{0x071, 0x00},
{0x080, 0x00},
{0x081, 0x00},
{0x082, 0x00},
{0x083, 0x00},
{0x084, 0x03},
{0x085, 0x00},
{0x086, 0xe0},
{0x088, 0x00},
{0x089, 0x00},
{0x08a, 0x00},
{0x08b, 0x00},
{0x08c, 0x03},
{0x08d, 0x00},
{0x08e, 0xe0},
{0x090, 0x00},
{0x091, 0x00},
{0x092, 0x00},
{0x093, 0x00},
{0x094, 0x00},
{0x095, 0x00},
{0x096, 0xa0},
{0x098, 0x00},
{0x099, 0x00},
{0x09a, 0x00},
{0x09b, 0x00},
{0x09c, 0x3c},
{0x09d, 0x00},
{0x09e, 0xa1},
{0x0a0, 0x00},
{0x0a1, 0x00},
{0x0a2, 0x20},
{0x0a3, 0x00},
{0x0a4, 0xc0},
{0x0b0, 0x97},
{0x0b1, 0x00},
{0x0b2, 0x00},
{0x0b3, 0x00},
{0x0b4, 0x00},
{0x0d4, 0x00},
{0x0d6, 0x00},
{0x0d7, 0x00},
{0x0d8, 0x80},
{0x0d9, 0x00},
{0x0da, 0x80},
{0x0db, 0x55},
{0x0dc, 0x00},
{0x0dd, 0x80},
{0x0de, 0x00},
{0x0df, 0x80},
{0x0e6, 0x00},
{0x0e7, 0x16},
{0x0e8, 0x02},
{0x0e9, 0x00},
{0x0ea, 0x00},
{0x0eb, 0x40},
{0x0ec, 0x30},
{0x0ed, 0x11},
{0x0ee, 0x00},
{0x0ef, 0x00},
{0x0f6, 0x00},
{0x0f7, 0x16},
{0x0f8, 0x02},
{0x0f9, 0x00},
{0x0fa, 0x49},
{0x0fb, 0x40},
{0x0FC, 0x23},
{0x0FD, 0x34},
{0x101, 0xB1},
{0x102, 0x6C},
{0x104, 0x00},
{0x105, 0x0D},
{0x106, 0x00},
{0x107, 0x02},
{0x108, 0x15},
{0x109, 0xF0},
{0x10A, 0x0F},
{0x10B, 0xCA},
{0x10C, 0xCC},
{0x10D, 0x00},
{0x110, 0x00},
{0x111, 0x5C},
{0x112, 0x11},
{0x113, 0x80},
{0x114, 0x80},
{0x115, 0x00},
{0x117, 0x30},
{0x118, 0x44},
{0x11A, 0x10},
{0x11B, 0x00},
{0x11C, 0x27},
{0x11D, 0x7F},
{0x11E, 0x05},
{0x11F, 0x00},
{0x120, 0x50},
{0x121, 0x22},
{0x122, 0xF0},
{0x123, 0xD8},
{0x124, 0xBC},
{0x125, 0xB8},
{0x126, 0x44},
{0x127, 0x38},
{0x128, 0x00},
{0x129, 0x00},
{0x12A, 0x78},
{0x12B, 0x44},
{0x12C, 0x30},
{0x12D, 0x14},
{0x12E, 0xA5},
{0x12F, 0xE0},
{0x130, 0xC0},
{0x131, 0x00},
{0x132, 0x00},
{0x133, 0x05},
{0x134, 0x1A},
{0x135, 0x00},
{0x136, 0x03},
{0x137, 0x28},
{0x138, 0xAF},
{0x140, 0x00},
{0x141, 0x80},
{0x142, 0x00},
{0x1C0, 0x1C},
{0x1C1, 0xC7},
{0x1C2, 0xE2},
{0x1C3, 0x05},
{0x1C4, 0xDB},
{0x1C5, 0x06},
{0x1C6, 0x26},
{0x1C7, 0x04},
{0x1C8, 0x00},
{0x1C9, 0x00},
{0x1CA, 0x00},
{0x1CB, 0x54},
{0x1CC, 0x10},
{0x1CD, 0x44},
{0x1D0, 0x00},
{0x1D1, 0x80},
{0x1D2, 0x80},
{0x1D3, 0x80},
{0x1D4, 0x20},
{0x1D5, 0x00},
{0x1D6, 0x10},
{0x1D7, 0x00},
{0x1D8, 0x00},
{0x1D9, 0x01},
{0x1DA, 0x00},
{0x1DB, 0x00},
{0x1DC, 0x10},
{0x1E0, 0x00},
{0x1E1, 0x05},
{0x1E2, 0x60},
{0x1E3, 0x10},
{0x1E4, 0x34},
{0x1E5, 0x33},
{0x1E6, 0x20},
{0x1E7, 0x2A},
{0x1E8, 0x20},
{0x1E9, 0x00},
{0x1EA, 0x03},
{0x1F6, 0xB0},
{0x1F7, 0x00},
{0x1F8, 0x00},
{0x1F9, 0x00},
{0x1FA, 0x38},
{0x201, 0x00},
{0x202, 0x20},
{0x203, 0x00},
{0x204, 0x20},
{0x205, 0x00},
{0x206, 0x20},
{0x207, 0x40},
{0x208, 0x20},
{0x209, 0x00},
{0x20A, 0x04},
{0x20B, 0x0F},
{0x20C, 0x20},
{0x20D, 0xCA},
{0x20E, 0x30},
{0x20F, 0x02},
{0x210, 0x2F},
{0x211, 0x20},
{0x212, 0x03},
{0x213, 0x00},
{0x214, 0x02},
{0x215, 0x12},
{0x216, 0x58},
{0x217, 0x02},
{0x218, 0x00},
{0x219, 0x1C},
{0x21A, 0x00},
{0x21B, 0x00},
{0x21C, 0x42},
{0x21D, 0x76},
{0x21E, 0x02},
{0x220, 0x00},
{0x221, 0x00},
{0x240, 0x10},
{0x241, 0x00},
{0x242, 0x05},
{0x243, 0x01},
{0x244, 0x64},
{0x245, 0xF4},
{0x246, 0x00},
{0x247, 0x0A},
{0x248, 0x36},
{0x249, 0x10},
{0x24A, 0x00},
{0x24B, 0x00},
{0x24C, 0x00},
{0x24D, 0x44},
{0x24E, 0x04},
{0x280, 0x20},
{0x281, 0x80},
{0x282, 0x80},
{0x283, 0x80},
{0x284, 0x80},
{0x285, 0x80},
{0x286, 0x80},
{0x287, 0x80},
{0x288, 0x80},
{0x289, 0x80},
{0x28A, 0x80},
{0x28B, 0x30},
{0x28C, 0x00},
{0x2B0, 0x10},
{0x2B1, 0x40},
{0x2B2, 0x40},
{0x2B6, 0x67},
{0x2B7, 0x94},
{0x2BF, 0x00},
{0x2E0, 0x00},
{0x2E1, 0x00},
{0x2E2, 0x00},
{0x2E3, 0x00},
{0x2E4, 0x21},
{0x2F0, 0x00},
{0x2F1, 0x00},
{0x2F2, 0x00},
{0x2F3, 0x00},
{0x2F4, 0xFC},
{0x2F5, 0x08},
{0x2F8, 0x00},
{0x2F9, 0x80},
{0x300, 0x00},
{0x301, 0x06},
{0x302, 0x06},
{0x303, 0x06},
{0x304, 0x00},
{0x305, 0x00},
{0x306, 0x00},
{0x307, 0xF9},
{0x308, 0xF0},
{0x309, 0x00},
{0x30A, 0x1A},
{0x30B, 0x31},
{0x30C, 0x00},
{0x30D, 0x00},
{0x30E, 0x00},
{0x310, 0x00},
{0x311, 0x00},
{0x312, 0x00},
{0x313, 0x00},
{0x314, 0x00},
{0x315, 0x00},
{0x316, 0x00},
{0x317, 0x00},
{0x318, 0x00},
{0x319, 0x00},
{0x31A, 0x00},
{0x31B, 0x00},
{0x31C, 0x00},
{0x31D, 0x00},
{0x31E, 0x00},
{0x31F, 0x00},
{0x320, 0x00},
{0x321, 0x00},
{0x322, 0x00},
{0x323, 0x00},
{0x324, 0x00},
{0x325, 0x00},
{0x326, 0x00},
{0x327, 0x00},
{0x328, 0x00},
{0x329, 0x00},
{0x32A, 0x00},
{0x32B, 0x00},
{0x32C, 0x00},
{0x32D, 0x00},
{0x32E, 0x00},
{0x32F, 0x00},
{0x330, 0x00},
{0x331, 0x00},
{0x332, 0x00},
{0x333, 0x00},
{0x334, 0x00},
{0x335, 0x00},
{0x336, 0x00},
{0x337, 0x00},
{0x338, 0x00},
{0x339, 0x00},
{0x33A, 0x00},
{0x33B, 0x00},
{0x33C, 0x00},
{0x33D, 0x00},
{0x33E, 0x00},
{0x33F, 0x00},
{0x340, 0x00},
{0x341, 0x00},
{0x342, 0x00},
{0x343, 0x00},
{0x344, 0x00},
{0x345, 0x00},
{0x346, 0x00},
{0x347, 0x00},
{0x348, 0x00},
{0x349, 0x00},
{0x34A, 0x00},
{0x34B, 0x00},
{0x34C, 0x00},
{0x34D, 0x00},
{0x34E, 0x00},
{0x34F, 0x00},
{0x350, 0x00},
{0x351, 0x00},
{0x352, 0x00},
{0x353, 0x00},
{0x354, 0x00},
{0x355, 0x00},
{0x356, 0x00},
{0x357, 0x00},
{0x358, 0x00},
{0x359, 0x00},
{0x35A, 0x00},
{0x35B, 0x00},
{0x35C, 0x00},
{0x35D, 0x00},
{0x35E, 0x00},
{0x35F, 0x00},
{0x360, 0x00},
{0x361, 0x00},
{0x362, 0x00},
{0x363, 0x00},
{0x364, 0x00},
{0x365, 0x00},
{0x366, 0x00},
{0x367, 0x00},
{0x368, 0x00},
{0x369, 0x00},
{0x36A, 0x00},
{0x36B, 0x00},
{0x36C, 0x00},
{0x36D, 0x00},
{0x36E, 0x00},
{0x36F, 0x00},
{0x370, 0x00},
{0x371, 0x00},
{0x372, 0x00},
{0x373, 0x00},
{0x374, 0x00},
{0x375, 0x00},
{0x376, 0x00},
{0x377, 0x00},
{0x378, 0x00},
{0x379, 0x00},
{0x37A, 0x00},
{0x37B, 0x00},
{0x37C, 0x00},
{0x37D, 0x00},
{0x37E, 0x00},
{0x37F, 0x00},
{0x380, 0x00},
{0x381, 0x00},
{0x382, 0x00},
{0x383, 0x00},
{0x384, 0x00},
{0x385, 0x00},
{0x386, 0x00},
{0x387, 0x00},
{0x388, 0x00},
{0x389, 0x00},
{0x38A, 0x00},
{0x38B, 0x00},
{0x38C, 0x00},
{0x38D, 0x00},
{0x38E, 0x00},
{0x38F, 0x00},
{0x390, 0x12},
{0x391, 0x1B},
{0x392, 0x00},
{0x393, 0x71},
{0x394, 0xB1},
{0x400, 0x00},
{0x404, 0x00},
{0x405, 0x00},
{0x406, 0x00},
{0x407, 0x00},
{0x40E, 0x00},
{0x40F, 0x45},
{0x410, 0x00},
{0x411, 0x00},
{0x412, 0x00},
{0x420, 0x00},
{0x421, 0x00},
{0x422, 0x00},
{0x423, 0x00},
{0x424, 0x00},
{0x425, 0x00},
{0x426, 0x00},
{0x427, 0x00},
{0x428, 0x00},
{0x429, 0x00},
{0x42A, 0x00},
{0x42B, 0x00},
{0x42C, 0x00},
{0x42D, 0x00},
{0x42E, 0x00},
{0x42F, 0x00},
{0x430, 0x00},
{0x431, 0x00},
{0x432, 0x00},
{0x433, 0x00},
{0x434, 0x00},
{0x435, 0x00},
{0x436, 0x00},
{0x440, 0x00},
{0x441, 0x00},
{0x442, 0x00},
{0x443, 0x00},
{0x444, 0x00},
{0x445, 0x00},
{0x446, 0x00},
{0x447, 0x00},
{0x448, 0x00},
{0x449, 0x00},
{0x44A, 0x00},
{0x44B, 0x00},
{0x44C, 0x00},
{0x44D, 0x00},
{0x44E, 0x00},
{0x450, 0x00},
{0x451, 0x00},
{0x452, 0x00},
{0x453, 0x00},
{0x454, 0x00},
{0x455, 0x00},
{0x456, 0x00},
{0x457, 0x00},
{0x458, 0x00},
{0x459, 0x00},
{0x45A, 0x00},
{0x45B, 0x00},
{0x45C, 0x00},
{0x45D, 0x00},
{0x45E, 0x00},
{0x460, 0x00},
{0x461, 0x00},
{0x462, 0x00},
{0x463, 0x00},
{0x464, 0x00},
{0x465, 0x00},
{0x466, 0x00},
{0x467, 0x00},
{0x468, 0x00},
{0x469, 0x00},
{0x46A, 0x00},
{0x46B, 0x00},
{0x46C, 0x00},
{0x46D, 0x00},
{0x46E, 0x00},
{0x470, 0x00},
{0x471, 0x00},
{0x472, 0x00},
{0x473, 0x00},
{0x474, 0x00},
{0x475, 0x00},
{0x476, 0x00},
{0x477, 0x00},
{0x478, 0x00},
{0x479, 0x04},
{0x47A, 0x00},
{0x47B, 0x00},
{0x47C, 0x00},
{0x47D, 0x00},
{0x47E, 0x00},
{0x480, 0x00},
{0x481, 0x00},
{0x482, 0x00},
{0x483, 0x00},
{0x484, 0x00},
{0x485, 0x00},
{0x486, 0x00},
{0x487, 0x00},
{0x488, 0x00},
{0x489, 0x00},
{0x48A, 0x00},
{0x48B, 0x00},
{0x48C, 0x00},
{0x48D, 0x00},
{0x48E, 0x00},
{0x490, 0x00},
{0x491, 0x00},
{0x492, 0x00},
{0x493, 0x00},
{0x494, 0x00},
{0x495, 0x00},
{0x496, 0x00},
{0x497, 0x00},
{0x498, 0x00},
{0x499, 0x00},
{0x49A, 0x00},
{0x49B, 0x00},
{0x49C, 0x00},
{0x49D, 0x00},
{0x49E, 0x00},
{0x4A0, 0x00},
{0x4A1, 0x00},
{0x4A2, 0x00},
{0x4A3, 0x00},
{0x4A4, 0x00},
{0x4A5, 0x00},
{0x4A6, 0x00},
{0x4A7, 0x00},
{0x4A8, 0x00},
{0x4A9, 0x00},
{0x4AA, 0x00},
{0x4AB, 0x00},
{0x4AC, 0x00},
{0x4AD, 0x00},
{0x4AE, 0x00},
{0x4B0, 0x00},
{0x4B1, 0x00},
{0x4B2, 0x00},
{0x4B3, 0x00},
{0x4B4, 0x00},
{0x4B5, 0x00},
{0x4B6, 0x00},
{0x4B7, 0x00},
{0x4B8, 0x00},
{0x4B9, 0x00},
{0x4BA, 0x00},
{0x4BB, 0x00},
{0x4BC, 0x00},
{0x4BD, 0x00},
{0x4BE, 0x00},
{0x4C0, 0x00},
{0x4C1, 0x60},
{0x4C2, 0x00},
{0x4C3, 0x40},
{0x4C4, 0x80},
{0x4C5, 0x80},
{0x4C6, 0x04},
{0x4C7, 0xD0},
{0x4C8, 0x00},
{0x4C9, 0x00},
{0x4CA, 0x00},
{0x4CB, 0x00},
{0x4CC, 0x00},
{0x4CD, 0x00},
{0x4CE, 0x00},
{0x4CF, 0x1F},
{0x4D0, 0x00},
{0x4D1, 0x00},
{0x4D2, 0x00},
{0x4D3, 0x00},
{0x4D4, 0x00},
{0x4D5, 0x00},
{0x4D6, 0x00},
{0x4D7, 0x00},
{0x4D8, 0x05},
{0x4D9, 0x08},
{0x4DA, 0x00},
{0x4DB, 0x00},
{0x4DC, 0x05},
{0x4DD, 0x31},
{0x4DE, 0x00},
{0x4DF, 0x00},
{0x4E0, 0x00},
{0x4E1, 0x06},
{0x4E2, 0x00},
{0x4E3, 0x90},
{0x4E4, 0x00},
{0x4E5, 0x90},
{0x4E6, 0x00},
{0x4E7, 0x90},
{0x4E8, 0x00},
{0x4E9, 0x0C},
{0x4EA, 0x00},
{0x4EB, 0x0C},
{0x4F0, 0x00},
{0x4F1, 0x00},
{0x4F2, 0x00},
{0x4F3, 0x40},
{0x4F4, 0x80},
{0x4F5, 0x00},
{0x4F6, 0x04},
{0x4F7, 0x90},
{0x4F8, 0x00},
{0x4F9, 0x00},
{0x4FA, 0x00},
{0x4FB, 0x00},
{0x4FC, 0x00},
{0x4FD, 0x00},
{0x4FE, 0x00},
{0x500, 0x00},
{0x501, 0x02},
{0x502, 0x0F},
{0x503, 0xFF},
{0x504, 0x00},
{0x505, 0x20},
{0x506, 0x0F},
{0x507, 0xFF},
{0x508, 0x18},
{0x509, 0x00},
{0x50A, 0x00},
{0x50B, 0x8C},
{0x510, 0x00},
{0x511, 0x00},
{0x512, 0x7F},
{0x513, 0x40},
{0x514, 0x00},
{0x515, 0x2E},
{0x516, 0x48},
{0x517, 0x80},
{0x518, 0x00},
{0x519, 0x50},
{0x51A, 0x38},
{0x51B, 0xC0},
{0x51C, 0x78},
{0x51D, 0x0C},
{0x51E, 0x00},
{0x51F, 0xF8},
{0x520, 0xFC},
{0x521, 0xF0},
{0x522, 0x01},
{0x523, 0xFC},
{0x524, 0x0D},
{0x525, 0x62},
{0x526, 0x04},
{0x527, 0x20},
{0x528, 0x00},
{0x529, 0x04},
{0x52A, 0x00},
{0x52B, 0x0E},
{0x52C, 0x04},
{0x52D, 0x20},
{0x52E, 0x00},
{0x52F, 0x02},
{0x530, 0x00},
{0x531, 0xBC},
{0x532, 0x04},
{0x533, 0x1C},
{0x534, 0x03},
{0x535, 0xDD},
{0x536, 0x00},
{0x537, 0x20},
{0x538, 0x00},
{0x539, 0x20},
{0x53A, 0x01},
{0x53B, 0xF5},
{0x53C, 0x01},
{0x53D, 0xF5},
{0x540, 0xFF},
{0x541, 0x00},
{0x542, 0xFF},
{0x543, 0x06},
{0x544, 0xA2},
{0x545, 0xA1},
{0x640, 0x08},
{0x641, 0x00},
{0x642, 0x51},
{0x643, 0x00},
{0x644, 0x00},
{0x645, 0x00},
{0x646, 0x00},
{0x647, 0x00},
{0x648, 0x07},
{0x649, 0x00},
{0x64A, 0x00},
{0x64B, 0x30},
{0x64C, 0x40},
{0x64D, 0x17},
{0x64E, 0x00},	
{0xFFF, 0xFF}
};


/**
* Description: download indexed register value
* @param
*	pTbl : REG_IDX_DATA pointer.
*/
static void Init8836Register(REG_IDX_DATA_t *pTbl, BYTE fCheck)
{
	BYTE bTemp;

	if(fCheck) {
		while(1) {
			if(pTbl->idx==0xFFF)
				break;
			bTemp = ReadTW88(pTbl->idx);
			//these two regs complain the readonly area. let's mask it.
			if(pTbl->idx == 0x11A)
				bTemp &= 0xE0;
			else if(pTbl->idx == 0x11C)
				bTemp &= 0x0F;

			if(bTemp != pTbl->value) {
	//			wPrintf("\n\rREG%03X R:%02bx W:%02bx", pTbl->idx, bTemp,pTbl->value); 
				WriteTW88(pTbl->idx,pTbl->value);
			}
			pTbl++;
		}
	}
	else {
		while(1) {
			if(pTbl->idx==0xFFF /*&& pTbl->value==0xFF*/)
				break;
			WriteTW88(pTbl->idx,pTbl->value);
			pTbl++;
		}
	}
}

void Init8836AsDefault(BYTE _InputMain, BYTE _fPowerOn)
{
	if(_fPowerOn) {
		//If power on, download HW default & SW default.
		Puts("\n\rInit8836AsDefault");
	//	Init8836Register(InitHwDefault_Table, 0);
		Init8836Register(LVDS_Table, 0);
		return;
	}
	
	//--- recover
	Puts("\n\rRecover8836AsDefault(");
	Puts(")");
}

/**************************************************
*函数名：void RegReset(void)
*参数：无
*功能：复位所有外设寄存器，上电初始化调用
*
*
***************************************************/
void RegReset(void)
{
	Init8836Register(InitHwDefault_Table,0);
}
