#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000189f997fbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_00000189f998d220 .param/l "BASERAM_BASE" 0 3 13, C4<10000000000000000000000000000000>;
P_00000189f998d258 .param/l "BTB_INDEX_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_00000189f998d290 .param/l "BTB_SIZE" 0 3 23, +C4<00000000000000000000000001000000>;
P_00000189f998d2c8 .param/l "CSR_MCAUSE" 0 3 84, C4<001101000010>;
P_00000189f998d300 .param/l "CSR_MEPC" 0 3 83, C4<001101000001>;
P_00000189f998d338 .param/l "CSR_MIE" 0 3 80, C4<001100000100>;
P_00000189f998d370 .param/l "CSR_MIP" 0 3 86, C4<001101000100>;
P_00000189f998d3a8 .param/l "CSR_MSCRATCH" 0 3 82, C4<001101000000>;
P_00000189f998d3e0 .param/l "CSR_MSTATUS" 0 3 79, C4<001100000000>;
P_00000189f998d418 .param/l "CSR_MTVAL" 0 3 85, C4<001101000011>;
P_00000189f998d450 .param/l "CSR_MTVEC" 0 3 81, C4<001100000101>;
P_00000189f998d488 .param/l "CSR_PMPADDR0" 0 3 90, C4<001110110000>;
P_00000189f998d4c0 .param/l "CSR_PMPCFG0" 0 3 89, C4<001110100000>;
P_00000189f998d4f8 .param/l "CSR_SATP" 0 3 93, C4<000110000000>;
P_00000189f998d530 .param/l "EXTRAM_BASE" 0 3 14, C4<10000000010000000000000000000000>;
P_00000189f998d568 .param/l "EX_BREAKPOINT" 0 3 110, C4<00000000000000000000000000000011>;
P_00000189f998d5a0 .param/l "EX_ECALL_M" 0 3 117, C4<00000000000000000000000000001011>;
P_00000189f998d5d8 .param/l "EX_ECALL_S" 0 3 116, C4<00000000000000000000000000001001>;
P_00000189f998d610 .param/l "EX_ECALL_U" 0 3 115, C4<00000000000000000000000000001000>;
P_00000189f998d648 .param/l "EX_ILLEGAL_INST" 0 3 109, C4<00000000000000000000000000000010>;
P_00000189f998d680 .param/l "EX_INST_FAULT" 0 3 108, C4<00000000000000000000000000000001>;
P_00000189f998d6b8 .param/l "EX_INST_MISALIGN" 0 3 107, C4<00000000000000000000000000000000>;
P_00000189f998d6f0 .param/l "EX_LOAD_FAULT" 0 3 112, C4<00000000000000000000000000000101>;
P_00000189f998d728 .param/l "EX_LOAD_MISALIGN" 0 3 111, C4<00000000000000000000000000000100>;
P_00000189f998d760 .param/l "EX_STORE_FAULT" 0 3 114, C4<00000000000000000000000000000111>;
P_00000189f998d798 .param/l "EX_STORE_MISALIGN" 0 3 113, C4<00000000000000000000000000000110>;
P_00000189f998d7d0 .param/l "INST_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_00000189f998d808 .param/l "INT_M_EXT" 0 3 122, C4<10000000000000000000000000001011>;
P_00000189f998d840 .param/l "INT_M_SOFT" 0 3 120, C4<10000000000000000000000000000011>;
P_00000189f998d878 .param/l "INT_M_TIMER" 0 3 121, C4<10000000000000000000000000000111>;
P_00000189f998d8b0 .param/l "MIE_MTIE_BIT" 0 3 131, +C4<00000000000000000000000000000111>;
P_00000189f998d8e8 .param/l "MSTATUS_MIE_BIT" 0 3 125, +C4<00000000000000000000000000000011>;
P_00000189f998d920 .param/l "MSTATUS_MPIE_BIT" 0 3 126, +C4<00000000000000000000000000000111>;
P_00000189f998d958 .param/l "MSTATUS_MPP_HI" 0 3 128, +C4<00000000000000000000000000001100>;
P_00000189f998d990 .param/l "MSTATUS_MPP_LO" 0 3 127, +C4<00000000000000000000000000001011>;
P_00000189f998d9c8 .param/l "NUM_REGS" 0 3 10, +C4<00000000000000000000000000100000>;
P_00000189f998da00 .param/l "OUTPUT_ADDR" 0 3 15, C4<10000000001100000000000000000000>;
P_00000189f998da38 .param/l "PRIV_M" 0 3 136, C4<11>;
P_00000189f998da70 .param/l "PRIV_S" 0 3 135, C4<01>;
P_00000189f998daa8 .param/l "PRIV_U" 0 3 134, C4<00>;
P_00000189f998dae0 .param/l "REG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_00000189f998db18 .param/l "SRAM_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000010100>;
P_00000189f998db50 .param/l "SRAM_DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000100000>;
P_00000189f998db88 .param/l "UART_BASE" 0 3 16, C4<00010000000000000000000000000000>;
P_00000189f998dbc0 .param/l "XLEN" 0 3 7, +C4<00000000000000000000000000100000>;
enum00000189f993b9a0 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_SLL" 4'b0010,
   "ALU_SLT" 4'b0011,
   "ALU_SLTU" 4'b0100,
   "ALU_XOR" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_OR" 4'b1000,
   "ALU_AND" 4'b1001,
   "ALU_LUI" 4'b1010,
   "ALU_AUIPC" 4'b1011,
   "ALU_NONE" 4'b1111
 ;
enum00000189f9931f00 .enum4 (3)
   "BR_NONE" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum00000189f993cff0 .enum4 (2)
   "MEM_BYTE" 2'b00,
   "MEM_HALF" 2'b01,
   "MEM_WORD" 2'b10
 ;
enum00000189f993d090 .enum4 (3)
   "CSR_OP_NONE" 3'b000,
   "CSR_OP_RW" 3'b001,
   "CSR_OP_RS" 3'b010,
   "CSR_OP_RC" 3'b011,
   "CSR_OP_RWI" 3'b101,
   "CSR_OP_RSI" 3'b110,
   "CSR_OP_RCI" 3'b111
 ;
enum00000189f9934160 .enum4 (7)
   "OP_LUI" 7'b0110111,
   "OP_AUIPC" 7'b0010111,
   "OP_JAL" 7'b1101111,
   "OP_JALR" 7'b1100111,
   "OP_BRANCH" 7'b1100011,
   "OP_LOAD" 7'b0000011,
   "OP_STORE" 7'b0100011,
   "OP_IMM" 7'b0010011,
   "OP_REG" 7'b0110011,
   "OP_FENCE" 7'b0001111,
   "OP_SYSTEM" 7'b1110011
 ;
S_00000189f9951e80 .scope module, "mmu_tb" "mmu_tb" 4 5;
 .timescale -9 -12;
v00000189f9d26f50_0 .var "clk", 0 0;
v00000189f9d26730_0 .net "fault_type", 3 0, v00000189f9d256c0_0;  1 drivers
v00000189f9d26410_0 .var "flush_all", 0 0;
v00000189f9d26550_0 .var "flush_vpn", 0 0;
v00000189f9d264b0_0 .var "flush_vpn_addr", 19 0;
v00000189f9d267d0_0 .var "is_execute", 0 0;
v00000189f9d27270_0 .var "is_write", 0 0;
v00000189f9d26870_0 .net "paddr", 31 0, v00000189f9d25da0_0;  1 drivers
v00000189f9d26910_0 .net "page_fault", 0 0, v00000189f9d24e00_0;  1 drivers
v00000189f9d26af0 .array "page_table_mem", 1023 0, 31 0;
v00000189f9d26b90_0 .var "paging_enabled", 0 0;
v00000189f9d26c30_0 .var "priv_mode", 1 0;
v00000189f9d26cd0_0 .var "ptw_ack", 0 0;
v00000189f9d26d70_0 .net "ptw_addr", 31 0, v00000189f9d27b30_0;  1 drivers
v00000189f9d26ff0_0 .var "ptw_data", 31 0;
v00000189f9d27310_0 .net "ptw_req", 0 0, v00000189f9d27810_0;  1 drivers
v00000189f9d273b0_0 .var "rst", 0 0;
v00000189f9d27450_0 .var "satp", 31 0;
v00000189f9d274f0_0 .net "translate_done", 0 0, v00000189f9d265f0_0;  1 drivers
v00000189f9d27590_0 .var "translate_req", 0 0;
v00000189f9d27630_0 .var "vaddr", 31 0;
E_00000189f9973a00 .event posedge, v00000189f995d5c0_0;
S_00000189f98dbbc0 .scope module, "dut" "mmu" 4 40, 5 5 0, S_00000189f9951e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "satp";
    .port_info 3 /INPUT 1 "paging_enabled";
    .port_info 4 /INPUT 2 "priv_mode";
    .port_info 5 /INPUT 32 "vaddr";
    .port_info 6 /INPUT 1 "translate_req";
    .port_info 7 /INPUT 1 "is_write";
    .port_info 8 /INPUT 1 "is_execute";
    .port_info 9 /OUTPUT 32 "paddr";
    .port_info 10 /OUTPUT 1 "translate_done";
    .port_info 11 /OUTPUT 1 "page_fault";
    .port_info 12 /OUTPUT 4 "fault_type";
    .port_info 13 /OUTPUT 32 "ptw_addr";
    .port_info 14 /OUTPUT 1 "ptw_req";
    .port_info 15 /INPUT 32 "ptw_data";
    .port_info 16 /INPUT 1 "ptw_ack";
    .port_info 17 /INPUT 1 "flush_all";
    .port_info 18 /INPUT 1 "flush_vpn";
    .port_info 19 /INPUT 20 "flush_vpn_addr";
P_00000189f98dbd50 .param/l "FAULT_INST_PAGE" 1 5 67, C4<1100>;
P_00000189f98dbd88 .param/l "FAULT_LOAD_PAGE" 1 5 68, C4<1101>;
P_00000189f98dbdc0 .param/l "FAULT_STORE_PAGE" 1 5 69, C4<1111>;
P_00000189f98dbdf8 .param/l "PTE_A" 1 5 63, +C4<00000000000000000000000000000110>;
P_00000189f98dbe30 .param/l "PTE_D" 1 5 64, +C4<00000000000000000000000000000111>;
P_00000189f98dbe68 .param/l "PTE_G" 1 5 62, +C4<00000000000000000000000000000101>;
P_00000189f98dbea0 .param/l "PTE_R" 1 5 58, +C4<00000000000000000000000000000001>;
P_00000189f98dbed8 .param/l "PTE_U" 1 5 61, +C4<00000000000000000000000000000100>;
P_00000189f98dbf10 .param/l "PTE_V" 1 5 57, +C4<00000000000000000000000000000000>;
P_00000189f98dbf48 .param/l "PTE_W" 1 5 59, +C4<00000000000000000000000000000010>;
P_00000189f98dbf80 .param/l "PTE_X" 1 5 60, +C4<00000000000000000000000000000011>;
enum00000189f993dac0 .enum4 (3)
   "IDLE" 3'b000,
   "LEVEL1_REQ" 3'b001,
   "LEVEL1_WAIT" 3'b010,
   "LEVEL2_REQ" 3'b011,
   "LEVEL2_WAIT" 3'b100,
   "DONE" 3'b101,
   "FAULT" 3'b110
 ;
L_00000189f9925970 .functor AND 1, v00000189f9d27590_0, v00000189f9d26b90_0, C4<1>, C4<1>;
v00000189f9d24220_0 .net *"_ivl_15", 0 0, L_00000189f9d28920;  1 drivers
v00000189f9d24400_0 .net *"_ivl_17", 0 0, L_00000189f9d289c0;  1 drivers
v00000189f9d25120_0 .net *"_ivl_19", 0 0, L_00000189f9d28ce0;  1 drivers
v00000189f9d25c60_0 .net *"_ivl_21", 0 0, L_00000189f9d293c0;  1 drivers
v00000189f9d25940_0 .net *"_ivl_23", 0 0, L_00000189f9d28240;  1 drivers
v00000189f9d25260_0 .net *"_ivl_25", 0 0, L_00000189f9d28a60;  1 drivers
v00000189f9d25b20_0 .net *"_ivl_27", 0 0, L_00000189f9d29fa0;  1 drivers
v00000189f9d25300_0 .net "clk", 0 0, v00000189f9d26f50_0;  1 drivers
v00000189f9d256c0_0 .var "fault_type", 3 0;
v00000189f9d25760_0 .net "flush_all", 0 0, v00000189f9d26410_0;  1 drivers
v00000189f9d249a0_0 .net "flush_vpn", 0 0, v00000189f9d26550_0;  1 drivers
v00000189f9d25bc0_0 .net "flush_vpn_addr", 19 0, v00000189f9d264b0_0;  1 drivers
v00000189f9d245e0_0 .net "is_execute", 0 0, v00000189f9d267d0_0;  1 drivers
v00000189f9d253a0_0 .var "is_superpage_reg", 0 0;
v00000189f9d25d00_0 .net "is_write", 0 0, v00000189f9d27270_0;  1 drivers
v00000189f9d24a40_0 .var "next_state", 2 0;
v00000189f9d25da0_0 .var "paddr", 31 0;
v00000189f9d24e00_0 .var "page_fault", 0 0;
v00000189f9d244a0_0 .net "page_offset", 11 0, L_00000189f9d29960;  1 drivers
v00000189f9d24540_0 .net "paging_enabled", 0 0, v00000189f9d26b90_0;  1 drivers
v00000189f9d25440_0 .var "perm_ok", 0 0;
v00000189f9d24ae0_0 .net "ppn", 21 0, L_00000189f9d29140;  1 drivers
v00000189f9d24c20_0 .net "priv_mode", 1 0, v00000189f9d26c30_0;  1 drivers
v00000189f9d24680_0 .var "pte_is_leaf", 0 0;
v00000189f9d24b80_0 .var "pte_reg", 31 0;
v00000189f9d24cc0_0 .var "pte_valid", 0 0;
v00000189f9d24ea0_0 .net "ptw_ack", 0 0, v00000189f9d26cd0_0;  1 drivers
v00000189f9d27b30_0 .var "ptw_addr", 31 0;
v00000189f9d27bd0_0 .net "ptw_data", 31 0, v00000189f9d26ff0_0;  1 drivers
v00000189f9d27810_0 .var "ptw_req", 0 0;
v00000189f9d26a50_0 .net "rst", 0 0, v00000189f9d273b0_0;  1 drivers
v00000189f9d278b0_0 .net "satp", 31 0, v00000189f9d27450_0;  1 drivers
v00000189f9d27d10_0 .net "satp_ppn", 21 0, L_00000189f9d29280;  1 drivers
v00000189f9d27c70_0 .var "saved_is_execute", 0 0;
v00000189f9d27130_0 .var "saved_is_write", 0 0;
v00000189f9d27f90_0 .var "saved_vaddr", 31 0;
v00000189f9d26e10_0 .var "state", 2 0;
v00000189f9d26eb0_0 .var "tlb_fill_req", 0 0;
v00000189f9d27090_0 .net "tlb_hit", 0 0, v00000189f9d25e40_0;  1 drivers
v00000189f9d27950_0 .net "tlb_paddr", 31 0, v00000189f9d25580_0;  1 drivers
v00000189f9d26370_0 .net "tlb_perm", 6 0, v00000189f9d247c0_0;  1 drivers
v00000189f9d269b0_0 .var "tlb_perm_ok", 0 0;
v00000189f9d27770_0 .net "tlb_superpage", 0 0, v00000189f9d24720_0;  1 drivers
v00000189f9d265f0_0 .var "translate_done", 0 0;
v00000189f9d262d0_0 .net "translate_req", 0 0, v00000189f9d27590_0;  1 drivers
v00000189f9d279f0_0 .net "vaddr", 31 0, v00000189f9d27630_0;  1 drivers
v00000189f9d26690_0 .net "vpn0", 9 0, L_00000189f9d28ba0;  1 drivers
v00000189f9d27a90_0 .net "vpn1", 9 0, L_00000189f9d29000;  1 drivers
E_00000189f9973ec0/0 .event anyedge, v00000189f9d26e10_0, v00000189f9d262d0_0, v00000189f9d24540_0, v00000189f9d26020_0;
E_00000189f9973ec0/1 .event anyedge, v00000189f9d25e40_0, v00000189f9d269b0_0, v00000189f9d25580_0, v00000189f9d245e0_0;
E_00000189f9973ec0/2 .event anyedge, v00000189f9d25d00_0, v00000189f9d27d10_0, v00000189f9d27a90_0, v00000189f9d24ea0_0;
E_00000189f9973ec0/3 .event anyedge, v00000189f9d27bd0_0, v00000189f9d27bd0_0, v00000189f9d27bd0_0, v00000189f9d27bd0_0;
E_00000189f9973ec0/4 .event anyedge, v00000189f995d3e0_0, v00000189f9d26690_0, v00000189f9d25440_0, v00000189f995d8e0_0;
E_00000189f9973ec0/5 .event anyedge, v00000189f995d3e0_0, v00000189f9d244a0_0, v00000189f9d27c70_0, v00000189f9d27130_0;
E_00000189f9973ec0 .event/or E_00000189f9973ec0/0, E_00000189f9973ec0/1, E_00000189f9973ec0/2, E_00000189f9973ec0/3, E_00000189f9973ec0/4, E_00000189f9973ec0/5;
E_00000189f9973c80/0 .event anyedge, v00000189f9d25e40_0, v00000189f9d24c20_0, v00000189f9d247c0_0, v00000189f9d25d00_0;
E_00000189f9973c80/1 .event anyedge, v00000189f9d245e0_0, v00000189f9d247c0_0, v00000189f9d247c0_0, v00000189f9d247c0_0;
E_00000189f9973c80 .event/or E_00000189f9973c80/0, E_00000189f9973c80/1;
E_00000189f9973c00/0 .event anyedge, v00000189f9d24b80_0, v00000189f9d24b80_0, v00000189f9d24b80_0, v00000189f9d24c20_0;
E_00000189f9973c00/1 .event anyedge, v00000189f9d24b80_0, v00000189f9d27130_0, v00000189f9d27c70_0, v00000189f9d24b80_0;
E_00000189f9973c00/2 .event anyedge, v00000189f9d24b80_0, v00000189f9d24b80_0;
E_00000189f9973c00 .event/or E_00000189f9973c00/0, E_00000189f9973c00/1, E_00000189f9973c00/2;
L_00000189f9d29140 .part v00000189f9d24b80_0, 10, 22;
L_00000189f9d29000 .part v00000189f9d27f90_0, 22, 10;
L_00000189f9d28ba0 .part v00000189f9d27f90_0, 12, 10;
L_00000189f9d29960 .part v00000189f9d27f90_0, 0, 12;
L_00000189f9d29280 .part v00000189f9d27450_0, 0, 22;
L_00000189f9d28c40 .part v00000189f9d27f90_0, 12, 20;
L_00000189f9d28920 .part v00000189f9d24b80_0, 7, 1;
L_00000189f9d289c0 .part v00000189f9d24b80_0, 6, 1;
L_00000189f9d28ce0 .part v00000189f9d24b80_0, 5, 1;
L_00000189f9d293c0 .part v00000189f9d24b80_0, 4, 1;
L_00000189f9d28240 .part v00000189f9d24b80_0, 3, 1;
L_00000189f9d28a60 .part v00000189f9d24b80_0, 2, 1;
L_00000189f9d29fa0 .part v00000189f9d24b80_0, 1, 1;
LS_00000189f9d291e0_0_0 .concat [ 1 1 1 1], L_00000189f9d29fa0, L_00000189f9d28a60, L_00000189f9d28240, L_00000189f9d293c0;
LS_00000189f9d291e0_0_4 .concat [ 1 1 1 0], L_00000189f9d28ce0, L_00000189f9d289c0, L_00000189f9d28920;
L_00000189f9d291e0 .concat [ 4 3 0 0], LS_00000189f9d291e0_0_0, LS_00000189f9d291e0_0_4;
S_00000189f9920850 .scope module, "u_tlb" "tlb" 5 209, 6 6 0, S_00000189f98dbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "vaddr_i";
    .port_info 3 /INPUT 1 "lookup_req_i";
    .port_info 4 /OUTPUT 1 "hit_o";
    .port_info 5 /OUTPUT 32 "paddr_o";
    .port_info 6 /OUTPUT 7 "perm_o";
    .port_info 7 /OUTPUT 1 "is_superpage_o";
    .port_info 8 /INPUT 1 "fill_req_i";
    .port_info 9 /INPUT 20 "fill_vpn_i";
    .port_info 10 /INPUT 22 "fill_ppn_i";
    .port_info 11 /INPUT 7 "fill_perm_i";
    .port_info 12 /INPUT 1 "fill_superpage_i";
    .port_info 13 /INPUT 1 "flush_all_i";
    .port_info 14 /INPUT 1 "flush_vpn_i";
    .port_info 15 /INPUT 20 "flush_vpn_addr_i";
P_00000189f988a090 .param/l "ENTRIES" 0 6 7, +C4<00000000000000000000000000100000>;
P_00000189f988a0c8 .param/l "INDEX_WIDTH" 0 6 8, +C4<00000000000000000000000000000101>;
v00000189f995d5c0_0 .net "clk", 0 0, v00000189f9d26f50_0;  alias, 1 drivers
v00000189f995cf80_0 .var "entry_match", 31 0;
v00000189f995d7a0_0 .net "fill_perm_i", 6 0, L_00000189f9d291e0;  1 drivers
v00000189f995d3e0_0 .net "fill_ppn_i", 21 0, L_00000189f9d29140;  alias, 1 drivers
v00000189f995d840_0 .net "fill_req_i", 0 0, v00000189f9d26eb0_0;  1 drivers
v00000189f995d8e0_0 .net "fill_superpage_i", 0 0, v00000189f9d253a0_0;  1 drivers
v00000189f995d980_0 .net "fill_vpn_i", 19 0, L_00000189f9d28c40;  1 drivers
v00000189f9d24180_0 .net "flush_all_i", 0 0, v00000189f9d26410_0;  alias, 1 drivers
v00000189f9d25800_0 .net "flush_vpn_addr_i", 19 0, v00000189f9d264b0_0;  alias, 1 drivers
v00000189f9d254e0_0 .net "flush_vpn_i", 0 0, v00000189f9d26550_0;  alias, 1 drivers
v00000189f9d25620_0 .var "hit_idx", 4 0;
v00000189f9d25e40_0 .var "hit_o", 0 0;
v00000189f9d242c0_0 .var/i "i", 31 0;
v00000189f9d24720_0 .var "is_superpage_o", 0 0;
v00000189f9d25ee0_0 .var/i "j", 31 0;
v00000189f9d251c0_0 .net "lookup_req_i", 0 0, L_00000189f9925970;  1 drivers
v00000189f9d259e0_0 .net "lookup_vpn0", 9 0, L_00000189f9d28f60;  1 drivers
v00000189f9d24360_0 .net "lookup_vpn1", 9 0, L_00000189f9d29f00;  1 drivers
v00000189f9d24f40_0 .var "next_fill_idx", 4 0;
v00000189f9d25580_0 .var "paddr_o", 31 0;
v00000189f9d24d60_0 .net "page_offset", 11 0, L_00000189f9d281a0;  1 drivers
v00000189f9d25f80 .array "perm", 31 0, 6 0;
v00000189f9d247c0_0 .var "perm_o", 6 0;
v00000189f9d25080 .array "ppn", 31 0, 21 0;
v00000189f9d258a0_0 .net "rst", 0 0, v00000189f9d273b0_0;  alias, 1 drivers
v00000189f9d24860 .array "superpage", 31 0, 0 0;
v00000189f9d26020_0 .net "vaddr_i", 31 0, v00000189f9d27630_0;  alias, 1 drivers
v00000189f9d24900 .array "valid", 31 0, 0 0;
v00000189f9d25a80 .array "vpn0", 31 0, 9 0;
v00000189f9d24fe0 .array "vpn1", 31 0, 9 0;
E_00000189f9973e80 .event posedge, v00000189f9d258a0_0, v00000189f995d5c0_0;
v00000189f9d25f80_0 .array/port v00000189f9d25f80, 0;
v00000189f9d25f80_1 .array/port v00000189f9d25f80, 1;
E_00000189f99733c0/0 .event anyedge, v00000189f9d25e40_0, v00000189f9d25620_0, v00000189f9d25f80_0, v00000189f9d25f80_1;
v00000189f9d25f80_2 .array/port v00000189f9d25f80, 2;
v00000189f9d25f80_3 .array/port v00000189f9d25f80, 3;
v00000189f9d25f80_4 .array/port v00000189f9d25f80, 4;
v00000189f9d25f80_5 .array/port v00000189f9d25f80, 5;
E_00000189f99733c0/1 .event anyedge, v00000189f9d25f80_2, v00000189f9d25f80_3, v00000189f9d25f80_4, v00000189f9d25f80_5;
v00000189f9d25f80_6 .array/port v00000189f9d25f80, 6;
v00000189f9d25f80_7 .array/port v00000189f9d25f80, 7;
v00000189f9d25f80_8 .array/port v00000189f9d25f80, 8;
v00000189f9d25f80_9 .array/port v00000189f9d25f80, 9;
E_00000189f99733c0/2 .event anyedge, v00000189f9d25f80_6, v00000189f9d25f80_7, v00000189f9d25f80_8, v00000189f9d25f80_9;
v00000189f9d25f80_10 .array/port v00000189f9d25f80, 10;
v00000189f9d25f80_11 .array/port v00000189f9d25f80, 11;
v00000189f9d25f80_12 .array/port v00000189f9d25f80, 12;
v00000189f9d25f80_13 .array/port v00000189f9d25f80, 13;
E_00000189f99733c0/3 .event anyedge, v00000189f9d25f80_10, v00000189f9d25f80_11, v00000189f9d25f80_12, v00000189f9d25f80_13;
v00000189f9d25f80_14 .array/port v00000189f9d25f80, 14;
v00000189f9d25f80_15 .array/port v00000189f9d25f80, 15;
v00000189f9d25f80_16 .array/port v00000189f9d25f80, 16;
v00000189f9d25f80_17 .array/port v00000189f9d25f80, 17;
E_00000189f99733c0/4 .event anyedge, v00000189f9d25f80_14, v00000189f9d25f80_15, v00000189f9d25f80_16, v00000189f9d25f80_17;
v00000189f9d25f80_18 .array/port v00000189f9d25f80, 18;
v00000189f9d25f80_19 .array/port v00000189f9d25f80, 19;
v00000189f9d25f80_20 .array/port v00000189f9d25f80, 20;
v00000189f9d25f80_21 .array/port v00000189f9d25f80, 21;
E_00000189f99733c0/5 .event anyedge, v00000189f9d25f80_18, v00000189f9d25f80_19, v00000189f9d25f80_20, v00000189f9d25f80_21;
v00000189f9d25f80_22 .array/port v00000189f9d25f80, 22;
v00000189f9d25f80_23 .array/port v00000189f9d25f80, 23;
v00000189f9d25f80_24 .array/port v00000189f9d25f80, 24;
v00000189f9d25f80_25 .array/port v00000189f9d25f80, 25;
E_00000189f99733c0/6 .event anyedge, v00000189f9d25f80_22, v00000189f9d25f80_23, v00000189f9d25f80_24, v00000189f9d25f80_25;
v00000189f9d25f80_26 .array/port v00000189f9d25f80, 26;
v00000189f9d25f80_27 .array/port v00000189f9d25f80, 27;
v00000189f9d25f80_28 .array/port v00000189f9d25f80, 28;
v00000189f9d25f80_29 .array/port v00000189f9d25f80, 29;
E_00000189f99733c0/7 .event anyedge, v00000189f9d25f80_26, v00000189f9d25f80_27, v00000189f9d25f80_28, v00000189f9d25f80_29;
v00000189f9d25f80_30 .array/port v00000189f9d25f80, 30;
v00000189f9d25f80_31 .array/port v00000189f9d25f80, 31;
v00000189f9d24860_0 .array/port v00000189f9d24860, 0;
v00000189f9d24860_1 .array/port v00000189f9d24860, 1;
E_00000189f99733c0/8 .event anyedge, v00000189f9d25f80_30, v00000189f9d25f80_31, v00000189f9d24860_0, v00000189f9d24860_1;
v00000189f9d24860_2 .array/port v00000189f9d24860, 2;
v00000189f9d24860_3 .array/port v00000189f9d24860, 3;
v00000189f9d24860_4 .array/port v00000189f9d24860, 4;
v00000189f9d24860_5 .array/port v00000189f9d24860, 5;
E_00000189f99733c0/9 .event anyedge, v00000189f9d24860_2, v00000189f9d24860_3, v00000189f9d24860_4, v00000189f9d24860_5;
v00000189f9d24860_6 .array/port v00000189f9d24860, 6;
v00000189f9d24860_7 .array/port v00000189f9d24860, 7;
v00000189f9d24860_8 .array/port v00000189f9d24860, 8;
v00000189f9d24860_9 .array/port v00000189f9d24860, 9;
E_00000189f99733c0/10 .event anyedge, v00000189f9d24860_6, v00000189f9d24860_7, v00000189f9d24860_8, v00000189f9d24860_9;
v00000189f9d24860_10 .array/port v00000189f9d24860, 10;
v00000189f9d24860_11 .array/port v00000189f9d24860, 11;
v00000189f9d24860_12 .array/port v00000189f9d24860, 12;
v00000189f9d24860_13 .array/port v00000189f9d24860, 13;
E_00000189f99733c0/11 .event anyedge, v00000189f9d24860_10, v00000189f9d24860_11, v00000189f9d24860_12, v00000189f9d24860_13;
v00000189f9d24860_14 .array/port v00000189f9d24860, 14;
v00000189f9d24860_15 .array/port v00000189f9d24860, 15;
v00000189f9d24860_16 .array/port v00000189f9d24860, 16;
v00000189f9d24860_17 .array/port v00000189f9d24860, 17;
E_00000189f99733c0/12 .event anyedge, v00000189f9d24860_14, v00000189f9d24860_15, v00000189f9d24860_16, v00000189f9d24860_17;
v00000189f9d24860_18 .array/port v00000189f9d24860, 18;
v00000189f9d24860_19 .array/port v00000189f9d24860, 19;
v00000189f9d24860_20 .array/port v00000189f9d24860, 20;
v00000189f9d24860_21 .array/port v00000189f9d24860, 21;
E_00000189f99733c0/13 .event anyedge, v00000189f9d24860_18, v00000189f9d24860_19, v00000189f9d24860_20, v00000189f9d24860_21;
v00000189f9d24860_22 .array/port v00000189f9d24860, 22;
v00000189f9d24860_23 .array/port v00000189f9d24860, 23;
v00000189f9d24860_24 .array/port v00000189f9d24860, 24;
v00000189f9d24860_25 .array/port v00000189f9d24860, 25;
E_00000189f99733c0/14 .event anyedge, v00000189f9d24860_22, v00000189f9d24860_23, v00000189f9d24860_24, v00000189f9d24860_25;
v00000189f9d24860_26 .array/port v00000189f9d24860, 26;
v00000189f9d24860_27 .array/port v00000189f9d24860, 27;
v00000189f9d24860_28 .array/port v00000189f9d24860, 28;
v00000189f9d24860_29 .array/port v00000189f9d24860, 29;
E_00000189f99733c0/15 .event anyedge, v00000189f9d24860_26, v00000189f9d24860_27, v00000189f9d24860_28, v00000189f9d24860_29;
v00000189f9d24860_30 .array/port v00000189f9d24860, 30;
v00000189f9d24860_31 .array/port v00000189f9d24860, 31;
v00000189f9d25080_0 .array/port v00000189f9d25080, 0;
v00000189f9d25080_1 .array/port v00000189f9d25080, 1;
E_00000189f99733c0/16 .event anyedge, v00000189f9d24860_30, v00000189f9d24860_31, v00000189f9d25080_0, v00000189f9d25080_1;
v00000189f9d25080_2 .array/port v00000189f9d25080, 2;
v00000189f9d25080_3 .array/port v00000189f9d25080, 3;
v00000189f9d25080_4 .array/port v00000189f9d25080, 4;
v00000189f9d25080_5 .array/port v00000189f9d25080, 5;
E_00000189f99733c0/17 .event anyedge, v00000189f9d25080_2, v00000189f9d25080_3, v00000189f9d25080_4, v00000189f9d25080_5;
v00000189f9d25080_6 .array/port v00000189f9d25080, 6;
v00000189f9d25080_7 .array/port v00000189f9d25080, 7;
v00000189f9d25080_8 .array/port v00000189f9d25080, 8;
v00000189f9d25080_9 .array/port v00000189f9d25080, 9;
E_00000189f99733c0/18 .event anyedge, v00000189f9d25080_6, v00000189f9d25080_7, v00000189f9d25080_8, v00000189f9d25080_9;
v00000189f9d25080_10 .array/port v00000189f9d25080, 10;
v00000189f9d25080_11 .array/port v00000189f9d25080, 11;
v00000189f9d25080_12 .array/port v00000189f9d25080, 12;
v00000189f9d25080_13 .array/port v00000189f9d25080, 13;
E_00000189f99733c0/19 .event anyedge, v00000189f9d25080_10, v00000189f9d25080_11, v00000189f9d25080_12, v00000189f9d25080_13;
v00000189f9d25080_14 .array/port v00000189f9d25080, 14;
v00000189f9d25080_15 .array/port v00000189f9d25080, 15;
v00000189f9d25080_16 .array/port v00000189f9d25080, 16;
v00000189f9d25080_17 .array/port v00000189f9d25080, 17;
E_00000189f99733c0/20 .event anyedge, v00000189f9d25080_14, v00000189f9d25080_15, v00000189f9d25080_16, v00000189f9d25080_17;
v00000189f9d25080_18 .array/port v00000189f9d25080, 18;
v00000189f9d25080_19 .array/port v00000189f9d25080, 19;
v00000189f9d25080_20 .array/port v00000189f9d25080, 20;
v00000189f9d25080_21 .array/port v00000189f9d25080, 21;
E_00000189f99733c0/21 .event anyedge, v00000189f9d25080_18, v00000189f9d25080_19, v00000189f9d25080_20, v00000189f9d25080_21;
v00000189f9d25080_22 .array/port v00000189f9d25080, 22;
v00000189f9d25080_23 .array/port v00000189f9d25080, 23;
v00000189f9d25080_24 .array/port v00000189f9d25080, 24;
v00000189f9d25080_25 .array/port v00000189f9d25080, 25;
E_00000189f99733c0/22 .event anyedge, v00000189f9d25080_22, v00000189f9d25080_23, v00000189f9d25080_24, v00000189f9d25080_25;
v00000189f9d25080_26 .array/port v00000189f9d25080, 26;
v00000189f9d25080_27 .array/port v00000189f9d25080, 27;
v00000189f9d25080_28 .array/port v00000189f9d25080, 28;
v00000189f9d25080_29 .array/port v00000189f9d25080, 29;
E_00000189f99733c0/23 .event anyedge, v00000189f9d25080_26, v00000189f9d25080_27, v00000189f9d25080_28, v00000189f9d25080_29;
v00000189f9d25080_30 .array/port v00000189f9d25080, 30;
v00000189f9d25080_31 .array/port v00000189f9d25080, 31;
E_00000189f99733c0/24 .event anyedge, v00000189f9d25080_30, v00000189f9d25080_31, v00000189f9d259e0_0, v00000189f9d24d60_0;
E_00000189f99733c0/25 .event anyedge, v00000189f9d25080_0, v00000189f9d25080_1, v00000189f9d25080_2, v00000189f9d25080_3;
E_00000189f99733c0/26 .event anyedge, v00000189f9d25080_4, v00000189f9d25080_5, v00000189f9d25080_6, v00000189f9d25080_7;
E_00000189f99733c0/27 .event anyedge, v00000189f9d25080_8, v00000189f9d25080_9, v00000189f9d25080_10, v00000189f9d25080_11;
E_00000189f99733c0/28 .event anyedge, v00000189f9d25080_12, v00000189f9d25080_13, v00000189f9d25080_14, v00000189f9d25080_15;
E_00000189f99733c0/29 .event anyedge, v00000189f9d25080_16, v00000189f9d25080_17, v00000189f9d25080_18, v00000189f9d25080_19;
E_00000189f99733c0/30 .event anyedge, v00000189f9d25080_20, v00000189f9d25080_21, v00000189f9d25080_22, v00000189f9d25080_23;
E_00000189f99733c0/31 .event anyedge, v00000189f9d25080_24, v00000189f9d25080_25, v00000189f9d25080_26, v00000189f9d25080_27;
E_00000189f99733c0/32 .event anyedge, v00000189f9d25080_28, v00000189f9d25080_29, v00000189f9d25080_30, v00000189f9d25080_31;
E_00000189f99733c0 .event/or E_00000189f99733c0/0, E_00000189f99733c0/1, E_00000189f99733c0/2, E_00000189f99733c0/3, E_00000189f99733c0/4, E_00000189f99733c0/5, E_00000189f99733c0/6, E_00000189f99733c0/7, E_00000189f99733c0/8, E_00000189f99733c0/9, E_00000189f99733c0/10, E_00000189f99733c0/11, E_00000189f99733c0/12, E_00000189f99733c0/13, E_00000189f99733c0/14, E_00000189f99733c0/15, E_00000189f99733c0/16, E_00000189f99733c0/17, E_00000189f99733c0/18, E_00000189f99733c0/19, E_00000189f99733c0/20, E_00000189f99733c0/21, E_00000189f99733c0/22, E_00000189f99733c0/23, E_00000189f99733c0/24, E_00000189f99733c0/25, E_00000189f99733c0/26, E_00000189f99733c0/27, E_00000189f99733c0/28, E_00000189f99733c0/29, E_00000189f99733c0/30, E_00000189f99733c0/31, E_00000189f99733c0/32;
E_00000189f9973200 .event anyedge, v00000189f995cf80_0, v00000189f9d242c0_0;
v00000189f9d24900_0 .array/port v00000189f9d24900, 0;
v00000189f9d24900_1 .array/port v00000189f9d24900, 1;
v00000189f9d24900_2 .array/port v00000189f9d24900, 2;
v00000189f9d24900_3 .array/port v00000189f9d24900, 3;
E_00000189f9973540/0 .event anyedge, v00000189f9d24900_0, v00000189f9d24900_1, v00000189f9d24900_2, v00000189f9d24900_3;
v00000189f9d24900_4 .array/port v00000189f9d24900, 4;
v00000189f9d24900_5 .array/port v00000189f9d24900, 5;
v00000189f9d24900_6 .array/port v00000189f9d24900, 6;
v00000189f9d24900_7 .array/port v00000189f9d24900, 7;
E_00000189f9973540/1 .event anyedge, v00000189f9d24900_4, v00000189f9d24900_5, v00000189f9d24900_6, v00000189f9d24900_7;
v00000189f9d24900_8 .array/port v00000189f9d24900, 8;
v00000189f9d24900_9 .array/port v00000189f9d24900, 9;
v00000189f9d24900_10 .array/port v00000189f9d24900, 10;
v00000189f9d24900_11 .array/port v00000189f9d24900, 11;
E_00000189f9973540/2 .event anyedge, v00000189f9d24900_8, v00000189f9d24900_9, v00000189f9d24900_10, v00000189f9d24900_11;
v00000189f9d24900_12 .array/port v00000189f9d24900, 12;
v00000189f9d24900_13 .array/port v00000189f9d24900, 13;
v00000189f9d24900_14 .array/port v00000189f9d24900, 14;
v00000189f9d24900_15 .array/port v00000189f9d24900, 15;
E_00000189f9973540/3 .event anyedge, v00000189f9d24900_12, v00000189f9d24900_13, v00000189f9d24900_14, v00000189f9d24900_15;
v00000189f9d24900_16 .array/port v00000189f9d24900, 16;
v00000189f9d24900_17 .array/port v00000189f9d24900, 17;
v00000189f9d24900_18 .array/port v00000189f9d24900, 18;
v00000189f9d24900_19 .array/port v00000189f9d24900, 19;
E_00000189f9973540/4 .event anyedge, v00000189f9d24900_16, v00000189f9d24900_17, v00000189f9d24900_18, v00000189f9d24900_19;
v00000189f9d24900_20 .array/port v00000189f9d24900, 20;
v00000189f9d24900_21 .array/port v00000189f9d24900, 21;
v00000189f9d24900_22 .array/port v00000189f9d24900, 22;
v00000189f9d24900_23 .array/port v00000189f9d24900, 23;
E_00000189f9973540/5 .event anyedge, v00000189f9d24900_20, v00000189f9d24900_21, v00000189f9d24900_22, v00000189f9d24900_23;
v00000189f9d24900_24 .array/port v00000189f9d24900, 24;
v00000189f9d24900_25 .array/port v00000189f9d24900, 25;
v00000189f9d24900_26 .array/port v00000189f9d24900, 26;
v00000189f9d24900_27 .array/port v00000189f9d24900, 27;
E_00000189f9973540/6 .event anyedge, v00000189f9d24900_24, v00000189f9d24900_25, v00000189f9d24900_26, v00000189f9d24900_27;
v00000189f9d24900_28 .array/port v00000189f9d24900, 28;
v00000189f9d24900_29 .array/port v00000189f9d24900, 29;
v00000189f9d24900_30 .array/port v00000189f9d24900, 30;
v00000189f9d24900_31 .array/port v00000189f9d24900, 31;
E_00000189f9973540/7 .event anyedge, v00000189f9d24900_28, v00000189f9d24900_29, v00000189f9d24900_30, v00000189f9d24900_31;
E_00000189f9973540/8 .event anyedge, v00000189f9d24860_0, v00000189f9d24860_1, v00000189f9d24860_2, v00000189f9d24860_3;
E_00000189f9973540/9 .event anyedge, v00000189f9d24860_4, v00000189f9d24860_5, v00000189f9d24860_6, v00000189f9d24860_7;
E_00000189f9973540/10 .event anyedge, v00000189f9d24860_8, v00000189f9d24860_9, v00000189f9d24860_10, v00000189f9d24860_11;
E_00000189f9973540/11 .event anyedge, v00000189f9d24860_12, v00000189f9d24860_13, v00000189f9d24860_14, v00000189f9d24860_15;
E_00000189f9973540/12 .event anyedge, v00000189f9d24860_16, v00000189f9d24860_17, v00000189f9d24860_18, v00000189f9d24860_19;
E_00000189f9973540/13 .event anyedge, v00000189f9d24860_20, v00000189f9d24860_21, v00000189f9d24860_22, v00000189f9d24860_23;
E_00000189f9973540/14 .event anyedge, v00000189f9d24860_24, v00000189f9d24860_25, v00000189f9d24860_26, v00000189f9d24860_27;
E_00000189f9973540/15 .event anyedge, v00000189f9d24860_28, v00000189f9d24860_29, v00000189f9d24860_30, v00000189f9d24860_31;
v00000189f9d24fe0_0 .array/port v00000189f9d24fe0, 0;
v00000189f9d24fe0_1 .array/port v00000189f9d24fe0, 1;
v00000189f9d24fe0_2 .array/port v00000189f9d24fe0, 2;
v00000189f9d24fe0_3 .array/port v00000189f9d24fe0, 3;
E_00000189f9973540/16 .event anyedge, v00000189f9d24fe0_0, v00000189f9d24fe0_1, v00000189f9d24fe0_2, v00000189f9d24fe0_3;
v00000189f9d24fe0_4 .array/port v00000189f9d24fe0, 4;
v00000189f9d24fe0_5 .array/port v00000189f9d24fe0, 5;
v00000189f9d24fe0_6 .array/port v00000189f9d24fe0, 6;
v00000189f9d24fe0_7 .array/port v00000189f9d24fe0, 7;
E_00000189f9973540/17 .event anyedge, v00000189f9d24fe0_4, v00000189f9d24fe0_5, v00000189f9d24fe0_6, v00000189f9d24fe0_7;
v00000189f9d24fe0_8 .array/port v00000189f9d24fe0, 8;
v00000189f9d24fe0_9 .array/port v00000189f9d24fe0, 9;
v00000189f9d24fe0_10 .array/port v00000189f9d24fe0, 10;
v00000189f9d24fe0_11 .array/port v00000189f9d24fe0, 11;
E_00000189f9973540/18 .event anyedge, v00000189f9d24fe0_8, v00000189f9d24fe0_9, v00000189f9d24fe0_10, v00000189f9d24fe0_11;
v00000189f9d24fe0_12 .array/port v00000189f9d24fe0, 12;
v00000189f9d24fe0_13 .array/port v00000189f9d24fe0, 13;
v00000189f9d24fe0_14 .array/port v00000189f9d24fe0, 14;
v00000189f9d24fe0_15 .array/port v00000189f9d24fe0, 15;
E_00000189f9973540/19 .event anyedge, v00000189f9d24fe0_12, v00000189f9d24fe0_13, v00000189f9d24fe0_14, v00000189f9d24fe0_15;
v00000189f9d24fe0_16 .array/port v00000189f9d24fe0, 16;
v00000189f9d24fe0_17 .array/port v00000189f9d24fe0, 17;
v00000189f9d24fe0_18 .array/port v00000189f9d24fe0, 18;
v00000189f9d24fe0_19 .array/port v00000189f9d24fe0, 19;
E_00000189f9973540/20 .event anyedge, v00000189f9d24fe0_16, v00000189f9d24fe0_17, v00000189f9d24fe0_18, v00000189f9d24fe0_19;
v00000189f9d24fe0_20 .array/port v00000189f9d24fe0, 20;
v00000189f9d24fe0_21 .array/port v00000189f9d24fe0, 21;
v00000189f9d24fe0_22 .array/port v00000189f9d24fe0, 22;
v00000189f9d24fe0_23 .array/port v00000189f9d24fe0, 23;
E_00000189f9973540/21 .event anyedge, v00000189f9d24fe0_20, v00000189f9d24fe0_21, v00000189f9d24fe0_22, v00000189f9d24fe0_23;
v00000189f9d24fe0_24 .array/port v00000189f9d24fe0, 24;
v00000189f9d24fe0_25 .array/port v00000189f9d24fe0, 25;
v00000189f9d24fe0_26 .array/port v00000189f9d24fe0, 26;
v00000189f9d24fe0_27 .array/port v00000189f9d24fe0, 27;
E_00000189f9973540/22 .event anyedge, v00000189f9d24fe0_24, v00000189f9d24fe0_25, v00000189f9d24fe0_26, v00000189f9d24fe0_27;
v00000189f9d24fe0_28 .array/port v00000189f9d24fe0, 28;
v00000189f9d24fe0_29 .array/port v00000189f9d24fe0, 29;
v00000189f9d24fe0_30 .array/port v00000189f9d24fe0, 30;
v00000189f9d24fe0_31 .array/port v00000189f9d24fe0, 31;
E_00000189f9973540/23 .event anyedge, v00000189f9d24fe0_28, v00000189f9d24fe0_29, v00000189f9d24fe0_30, v00000189f9d24fe0_31;
v00000189f9d25a80_0 .array/port v00000189f9d25a80, 0;
v00000189f9d25a80_1 .array/port v00000189f9d25a80, 1;
v00000189f9d25a80_2 .array/port v00000189f9d25a80, 2;
E_00000189f9973540/24 .event anyedge, v00000189f9d24360_0, v00000189f9d25a80_0, v00000189f9d25a80_1, v00000189f9d25a80_2;
v00000189f9d25a80_3 .array/port v00000189f9d25a80, 3;
v00000189f9d25a80_4 .array/port v00000189f9d25a80, 4;
v00000189f9d25a80_5 .array/port v00000189f9d25a80, 5;
v00000189f9d25a80_6 .array/port v00000189f9d25a80, 6;
E_00000189f9973540/25 .event anyedge, v00000189f9d25a80_3, v00000189f9d25a80_4, v00000189f9d25a80_5, v00000189f9d25a80_6;
v00000189f9d25a80_7 .array/port v00000189f9d25a80, 7;
v00000189f9d25a80_8 .array/port v00000189f9d25a80, 8;
v00000189f9d25a80_9 .array/port v00000189f9d25a80, 9;
v00000189f9d25a80_10 .array/port v00000189f9d25a80, 10;
E_00000189f9973540/26 .event anyedge, v00000189f9d25a80_7, v00000189f9d25a80_8, v00000189f9d25a80_9, v00000189f9d25a80_10;
v00000189f9d25a80_11 .array/port v00000189f9d25a80, 11;
v00000189f9d25a80_12 .array/port v00000189f9d25a80, 12;
v00000189f9d25a80_13 .array/port v00000189f9d25a80, 13;
v00000189f9d25a80_14 .array/port v00000189f9d25a80, 14;
E_00000189f9973540/27 .event anyedge, v00000189f9d25a80_11, v00000189f9d25a80_12, v00000189f9d25a80_13, v00000189f9d25a80_14;
v00000189f9d25a80_15 .array/port v00000189f9d25a80, 15;
v00000189f9d25a80_16 .array/port v00000189f9d25a80, 16;
v00000189f9d25a80_17 .array/port v00000189f9d25a80, 17;
v00000189f9d25a80_18 .array/port v00000189f9d25a80, 18;
E_00000189f9973540/28 .event anyedge, v00000189f9d25a80_15, v00000189f9d25a80_16, v00000189f9d25a80_17, v00000189f9d25a80_18;
v00000189f9d25a80_19 .array/port v00000189f9d25a80, 19;
v00000189f9d25a80_20 .array/port v00000189f9d25a80, 20;
v00000189f9d25a80_21 .array/port v00000189f9d25a80, 21;
v00000189f9d25a80_22 .array/port v00000189f9d25a80, 22;
E_00000189f9973540/29 .event anyedge, v00000189f9d25a80_19, v00000189f9d25a80_20, v00000189f9d25a80_21, v00000189f9d25a80_22;
v00000189f9d25a80_23 .array/port v00000189f9d25a80, 23;
v00000189f9d25a80_24 .array/port v00000189f9d25a80, 24;
v00000189f9d25a80_25 .array/port v00000189f9d25a80, 25;
v00000189f9d25a80_26 .array/port v00000189f9d25a80, 26;
E_00000189f9973540/30 .event anyedge, v00000189f9d25a80_23, v00000189f9d25a80_24, v00000189f9d25a80_25, v00000189f9d25a80_26;
v00000189f9d25a80_27 .array/port v00000189f9d25a80, 27;
v00000189f9d25a80_28 .array/port v00000189f9d25a80, 28;
v00000189f9d25a80_29 .array/port v00000189f9d25a80, 29;
v00000189f9d25a80_30 .array/port v00000189f9d25a80, 30;
E_00000189f9973540/31 .event anyedge, v00000189f9d25a80_27, v00000189f9d25a80_28, v00000189f9d25a80_29, v00000189f9d25a80_30;
v00000189f9d25a80_31 .array/port v00000189f9d25a80, 31;
E_00000189f9973540/32 .event anyedge, v00000189f9d25a80_31, v00000189f9d259e0_0;
E_00000189f9973540 .event/or E_00000189f9973540/0, E_00000189f9973540/1, E_00000189f9973540/2, E_00000189f9973540/3, E_00000189f9973540/4, E_00000189f9973540/5, E_00000189f9973540/6, E_00000189f9973540/7, E_00000189f9973540/8, E_00000189f9973540/9, E_00000189f9973540/10, E_00000189f9973540/11, E_00000189f9973540/12, E_00000189f9973540/13, E_00000189f9973540/14, E_00000189f9973540/15, E_00000189f9973540/16, E_00000189f9973540/17, E_00000189f9973540/18, E_00000189f9973540/19, E_00000189f9973540/20, E_00000189f9973540/21, E_00000189f9973540/22, E_00000189f9973540/23, E_00000189f9973540/24, E_00000189f9973540/25, E_00000189f9973540/26, E_00000189f9973540/27, E_00000189f9973540/28, E_00000189f9973540/29, E_00000189f9973540/30, E_00000189f9973540/31, E_00000189f9973540/32;
L_00000189f9d29f00 .part v00000189f9d27630_0, 22, 10;
L_00000189f9d28f60 .part v00000189f9d27630_0, 12, 10;
L_00000189f9d281a0 .part v00000189f9d27630_0, 0, 12;
S_00000189f998dc00 .scope task, "setup_page_table" "setup_page_table" 4 97, 4 97 0, S_00000189f9951e80;
 .timescale -9 -12;
v00000189f9d27db0_0 .var/i "i", 31 0;
TD_mmu_tb.setup_page_table ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27db0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000189f9d27db0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000189f9d27db0_0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %load/vec4 v00000189f9d27db0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d27db0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 536870913, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 537133311, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 536871167, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %vpi_call/w 4 129 "$display", "[SETUP] Page table initialized" {0 0 0};
    %end;
S_00000189f998dd90 .scope autotask, "test_translation" "test_translation" 4 133, 4 133 0, S_00000189f9951e80;
 .timescale -9 -12;
v00000189f9d276d0_0 .var "execute", 0 0;
v00000189f9d271d0_0 .var "expect_fault", 0 0;
v00000189f9d27ef0_0 .var "expected_pa", 31 0;
v00000189f9d27e50_0 .var/str "test_name";
v00000189f9d28030_0 .var "va", 31 0;
v00000189f9d26190_0 .var/i "wait_cycles", 31 0;
v00000189f9d26230_0 .var "write", 0 0;
TD_mmu_tb.test_translation ;
    %load/vec4 v00000189f9d28030_0;
    %store/vec4 v00000189f9d27630_0, 0, 32;
    %load/vec4 v00000189f9d26230_0;
    %store/vec4 v00000189f9d27270_0, 0, 1;
    %load/vec4 v00000189f9d276d0_0;
    %store/vec4 v00000189f9d267d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d27590_0, 0, 1;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d27590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d26190_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000189f9d26190_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_1.4, 5;
    %load/vec4 v00000189f9d274f0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_00000189f9973a00;
    %load/vec4 v00000189f9d26190_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d26190_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v00000189f9d274f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %vpi_call/w 4 159 "$display", "[FAIL] %s: Translation timeout", v00000189f9d27e50_0 {0 0 0};
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000189f9d271d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v00000189f9d26910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call/w 4 162 "$display", "[PASS] %s: Page fault detected (type=%0d)", v00000189f9d27e50_0, v00000189f9d26730_0 {0 0 0};
    %jmp T_1.10;
T_1.9 ;
    %vpi_call/w 4 164 "$display", "[FAIL] %s: Expected page fault but got paddr=0x%08x", v00000189f9d27e50_0, v00000189f9d26870_0 {0 0 0};
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000189f9d26910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %vpi_call/w 4 168 "$display", "[FAIL] %s: Unexpected page fault (type=%0d)", v00000189f9d27e50_0, v00000189f9d26730_0 {0 0 0};
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v00000189f9d26870_0;
    %load/vec4 v00000189f9d27ef0_0;
    %cmp/e;
    %jmp/0xz  T_1.13, 6;
    %vpi_call/w 4 170 "$display", "[PASS] %s: VA=0x%08x -> PA=0x%08x", v00000189f9d27e50_0, v00000189f9d28030_0, v00000189f9d26870_0 {0 0 0};
    %jmp T_1.14;
T_1.13 ;
    %vpi_call/w 4 172 "$display", "[FAIL] %s: Expected PA=0x%08x, got PA=0x%08x", v00000189f9d27e50_0, v00000189f9d27ef0_0, v00000189f9d26870_0 {0 0 0};
T_1.14 ;
T_1.12 ;
T_1.8 ;
T_1.6 ;
    %wait E_00000189f9973a00;
    %end;
    .scope S_00000189f9920850;
T_2 ;
Ewait_0 .event/or E_00000189f9973540, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f995cf80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d242c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000189f9d242c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %load/vec4a v00000189f9d24900, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %load/vec4a v00000189f9d24860, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %load/vec4a v00000189f9d24fe0, 4;
    %load/vec4 v00000189f9d24360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %store/vec4 v00000189f995cf80_0, 4, 1;
    %jmp T_2.5;
T_2.4 ;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %load/vec4a v00000189f9d24fe0, 4;
    %load/vec4 v00000189f9d24360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %load/vec4a v00000189f9d25a80, 4;
    %load/vec4 v00000189f9d259e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %ix/getv/s 4, v00000189f9d242c0_0;
    %store/vec4 v00000189f995cf80_0, 4, 1;
T_2.5 ;
T_2.2 ;
    %load/vec4 v00000189f9d242c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d242c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000189f9920850;
T_3 ;
Ewait_1 .event/or E_00000189f9973200, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000189f995cf80_0;
    %or/r;
    %store/vec4 v00000189f9d25e40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000189f9d25620_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d242c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000189f9d242c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000189f995cf80_0;
    %load/vec4 v00000189f9d242c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000189f9d242c0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000189f9d25620_0, 0, 5;
T_3.2 ;
    %load/vec4 v00000189f9d242c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d242c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000189f9920850;
T_4 ;
Ewait_2 .event/or E_00000189f99733c0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d25580_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000189f9d247c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d24720_0, 0, 1;
    %load/vec4 v00000189f9d25e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000189f9d25620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000189f9d25f80, 4;
    %store/vec4 v00000189f9d247c0_0, 0, 7;
    %load/vec4 v00000189f9d25620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000189f9d24860, 4;
    %store/vec4 v00000189f9d24720_0, 0, 1;
    %load/vec4 v00000189f9d25620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000189f9d24860, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000189f9d25620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000189f9d25080, 4;
    %parti/s 12, 10, 5;
    %load/vec4 v00000189f9d259e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000189f9d24d60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000189f9d25580_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000189f9d25620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000189f9d25080, 4;
    %load/vec4 v00000189f9d24d60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000189f9d25580_0, 0, 32;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000189f9920850;
T_5 ;
    %wait E_00000189f9973e80;
    %load/vec4 v00000189f9d258a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000189f9d25ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000189f9d25ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24900, 0, 4;
    %load/vec4 v00000189f9d25ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189f9d24f40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000189f9d24180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
T_5.6 ;
    %load/vec4 v00000189f9d25ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000189f9d25ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24900, 0, 4;
    %load/vec4 v00000189f9d25ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000189f9d254e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
T_5.10 ;
    %load/vec4 v00000189f9d25ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.11, 5;
    %ix/getv/s 4, v00000189f9d25ee0_0;
    %load/vec4a v00000189f9d24900, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %ix/getv/s 4, v00000189f9d25ee0_0;
    %load/vec4a v00000189f9d24860, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %ix/getv/s 4, v00000189f9d25ee0_0;
    %load/vec4a v00000189f9d24fe0, 4;
    %load/vec4 v00000189f9d25800_0;
    %parti/s 10, 10, 5;
    %cmp/e;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000189f9d25ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24900, 0, 4;
T_5.16 ;
    %jmp T_5.15;
T_5.14 ;
    %ix/getv/s 4, v00000189f9d25ee0_0;
    %load/vec4a v00000189f9d24fe0, 4;
    %ix/getv/s 4, v00000189f9d25ee0_0;
    %load/vec4a v00000189f9d25a80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000189f9d25800_0;
    %cmp/e;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000189f9d25ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24900, 0, 4;
T_5.18 ;
T_5.15 ;
T_5.12 ;
    %load/vec4 v00000189f9d25ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189f9d25ee0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000189f995d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24900, 0, 4;
    %load/vec4 v00000189f995d8e0_0;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24860, 0, 4;
    %load/vec4 v00000189f995d980_0;
    %parti/s 10, 10, 5;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d24fe0, 0, 4;
    %load/vec4 v00000189f995d980_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d25a80, 0, 4;
    %load/vec4 v00000189f995d3e0_0;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d25080, 0, 4;
    %load/vec4 v00000189f995d7a0_0;
    %load/vec4 v00000189f9d24f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189f9d25f80, 0, 4;
    %load/vec4 v00000189f9d24f40_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189f9d24f40_0, 0;
T_5.20 ;
T_5.9 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000189f98dbbc0;
T_6 ;
    %wait E_00000189f9973e80;
    %load/vec4 v00000189f9d26a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000189f9d26e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189f9d27f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d27130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d27c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189f9d24b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d253a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000189f9d24a40_0;
    %assign/vec4 v00000189f9d26e10_0, 0;
    %load/vec4 v00000189f9d26e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00000189f9d262d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %load/vec4 v00000189f9d24540_0;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v00000189f9d27090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_6.12, 8;
    %load/vec4 v00000189f9d269b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.12;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v00000189f9d279f0_0;
    %assign/vec4 v00000189f9d27f90_0, 0;
    %load/vec4 v00000189f9d25d00_0;
    %assign/vec4 v00000189f9d27130_0, 0;
    %load/vec4 v00000189f9d245e0_0;
    %assign/vec4 v00000189f9d27c70_0, 0;
T_6.10 ;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00000189f9d24ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v00000189f9d27bd0_0;
    %assign/vec4 v00000189f9d24b80_0, 0;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 3, 3;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189f9d253a0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d253a0_0, 0;
T_6.16 ;
T_6.13 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v00000189f9d24ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v00000189f9d27bd0_0;
    %assign/vec4 v00000189f9d24b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d253a0_0, 0;
T_6.17 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000189f98dbbc0;
T_7 ;
Ewait_3 .event/or E_00000189f9973c00, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000189f9d24cc0_0, 0, 1;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 3, 3;
    %or;
    %store/vec4 v00000189f9d24680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
    %load/vec4 v00000189f9d24cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000189f9d24680_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000189f9d24c20_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.3 ;
    %load/vec4 v00000189f9d27130_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.9, 10;
    %load/vec4 v00000189f9d27c70_0;
    %nor/r;
    %and;
T_7.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.6 ;
    %load/vec4 v00000189f9d27130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.10 ;
    %load/vec4 v00000189f9d27c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.13 ;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.16 ;
    %load/vec4 v00000189f9d27130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v00000189f9d24b80_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d25440_0, 0, 1;
T_7.18 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000189f98dbbc0;
T_8 ;
Ewait_4 .event/or E_00000189f9973c80, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d269b0_0, 0, 1;
    %load/vec4 v00000189f9d27090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000189f9d24c20_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v00000189f9d26370_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d269b0_0, 0, 1;
T_8.2 ;
    %load/vec4 v00000189f9d25d00_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v00000189f9d245e0_0;
    %nor/r;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v00000189f9d26370_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d269b0_0, 0, 1;
T_8.5 ;
    %load/vec4 v00000189f9d25d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v00000189f9d26370_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d269b0_0, 0, 1;
T_8.9 ;
    %load/vec4 v00000189f9d245e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v00000189f9d26370_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d269b0_0, 0, 1;
T_8.12 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000189f98dbbc0;
T_9 ;
Ewait_5 .event/or E_00000189f9973ec0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000189f9d26e10_0;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d27810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d25da0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d24e00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26eb0_0, 0, 1;
    %load/vec4 v00000189f9d26e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v00000189f9d262d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v00000189f9d24540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v00000189f9d279f0_0;
    %store/vec4 v00000189f9d25da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v00000189f9d27090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.15, 9;
    %load/vec4 v00000189f9d269b0_0;
    %and;
T_9.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v00000189f9d27950_0;
    %store/vec4 v00000189f9d25da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v00000189f9d27090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.18, 9;
    %load/vec4 v00000189f9d269b0_0;
    %nor/r;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d24e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %load/vec4 v00000189f9d245e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v00000189f9d25d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
T_9.22 ;
T_9.20 ;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
T_9.17 ;
T_9.14 ;
T_9.12 ;
T_9.9 ;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v00000189f9d27d10_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000189f9d27a90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 34;
    %add;
    %pad/u 32;
    %store/vec4 v00000189f9d27b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d27810_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v00000189f9d24ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.26;
T_9.25 ;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 3, 3;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 10, 10, 5;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
T_9.30 ;
    %jmp T_9.28;
T_9.27 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
T_9.28 ;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v00000189f9d27d10_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000189f9d27a90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 34;
    %add;
    %pad/u 32;
    %store/vec4 v00000189f9d27b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d27810_0, 0, 1;
T_9.24 ;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000189f9d24ae0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000189f9d26690_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 34;
    %add;
    %pad/u 32;
    %store/vec4 v00000189f9d27b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d27810_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000189f9d24ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000189f9d27bd0_0;
    %parti/s 1, 3, 3;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
T_9.36 ;
T_9.34 ;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v00000189f9d24ae0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000189f9d26690_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 34;
    %add;
    %pad/u 32;
    %store/vec4 v00000189f9d27b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d27810_0, 0, 1;
T_9.32 ;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000189f9d25440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.37, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.38;
T_9.37 ;
    %load/vec4 v00000189f9d253a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.39, 8;
    %load/vec4 v00000189f9d24ae0_0;
    %parti/s 12, 10, 5;
    %load/vec4 v00000189f9d26690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000189f9d244a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000189f9d25da0_0, 0, 32;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v00000189f9d24ae0_0;
    %load/vec4 v00000189f9d244a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000189f9d25da0_0, 0, 32;
T_9.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26eb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
T_9.38 ;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d24e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d265f0_0, 0, 1;
    %load/vec4 v00000189f9d27c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.41, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
    %jmp T_9.42;
T_9.41 ;
    %load/vec4 v00000189f9d27130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.43, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
    %jmp T_9.44;
T_9.43 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000189f9d256c0_0, 0, 4;
T_9.44 ;
T_9.42 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000189f9d24a40_0, 0, 3;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000189f9951e80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26f50_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v00000189f9d26f50_0;
    %inv;
    %store/vec4 v00000189f9d26f50_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000189f9951e80;
T_11 ;
    %wait E_00000189f9973a00;
    %load/vec4 v00000189f9d273b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d26cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189f9d26ff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000189f9d27310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189f9d26cd0_0, 0;
    %load/vec4 v00000189f9d26d70_0;
    %cmpi/u 2147483648, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.6, 5;
    %load/vec4 v00000189f9d26d70_0;
    %cmpi/u 2147487744, 0, 32;
    %flag_get/vec4 5;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v00000189f9d26d70_0;
    %subi 2147483648, 0, 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000189f9d26af0, 4;
    %assign/vec4 v00000189f9d26ff0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000189f9d26ff0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189f9d26cd0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000189f9951e80;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d273b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26b90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000189f9d26c30_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d27590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d27270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d267d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26550_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000189f9d264b0_0, 0, 20;
    %pushi/vec4 2148007936, 0, 32;
    %store/vec4 v00000189f9d27450_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d273b0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 4 203 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 204 "$display", "MMU/TLB Testbench Started" {0 0 0};
    %vpi_call/w 4 205 "$display", "========================================\012" {0 0 0};
    %fork TD_mmu_tb.setup_page_table, S_00000189f998dc00;
    %join;
    %vpi_call/w 4 210 "$display", "\012--- Test 1: Paging Disabled ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26b90_0, 0, 1;
    %alloc S_00000189f998dd90;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Paging Disabled";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 215 "$display", "\012--- Test 2: 4KB Page Translation (Cold TLB) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189f9d26c30_0, 0, 2;
    %alloc S_00000189f998dd90;
    %pushi/vec4 6844, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2148534972, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "4KB Page Cold";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 222 "$display", "\012--- Test 3: TLB Hit (Same Page) ---" {0 0 0};
    %alloc S_00000189f998dd90;
    %pushi/vec4 7663, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2148535791, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "4KB Page TLB Hit";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 227 "$display", "\012--- Test 4: 4MB Superpage Translation ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %alloc S_00000189f998dd90;
    %pushi/vec4 536875572, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2147488308, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "4MB Superpage";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 236 "$display", "\012--- Test 5: Permission Checks ---" {0 0 0};
    %pushi/vec4 536871425, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 537395435, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %alloc S_00000189f998dd90;
    %pushi/vec4 8448, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Write to R-X Page";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 249 "$display", "\012--- Test 6: A/D Bit Validation ---" {0 0 0};
    %pushi/vec4 536871681, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 537657439, 0, 32;
    %ix/load 4, 771, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %alloc S_00000189f998dd90;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Access bit not set";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 261 "$display", "\012--- Test 7: SFENCE.VMA Flush ---" {0 0 0};
    %alloc S_00000189f998dd90;
    %pushi/vec4 5376, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2148533504, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Before flush";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %pushi/vec4 537395455, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %alloc S_00000189f998dd90;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2148533760, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Stale TLB entry";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26550_0, 0, 1;
    %pushi/vec4 1, 0, 20;
    %store/vec4 v00000189f9d264b0_0, 0, 20;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26550_0, 0, 1;
    %alloc S_00000189f998dd90;
    %pushi/vec4 5888, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2149582592, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "After TLB flush";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %vpi_call/w 4 281 "$display", "\012--- Test 8: User Mode Access Control ---" {0 0 0};
    %pushi/vec4 537919727, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000189f9d26af0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %wait E_00000189f9973a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189f9d26c30_0, 0, 2;
    %alloc S_00000189f998dd90;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "User access to supervisor page";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000189f9d26c30_0, 0, 2;
    %alloc S_00000189f998dd90;
    %pushi/vec4 16640, 0, 32;
    %store/vec4 v00000189f9d28030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d26230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d276d0_0, 0, 1;
    %pushi/vec4 2151678208, 0, 32;
    %store/vec4 v00000189f9d27ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189f9d271d0_0, 0, 1;
    %pushi/str "Machine access to supervisor page";
    %store/str v00000189f9d27e50_0;
    %fork TD_mmu_tb.test_translation, S_00000189f998dd90;
    %join;
    %free S_00000189f998dd90;
    %delay 100000, 0;
    %vpi_call/w 4 299 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 300 "$display", "MMU/TLB Testbench Completed" {0 0 0};
    %vpi_call/w 4 301 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 303 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000189f9951e80;
T_13 ;
    %delay 100000000, 0;
    %vpi_call/w 4 309 "$display", "\012[ERROR] Testbench timeout!" {0 0 0};
    %vpi_call/w 4 310 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "defines.sv";
    "mmu_tb.sv";
    "mmu.sv";
    "tlb.sv";
