# Mon Feb  3 22:28:28 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|User-specified initial value defined for instance Power_On_Reset_Delay_0.delay_counter[13:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd":134:2:134:3|User-specified initial value defined for instance Pixelbar_Creator_0.pixel_array_sig[7:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|Found counter in view:work.Power_On_Reset_Delay(architecture_power_on_reset_delay) instance delay_counter[13:0] 
Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance pulse_accumulator[7:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance sample_counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.90ns		  71 /       109
@N: FP130 |Promoting Net Board_LEDs_net_0_i_i on CLKINT  I_70 
@N: FP130 |Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_71 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 109 clock pin(s) of sequential element(s)
0 instances converted, 109 sequential instances remain driven by gated/generated clocks

============================================================================================================================================ Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                      Drive Element Type     Fanout     Sample Instance                                           Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C1_0.FCCC_C1_0.CCC_INST                                                         CCC                    108        Power_On_Reset_Delay_0.delay_counter[13]                  Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig     SLE                    1          Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.analog_FF     No generated or derived clock directive on output of sequential instance                                      
=================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Sigma_Delta_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1_0\fccc_c1_fccc_c1_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C1_0.FCCC_C1_0.GL0_net.
@W: MT420 |Found inferred clock timer|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.sample_CLK.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb  3 22:28:30 2020
#


Top view:               Sigma_Delta_test_sd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_test_sd\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 5.834

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     240.0 MHz     10.000        4.166         5.834     inferred     Inferred_clkgroup_0
timer|timer_clock_out_sig_inferred_clock          100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                         FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  10.000      8.747  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  10.000      5.834  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  timer|timer_clock_out_sig_inferred_clock       |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timer|timer_clock_out_sig_inferred_clock       FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                                 Arrival          
Instance                                                          Reference                                         Type     Pin     Net                                   Time        Slack
                                                                  Clock                                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[0]                     0.108       5.834
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[7]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[7]                     0.108       5.880
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[1]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[1]                     0.108       5.912
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[6]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[6]                     0.108       5.957
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[2]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[2]                     0.108       5.958
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[3]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[3]                     0.108       6.035
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[5]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[5]                     0.108       6.416
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[4]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       sample_counter[4]                     0.108       6.493
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.data_ready_sig        FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       Sigma_Delta_LVDS_ADC_0_Data_Ready     0.108       6.849
Sigma_Delta_system_0.Averaging_Filter_0.filter_state[0]           FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       filter_state[0]                       0.108       6.995
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                      Required          
Instance                                                             Reference                                         Type     Pin     Net                        Time         Slack
                                                                     Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[7]     9.745        5.834
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[6]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[6]     9.745        5.851
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[5]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[5]     9.745        5.867
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[1]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[1]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[2]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[2]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[3]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[3]     9.745        5.881
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[4]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       pulse_accumulator_s[4]     9.745        5.881
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[0]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[1]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
Sigma_Delta_system_0.Averaging_Filter_0.running_sum[2]               FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_46_i                     9.662        6.849
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.834

    Number of logic level(s):                10
    Starting point:                          Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0] / Q
    Ending point:                            Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7] / D
    The start point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[0]                                           SLE      Q        Out     0.108     0.108       -         
sample_counter[0]                                                                                       Net      -        -       0.497     -           2         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_4           CFG4     D        In      -         0.605       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_4           CFG4     Y        Out     0.288     0.893       -         
un7_sample_clk_last_5_4                                                                                 Net      -        -       0.248     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5             CFG4     C        In      -         1.141       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5             CFG4     Y        Out     0.210     1.351       -         
un7_sample_clk_last                                                                                     Net      -        -       0.855     -           5         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_RNISL3H     ARI1     B        In      -         2.206       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.un7_sample_clk_last_5_RNISL3H     ARI1     Y        Out     0.165     2.371       -         
un7_sample_clk_last_5_RNISL3H_Y                                                                         Net      -        -       0.936     -           7         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIIM012[1]                               ARI1     B        In      -         3.307       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIIM012[1]                               ARI1     FCO      Out     0.201     3.507       -         
pulse_accumulator_cry[1]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHQE03[2]                               ARI1     FCI      In      -         3.507       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHQE03[2]                               ARI1     FCO      Out     0.016     3.524       -         
pulse_accumulator_cry[2]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHVSV3[3]                               ARI1     FCI      In      -         3.524       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIHVSV3[3]                               ARI1     FCO      Out     0.016     3.540       -         
pulse_accumulator_cry[3]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNII5BV4[4]                               ARI1     FCI      In      -         3.540       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNII5BV4[4]                               ARI1     FCO      Out     0.016     3.556       -         
pulse_accumulator_cry[4]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIKCPU5[5]                               ARI1     FCI      In      -         3.556       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNIKCPU5[5]                               ARI1     FCO      Out     0.016     3.573       -         
pulse_accumulator_cry[5]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNINK7U6[6]                               ARI1     FCI      In      -         3.573       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNINK7U6[6]                               ARI1     FCO      Out     0.016     3.589       -         
pulse_accumulator_cry[6]                                                                                Net      -        -       0.000     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNO[7]                                    ARI1     FCI      In      -         3.589       -         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator_RNO[7]                                    ARI1     S        Out     0.073     3.662       -         
pulse_accumulator_s[7]                                                                                  Net      -        -       0.248     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.pulse_accumulator[7]                                        SLE      D        In      -         3.910       -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 4.166 is 1.381(33.1%) logic and 2.785(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_0.FCCC_C1_0.CCC_INST           System        CCC                LOCK       FCCC_C1_0_LOCK                                         0.000       8.747
OSC_C1_0.OSC_C1_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                         Required          
Instance                                                        Reference     Type     Pin                Net                                                    Time         Slack
                                                                Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last     System        SLE      EN                 Board_LEDs_net_0                                       9.662        8.747
FCCC_C1_0.FCCC_C1_0.CCC_INST                                    System        CCC      RCOSC_25_50MHZ     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      0.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.747

    Number of logic level(s):                1
    Starting point:                          FCCC_C1_0.FCCC_C1_0.CCC_INST / LOCK
    Ending point:                            Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
FCCC_C1_0.FCCC_C1_0.CCC_INST                                    CCC      LOCK     Out     0.000     0.000       -         
FCCC_C1_0_LOCK                                                  Net      -        -       0.497     -           2         
Power_On_Reset_Delay_0.USER_FAB_RESET_OUT_N                     CFG2     B        In      -         0.497       -         
Power_On_Reset_Delay_0.USER_FAB_RESET_OUT_N                     CFG2     Y        Out     0.164     0.661       -         
Board_LEDs_net_0                                                Net      -        -       0.254     -           1         
Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_CLK_last     SLE      EN       In      -         0.915       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.253 is 0.502(40.0%) logic and 0.751(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Sigma_Delta_test_sd 

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          4 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           1 use
CFG2           20 uses
CFG3           3 uses
CFG4           15 uses

Carry cells:
ARI1            45 uses - used for arithmetic functions


Sequential Cells: 
SLE            109 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 16
I/O primitives: 14
INBUF_DIFF     1 use
OUTBUF         13 uses


Global Clock Buffers: 4

Total LUTs:    84

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  109 + 0 + 0 + 0 = 109;
Total number of LUTs after P&R:  84 + 0 + 0 + 0 = 84;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Feb  3 22:28:30 2020

###########################################################]
