
Rotator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036ac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800376c  0800376c  0001376c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003804  08003804  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800380c  0800380c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800380c  0800380c  0001380c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003810  08003810  00013810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000074  08003888  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003888  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012958  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003766  00000000  00000000  000329f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00009e31  00000000  00000000  0003615a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a60  00000000  00000000  0003ff90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001800  00000000  00000000  000409f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000148bb  00000000  00000000  000421f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014b28  00000000  00000000  00056aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000700a8  00000000  00000000  0006b5d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000db67b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001fc4  00000000  00000000  000db6cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003754 	.word	0x08003754

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08003754 	.word	0x08003754

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	; 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	; 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			; (mov r8, r8)

0800041c <__aeabi_uldivmod>:
 800041c:	2b00      	cmp	r3, #0
 800041e:	d111      	bne.n	8000444 <__aeabi_uldivmod+0x28>
 8000420:	2a00      	cmp	r2, #0
 8000422:	d10f      	bne.n	8000444 <__aeabi_uldivmod+0x28>
 8000424:	2900      	cmp	r1, #0
 8000426:	d100      	bne.n	800042a <__aeabi_uldivmod+0xe>
 8000428:	2800      	cmp	r0, #0
 800042a:	d002      	beq.n	8000432 <__aeabi_uldivmod+0x16>
 800042c:	2100      	movs	r1, #0
 800042e:	43c9      	mvns	r1, r1
 8000430:	0008      	movs	r0, r1
 8000432:	b407      	push	{r0, r1, r2}
 8000434:	4802      	ldr	r0, [pc, #8]	; (8000440 <__aeabi_uldivmod+0x24>)
 8000436:	a102      	add	r1, pc, #8	; (adr r1, 8000440 <__aeabi_uldivmod+0x24>)
 8000438:	1840      	adds	r0, r0, r1
 800043a:	9002      	str	r0, [sp, #8]
 800043c:	bd03      	pop	{r0, r1, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	ffffffd9 	.word	0xffffffd9
 8000444:	b403      	push	{r0, r1}
 8000446:	4668      	mov	r0, sp
 8000448:	b501      	push	{r0, lr}
 800044a:	9802      	ldr	r0, [sp, #8]
 800044c:	f000 f834 	bl	80004b8 <__udivmoddi4>
 8000450:	9b01      	ldr	r3, [sp, #4]
 8000452:	469e      	mov	lr, r3
 8000454:	b002      	add	sp, #8
 8000456:	bc0c      	pop	{r2, r3}
 8000458:	4770      	bx	lr
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_lmul>:
 800045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045e:	46ce      	mov	lr, r9
 8000460:	4647      	mov	r7, r8
 8000462:	b580      	push	{r7, lr}
 8000464:	0007      	movs	r7, r0
 8000466:	4699      	mov	r9, r3
 8000468:	0c3b      	lsrs	r3, r7, #16
 800046a:	469c      	mov	ip, r3
 800046c:	0413      	lsls	r3, r2, #16
 800046e:	0c1b      	lsrs	r3, r3, #16
 8000470:	001d      	movs	r5, r3
 8000472:	000e      	movs	r6, r1
 8000474:	4661      	mov	r1, ip
 8000476:	0400      	lsls	r0, r0, #16
 8000478:	0c14      	lsrs	r4, r2, #16
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	4345      	muls	r5, r0
 800047e:	434b      	muls	r3, r1
 8000480:	4360      	muls	r0, r4
 8000482:	4361      	muls	r1, r4
 8000484:	18c0      	adds	r0, r0, r3
 8000486:	0c2c      	lsrs	r4, r5, #16
 8000488:	1820      	adds	r0, r4, r0
 800048a:	468c      	mov	ip, r1
 800048c:	4283      	cmp	r3, r0
 800048e:	d903      	bls.n	8000498 <__aeabi_lmul+0x3c>
 8000490:	2380      	movs	r3, #128	; 0x80
 8000492:	025b      	lsls	r3, r3, #9
 8000494:	4698      	mov	r8, r3
 8000496:	44c4      	add	ip, r8
 8000498:	4649      	mov	r1, r9
 800049a:	4379      	muls	r1, r7
 800049c:	4372      	muls	r2, r6
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	4463      	add	r3, ip
 80004a2:	042d      	lsls	r5, r5, #16
 80004a4:	0c2d      	lsrs	r5, r5, #16
 80004a6:	18c9      	adds	r1, r1, r3
 80004a8:	0400      	lsls	r0, r0, #16
 80004aa:	1940      	adds	r0, r0, r5
 80004ac:	1889      	adds	r1, r1, r2
 80004ae:	bcc0      	pop	{r6, r7}
 80004b0:	46b9      	mov	r9, r7
 80004b2:	46b0      	mov	r8, r6
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)

080004b8 <__udivmoddi4>:
 80004b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ba:	4657      	mov	r7, sl
 80004bc:	464e      	mov	r6, r9
 80004be:	4645      	mov	r5, r8
 80004c0:	46de      	mov	lr, fp
 80004c2:	b5e0      	push	{r5, r6, r7, lr}
 80004c4:	0004      	movs	r4, r0
 80004c6:	000d      	movs	r5, r1
 80004c8:	4692      	mov	sl, r2
 80004ca:	4699      	mov	r9, r3
 80004cc:	b083      	sub	sp, #12
 80004ce:	428b      	cmp	r3, r1
 80004d0:	d830      	bhi.n	8000534 <__udivmoddi4+0x7c>
 80004d2:	d02d      	beq.n	8000530 <__udivmoddi4+0x78>
 80004d4:	4649      	mov	r1, r9
 80004d6:	4650      	mov	r0, sl
 80004d8:	f000 f8d8 	bl	800068c <__clzdi2>
 80004dc:	0029      	movs	r1, r5
 80004de:	0006      	movs	r6, r0
 80004e0:	0020      	movs	r0, r4
 80004e2:	f000 f8d3 	bl	800068c <__clzdi2>
 80004e6:	1a33      	subs	r3, r6, r0
 80004e8:	4698      	mov	r8, r3
 80004ea:	3b20      	subs	r3, #32
 80004ec:	469b      	mov	fp, r3
 80004ee:	d433      	bmi.n	8000558 <__udivmoddi4+0xa0>
 80004f0:	465a      	mov	r2, fp
 80004f2:	4653      	mov	r3, sl
 80004f4:	4093      	lsls	r3, r2
 80004f6:	4642      	mov	r2, r8
 80004f8:	001f      	movs	r7, r3
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001e      	movs	r6, r3
 8000500:	42af      	cmp	r7, r5
 8000502:	d83a      	bhi.n	800057a <__udivmoddi4+0xc2>
 8000504:	42af      	cmp	r7, r5
 8000506:	d100      	bne.n	800050a <__udivmoddi4+0x52>
 8000508:	e078      	b.n	80005fc <__udivmoddi4+0x144>
 800050a:	465b      	mov	r3, fp
 800050c:	1ba4      	subs	r4, r4, r6
 800050e:	41bd      	sbcs	r5, r7
 8000510:	2b00      	cmp	r3, #0
 8000512:	da00      	bge.n	8000516 <__udivmoddi4+0x5e>
 8000514:	e075      	b.n	8000602 <__udivmoddi4+0x14a>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	2301      	movs	r3, #1
 8000520:	465a      	mov	r2, fp
 8000522:	4093      	lsls	r3, r2
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2301      	movs	r3, #1
 8000528:	4642      	mov	r2, r8
 800052a:	4093      	lsls	r3, r2
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	e028      	b.n	8000582 <__udivmoddi4+0xca>
 8000530:	4282      	cmp	r2, r0
 8000532:	d9cf      	bls.n	80004d4 <__udivmoddi4+0x1c>
 8000534:	2200      	movs	r2, #0
 8000536:	2300      	movs	r3, #0
 8000538:	9200      	str	r2, [sp, #0]
 800053a:	9301      	str	r3, [sp, #4]
 800053c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <__udivmoddi4+0x8e>
 8000542:	601c      	str	r4, [r3, #0]
 8000544:	605d      	str	r5, [r3, #4]
 8000546:	9800      	ldr	r0, [sp, #0]
 8000548:	9901      	ldr	r1, [sp, #4]
 800054a:	b003      	add	sp, #12
 800054c:	bcf0      	pop	{r4, r5, r6, r7}
 800054e:	46bb      	mov	fp, r7
 8000550:	46b2      	mov	sl, r6
 8000552:	46a9      	mov	r9, r5
 8000554:	46a0      	mov	r8, r4
 8000556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000558:	4642      	mov	r2, r8
 800055a:	2320      	movs	r3, #32
 800055c:	1a9b      	subs	r3, r3, r2
 800055e:	4652      	mov	r2, sl
 8000560:	40da      	lsrs	r2, r3
 8000562:	4641      	mov	r1, r8
 8000564:	0013      	movs	r3, r2
 8000566:	464a      	mov	r2, r9
 8000568:	408a      	lsls	r2, r1
 800056a:	0017      	movs	r7, r2
 800056c:	4642      	mov	r2, r8
 800056e:	431f      	orrs	r7, r3
 8000570:	4653      	mov	r3, sl
 8000572:	4093      	lsls	r3, r2
 8000574:	001e      	movs	r6, r3
 8000576:	42af      	cmp	r7, r5
 8000578:	d9c4      	bls.n	8000504 <__udivmoddi4+0x4c>
 800057a:	2200      	movs	r2, #0
 800057c:	2300      	movs	r3, #0
 800057e:	9200      	str	r2, [sp, #0]
 8000580:	9301      	str	r3, [sp, #4]
 8000582:	4643      	mov	r3, r8
 8000584:	2b00      	cmp	r3, #0
 8000586:	d0d9      	beq.n	800053c <__udivmoddi4+0x84>
 8000588:	07fb      	lsls	r3, r7, #31
 800058a:	0872      	lsrs	r2, r6, #1
 800058c:	431a      	orrs	r2, r3
 800058e:	4646      	mov	r6, r8
 8000590:	087b      	lsrs	r3, r7, #1
 8000592:	e00e      	b.n	80005b2 <__udivmoddi4+0xfa>
 8000594:	42ab      	cmp	r3, r5
 8000596:	d101      	bne.n	800059c <__udivmoddi4+0xe4>
 8000598:	42a2      	cmp	r2, r4
 800059a:	d80c      	bhi.n	80005b6 <__udivmoddi4+0xfe>
 800059c:	1aa4      	subs	r4, r4, r2
 800059e:	419d      	sbcs	r5, r3
 80005a0:	2001      	movs	r0, #1
 80005a2:	1924      	adds	r4, r4, r4
 80005a4:	416d      	adcs	r5, r5
 80005a6:	2100      	movs	r1, #0
 80005a8:	3e01      	subs	r6, #1
 80005aa:	1824      	adds	r4, r4, r0
 80005ac:	414d      	adcs	r5, r1
 80005ae:	2e00      	cmp	r6, #0
 80005b0:	d006      	beq.n	80005c0 <__udivmoddi4+0x108>
 80005b2:	42ab      	cmp	r3, r5
 80005b4:	d9ee      	bls.n	8000594 <__udivmoddi4+0xdc>
 80005b6:	3e01      	subs	r6, #1
 80005b8:	1924      	adds	r4, r4, r4
 80005ba:	416d      	adcs	r5, r5
 80005bc:	2e00      	cmp	r6, #0
 80005be:	d1f8      	bne.n	80005b2 <__udivmoddi4+0xfa>
 80005c0:	9800      	ldr	r0, [sp, #0]
 80005c2:	9901      	ldr	r1, [sp, #4]
 80005c4:	465b      	mov	r3, fp
 80005c6:	1900      	adds	r0, r0, r4
 80005c8:	4169      	adcs	r1, r5
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	db24      	blt.n	8000618 <__udivmoddi4+0x160>
 80005ce:	002b      	movs	r3, r5
 80005d0:	465a      	mov	r2, fp
 80005d2:	4644      	mov	r4, r8
 80005d4:	40d3      	lsrs	r3, r2
 80005d6:	002a      	movs	r2, r5
 80005d8:	40e2      	lsrs	r2, r4
 80005da:	001c      	movs	r4, r3
 80005dc:	465b      	mov	r3, fp
 80005de:	0015      	movs	r5, r2
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	db2a      	blt.n	800063a <__udivmoddi4+0x182>
 80005e4:	0026      	movs	r6, r4
 80005e6:	409e      	lsls	r6, r3
 80005e8:	0033      	movs	r3, r6
 80005ea:	0026      	movs	r6, r4
 80005ec:	4647      	mov	r7, r8
 80005ee:	40be      	lsls	r6, r7
 80005f0:	0032      	movs	r2, r6
 80005f2:	1a80      	subs	r0, r0, r2
 80005f4:	4199      	sbcs	r1, r3
 80005f6:	9000      	str	r0, [sp, #0]
 80005f8:	9101      	str	r1, [sp, #4]
 80005fa:	e79f      	b.n	800053c <__udivmoddi4+0x84>
 80005fc:	42a3      	cmp	r3, r4
 80005fe:	d8bc      	bhi.n	800057a <__udivmoddi4+0xc2>
 8000600:	e783      	b.n	800050a <__udivmoddi4+0x52>
 8000602:	4642      	mov	r2, r8
 8000604:	2320      	movs	r3, #32
 8000606:	2100      	movs	r1, #0
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	2200      	movs	r2, #0
 800060c:	9100      	str	r1, [sp, #0]
 800060e:	9201      	str	r2, [sp, #4]
 8000610:	2201      	movs	r2, #1
 8000612:	40da      	lsrs	r2, r3
 8000614:	9201      	str	r2, [sp, #4]
 8000616:	e786      	b.n	8000526 <__udivmoddi4+0x6e>
 8000618:	4642      	mov	r2, r8
 800061a:	2320      	movs	r3, #32
 800061c:	1a9b      	subs	r3, r3, r2
 800061e:	002a      	movs	r2, r5
 8000620:	4646      	mov	r6, r8
 8000622:	409a      	lsls	r2, r3
 8000624:	0023      	movs	r3, r4
 8000626:	40f3      	lsrs	r3, r6
 8000628:	4644      	mov	r4, r8
 800062a:	4313      	orrs	r3, r2
 800062c:	002a      	movs	r2, r5
 800062e:	40e2      	lsrs	r2, r4
 8000630:	001c      	movs	r4, r3
 8000632:	465b      	mov	r3, fp
 8000634:	0015      	movs	r5, r2
 8000636:	2b00      	cmp	r3, #0
 8000638:	dad4      	bge.n	80005e4 <__udivmoddi4+0x12c>
 800063a:	4642      	mov	r2, r8
 800063c:	002f      	movs	r7, r5
 800063e:	2320      	movs	r3, #32
 8000640:	0026      	movs	r6, r4
 8000642:	4097      	lsls	r7, r2
 8000644:	1a9b      	subs	r3, r3, r2
 8000646:	40de      	lsrs	r6, r3
 8000648:	003b      	movs	r3, r7
 800064a:	4333      	orrs	r3, r6
 800064c:	e7cd      	b.n	80005ea <__udivmoddi4+0x132>
 800064e:	46c0      	nop			; (mov r8, r8)

08000650 <__clzsi2>:
 8000650:	211c      	movs	r1, #28
 8000652:	2301      	movs	r3, #1
 8000654:	041b      	lsls	r3, r3, #16
 8000656:	4298      	cmp	r0, r3
 8000658:	d301      	bcc.n	800065e <__clzsi2+0xe>
 800065a:	0c00      	lsrs	r0, r0, #16
 800065c:	3910      	subs	r1, #16
 800065e:	0a1b      	lsrs	r3, r3, #8
 8000660:	4298      	cmp	r0, r3
 8000662:	d301      	bcc.n	8000668 <__clzsi2+0x18>
 8000664:	0a00      	lsrs	r0, r0, #8
 8000666:	3908      	subs	r1, #8
 8000668:	091b      	lsrs	r3, r3, #4
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0x22>
 800066e:	0900      	lsrs	r0, r0, #4
 8000670:	3904      	subs	r1, #4
 8000672:	a202      	add	r2, pc, #8	; (adr r2, 800067c <__clzsi2+0x2c>)
 8000674:	5c10      	ldrb	r0, [r2, r0]
 8000676:	1840      	adds	r0, r0, r1
 8000678:	4770      	bx	lr
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	02020304 	.word	0x02020304
 8000680:	01010101 	.word	0x01010101
	...

0800068c <__clzdi2>:
 800068c:	b510      	push	{r4, lr}
 800068e:	2900      	cmp	r1, #0
 8000690:	d103      	bne.n	800069a <__clzdi2+0xe>
 8000692:	f7ff ffdd 	bl	8000650 <__clzsi2>
 8000696:	3020      	adds	r0, #32
 8000698:	e002      	b.n	80006a0 <__clzdi2+0x14>
 800069a:	0008      	movs	r0, r1
 800069c:	f7ff ffd8 	bl	8000650 <__clzsi2>
 80006a0:	bd10      	pop	{r4, pc}
 80006a2:	46c0      	nop			; (mov r8, r8)

080006a4 <sendInternal.constprop.0.isra.0>:
#endif /* USE_BUSY_FLAG */
}
#endif

#ifdef USE_I2C_BUS
static HAL_StatusTypeDef sendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags)
 80006a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80006a6:	0005      	movs	r5, r0
 80006a8:	000e      	movs	r6, r1
{
    HAL_StatusTypeDef res;
    for(;;)
    {
        res = HAL_I2C_IsDeviceReady(&LCD_I2C_PORT, lcd_addr, 1, HAL_MAX_DELAY);
 80006aa:	2301      	movs	r3, #1
 80006ac:	4c13      	ldr	r4, [pc, #76]	; (80006fc <sendInternal.constprop.0.isra.0+0x58>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	214e      	movs	r1, #78	; 0x4e
 80006b2:	0020      	movs	r0, r4
 80006b4:	425b      	negs	r3, r3
 80006b6:	f001 fcdd 	bl	8002074 <HAL_I2C_IsDeviceReady>
        if(res == HAL_OK)
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d1f5      	bne.n	80006aa <sendInternal.constprop.0.isra.0+0x6>

    uint8_t up = data & 0xF0;
    uint8_t lo = (data << 4) & 0xF0;

    uint8_t data_arr[4];
    data_arr[0] = up|flags|current_status_backlight|PIN_EN;
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <sendInternal.constprop.0.isra.0+0x5c>)
    uint8_t up = data & 0xF0;
 80006c0:	0028      	movs	r0, r5
 80006c2:	7819      	ldrb	r1, [r3, #0]
 80006c4:	230f      	movs	r3, #15
 80006c6:	4398      	bics	r0, r3
    data_arr[0] = up|flags|current_status_backlight|PIN_EN;
 80006c8:	3b0b      	subs	r3, #11
 80006ca:	4331      	orrs	r1, r6
 80006cc:	001e      	movs	r6, r3
    uint8_t lo = (data << 4) & 0xF0;
 80006ce:	409d      	lsls	r5, r3
    data_arr[0] = up|flags|current_status_backlight|PIN_EN;
 80006d0:	aa03      	add	r2, sp, #12
 80006d2:	4308      	orrs	r0, r1
    data_arr[1] = up|flags|current_status_backlight;
 80006d4:	7050      	strb	r0, [r2, #1]
    data_arr[0] = up|flags|current_status_backlight|PIN_EN;
 80006d6:	4306      	orrs	r6, r0
    data_arr[2] = lo|flags|current_status_backlight|PIN_EN;
 80006d8:	0018      	movs	r0, r3
 80006da:	4329      	orrs	r1, r5
 80006dc:	b2c9      	uxtb	r1, r1
    data_arr[3] = lo|flags|current_status_backlight;
 80006de:	70d1      	strb	r1, [r2, #3]
    data_arr[2] = lo|flags|current_status_backlight|PIN_EN;
 80006e0:	4308      	orrs	r0, r1

    res = HAL_I2C_Master_Transmit(&LCD_I2C_PORT, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006e2:	2101      	movs	r1, #1
 80006e4:	4249      	negs	r1, r1
    data_arr[0] = up|flags|current_status_backlight|PIN_EN;
 80006e6:	7016      	strb	r6, [r2, #0]
    data_arr[2] = lo|flags|current_status_backlight|PIN_EN;
 80006e8:	7090      	strb	r0, [r2, #2]
    res = HAL_I2C_Master_Transmit(&LCD_I2C_PORT, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006ea:	9100      	str	r1, [sp, #0]
 80006ec:	0020      	movs	r0, r4
 80006ee:	314f      	adds	r1, #79	; 0x4f
 80006f0:	f001 fc2e 	bl	8001f50 <HAL_I2C_Master_Transmit>
    HAL_Delay(BUSY_CYCLE_TIME);
 80006f4:	2005      	movs	r0, #5
 80006f6:	f001 f8ff 	bl	80018f8 <HAL_Delay>
    return res;
}
 80006fa:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80006fc:	200000a8 	.word	0x200000a8
 8000700:	20000090 	.word	0x20000090

08000704 <cursorShift.part.0>:
/*!	\details	"Cursor shift" shifts the cursor position to the right or left,
 * 				without writing or reading display data.
 * 				This function is used to correct or search the display.
 * 				In a 2-line display, the cursor moves to the second line
 * 				when it passes the 40th digit of the first line. */
void cursorShift(uint8_t direction)
 8000704:	b510      	push	{r4, lr}

	switch (direction)
	{
		/* To left */
		case LEFT  :
			sendInternal(LCD_I2C_ADDRESS_8B, 0x10u, 0);
 8000706:	2100      	movs	r1, #0
 8000708:	2010      	movs	r0, #16
 800070a:	f7ff ffcb 	bl	80006a4 <sendInternal.constprop.0.isra.0>
		default:
			/* Ignore this command */
			break;
	}
#endif
}
 800070e:	bd10      	pop	{r4, pc}

08000710 <lcdClrScr>:
{
 8000710:	b510      	push	{r4, lr}
	sendInternal(LCD_I2C_ADDRESS_8B, 0x01u, 0);
 8000712:	2100      	movs	r1, #0
 8000714:	2001      	movs	r0, #1
 8000716:	f7ff ffc5 	bl	80006a4 <sendInternal.constprop.0.isra.0>
}
 800071a:	bd10      	pop	{r4, pc}

0800071c <lcdReturn>:
{
 800071c:	b510      	push	{r4, lr}
	sendInternal(LCD_I2C_ADDRESS_8B, 0x02u, 0);
 800071e:	2100      	movs	r1, #0
 8000720:	2002      	movs	r0, #2
 8000722:	f7ff ffbf 	bl	80006a4 <sendInternal.constprop.0.isra.0>
}
 8000726:	bd10      	pop	{r4, pc}

08000728 <cursorShift>:
{
 8000728:	b510      	push	{r4, lr}
	switch (direction)
 800072a:	283c      	cmp	r0, #60	; 0x3c
 800072c:	d002      	beq.n	8000734 <cursorShift+0xc>
 800072e:	283e      	cmp	r0, #62	; 0x3e
 8000730:	d003      	beq.n	800073a <cursorShift+0x12>
}
 8000732:	bd10      	pop	{r4, pc}
 8000734:	f7ff ffe6 	bl	8000704 <cursorShift.part.0>
 8000738:	e7fb      	b.n	8000732 <cursorShift+0xa>
			sendInternal(LCD_I2C_ADDRESS_8B, 0x14u, 0);
 800073a:	2100      	movs	r1, #0
 800073c:	2014      	movs	r0, #20
 800073e:	f7ff ffb1 	bl	80006a4 <sendInternal.constprop.0.isra.0>
}
 8000742:	e7f6      	b.n	8000732 <cursorShift+0xa>

08000744 <lcdGoto>:
/*!	\details	Go to the specified (DDRAM/CGRAM) memory address.*/
void lcdGoto(uint8_t line, uint8_t address)
{
	/* Send a command to LCD. */
#ifdef USE_I2C_BUS
	switch (line)
 8000744:	3801      	subs	r0, #1
{
 8000746:	b510      	push	{r4, lr}
	switch (line)
 8000748:	2804      	cmp	r0, #4
 800074a:	d809      	bhi.n	8000760 <lcdGoto+0x1c>
 800074c:	f7ff fcdc 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000750:	0d0b0903 	.word	0x0d0b0903
 8000754:	0f          	.byte	0x0f
 8000755:	00          	.byte	0x00
	{
		/* Set DDRAM address. */
		case LCD_1st_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_1st_LINE | address, 0); break;
 8000756:	2080      	movs	r0, #128	; 0x80
		case LCD_2nd_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_2nd_LINE | address, 0); break;
		case LCD_3rd_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_3rd_LINE | address, 0); break;
		case LCD_4th_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_4th_LINE | address, 0); break;

		/* Set CGRAM address. */
		case CGRAM : sendInternal(LCD_I2C_ADDRESS_8B, 0x40u | address, 0); break;
 8000758:	4308      	orrs	r0, r1
 800075a:	2100      	movs	r1, #0
 800075c:	f7ff ffa2 	bl	80006a4 <sendInternal.constprop.0.isra.0>
		default:
			/* Ignore this command */
			break;
	}
#endif
}
 8000760:	bd10      	pop	{r4, pc}
		case LCD_2nd_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_2nd_LINE | address, 0); break;
 8000762:	20c0      	movs	r0, #192	; 0xc0
 8000764:	e7f8      	b.n	8000758 <lcdGoto+0x14>
		case LCD_3rd_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_3rd_LINE | address, 0); break;
 8000766:	2090      	movs	r0, #144	; 0x90
 8000768:	e7f6      	b.n	8000758 <lcdGoto+0x14>
		case LCD_4th_LINE: sendInternal(LCD_I2C_ADDRESS_8B, 0x80u | START_ADDRESS_4th_LINE | address, 0); break;
 800076a:	20d0      	movs	r0, #208	; 0xd0
 800076c:	e7f4      	b.n	8000758 <lcdGoto+0x14>
		case CGRAM : sendInternal(LCD_I2C_ADDRESS_8B, 0x40u | address, 0); break;
 800076e:	2040      	movs	r0, #64	; 0x40
 8000770:	e7f2      	b.n	8000758 <lcdGoto+0x14>

08000772 <lcdSetMode>:

/*!	\details	Change LCD settings. */
void lcdSetMode(uint8_t param)
{
 8000772:	b510      	push	{r4, lr}
	/* Send a command to LCD. */
#ifdef USE_I2C_BUS
	sendInternal(LCD_I2C_ADDRESS_8B, param, 0);
 8000774:	2100      	movs	r1, #0
 8000776:	f7ff ff95 	bl	80006a4 <sendInternal.constprop.0.isra.0>
#else
	CLR(LCD_RS_OUT, LCD_RS);
	lcdWrite(param);
#endif
}
 800077a:	bd10      	pop	{r4, pc}

0800077c <lcdPutc>:

/*!	\details	Write a single char to the current memory space (DDRAM/CGRAM). */
void lcdPutc(uint8_t data)
{
 800077c:	b510      	push	{r4, lr}
	/* Send data to LCD. */
#ifdef USE_I2C_BUS
	sendInternal(LCD_I2C_ADDRESS_8B, data, PIN_RS);
 800077e:	2101      	movs	r1, #1
 8000780:	f7ff ff90 	bl	80006a4 <sendInternal.constprop.0.isra.0>
	 * After execution of the CGRAM/DDRAM data write/read instruction, the RAM address counter is incremented
	 * or decremented by 1. The RAM address counter is updated after the busy flag turns off.
	 * tADD is the time elapsed after the busy flag turns off until the address counter is updated. */
	lcd10usDelay(AC_UPDATE_TIME);	/* Update RAM address counter delay. */
#endif
}
 8000784:	bd10      	pop	{r4, pc}

08000786 <lcdPuts>:

/*!	\details	Writes ANSI-C string to LCD (DDRAM memory space). */
//void lcdPuts(const uint8_t *str)
void lcdPuts(const char *str)
{
 8000786:	b510      	push	{r4, lr}
 8000788:	0004      	movs	r4, r0
	/* Send a ANSI-C string to LCD. */
	while ('\0' != *str)
 800078a:	7820      	ldrb	r0, [r4, #0]
 800078c:	2800      	cmp	r0, #0
 800078e:	d100      	bne.n	8000792 <lcdPuts+0xc>
			lcdPutc(*str);
		}
		/* Get the next symbol. */
		str++;
	}
}
 8000790:	bd10      	pop	{r4, pc}
		if(('\n' == *str))
 8000792:	280a      	cmp	r0, #10
 8000794:	d105      	bne.n	80007a2 <lcdPuts+0x1c>
			lcdGoto(LCD_2nd_LINE, 0u);
 8000796:	2100      	movs	r1, #0
 8000798:	3808      	subs	r0, #8
 800079a:	f7ff ffd3 	bl	8000744 <lcdGoto>
		str++;
 800079e:	3401      	adds	r4, #1
 80007a0:	e7f3      	b.n	800078a <lcdPuts+0x4>
		else if(('\r' == *str))
 80007a2:	280d      	cmp	r0, #13
 80007a4:	d102      	bne.n	80007ac <lcdPuts+0x26>
			lcdReturn();
 80007a6:	f7ff ffb9 	bl	800071c <lcdReturn>
 80007aa:	e7f8      	b.n	800079e <lcdPuts+0x18>
		else if(('\t' == *str))
 80007ac:	2809      	cmp	r0, #9
 80007ae:	d10c      	bne.n	80007ca <lcdPuts+0x44>
				cursorShift(RIGHT);
 80007b0:	3035      	adds	r0, #53	; 0x35
 80007b2:	f7ff ffb9 	bl	8000728 <cursorShift>
 80007b6:	203e      	movs	r0, #62	; 0x3e
 80007b8:	f7ff ffb6 	bl	8000728 <cursorShift>
 80007bc:	203e      	movs	r0, #62	; 0x3e
 80007be:	f7ff ffb3 	bl	8000728 <cursorShift>
 80007c2:	203e      	movs	r0, #62	; 0x3e
 80007c4:	f7ff ffb0 	bl	8000728 <cursorShift>
			for(i=0u; i<TAB_SPACE; i++)
 80007c8:	e7e9      	b.n	800079e <lcdPuts+0x18>
			lcdPutc(*str);
 80007ca:	f7ff ffd7 	bl	800077c <lcdPutc>
 80007ce:	e7e6      	b.n	800079e <lcdPuts+0x18>

080007d0 <lcdItos>:
	return retval;
}

/*!	\brief	Display a integer number: +/- 2147483647. */
void lcdItos(int32_t value)
{
 80007d0:	b570      	push	{r4, r5, r6, lr}
 80007d2:	1e05      	subs	r5, r0, #0
	int32_t i;

	if (value < 0)
 80007d4:	da03      	bge.n	80007de <lcdItos+0xe>
	{
		lcdPutc('-');
 80007d6:	202d      	movs	r0, #45	; 0x2d
 80007d8:	f7ff ffd0 	bl	800077c <lcdPutc>
		value = -value;
 80007dc:	426d      	negs	r5, r5
	}

	i = 1;
 80007de:	2401      	movs	r4, #1
	while ((value / i) > 9)
	{
		i *= 10;
 80007e0:	260a      	movs	r6, #10
	while ((value / i) > 9)
 80007e2:	0021      	movs	r1, r4
 80007e4:	0028      	movs	r0, r5
 80007e6:	f7ff fd2d 	bl	8000244 <__divsi3>
 80007ea:	2809      	cmp	r0, #9
 80007ec:	dc0c      	bgt.n	8000808 <lcdItos+0x38>
	}

	lcdPutc(value/i + '0');	/* Display at least one symbol */
 80007ee:	3030      	adds	r0, #48	; 0x30
 80007f0:	b2c0      	uxtb	r0, r0
 80007f2:	f7ff ffc3 	bl	800077c <lcdPutc>
	i /= 10;
 80007f6:	0020      	movs	r0, r4
 80007f8:	210a      	movs	r1, #10
 80007fa:	f7ff fd23 	bl	8000244 <__divsi3>

	while (i > 0)
	{
		lcdPutc('0' + ((value % (i*10)) / i));
 80007fe:	260a      	movs	r6, #10
	i /= 10;
 8000800:	0004      	movs	r4, r0
	while (i > 0)
 8000802:	2c00      	cmp	r4, #0
 8000804:	d102      	bne.n	800080c <lcdItos+0x3c>
		i /= 10;
	}
}
 8000806:	bd70      	pop	{r4, r5, r6, pc}
		i *= 10;
 8000808:	4374      	muls	r4, r6
 800080a:	e7ea      	b.n	80007e2 <lcdItos+0x12>
		lcdPutc('0' + ((value % (i*10)) / i));
 800080c:	0031      	movs	r1, r6
 800080e:	0028      	movs	r0, r5
 8000810:	4361      	muls	r1, r4
 8000812:	f7ff fdfd 	bl	8000410 <__aeabi_idivmod>
 8000816:	0008      	movs	r0, r1
 8000818:	0021      	movs	r1, r4
 800081a:	f7ff fd13 	bl	8000244 <__divsi3>
 800081e:	3030      	adds	r0, #48	; 0x30
 8000820:	b2c0      	uxtb	r0, r0
 8000822:	f7ff ffab 	bl	800077c <lcdPutc>
		i /= 10;
 8000826:	0020      	movs	r0, r4
 8000828:	210a      	movs	r1, #10
 800082a:	f7ff fd0b 	bl	8000244 <__divsi3>
 800082e:	0004      	movs	r4, r0
 8000830:	e7e7      	b.n	8000802 <lcdItos+0x32>

08000832 <lcdInit>:
#endif

/*!	\brief	Initialize the LCD.
 * 	\note	This library use the 4-bit interface. */
void lcdInit(void)
{
 8000832:	b510      	push	{r4, lr}
	HAL_Delay(1);
	lcdConfig(0x02);
	HAL_Delay(1);
#endif
#endif
	lcdConfig(DEFAULT_DISPLAY_CONFIG);
 8000834:	2028      	movs	r0, #40	; 0x28
 8000836:	f7ff ff9c 	bl	8000772 <lcdSetMode>
	lcdSetMode(DEFAULT_VIEW_MODE);
 800083a:	200c      	movs	r0, #12
 800083c:	f7ff ff99 	bl	8000772 <lcdSetMode>
	lcdSetMode(DEFAULT_ENTRY_MODE);
 8000840:	2006      	movs	r0, #6
 8000842:	f7ff ff96 	bl	8000772 <lcdSetMode>
	lcdClrScr();
 8000846:	f7ff ff63 	bl	8000710 <lcdClrScr>
	lcdReturn();
 800084a:	f7ff ff67 	bl	800071c <lcdReturn>
	#if (USE_PROGRESS_BAR)
		lcdInitBar();
	#endif
}
 800084e:	bd10      	pop	{r4, pc}

08000850 <lcdBackLightOn>:

#ifdef USE_I2C_BUS
void lcdBackLightOn(void)
{
	current_status_backlight = (1 << 3);
 8000850:	2208      	movs	r2, #8
{
 8000852:	b510      	push	{r4, lr}
	current_status_backlight = (1 << 3);
 8000854:	4b03      	ldr	r3, [pc, #12]	; (8000864 <lcdBackLightOn+0x14>)
	sendInternal(LCD_I2C_ADDRESS_8B, 0x0Fu, 0);
 8000856:	2100      	movs	r1, #0
 8000858:	200f      	movs	r0, #15
	current_status_backlight = (1 << 3);
 800085a:	701a      	strb	r2, [r3, #0]
	sendInternal(LCD_I2C_ADDRESS_8B, 0x0Fu, 0);
 800085c:	f7ff ff22 	bl	80006a4 <sendInternal.constprop.0.isra.0>
}
 8000860:	bd10      	pop	{r4, pc}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	20000090 	.word	0x20000090

08000868 <LL_IOP_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <LL_IOP_GRP1_EnableClock+0x18>)
{
 800086a:	b082      	sub	sp, #8
  SET_BIT(RCC->IOPENR, Periphs);
 800086c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086e:	4302      	orrs	r2, r0
 8000870:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000874:	4018      	ands	r0, r3
 8000876:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8000878:	9b01      	ldr	r3, [sp, #4]
}
 800087a:	b002      	add	sp, #8
 800087c:	4770      	bx	lr
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40021000 	.word	0x40021000

08000884 <ShowWarning>:
	gradus = man_azimuth = 0;
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
    WriteToEEPROM(EEPROM_ADDRESS_START+sizeof(gradus), man_azimuth);
}

void ShowWarning() {
 8000884:	b510      	push	{r4, lr}
	lcdClrScr();
 8000886:	f7ff ff43 	bl	8000710 <lcdClrScr>
	lcdGoto(LCD_1st_LINE, 1);
 800088a:	2101      	movs	r1, #1
 800088c:	0008      	movs	r0, r1
 800088e:	f7ff ff59 	bl	8000744 <lcdGoto>
	lcdPuts("TURN ON 12VDC!!");
 8000892:	4804      	ldr	r0, [pc, #16]	; (80008a4 <ShowWarning+0x20>)
 8000894:	f7ff ff77 	bl	8000786 <lcdPuts>
	lcdGoto(LCD_2nd_LINE, 16);
 8000898:	2110      	movs	r1, #16
 800089a:	2002      	movs	r0, #2
 800089c:	f7ff ff52 	bl	8000744 <lcdGoto>
}
 80008a0:	bd10      	pop	{r4, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	0800376c 	.word	0x0800376c

080008a8 <ConvertCharToGradus>:
	lcdGoto(LCD_1st_LINE, 16);
	ConvertGradusToChar(gradus);

}

uint32_t ConvertCharToGradus() {
 80008a8:	b510      	push	{r4, lr}
	uint8_t hund = 0;
	uint8_t dec = 0;
	uint8_t one = 0;
	uint8_t ostatok = 0;
	uint32_t rezult = 0;
	hund = str_rx[1] - 48;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <ConvertCharToGradus+0x3c>)
	dec = str_rx[2] - 48;
	one = str_rx[3] - 48;
	rezult = hund * 100 + dec * 10 + one;
 80008ac:	220a      	movs	r2, #10
	hund = str_rx[1] - 48;
 80008ae:	785c      	ldrb	r4, [r3, #1]
	ostatok = rezult % 3;
 80008b0:	2103      	movs	r1, #3
	hund = str_rx[1] - 48;
 80008b2:	3c30      	subs	r4, #48	; 0x30
	rezult = hund * 100 + dec * 10 + one;
 80008b4:	b2e0      	uxtb	r0, r4
 80008b6:	2464      	movs	r4, #100	; 0x64
 80008b8:	4344      	muls	r4, r0
	dec = str_rx[2] - 48;
 80008ba:	7898      	ldrb	r0, [r3, #2]
 80008bc:	3830      	subs	r0, #48	; 0x30
	rezult = hund * 100 + dec * 10 + one;
 80008be:	b2c0      	uxtb	r0, r0
 80008c0:	4350      	muls	r0, r2
	str_rx[0] = 0;
 80008c2:	2200      	movs	r2, #0
	rezult = hund * 100 + dec * 10 + one;
 80008c4:	1824      	adds	r4, r4, r0
	one = str_rx[3] - 48;
 80008c6:	78d8      	ldrb	r0, [r3, #3]
	str_rx[0] = 0;
 80008c8:	701a      	strb	r2, [r3, #0]
	one = str_rx[3] - 48;
 80008ca:	3830      	subs	r0, #48	; 0x30
	rezult = hund * 100 + dec * 10 + one;
 80008cc:	b2c0      	uxtb	r0, r0
 80008ce:	1824      	adds	r4, r4, r0
	ostatok = rezult % 3;
 80008d0:	0020      	movs	r0, r4
	str_rx[1] = 0;
 80008d2:	705a      	strb	r2, [r3, #1]
	str_rx[2] = 0;
 80008d4:	709a      	strb	r2, [r3, #2]
	str_rx[3] = 0;
 80008d6:	70da      	strb	r2, [r3, #3]
	str_rx[4] = 0;
 80008d8:	711a      	strb	r2, [r3, #4]
	str_rx[5] = 0;
 80008da:	715a      	strb	r2, [r3, #5]
	ostatok = rezult % 3;
 80008dc:	f7ff fcae 	bl	800023c <__aeabi_uidivmod>
	if (ostatok == 0)
		return rezult;
	else
		return (rezult - ostatok);
 80008e0:	1a60      	subs	r0, r4, r1

}
 80008e2:	bd10      	pop	{r4, pc}
 80008e4:	20000100 	.word	0x20000100

080008e8 <ConvertGradusToChar>:
	}

}

void ConvertGradusToChar (uint32_t grad)
{
 80008e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80008ea:	0005      	movs	r5, r0
	uint8_t hund=0;
	uint8_t dec=0;
	uint8_t one=0;
	if (grad >= 100)
 80008ec:	2863      	cmp	r0, #99	; 0x63
 80008ee:	d924      	bls.n	800093a <ConvertGradusToChar+0x52>
		{
		hund = grad / 100;
 80008f0:	2164      	movs	r1, #100	; 0x64
 80008f2:	f7ff fc1d 	bl	8000130 <__udivsi3>
		dec = (grad % 100)/10;
 80008f6:	2164      	movs	r1, #100	; 0x64
		hund = grad / 100;
 80008f8:	b2c6      	uxtb	r6, r0
		dec = (grad % 100)/10;
 80008fa:	0028      	movs	r0, r5
 80008fc:	f7ff fc9e 	bl	800023c <__aeabi_uidivmod>
 8000900:	0008      	movs	r0, r1
 8000902:	210a      	movs	r1, #10
 8000904:	f7ff fc14 	bl	8000130 <__udivsi3>
 8000908:	b2c4      	uxtb	r4, r0
 800090a:	0021      	movs	r1, r4
	{
		hund = 0;
		dec = 0;
		one = grad;
	}
	if ((grad>9)&&(grad<100))
 800090c:	002b      	movs	r3, r5
 800090e:	3b0a      	subs	r3, #10
 8000910:	2b59      	cmp	r3, #89	; 0x59
 8000912:	d80a      	bhi.n	800092a <ConvertGradusToChar+0x42>
	{
		hund = 0;
		dec = grad/10;
 8000914:	210a      	movs	r1, #10
 8000916:	0028      	movs	r0, r5
 8000918:	f7ff fc0a 	bl	8000130 <__udivsi3>
		one = grad % 10;
 800091c:	210a      	movs	r1, #10
		dec = grad/10;
 800091e:	b2c4      	uxtb	r4, r0
		one = grad % 10;
 8000920:	0028      	movs	r0, r5
 8000922:	f7ff fc8b 	bl	800023c <__aeabi_uidivmod>
		hund = 0;
 8000926:	2600      	movs	r6, #0
		one = grad % 10;
 8000928:	b2c9      	uxtb	r1, r1
	}
	sprintf (str_tx, "+0%d%d%d\r\n",hund,dec,one);
 800092a:	0032      	movs	r2, r6
 800092c:	9100      	str	r1, [sp, #0]
 800092e:	0023      	movs	r3, r4
 8000930:	4907      	ldr	r1, [pc, #28]	; (8000950 <ConvertGradusToChar+0x68>)
 8000932:	4808      	ldr	r0, [pc, #32]	; (8000954 <ConvertGradusToChar+0x6c>)
 8000934:	f002 faa4 	bl	8002e80 <siprintf>
}
 8000938:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
	if (grad < 10)
 800093a:	2809      	cmp	r0, #9
 800093c:	d803      	bhi.n	8000946 <ConvertGradusToChar+0x5e>
		dec = 0;
 800093e:	2400      	movs	r4, #0
		one = grad;
 8000940:	b2c1      	uxtb	r1, r0
		hund = 0;
 8000942:	0026      	movs	r6, r4
 8000944:	e7e2      	b.n	800090c <ConvertGradusToChar+0x24>
	uint8_t dec=0;
 8000946:	2100      	movs	r1, #0
 8000948:	000c      	movs	r4, r1
	uint8_t hund=0;
 800094a:	000e      	movs	r6, r1
 800094c:	e7de      	b.n	800090c <ConvertGradusToChar+0x24>
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	0800377c 	.word	0x0800377c
 8000954:	2000010a 	.word	0x2000010a

08000958 <RotateFromUSART>:
 {
 8000958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	man_azimuth = grad;
 800095a:	4f5e      	ldr	r7, [pc, #376]	; (8000ad4 <RotateFromUSART+0x17c>)
 800095c:	6038      	str	r0, [r7, #0]
	if (man_azimuth >= 180) dir_azimuth = man_azimuth - 360; else dir_azimuth = man_azimuth;
 800095e:	28b3      	cmp	r0, #179	; 0xb3
 8000960:	d901      	bls.n	8000966 <RotateFromUSART+0xe>
 8000962:	3869      	subs	r0, #105	; 0x69
 8000964:	38ff      	subs	r0, #255	; 0xff
    if (gradus >= 180) dir_gradus = gradus - 360; else dir_gradus = gradus;
 8000966:	4c5c      	ldr	r4, [pc, #368]	; (8000ad8 <RotateFromUSART+0x180>)
 8000968:	4d5c      	ldr	r5, [pc, #368]	; (8000adc <RotateFromUSART+0x184>)
 800096a:	6823      	ldr	r3, [r4, #0]
 800096c:	6028      	str	r0, [r5, #0]
 800096e:	2bb3      	cmp	r3, #179	; 0xb3
 8000970:	d901      	bls.n	8000976 <RotateFromUSART+0x1e>
 8000972:	3b69      	subs	r3, #105	; 0x69
 8000974:	3bff      	subs	r3, #255	; 0xff
 8000976:	4e5a      	ldr	r6, [pc, #360]	; (8000ae0 <RotateFromUSART+0x188>)
    lcdGoto(LCD_2nd_LINE,13);
 8000978:	210d      	movs	r1, #13
 800097a:	2002      	movs	r0, #2
 800097c:	6033      	str	r3, [r6, #0]
 800097e:	f7ff fee1 	bl	8000744 <lcdGoto>
    lcdPuts("   ");
 8000982:	4858      	ldr	r0, [pc, #352]	; (8000ae4 <RotateFromUSART+0x18c>)
 8000984:	f7ff feff 	bl	8000786 <lcdPuts>
    lcdGoto(LCD_2nd_LINE,13);
 8000988:	210d      	movs	r1, #13
 800098a:	2002      	movs	r0, #2
 800098c:	f7ff feda 	bl	8000744 <lcdGoto>
    lcdItos(man_azimuth);
 8000990:	6838      	ldr	r0, [r7, #0]
 8000992:	f7ff ff1d 	bl	80007d0 <lcdItos>
    lcdGoto(LCD_2nd_LINE,16);
 8000996:	2110      	movs	r1, #16
 8000998:	2002      	movs	r0, #2
 800099a:	f7ff fed3 	bl	8000744 <lcdGoto>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800099e:	2380      	movs	r3, #128	; 0x80
 80009a0:	2202      	movs	r2, #2
 80009a2:	05db      	lsls	r3, r3, #23
 80009a4:	4252      	negs	r2, r2
 80009a6:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80009a8:	6819      	ldr	r1, [r3, #0]
 80009aa:	3203      	adds	r2, #3
 80009ac:	4311      	orrs	r1, r2
 80009ae:	6019      	str	r1, [r3, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80009b0:	68d9      	ldr	r1, [r3, #12]
 80009b2:	430a      	orrs	r2, r1
 80009b4:	60da      	str	r2, [r3, #12]
	if (dir_azimuth > dir_gradus) {
 80009b6:	682b      	ldr	r3, [r5, #0]
 80009b8:	6832      	ldr	r2, [r6, #0]
 80009ba:	4293      	cmp	r3, r2
 80009bc:	dd54      	ble.n	8000a68 <RotateFromUSART+0x110>
		time_on_cw = HAL_GetTick();
 80009be:	f000 ff95 	bl	80018ec <HAL_GetTick>
 80009c2:	4f49      	ldr	r7, [pc, #292]	; (8000ae8 <RotateFromUSART+0x190>)
 80009c4:	6038      	str	r0, [r7, #0]
		while (dir_gradus < dir_azimuth) {
 80009c6:	6833      	ldr	r3, [r6, #0]
 80009c8:	682a      	ldr	r2, [r5, #0]
 80009ca:	4293      	cmp	r3, r2
 80009cc:	da27      	bge.n	8000a1e <RotateFromUSART+0xc6>
			lcdGoto(LCD_1st_LINE, 13);
 80009ce:	210d      	movs	r1, #13
 80009d0:	2001      	movs	r0, #1
 80009d2:	f7ff feb7 	bl	8000744 <lcdGoto>
			lcdPuts("   ");
 80009d6:	4843      	ldr	r0, [pc, #268]	; (8000ae4 <RotateFromUSART+0x18c>)
 80009d8:	f7ff fed5 	bl	8000786 <lcdPuts>
			lcdGoto(LCD_1st_LINE, 13);
 80009dc:	210d      	movs	r1, #13
 80009de:	2001      	movs	r0, #1
 80009e0:	f7ff feb0 	bl	8000744 <lcdGoto>
			lcdItos(gradus);
 80009e4:	6820      	ldr	r0, [r4, #0]
 80009e6:	f7ff fef3 	bl	80007d0 <lcdItos>
			lcdGoto(LCD_1st_LINE, 16);
 80009ea:	2110      	movs	r1, #16
 80009ec:	2001      	movs	r0, #1
 80009ee:	f7ff fea9 	bl	8000744 <lcdGoto>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80009f2:	22a0      	movs	r2, #160	; 0xa0
 80009f4:	2302      	movs	r3, #2
 80009f6:	05d2      	lsls	r2, r2, #23
 80009f8:	6293      	str	r3, [r2, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80009fa:	333e      	adds	r3, #62	; 0x3e
 80009fc:	6193      	str	r3, [r2, #24]
			LL_mDelay(50);
 80009fe:	2032      	movs	r0, #50	; 0x32
 8000a00:	f002 f9f6 	bl	8002df0 <LL_mDelay>
			if ((HAL_GetTick() - time_on_cw) > 10000)
 8000a04:	f000 ff72 	bl	80018ec <HAL_GetTick>
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	1ac0      	subs	r0, r0, r3
 8000a0c:	4b37      	ldr	r3, [pc, #220]	; (8000aec <RotateFromUSART+0x194>)
 8000a0e:	4298      	cmp	r0, r3
 8000a10:	d805      	bhi.n	8000a1e <RotateFromUSART+0xc6>
			if (flag_stop==1) {flag_stop =0; break;}
 8000a12:	4b37      	ldr	r3, [pc, #220]	; (8000af0 <RotateFromUSART+0x198>)
 8000a14:	781a      	ldrb	r2, [r3, #0]
 8000a16:	2a01      	cmp	r2, #1
 8000a18:	d1d5      	bne.n	80009c6 <RotateFromUSART+0x6e>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
 8000a1e:	23a0      	movs	r3, #160	; 0xa0
 8000a20:	2202      	movs	r2, #2
 8000a22:	05db      	lsls	r3, r3, #23
 8000a24:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a26:	323e      	adds	r2, #62	; 0x3e
 8000a28:	629a      	str	r2, [r3, #40]	; 0x28
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	05db      	lsls	r3, r3, #23
 8000a30:	681a      	ldr	r2, [r3, #0]
	lcdGoto(LCD_1st_LINE, 13);
 8000a32:	2001      	movs	r0, #1
 8000a34:	438a      	bics	r2, r1
 8000a36:	601a      	str	r2, [r3, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000a38:	68da      	ldr	r2, [r3, #12]
 8000a3a:	438a      	bics	r2, r1
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	210d      	movs	r1, #13
 8000a40:	f7ff fe80 	bl	8000744 <lcdGoto>
	lcdPuts("   ");
 8000a44:	4827      	ldr	r0, [pc, #156]	; (8000ae4 <RotateFromUSART+0x18c>)
 8000a46:	f7ff fe9e 	bl	8000786 <lcdPuts>
	lcdGoto(LCD_1st_LINE, 13);
 8000a4a:	210d      	movs	r1, #13
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff fe79 	bl	8000744 <lcdGoto>
	lcdItos(gradus);
 8000a52:	6820      	ldr	r0, [r4, #0]
 8000a54:	f7ff febc 	bl	80007d0 <lcdItos>
	lcdGoto(LCD_1st_LINE, 16);
 8000a58:	2110      	movs	r1, #16
 8000a5a:	2001      	movs	r0, #1
 8000a5c:	f7ff fe72 	bl	8000744 <lcdGoto>
	ConvertGradusToChar(gradus);
 8000a60:	6820      	ldr	r0, [r4, #0]
 8000a62:	f7ff ff41 	bl	80008e8 <ConvertGradusToChar>
}
 8000a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		time_on_ccw = HAL_GetTick();
 8000a68:	f000 ff40 	bl	80018ec <HAL_GetTick>
 8000a6c:	4f21      	ldr	r7, [pc, #132]	; (8000af4 <RotateFromUSART+0x19c>)
 8000a6e:	6038      	str	r0, [r7, #0]
		while (dir_gradus > dir_azimuth) {
 8000a70:	6833      	ldr	r3, [r6, #0]
 8000a72:	682a      	ldr	r2, [r5, #0]
 8000a74:	4293      	cmp	r3, r2
 8000a76:	dd27      	ble.n	8000ac8 <RotateFromUSART+0x170>
			lcdGoto(LCD_1st_LINE, 13);
 8000a78:	210d      	movs	r1, #13
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f7ff fe62 	bl	8000744 <lcdGoto>
			lcdPuts("   ");
 8000a80:	4818      	ldr	r0, [pc, #96]	; (8000ae4 <RotateFromUSART+0x18c>)
 8000a82:	f7ff fe80 	bl	8000786 <lcdPuts>
			lcdGoto(LCD_1st_LINE, 13);
 8000a86:	210d      	movs	r1, #13
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff fe5b 	bl	8000744 <lcdGoto>
			lcdItos(gradus);
 8000a8e:	6820      	ldr	r0, [r4, #0]
 8000a90:	f7ff fe9e 	bl	80007d0 <lcdItos>
			lcdGoto(LCD_1st_LINE, 16);
 8000a94:	2110      	movs	r1, #16
 8000a96:	2001      	movs	r0, #1
 8000a98:	f7ff fe54 	bl	8000744 <lcdGoto>
 8000a9c:	22a0      	movs	r2, #160	; 0xa0
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	05d2      	lsls	r2, r2, #23
 8000aa2:	6293      	str	r3, [r2, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000aa4:	337e      	adds	r3, #126	; 0x7e
 8000aa6:	6193      	str	r3, [r2, #24]
			LL_mDelay(50);
 8000aa8:	2032      	movs	r0, #50	; 0x32
 8000aaa:	f002 f9a1 	bl	8002df0 <LL_mDelay>
			if ((HAL_GetTick() - time_on_ccw) > 10000)
 8000aae:	f000 ff1d 	bl	80018ec <HAL_GetTick>
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	1ac0      	subs	r0, r0, r3
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <RotateFromUSART+0x194>)
 8000ab8:	4298      	cmp	r0, r3
 8000aba:	d805      	bhi.n	8000ac8 <RotateFromUSART+0x170>
			if (flag_stop==1) {flag_stop =0; break;}
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <RotateFromUSART+0x198>)
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	2a01      	cmp	r2, #1
 8000ac2:	d1d5      	bne.n	8000a70 <RotateFromUSART+0x118>
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	23a0      	movs	r3, #160	; 0xa0
 8000aca:	2202      	movs	r2, #2
 8000acc:	05db      	lsls	r3, r3, #23
 8000ace:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000ad0:	327e      	adds	r2, #126	; 0x7e
 8000ad2:	e7a9      	b.n	8000a28 <RotateFromUSART+0xd0>
 8000ad4:	200000fc 	.word	0x200000fc
 8000ad8:	200000a4 	.word	0x200000a4
 8000adc:	20000094 	.word	0x20000094
 8000ae0:	20000098 	.word	0x20000098
 8000ae4:	08003787 	.word	0x08003787
 8000ae8:	20000124 	.word	0x20000124
 8000aec:	00002710 	.word	0x00002710
 8000af0:	200000a0 	.word	0x200000a0
 8000af4:	20000120 	.word	0x20000120

08000af8 <USART2_Send>:

void USART2_Send (char chr){
	while (!(USART2->ISR & USART_ISR_TC));
 8000af8:	2240      	movs	r2, #64	; 0x40
 8000afa:	4b03      	ldr	r3, [pc, #12]	; (8000b08 <USART2_Send+0x10>)
 8000afc:	69d9      	ldr	r1, [r3, #28]
 8000afe:	4211      	tst	r1, r2
 8000b00:	d0fc      	beq.n	8000afc <USART2_Send+0x4>
	USART2->TDR = chr;
 8000b02:	6298      	str	r0, [r3, #40]	; 0x28
}
 8000b04:	4770      	bx	lr
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	40004400 	.word	0x40004400

08000b0c <USART2_Send_String>:

void USART2_Send_String (char* str){
 8000b0c:	b570      	push	{r4, r5, r6, lr}
 8000b0e:	0005      	movs	r5, r0
	uint8_t i = 0;
 8000b10:	2400      	movs	r4, #0
	while(str[i])
 8000b12:	5d28      	ldrb	r0, [r5, r4]
 8000b14:	2800      	cmp	r0, #0
 8000b16:	d100      	bne.n	8000b1a <USART2_Send_String+0xe>
	USART2_Send (str[i++]);
}
 8000b18:	bd70      	pop	{r4, r5, r6, pc}
	USART2_Send (str[i++]);
 8000b1a:	3401      	adds	r4, #1
 8000b1c:	b2e4      	uxtb	r4, r4
 8000b1e:	f7ff ffeb 	bl	8000af8 <USART2_Send>
 8000b22:	e7f6      	b.n	8000b12 <USART2_Send_String+0x6>

08000b24 <CheckUSART>:
{
 8000b24:	b510      	push	{r4, lr}
	if (flag_status == 1)
 8000b26:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <CheckUSART+0x40>)
 8000b28:	781a      	ldrb	r2, [r3, #0]
 8000b2a:	2a01      	cmp	r2, #1
 8000b2c:	d10f      	bne.n	8000b4e <CheckUSART+0x2a>
		flag_status=0;
 8000b2e:	2400      	movs	r4, #0
 8000b30:	701c      	strb	r4, [r3, #0]
		ConvertGradusToChar(gradus);
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <CheckUSART+0x44>)
 8000b34:	6818      	ldr	r0, [r3, #0]
 8000b36:	f7ff fed7 	bl	80008e8 <ConvertGradusToChar>
		str_rx[0]=0;
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <CheckUSART+0x48>)
		USART2_Send_String(str_tx);
 8000b3c:	480c      	ldr	r0, [pc, #48]	; (8000b70 <CheckUSART+0x4c>)
		str_rx[0]=0;
 8000b3e:	701c      	strb	r4, [r3, #0]
		str_rx[1]=0;
 8000b40:	705c      	strb	r4, [r3, #1]
		str_rx[2]=0;
 8000b42:	709c      	strb	r4, [r3, #2]
		str_rx[3]=0;
 8000b44:	70dc      	strb	r4, [r3, #3]
		str_rx[4]=0;
 8000b46:	711c      	strb	r4, [r3, #4]
		str_rx[5]=0;
 8000b48:	715c      	strb	r4, [r3, #5]
		USART2_Send_String(str_tx);
 8000b4a:	f7ff ffdf 	bl	8000b0c <USART2_Send_String>
	if (flag_move == 1)
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <CheckUSART+0x50>)
 8000b50:	781a      	ldrb	r2, [r3, #0]
 8000b52:	2a01      	cmp	r2, #1
 8000b54:	d105      	bne.n	8000b62 <CheckUSART+0x3e>
		flag_move = 0;
 8000b56:	2200      	movs	r2, #0
 8000b58:	701a      	strb	r2, [r3, #0]
		RotateFromUSART(ConvertCharToGradus());
 8000b5a:	f7ff fea5 	bl	80008a8 <ConvertCharToGradus>
 8000b5e:	f7ff fefb 	bl	8000958 <RotateFromUSART>
}
 8000b62:	bd10      	pop	{r4, pc}
 8000b64:	2000009f 	.word	0x2000009f
 8000b68:	200000a4 	.word	0x200000a4
 8000b6c:	20000100 	.word	0x20000100
 8000b70:	2000010a 	.word	0x2000010a
 8000b74:	2000009e 	.word	0x2000009e

08000b78 <ShowStartAzimuth>:
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
	WriteToEEPROM(EEPROM_ADDRESS_START+sizeof(gradus), man_azimuth);
}

void ShowStartAzimuth ()
{
 8000b78:	b510      	push	{r4, lr}
	lcdClrScr();
 8000b7a:	f7ff fdc9 	bl	8000710 <lcdClrScr>
	lcdGoto(LCD_1st_LINE,1);
 8000b7e:	2101      	movs	r1, #1
 8000b80:	0008      	movs	r0, r1
 8000b82:	f7ff fddf 	bl	8000744 <lcdGoto>
	lcdPuts("CUR AZIMUTH");
 8000b86:	480f      	ldr	r0, [pc, #60]	; (8000bc4 <ShowStartAzimuth+0x4c>)
 8000b88:	f7ff fdfd 	bl	8000786 <lcdPuts>
	lcdGoto(LCD_1st_LINE,13);
 8000b8c:	210d      	movs	r1, #13
 8000b8e:	2001      	movs	r0, #1
 8000b90:	f7ff fdd8 	bl	8000744 <lcdGoto>
  }
}

uint32_t ReadFromEEPROM (uint32_t address)
{
  return (*(__IO uint32_t *)address);
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <ShowStartAzimuth+0x50>)
 8000b96:	6818      	ldr	r0, [r3, #0]
	lcdItos(ReadFromEEPROM(EEPROM_ADDRESS_START));
 8000b98:	f7ff fe1a 	bl	80007d0 <lcdItos>
	lcdGoto(LCD_2nd_LINE,1);
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	2002      	movs	r0, #2
 8000ba0:	f7ff fdd0 	bl	8000744 <lcdGoto>
	lcdPuts("ANT AZIMUTH");
 8000ba4:	4809      	ldr	r0, [pc, #36]	; (8000bcc <ShowStartAzimuth+0x54>)
 8000ba6:	f7ff fdee 	bl	8000786 <lcdPuts>
	lcdGoto(LCD_2nd_LINE,13);
 8000baa:	210d      	movs	r1, #13
 8000bac:	2002      	movs	r0, #2
 8000bae:	f7ff fdc9 	bl	8000744 <lcdGoto>
  return (*(__IO uint32_t *)address);
 8000bb2:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <ShowStartAzimuth+0x58>)
 8000bb4:	6818      	ldr	r0, [r3, #0]
	lcdItos(ReadFromEEPROM(EEPROM_ADDRESS_START+sizeof(gradus)));
 8000bb6:	f7ff fe0b 	bl	80007d0 <lcdItos>
	lcdGoto(LCD_2nd_LINE,16);
 8000bba:	2110      	movs	r1, #16
 8000bbc:	2002      	movs	r0, #2
 8000bbe:	f7ff fdc1 	bl	8000744 <lcdGoto>
}
 8000bc2:	bd10      	pop	{r4, pc}
 8000bc4:	0800378b 	.word	0x0800378b
 8000bc8:	08080000 	.word	0x08080000
 8000bcc:	08003797 	.word	0x08003797
 8000bd0:	08080004 	.word	0x08080004

08000bd4 <ReadCWButton>:
	if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin) == GPIO_PIN_RESET
 8000bd4:	2180      	movs	r1, #128	; 0x80
void ReadCWButton() {
 8000bd6:	b570      	push	{r4, r5, r6, lr}
	if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin) == GPIO_PIN_RESET
 8000bd8:	4820      	ldr	r0, [pc, #128]	; (8000c5c <ReadCWButton+0x88>)
 8000bda:	01c9      	lsls	r1, r1, #7
 8000bdc:	f001 f87c 	bl	8001cd8 <HAL_GPIO_ReadPin>
 8000be0:	4d1f      	ldr	r5, [pc, #124]	; (8000c60 <ReadCWButton+0x8c>)
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d132      	bne.n	8000c4c <ReadCWButton+0x78>
			&& flag_key1_press) {
 8000be6:	782b      	ldrb	r3, [r5, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d107      	bne.n	8000bfc <ReadCWButton+0x28>
	if (!flag_key1_press && (HAL_GetTick() - time_key1_press) > 200) {
 8000bec:	f000 fe7e 	bl	80018ec <HAL_GetTick>
 8000bf0:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <ReadCWButton+0x90>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	1ac0      	subs	r0, r0, r3
 8000bf6:	28c8      	cmp	r0, #200	; 0xc8
 8000bf8:	d82c      	bhi.n	8000c54 <ReadCWButton+0x80>
}
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
		if (man_azimuth==359) man_azimuth=0;
 8000bfc:	2368      	movs	r3, #104	; 0x68
 8000bfe:	4c1a      	ldr	r4, [pc, #104]	; (8000c68 <ReadCWButton+0x94>)
 8000c00:	33ff      	adds	r3, #255	; 0xff
 8000c02:	6822      	ldr	r2, [r4, #0]
		flag_key1_press = 0;
 8000c04:	7028      	strb	r0, [r5, #0]
		if (man_azimuth==359) man_azimuth=0;
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d100      	bne.n	8000c0c <ReadCWButton+0x38>
 8000c0a:	6020      	str	r0, [r4, #0]
		isPushCW = 1;
 8000c0c:	2201      	movs	r2, #1
		man_azimuth=man_azimuth+1;
 8000c0e:	6823      	ldr	r3, [r4, #0]
		lcdGoto(LCD_2nd_LINE,13);
 8000c10:	210d      	movs	r1, #13
		man_azimuth=man_azimuth+1;
 8000c12:	3301      	adds	r3, #1
 8000c14:	6023      	str	r3, [r4, #0]
		isPushCW = 1;
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <ReadCWButton+0x98>)
		lcdGoto(LCD_2nd_LINE,13);
 8000c18:	2002      	movs	r0, #2
		isPushCW = 1;
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	23a0      	movs	r3, #160	; 0xa0
 8000c1e:	323f      	adds	r2, #63	; 0x3f
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	629a      	str	r2, [r3, #40]	; 0x28
		lcdGoto(LCD_2nd_LINE,13);
 8000c24:	f7ff fd8e 	bl	8000744 <lcdGoto>
		lcdPuts("   ");
 8000c28:	4811      	ldr	r0, [pc, #68]	; (8000c70 <ReadCWButton+0x9c>)
 8000c2a:	f7ff fdac 	bl	8000786 <lcdPuts>
		lcdGoto(LCD_2nd_LINE,13);
 8000c2e:	210d      	movs	r1, #13
 8000c30:	2002      	movs	r0, #2
 8000c32:	f7ff fd87 	bl	8000744 <lcdGoto>
	    lcdItos(man_azimuth);
 8000c36:	6820      	ldr	r0, [r4, #0]
 8000c38:	f7ff fdca 	bl	80007d0 <lcdItos>
	    lcdGoto(LCD_2nd_LINE,16);
 8000c3c:	2110      	movs	r1, #16
 8000c3e:	2002      	movs	r0, #2
 8000c40:	f7ff fd80 	bl	8000744 <lcdGoto>
		time_key1_press = HAL_GetTick();
 8000c44:	f000 fe52 	bl	80018ec <HAL_GetTick>
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <ReadCWButton+0x90>)
 8000c4a:	6018      	str	r0, [r3, #0]
	if (!flag_key1_press && (HAL_GetTick() - time_key1_press) > 200) {
 8000c4c:	782b      	ldrb	r3, [r5, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1d3      	bne.n	8000bfa <ReadCWButton+0x26>
 8000c52:	e7cb      	b.n	8000bec <ReadCWButton+0x18>
		flag_key1_press = 1;
 8000c54:	2301      	movs	r3, #1
 8000c56:	702b      	strb	r3, [r5, #0]
}
 8000c58:	e7cf      	b.n	8000bfa <ReadCWButton+0x26>
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	50000800 	.word	0x50000800
 8000c60:	20000000 	.word	0x20000000
 8000c64:	20000114 	.word	0x20000114
 8000c68:	200000fc 	.word	0x200000fc
 8000c6c:	200000f8 	.word	0x200000f8
 8000c70:	08003787 	.word	0x08003787

08000c74 <ReadCCWButton>:
	if (HAL_GPIO_ReadPin(BTN_DWN_GPIO_Port, BTN_DWN_Pin) == GPIO_PIN_RESET
 8000c74:	2180      	movs	r1, #128	; 0x80
void ReadCCWButton() {
 8000c76:	b570      	push	{r4, r5, r6, lr}
	if (HAL_GPIO_ReadPin(BTN_DWN_GPIO_Port, BTN_DWN_Pin) == GPIO_PIN_RESET
 8000c78:	4820      	ldr	r0, [pc, #128]	; (8000cfc <ReadCCWButton+0x88>)
 8000c7a:	0209      	lsls	r1, r1, #8
 8000c7c:	f001 f82c 	bl	8001cd8 <HAL_GPIO_ReadPin>
 8000c80:	4d1f      	ldr	r5, [pc, #124]	; (8000d00 <ReadCCWButton+0x8c>)
 8000c82:	2800      	cmp	r0, #0
 8000c84:	d132      	bne.n	8000cec <ReadCCWButton+0x78>
			&& flag_key2_press) {
 8000c86:	782b      	ldrb	r3, [r5, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d107      	bne.n	8000c9c <ReadCCWButton+0x28>
	if (!flag_key2_press && (HAL_GetTick() - time_key2_press) > 200) {
 8000c8c:	f000 fe2e 	bl	80018ec <HAL_GetTick>
 8000c90:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <ReadCCWButton+0x90>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	1ac0      	subs	r0, r0, r3
 8000c96:	28c8      	cmp	r0, #200	; 0xc8
 8000c98:	d82c      	bhi.n	8000cf4 <ReadCCWButton+0x80>
}
 8000c9a:	bd70      	pop	{r4, r5, r6, pc}
		if (man_azimuth==0) man_azimuth=359;
 8000c9c:	4c1a      	ldr	r4, [pc, #104]	; (8000d08 <ReadCCWButton+0x94>)
		flag_key2_press = 0;
 8000c9e:	7028      	strb	r0, [r5, #0]
		if (man_azimuth==0) man_azimuth=359;
 8000ca0:	6823      	ldr	r3, [r4, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d102      	bne.n	8000cac <ReadCCWButton+0x38>
 8000ca6:	2368      	movs	r3, #104	; 0x68
 8000ca8:	33ff      	adds	r3, #255	; 0xff
 8000caa:	6023      	str	r3, [r4, #0]
		isPushCW = 0;
 8000cac:	2200      	movs	r2, #0
		man_azimuth=man_azimuth-1;
 8000cae:	6823      	ldr	r3, [r4, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000cb0:	2602      	movs	r6, #2
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	6023      	str	r3, [r4, #0]
		isPushCW = 0;
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <ReadCCWButton+0x98>)
		lcdGoto(LCD_2nd_LINE,13);
 8000cb8:	210d      	movs	r1, #13
		isPushCW = 0;
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	23a0      	movs	r3, #160	; 0xa0
 8000cbe:	05db      	lsls	r3, r3, #23
 8000cc0:	619e      	str	r6, [r3, #24]
		lcdGoto(LCD_2nd_LINE,13);
 8000cc2:	0030      	movs	r0, r6
 8000cc4:	f7ff fd3e 	bl	8000744 <lcdGoto>
		lcdPuts("   ");
 8000cc8:	4811      	ldr	r0, [pc, #68]	; (8000d10 <ReadCCWButton+0x9c>)
 8000cca:	f7ff fd5c 	bl	8000786 <lcdPuts>
		lcdGoto(LCD_2nd_LINE,13);
 8000cce:	210d      	movs	r1, #13
 8000cd0:	0030      	movs	r0, r6
 8000cd2:	f7ff fd37 	bl	8000744 <lcdGoto>
	    lcdItos(man_azimuth);
 8000cd6:	6820      	ldr	r0, [r4, #0]
 8000cd8:	f7ff fd7a 	bl	80007d0 <lcdItos>
	    lcdGoto(LCD_2nd_LINE,16);
 8000cdc:	2110      	movs	r1, #16
 8000cde:	0030      	movs	r0, r6
 8000ce0:	f7ff fd30 	bl	8000744 <lcdGoto>
		time_key2_press = HAL_GetTick();
 8000ce4:	f000 fe02 	bl	80018ec <HAL_GetTick>
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <ReadCCWButton+0x90>)
 8000cea:	6018      	str	r0, [r3, #0]
	if (!flag_key2_press && (HAL_GetTick() - time_key2_press) > 200) {
 8000cec:	782b      	ldrb	r3, [r5, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1d3      	bne.n	8000c9a <ReadCCWButton+0x26>
 8000cf2:	e7cb      	b.n	8000c8c <ReadCCWButton+0x18>
		flag_key2_press = 1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	702b      	strb	r3, [r5, #0]
}
 8000cf8:	e7cf      	b.n	8000c9a <ReadCCWButton+0x26>
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	50000800 	.word	0x50000800
 8000d00:	20000001 	.word	0x20000001
 8000d04:	20000118 	.word	0x20000118
 8000d08:	200000fc 	.word	0x200000fc
 8000d0c:	200000f8 	.word	0x200000f8
 8000d10:	08003787 	.word	0x08003787

08000d14 <ReadStartButton>:
void ReadStartButton() {
 8000d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (HAL_GPIO_ReadPin(BTN_START_GPIO_Port, BTN_START_Pin) == GPIO_PIN_RESET
 8000d16:	2102      	movs	r1, #2
 8000d18:	485b      	ldr	r0, [pc, #364]	; (8000e88 <ReadStartButton+0x174>)
 8000d1a:	f000 ffdd 	bl	8001cd8 <HAL_GPIO_ReadPin>
 8000d1e:	2800      	cmp	r0, #0
 8000d20:	d000      	beq.n	8000d24 <ReadStartButton+0x10>
 8000d22:	e075      	b.n	8000e10 <ReadStartButton+0xfc>
			&& flag_key3_press) {
 8000d24:	4b59      	ldr	r3, [pc, #356]	; (8000e8c <ReadStartButton+0x178>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d108      	bne.n	8000d3e <ReadStartButton+0x2a>
	if (!flag_key3_press && (HAL_GetTick() - time_key3_press) > 200) {
 8000d2c:	f000 fdde 	bl	80018ec <HAL_GetTick>
 8000d30:	4b57      	ldr	r3, [pc, #348]	; (8000e90 <ReadStartButton+0x17c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	1ac0      	subs	r0, r0, r3
 8000d36:	28c8      	cmp	r0, #200	; 0xc8
 8000d38:	d900      	bls.n	8000d3c <ReadStartButton+0x28>
 8000d3a:	e0a0      	b.n	8000e7e <ReadStartButton+0x16a>
}
 8000d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		flag_key3_press = 0;
 8000d3e:	4b53      	ldr	r3, [pc, #332]	; (8000e8c <ReadStartButton+0x178>)
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000d40:	2202      	movs	r2, #2
 8000d42:	7018      	strb	r0, [r3, #0]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	4252      	negs	r2, r2
 8000d48:	05db      	lsls	r3, r3, #23
 8000d4a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000d4c:	6819      	ldr	r1, [r3, #0]
 8000d4e:	3203      	adds	r2, #3
 8000d50:	4311      	orrs	r1, r2
 8000d52:	6019      	str	r1, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000d54:	68d9      	ldr	r1, [r3, #12]
		if (dir_azimuth > dir_gradus) {
 8000d56:	4c4f      	ldr	r4, [pc, #316]	; (8000e94 <ReadStartButton+0x180>)
 8000d58:	4d4f      	ldr	r5, [pc, #316]	; (8000e98 <ReadStartButton+0x184>)
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	682a      	ldr	r2, [r5, #0]
 8000d62:	4293      	cmp	r3, r2
 8000d64:	dd5a      	ble.n	8000e1c <ReadStartButton+0x108>
			time_on_cw = HAL_GetTick();
 8000d66:	f000 fdc1 	bl	80018ec <HAL_GetTick>
  WRITE_REG(GPIOx->BRR, PinMask);
 8000d6a:	27a0      	movs	r7, #160	; 0xa0
 8000d6c:	4e4b      	ldr	r6, [pc, #300]	; (8000e9c <ReadStartButton+0x188>)
 8000d6e:	05ff      	lsls	r7, r7, #23
 8000d70:	6030      	str	r0, [r6, #0]
			while (dir_gradus < dir_azimuth) {
 8000d72:	682b      	ldr	r3, [r5, #0]
 8000d74:	6822      	ldr	r2, [r4, #0]
 8000d76:	4293      	cmp	r3, r2
 8000d78:	da20      	bge.n	8000dbc <ReadStartButton+0xa8>
				lcdGoto(LCD_1st_LINE, 13);
 8000d7a:	210d      	movs	r1, #13
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f7ff fce1 	bl	8000744 <lcdGoto>
				lcdPuts("   ");
 8000d82:	4847      	ldr	r0, [pc, #284]	; (8000ea0 <ReadStartButton+0x18c>)
 8000d84:	f7ff fcff 	bl	8000786 <lcdPuts>
				lcdGoto(LCD_1st_LINE, 13);
 8000d88:	210d      	movs	r1, #13
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	f7ff fcda 	bl	8000744 <lcdGoto>
				lcdItos(gradus);
 8000d90:	4b44      	ldr	r3, [pc, #272]	; (8000ea4 <ReadStartButton+0x190>)
 8000d92:	6818      	ldr	r0, [r3, #0]
 8000d94:	f7ff fd1c 	bl	80007d0 <lcdItos>
				lcdGoto(LCD_1st_LINE, 16);
 8000d98:	2110      	movs	r1, #16
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f7ff fcd2 	bl	8000744 <lcdGoto>
 8000da0:	2302      	movs	r3, #2
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000da4:	333e      	adds	r3, #62	; 0x3e
 8000da6:	61bb      	str	r3, [r7, #24]
				LL_mDelay(50);
 8000da8:	2032      	movs	r0, #50	; 0x32
 8000daa:	f002 f821 	bl	8002df0 <LL_mDelay>
				if ((HAL_GetTick() - time_on_cw) > 10000)
 8000dae:	f000 fd9d 	bl	80018ec <HAL_GetTick>
 8000db2:	6833      	ldr	r3, [r6, #0]
 8000db4:	1ac0      	subs	r0, r0, r3
 8000db6:	4b3c      	ldr	r3, [pc, #240]	; (8000ea8 <ReadStartButton+0x194>)
 8000db8:	4298      	cmp	r0, r3
 8000dba:	d9da      	bls.n	8000d72 <ReadStartButton+0x5e>
 8000dbc:	23a0      	movs	r3, #160	; 0xa0
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000dc4:	323e      	adds	r2, #62	; 0x3e
 8000dc6:	629a      	str	r2, [r3, #40]	; 0x28
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000dc8:	2380      	movs	r3, #128	; 0x80
 8000dca:	2101      	movs	r1, #1
 8000dcc:	05db      	lsls	r3, r3, #23
 8000dce:	681a      	ldr	r2, [r3, #0]
		lcdGoto(LCD_1st_LINE, 13);
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	438a      	bics	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000dd6:	68da      	ldr	r2, [r3, #12]
 8000dd8:	438a      	bics	r2, r1
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	210d      	movs	r1, #13
 8000dde:	f7ff fcb1 	bl	8000744 <lcdGoto>
		lcdPuts("   ");
 8000de2:	482f      	ldr	r0, [pc, #188]	; (8000ea0 <ReadStartButton+0x18c>)
 8000de4:	f7ff fccf 	bl	8000786 <lcdPuts>
		lcdGoto(LCD_1st_LINE, 13);
 8000de8:	210d      	movs	r1, #13
 8000dea:	2001      	movs	r0, #1
 8000dec:	f7ff fcaa 	bl	8000744 <lcdGoto>
		lcdItos(gradus);
 8000df0:	4b2c      	ldr	r3, [pc, #176]	; (8000ea4 <ReadStartButton+0x190>)
 8000df2:	6818      	ldr	r0, [r3, #0]
 8000df4:	f7ff fcec 	bl	80007d0 <lcdItos>
		lcdGoto(LCD_1st_LINE, 16);
 8000df8:	2110      	movs	r1, #16
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f7ff fca2 	bl	8000744 <lcdGoto>
		ConvertGradusToChar(gradus);
 8000e00:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <ReadStartButton+0x190>)
 8000e02:	6818      	ldr	r0, [r3, #0]
 8000e04:	f7ff fd70 	bl	80008e8 <ConvertGradusToChar>
		time_key3_press = HAL_GetTick();
 8000e08:	f000 fd70 	bl	80018ec <HAL_GetTick>
 8000e0c:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <ReadStartButton+0x17c>)
 8000e0e:	6018      	str	r0, [r3, #0]
	if (!flag_key3_press && (HAL_GetTick() - time_key3_press) > 200) {
 8000e10:	4b1e      	ldr	r3, [pc, #120]	; (8000e8c <ReadStartButton+0x178>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d000      	beq.n	8000e1a <ReadStartButton+0x106>
 8000e18:	e790      	b.n	8000d3c <ReadStartButton+0x28>
 8000e1a:	e787      	b.n	8000d2c <ReadStartButton+0x18>
			time_on_ccw = HAL_GetTick();
 8000e1c:	f000 fd66 	bl	80018ec <HAL_GetTick>
 8000e20:	27a0      	movs	r7, #160	; 0xa0
 8000e22:	4e22      	ldr	r6, [pc, #136]	; (8000eac <ReadStartButton+0x198>)
 8000e24:	05ff      	lsls	r7, r7, #23
 8000e26:	6030      	str	r0, [r6, #0]
			while (dir_gradus > dir_azimuth) {
 8000e28:	682b      	ldr	r3, [r5, #0]
 8000e2a:	6822      	ldr	r2, [r4, #0]
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	dd20      	ble.n	8000e72 <ReadStartButton+0x15e>
				lcdGoto(LCD_1st_LINE, 13);
 8000e30:	210d      	movs	r1, #13
 8000e32:	2001      	movs	r0, #1
 8000e34:	f7ff fc86 	bl	8000744 <lcdGoto>
				lcdPuts("   ");
 8000e38:	4819      	ldr	r0, [pc, #100]	; (8000ea0 <ReadStartButton+0x18c>)
 8000e3a:	f7ff fca4 	bl	8000786 <lcdPuts>
				lcdGoto(LCD_1st_LINE, 13);
 8000e3e:	210d      	movs	r1, #13
 8000e40:	2001      	movs	r0, #1
 8000e42:	f7ff fc7f 	bl	8000744 <lcdGoto>
				lcdItos(gradus);
 8000e46:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <ReadStartButton+0x190>)
 8000e48:	6818      	ldr	r0, [r3, #0]
 8000e4a:	f7ff fcc1 	bl	80007d0 <lcdItos>
				lcdGoto(LCD_1st_LINE, 16);
 8000e4e:	2110      	movs	r1, #16
 8000e50:	2001      	movs	r0, #1
 8000e52:	f7ff fc77 	bl	8000744 <lcdGoto>
 8000e56:	2302      	movs	r3, #2
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000e5a:	337e      	adds	r3, #126	; 0x7e
 8000e5c:	61bb      	str	r3, [r7, #24]
				LL_mDelay(50);
 8000e5e:	2032      	movs	r0, #50	; 0x32
 8000e60:	f001 ffc6 	bl	8002df0 <LL_mDelay>
				if ((HAL_GetTick() - time_on_ccw) > 10000)
 8000e64:	f000 fd42 	bl	80018ec <HAL_GetTick>
 8000e68:	6833      	ldr	r3, [r6, #0]
 8000e6a:	1ac0      	subs	r0, r0, r3
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <ReadStartButton+0x194>)
 8000e6e:	4298      	cmp	r0, r3
 8000e70:	d9da      	bls.n	8000e28 <ReadStartButton+0x114>
 8000e72:	23a0      	movs	r3, #160	; 0xa0
 8000e74:	2202      	movs	r2, #2
 8000e76:	05db      	lsls	r3, r3, #23
 8000e78:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000e7a:	327e      	adds	r2, #126	; 0x7e
 8000e7c:	e7a3      	b.n	8000dc6 <ReadStartButton+0xb2>
		flag_key3_press = 1;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	4a02      	ldr	r2, [pc, #8]	; (8000e8c <ReadStartButton+0x178>)
 8000e82:	7013      	strb	r3, [r2, #0]
}
 8000e84:	e75a      	b.n	8000d3c <ReadStartButton+0x28>
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	50000400 	.word	0x50000400
 8000e8c:	20000002 	.word	0x20000002
 8000e90:	2000011c 	.word	0x2000011c
 8000e94:	20000094 	.word	0x20000094
 8000e98:	20000098 	.word	0x20000098
 8000e9c:	20000124 	.word	0x20000124
 8000ea0:	08003787 	.word	0x08003787
 8000ea4:	200000a4 	.word	0x200000a4
 8000ea8:	00002710 	.word	0x00002710
 8000eac:	20000120 	.word	0x20000120

08000eb0 <WriteToEEPROM>:
{
 8000eb0:	b570      	push	{r4, r5, r6, lr}
 8000eb2:	0004      	movs	r4, r0
 8000eb4:	000d      	movs	r5, r1
    flash_ok = HAL_FLASHEx_DATAEEPROM_Unlock();
 8000eb6:	f000 fe05 	bl	8001ac4 <HAL_FLASHEx_DATAEEPROM_Unlock>
  while (flash_ok != HAL_OK)
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d1fb      	bne.n	8000eb6 <WriteToEEPROM+0x6>
    flash_ok = HAL_FLASHEx_DATAEEPROM_Erase (address);
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f000 fe22 	bl	8001b08 <HAL_FLASHEx_DATAEEPROM_Erase>
  while (flash_ok != HAL_OK)
 8000ec4:	2800      	cmp	r0, #0
 8000ec6:	d1fa      	bne.n	8000ebe <WriteToEEPROM+0xe>
    flash_ok = HAL_FLASHEx_DATAEEPROM_Program (FLASH_TYPEPROGRAMDATA_WORD, address, value);
 8000ec8:	002a      	movs	r2, r5
 8000eca:	0021      	movs	r1, r4
 8000ecc:	2002      	movs	r0, #2
 8000ece:	f000 fe2d 	bl	8001b2c <HAL_FLASHEx_DATAEEPROM_Program>
  while (flash_ok != HAL_OK)
 8000ed2:	2800      	cmp	r0, #0
 8000ed4:	d1f8      	bne.n	8000ec8 <WriteToEEPROM+0x18>
    flash_ok = HAL_FLASHEx_DATAEEPROM_Lock ();
 8000ed6:	f000 fe0d 	bl	8001af4 <HAL_FLASHEx_DATAEEPROM_Lock>
  while (flash_ok != HAL_OK)
 8000eda:	2800      	cmp	r0, #0
 8000edc:	d1fb      	bne.n	8000ed6 <WriteToEEPROM+0x26>
}
 8000ede:	bd70      	pop	{r4, r5, r6, pc}

08000ee0 <SetDefault>:
void SetDefault(){
 8000ee0:	b510      	push	{r4, lr}
		LL_mDelay(300);
 8000ee2:	2496      	movs	r4, #150	; 0x96
 8000ee4:	0064      	lsls	r4, r4, #1
	while (HAL_GPIO_ReadPin(BTN_START_GPIO_Port, BTN_START_Pin) == GPIO_PIN_RESET){
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	4811      	ldr	r0, [pc, #68]	; (8000f30 <SetDefault+0x50>)
 8000eea:	f000 fef5 	bl	8001cd8 <HAL_GPIO_ReadPin>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	d00c      	beq.n	8000f0c <SetDefault+0x2c>
	gradus = man_azimuth = 0;
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4c0f      	ldr	r4, [pc, #60]	; (8000f34 <SetDefault+0x54>)
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <SetDefault+0x58>)
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
 8000ef8:	4810      	ldr	r0, [pc, #64]	; (8000f3c <SetDefault+0x5c>)
	gradus = man_azimuth = 0;
 8000efa:	6019      	str	r1, [r3, #0]
 8000efc:	6021      	str	r1, [r4, #0]
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
 8000efe:	f7ff ffd7 	bl	8000eb0 <WriteToEEPROM>
    WriteToEEPROM(EEPROM_ADDRESS_START+sizeof(gradus), man_azimuth);
 8000f02:	6821      	ldr	r1, [r4, #0]
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <SetDefault+0x60>)
 8000f06:	f7ff ffd3 	bl	8000eb0 <WriteToEEPROM>
}
 8000f0a:	bd10      	pop	{r4, pc}
		lcdClrScr();
 8000f0c:	f7ff fc00 	bl	8000710 <lcdClrScr>
		lcdGoto(LCD_1st_LINE, 3);
 8000f10:	2103      	movs	r1, #3
 8000f12:	2001      	movs	r0, #1
 8000f14:	f7ff fc16 	bl	8000744 <lcdGoto>
		lcdPuts("GO TO ZERO");
 8000f18:	480a      	ldr	r0, [pc, #40]	; (8000f44 <SetDefault+0x64>)
 8000f1a:	f7ff fc34 	bl	8000786 <lcdPuts>
		lcdGoto(LCD_2nd_LINE, 16);
 8000f1e:	2110      	movs	r1, #16
 8000f20:	2002      	movs	r0, #2
 8000f22:	f7ff fc0f 	bl	8000744 <lcdGoto>
		LL_mDelay(300);
 8000f26:	0020      	movs	r0, r4
 8000f28:	f001 ff62 	bl	8002df0 <LL_mDelay>
 8000f2c:	e7db      	b.n	8000ee6 <SetDefault+0x6>
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	50000400 	.word	0x50000400
 8000f34:	200000fc 	.word	0x200000fc
 8000f38:	200000a4 	.word	0x200000a4
 8000f3c:	08080000 	.word	0x08080000
 8000f40:	08080004 	.word	0x08080004
 8000f44:	080037a3 	.word	0x080037a3

08000f48 <SaveSettings>:
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <SaveSettings+0x18>)
{
 8000f4a:	b510      	push	{r4, lr}
	WriteToEEPROM(EEPROM_ADDRESS_START, gradus);
 8000f4c:	6819      	ldr	r1, [r3, #0]
 8000f4e:	4805      	ldr	r0, [pc, #20]	; (8000f64 <SaveSettings+0x1c>)
 8000f50:	f7ff ffae 	bl	8000eb0 <WriteToEEPROM>
	WriteToEEPROM(EEPROM_ADDRESS_START+sizeof(gradus), man_azimuth);
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <SaveSettings+0x20>)
 8000f56:	4805      	ldr	r0, [pc, #20]	; (8000f6c <SaveSettings+0x24>)
 8000f58:	6819      	ldr	r1, [r3, #0]
 8000f5a:	f7ff ffa9 	bl	8000eb0 <WriteToEEPROM>
}
 8000f5e:	bd10      	pop	{r4, pc}
 8000f60:	200000a4 	.word	0x200000a4
 8000f64:	08080000 	.word	0x08080000
 8000f68:	200000fc 	.word	0x200000fc
 8000f6c:	08080004 	.word	0x08080004

08000f70 <CheckADC>:
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f70:	2001      	movs	r0, #1
{
 8000f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f74:	4c17      	ldr	r4, [pc, #92]	; (8000fd4 <CheckADC+0x64>)
 8000f76:	4a18      	ldr	r2, [pc, #96]	; (8000fd8 <CheckADC+0x68>)
 8000f78:	68a3      	ldr	r3, [r4, #8]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	4303      	orrs	r3, r0
 8000f7e:	60a3      	str	r3, [r4, #8]
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f80:	68a3      	ldr	r3, [r4, #8]
 8000f82:	401a      	ands	r2, r3
 8000f84:	2304      	movs	r3, #4
 8000f86:	4313      	orrs	r3, r2
 8000f88:	60a3      	str	r3, [r4, #8]
    LL_mDelay(1);
 8000f8a:	f001 ff31 	bl	8002df0 <LL_mDelay>
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000f8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if ((adc_value < 3500)&&(flag_adc == 0)) {
 8000f90:	4a12      	ldr	r2, [pc, #72]	; (8000fdc <CheckADC+0x6c>)
    adc_value = LL_ADC_REG_ReadConversionData12(ADC1);
 8000f92:	4c13      	ldr	r4, [pc, #76]	; (8000fe0 <CheckADC+0x70>)
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	8023      	strh	r3, [r4, #0]
    if ((adc_value < 3500)&&(flag_adc == 0)) {
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d80e      	bhi.n	8000fba <CheckADC+0x4a>
 8000f9c:	4d11      	ldr	r5, [pc, #68]	; (8000fe4 <CheckADC+0x74>)
 8000f9e:	782f      	ldrb	r7, [r5, #0]
 8000fa0:	2f00      	cmp	r7, #0
 8000fa2:	d116      	bne.n	8000fd2 <CheckADC+0x62>
    	if (flag_eeprom==1){
 8000fa4:	4e10      	ldr	r6, [pc, #64]	; (8000fe8 <CheckADC+0x78>)
 8000fa6:	7833      	ldrb	r3, [r6, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d102      	bne.n	8000fb2 <CheckADC+0x42>
    		SaveSettings();
 8000fac:	f7ff ffcc 	bl	8000f48 <SaveSettings>
    		flag_eeprom=0;
 8000fb0:	7037      	strb	r7, [r6, #0]
    	flag_adc = 1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	702b      	strb	r3, [r5, #0]
    	ShowWarning();
 8000fb6:	f7ff fc65 	bl	8000884 <ShowWarning>
    if ((adc_value > 3500)&&(flag_adc == 1)) {
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <CheckADC+0x7c>)
 8000fbc:	8822      	ldrh	r2, [r4, #0]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d907      	bls.n	8000fd2 <CheckADC+0x62>
 8000fc2:	4c08      	ldr	r4, [pc, #32]	; (8000fe4 <CheckADC+0x74>)
 8000fc4:	7823      	ldrb	r3, [r4, #0]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d103      	bne.n	8000fd2 <CheckADC+0x62>
    	ShowStartAzimuth();
 8000fca:	f7ff fdd5 	bl	8000b78 <ShowStartAzimuth>
    	flag_adc = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	7023      	strb	r3, [r4, #0]
}
 8000fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fd4:	40012400 	.word	0x40012400
 8000fd8:	7fffffe8 	.word	0x7fffffe8
 8000fdc:	00000dab 	.word	0x00000dab
 8000fe0:	20000092 	.word	0x20000092
 8000fe4:	2000009c 	.word	0x2000009c
 8000fe8:	2000009d 	.word	0x2000009d
 8000fec:	00000dac 	.word	0x00000dac

08000ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	a80c      	add	r0, sp, #48	; 0x30
 8000ffa:	f001 ff39 	bl	8002e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ffe:	2214      	movs	r2, #20
 8001000:	2100      	movs	r1, #0
 8001002:	4668      	mov	r0, sp
 8001004:	f001 ff34 	bl	8002e70 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001008:	2218      	movs	r2, #24
 800100a:	2100      	movs	r1, #0
 800100c:	a805      	add	r0, sp, #20
 800100e:	f001 ff2f 	bl	8002e70 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001012:	491e      	ldr	r1, [pc, #120]	; (800108c <SystemClock_Config+0x9c>)
 8001014:	4a1e      	ldr	r2, [pc, #120]	; (8001090 <SystemClock_Config+0xa0>)
 8001016:	680b      	ldr	r3, [r1, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001018:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800101a:	401a      	ands	r2, r3
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	4313      	orrs	r3, r2
 8001022:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001024:	2306      	movs	r3, #6
 8001026:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001028:	2300      	movs	r3, #0
 800102a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800102c:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800102e:	2380      	movs	r3, #128	; 0x80
 8001030:	02db      	lsls	r3, r3, #11
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001032:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001034:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001036:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001038:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800103a:	03db      	lsls	r3, r3, #15
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103c:	3a0e      	subs	r2, #14
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001040:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001042:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001044:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001046:	f001 f94b 	bl	80022e0 <HAL_RCC_OscConfig>
 800104a:	2800      	cmp	r0, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x62>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800104e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001050:	e7fe      	b.n	8001050 <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001054:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001056:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001058:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105a:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800105c:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800105e:	0021      	movs	r1, r4
 8001060:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001062:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001064:	f001 fb8a 	bl	800277c <HAL_RCC_ClockConfig>
 8001068:	2800      	cmp	r0, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x80>
 800106c:	b672      	cpsid	i
  while (1)
 800106e:	e7fe      	b.n	800106e <SystemClock_Config+0x7e>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8001070:	230a      	movs	r3, #10
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001072:	9007      	str	r0, [sp, #28]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001074:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001076:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8001078:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800107a:	f001 fc53 	bl	8002924 <HAL_RCCEx_PeriphCLKConfig>
 800107e:	2800      	cmp	r0, #0
 8001080:	d001      	beq.n	8001086 <SystemClock_Config+0x96>
 8001082:	b672      	cpsid	i
  while (1)
 8001084:	e7fe      	b.n	8001084 <SystemClock_Config+0x94>
}
 8001086:	b018      	add	sp, #96	; 0x60
 8001088:	bd10      	pop	{r4, pc}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	40007000 	.word	0x40007000
 8001090:	ffffe7ff 	.word	0xffffe7ff

08001094 <main>:
{
 8001094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001096:	b097      	sub	sp, #92	; 0x5c
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	af0f      	add	r7, sp, #60	; 0x3c
  HAL_Init();
 800109a:	f000 fc07 	bl	80018ac <HAL_Init>
  SystemClock_Config();
 800109e:	f7ff ffa7 	bl	8000ff0 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a2:	2218      	movs	r2, #24
 80010a4:	2100      	movs	r1, #0
 80010a6:	0038      	movs	r0, r7
 80010a8:	f001 fee2 	bl	8002e70 <memset>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 80010ac:	2004      	movs	r0, #4
 80010ae:	f7ff fbdb 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80010b2:	2001      	movs	r0, #1
 80010b4:	f7ff fbd8 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80010b8:	2002      	movs	r0, #2
 80010ba:	f7ff fbd5 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80010be:	23a0      	movs	r3, #160	; 0xa0
 80010c0:	2202      	movs	r2, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 80010c2:	2540      	movs	r5, #64	; 0x40
 80010c4:	2120      	movs	r1, #32
 80010c6:	2080      	movs	r0, #128	; 0x80
  WRITE_REG(GPIOx->BSRR, PinMask);
 80010c8:	05db      	lsls	r3, r3, #23
 80010ca:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80010cc:	6299      	str	r1, [r3, #40]	; 0x28
 80010ce:	629d      	str	r5, [r3, #40]	; 0x28
 80010d0:	6298      	str	r0, [r3, #40]	; 0x28
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 80010d2:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010d4:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010d6:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 80010d8:	01db      	lsls	r3, r3, #7
 80010da:	930f      	str	r3, [sp, #60]	; 0x3c
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 80010dc:	0039      	movs	r1, r7
 80010de:	4831      	ldr	r0, [pc, #196]	; (80011a4 <main+0x110>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010e0:	607c      	str	r4, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010e2:	613e      	str	r6, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f001 fd0e 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_DWN_Pin;
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	930f      	str	r3, [sp, #60]	; 0x3c
  LL_GPIO_Init(BTN_DWN_GPIO_Port, &GPIO_InitStruct);
 80010ee:	0039      	movs	r1, r7
 80010f0:	482c      	ldr	r0, [pc, #176]	; (80011a4 <main+0x110>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80010f2:	607c      	str	r4, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80010f4:	613e      	str	r6, [r7, #16]
  LL_GPIO_Init(BTN_DWN_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f001 fd05 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = OE_Pin;
 80010fa:	2202      	movs	r2, #2
  LL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 80010fc:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = OE_Pin;
 80010fe:	920f      	str	r2, [sp, #60]	; 0x3c
  LL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 8001100:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001102:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001104:	60bc      	str	r4, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001106:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001108:	613c      	str	r4, [r7, #16]
  LL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 800110a:	05c0      	lsls	r0, r0, #23
 800110c:	f001 fcfa 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Pin;
 8001110:	2120      	movs	r1, #32
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001112:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LED_Pin;
 8001114:	910f      	str	r1, [sp, #60]	; 0x3c
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001116:	05c0      	lsls	r0, r0, #23
 8001118:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800111a:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800111c:	60bc      	str	r4, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800111e:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001120:	613c      	str	r4, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001122:	f001 fcef 	bl	8002b04 <LL_GPIO_Init>
  LL_GPIO_Init(CW_GPIO_Port, &GPIO_InitStruct);
 8001126:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = CW_Pin;
 8001128:	950f      	str	r5, [sp, #60]	; 0x3c
  LL_GPIO_Init(CW_GPIO_Port, &GPIO_InitStruct);
 800112a:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800112c:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800112e:	60bc      	str	r4, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001130:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001132:	613c      	str	r4, [r7, #16]
  LL_GPIO_Init(CW_GPIO_Port, &GPIO_InitStruct);
 8001134:	05c0      	lsls	r0, r0, #23
 8001136:	f001 fce5 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = CCW_Pin;
 800113a:	2080      	movs	r0, #128	; 0x80
 800113c:	900f      	str	r0, [sp, #60]	; 0x3c
  LL_GPIO_Init(CCW_GPIO_Port, &GPIO_InitStruct);
 800113e:	20a0      	movs	r0, #160	; 0xa0
 8001140:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001142:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001144:	60bc      	str	r4, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001146:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001148:	613c      	str	r4, [r7, #16]
  LL_GPIO_Init(CCW_GPIO_Port, &GPIO_InitStruct);
 800114a:	05c0      	lsls	r0, r0, #23
 800114c:	f001 fcda 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_START_Pin;
 8001150:	2202      	movs	r2, #2
  LL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 8001152:	0039      	movs	r1, r7
  GPIO_InitStruct.Pin = BTN_START_Pin;
 8001154:	920f      	str	r2, [sp, #60]	; 0x3c
  LL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 8001156:	4814      	ldr	r0, [pc, #80]	; (80011a8 <main+0x114>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001158:	607c      	str	r4, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800115a:	613e      	str	r6, [r7, #16]
  LL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 800115c:	f001 fcd2 	bl	8002b04 <LL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8001160:	4d12      	ldr	r5, [pc, #72]	; (80011ac <main+0x118>)
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <main+0x11c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001164:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8001166:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00300F38;
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <main+0x120>)
  hi2c1.Init.OwnAddress1 = 0;
 800116a:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x00300F38;
 800116c:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800116e:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001170:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001172:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001174:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001176:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001178:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800117a:	f000 fe93 	bl	8001ea4 <HAL_I2C_Init>
 800117e:	0001      	movs	r1, r0
 8001180:	42a0      	cmp	r0, r4
 8001182:	d001      	beq.n	8001188 <main+0xf4>
 8001184:	b672      	cpsid	i
  while (1)
 8001186:	e7fe      	b.n	8001186 <main+0xf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001188:	0028      	movs	r0, r5
 800118a:	f001 f817 	bl	80021bc <HAL_I2CEx_ConfigAnalogFilter>
 800118e:	1e01      	subs	r1, r0, #0
 8001190:	d001      	beq.n	8001196 <main+0x102>
 8001192:	b672      	cpsid	i
  while (1)
 8001194:	e7fe      	b.n	8001194 <main+0x100>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001196:	0028      	movs	r0, r5
 8001198:	f001 f836 	bl	8002208 <HAL_I2CEx_ConfigDigitalFilter>
 800119c:	1e06      	subs	r6, r0, #0
 800119e:	d00b      	beq.n	80011b8 <main+0x124>
 80011a0:	b672      	cpsid	i
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <main+0x10e>
 80011a4:	50000800 	.word	0x50000800
 80011a8:	50000400 	.word	0x50000400
 80011ac:	200000a8 	.word	0x200000a8
 80011b0:	40005400 	.word	0x40005400
 80011b4:	00300f38 	.word	0x00300f38
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80011b8:	233e      	movs	r3, #62	; 0x3e
  SET_BIT(RCC->APB2ENR, Periphs);
 80011ba:	2204      	movs	r2, #4
 80011bc:	4de5      	ldr	r5, [pc, #916]	; (8001554 <main+0x4c0>)
 80011be:	446b      	add	r3, sp
 80011c0:	8018      	strh	r0, [r3, #0]
 80011c2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c4:	20ff      	movs	r0, #255	; 0xff
 80011c6:	4313      	orrs	r3, r2
 80011c8:	636b      	str	r3, [r5, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80011ca:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80011cc:	49e2      	ldr	r1, [pc, #904]	; (8001558 <main+0x4c4>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	22c5      	movs	r2, #197	; 0xc5
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	0092      	lsls	r2, r2, #2
  (void)tmpreg;
 80011d6:	9b01      	ldr	r3, [sp, #4]
 80011d8:	588b      	ldr	r3, [r1, r2]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80011da:	4ce0      	ldr	r4, [pc, #896]	; (800155c <main+0x4c8>)
 80011dc:	4383      	bics	r3, r0
 80011de:	508b      	str	r3, [r1, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	035b      	lsls	r3, r3, #13
 80011e4:	600b      	str	r3, [r1, #0]
  TIM_InitStruct.Prescaler = 31999;
 80011e6:	4bde      	ldr	r3, [pc, #888]	; (8001560 <main+0x4cc>)
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 80011e8:	0039      	movs	r1, r7
  TIM_InitStruct.Prescaler = 31999;
 80011ea:	803b      	strh	r3, [r7, #0]
  TIM_InitStruct.Autoreload = 499;
 80011ec:	23f4      	movs	r3, #244	; 0xf4
 80011ee:	33ff      	adds	r3, #255	; 0xff
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80011f0:	607e      	str	r6, [r7, #4]
  TIM_InitStruct.Autoreload = 499;
 80011f2:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80011f4:	60fe      	str	r6, [r7, #12]
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 80011f6:	48db      	ldr	r0, [pc, #876]	; (8001564 <main+0x4d0>)
 80011f8:	f001 fd84 	bl	8002d04 <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80011fc:	2080      	movs	r0, #128	; 0x80
 80011fe:	4ad9      	ldr	r2, [pc, #868]	; (8001564 <main+0x4d0>)
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001200:	0031      	movs	r1, r6
 8001202:	6813      	ldr	r3, [r2, #0]
 8001204:	4303      	orrs	r3, r0
 8001206:	6013      	str	r3, [r2, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001208:	6893      	ldr	r3, [r2, #8]
 800120a:	4023      	ands	r3, r4
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800120c:	2470      	movs	r4, #112	; 0x70
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800120e:	6093      	str	r3, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001210:	6853      	ldr	r3, [r2, #4]
 8001212:	43a3      	bics	r3, r4
 8001214:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001216:	6893      	ldr	r3, [r2, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	ac09      	add	r4, sp, #36	; 0x24
 800121a:	4383      	bics	r3, r0
 800121c:	6093      	str	r3, [r2, #8]
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800121e:	0038      	movs	r0, r7
 8001220:	221c      	movs	r2, #28
 8001222:	f001 fe25 	bl	8002e70 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	0031      	movs	r1, r6
 8001228:	2218      	movs	r2, #24
 800122a:	0020      	movs	r0, r4
 800122c:	f001 fe20 	bl	8002e70 <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8001230:	2180      	movs	r1, #128	; 0x80
 8001232:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001234:	0289      	lsls	r1, r1, #10
 8001236:	430a      	orrs	r2, r1
 8001238:	63aa      	str	r2, [r5, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800123a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 800123c:	2001      	movs	r0, #1
 800123e:	400b      	ands	r3, r1
 8001240:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001242:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001244:	2502      	movs	r5, #2
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001246:	f7ff fb0f 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800124a:	2304      	movs	r3, #4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800124e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001250:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001252:	3501      	adds	r5, #1
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	0021      	movs	r1, r4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001258:	60e6      	str	r6, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800125a:	6126      	str	r6, [r4, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800125c:	6163      	str	r3, [r4, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001260:	001d      	movs	r5, r3
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f001 fc4f 	bl	8002b04 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001266:	2308      	movs	r3, #8
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800126a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800126c:	3b06      	subs	r3, #6
 800126e:	6063      	str	r3, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001270:	3301      	adds	r3, #1
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	0021      	movs	r1, r4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001274:	60a3      	str	r3, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001276:	60e6      	str	r6, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001278:	6126      	str	r6, [r4, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800127a:	6165      	str	r5, [r4, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127c:	05c0      	lsls	r0, r0, #23
 800127e:	f001 fc41 	bl	8002b04 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001282:	22c7      	movs	r2, #199	; 0xc7
 8001284:	49b4      	ldr	r1, [pc, #720]	; (8001558 <main+0x4c4>)
 8001286:	0092      	lsls	r2, r2, #2
 8001288:	588b      	ldr	r3, [r1, r2]
 800128a:	35fb      	adds	r5, #251	; 0xfb
 800128c:	43ab      	bics	r3, r5
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800128e:	2580      	movs	r5, #128	; 0x80
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001290:	508b      	str	r3, [r1, r2]
  USART_InitStruct.BaudRate = 9600;
 8001292:	2396      	movs	r3, #150	; 0x96
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001294:	056d      	lsls	r5, r5, #21
 8001296:	600d      	str	r5, [r1, #0]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_8;
 8001298:	2580      	movs	r5, #128	; 0x80
  USART_InitStruct.BaudRate = 9600;
 800129a:	019b      	lsls	r3, r3, #6
 800129c:	603b      	str	r3, [r7, #0]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800129e:	230c      	movs	r3, #12
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_8;
 80012a0:	022d      	lsls	r5, r5, #8
 80012a2:	61bd      	str	r5, [r7, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 80012a4:	4db0      	ldr	r5, [pc, #704]	; (8001568 <main+0x4d4>)
 80012a6:	0039      	movs	r1, r7
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80012a8:	607e      	str	r6, [r7, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80012aa:	60be      	str	r6, [r7, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80012ac:	60fe      	str	r6, [r7, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80012ae:	613b      	str	r3, [r7, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80012b0:	617e      	str	r6, [r7, #20]
  LL_USART_Init(USART2, &USART_InitStruct);
 80012b2:	0028      	movs	r0, r5
 80012b4:	f001 fd4c 	bl	8002d50 <LL_USART_Init>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80012b8:	2180      	movs	r1, #128	; 0x80
 80012ba:	68ab      	ldr	r3, [r5, #8]
 80012bc:	0149      	lsls	r1, r1, #5
 80012be:	430b      	orrs	r3, r1
 80012c0:	60ab      	str	r3, [r5, #8]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE);
 80012c2:	68ab      	ldr	r3, [r5, #8]
 80012c4:	4aa9      	ldr	r2, [pc, #676]	; (800156c <main+0x4d8>)
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80012c6:	2001      	movs	r0, #1
  CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE);
 80012c8:	4013      	ands	r3, r2
 80012ca:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012cc:	686b      	ldr	r3, [r5, #4]
 80012ce:	4aa8      	ldr	r2, [pc, #672]	; (8001570 <main+0x4dc>)
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80012d0:	0031      	movs	r1, r6
 80012d2:	4013      	ands	r3, r2
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012d4:	222a      	movs	r2, #42	; 0x2a
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012d6:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012d8:	68ab      	ldr	r3, [r5, #8]
 80012da:	4393      	bics	r3, r2
 80012dc:	60ab      	str	r3, [r5, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80012de:	682b      	ldr	r3, [r5, #0]
 80012e0:	3a1a      	subs	r2, #26
 80012e2:	4303      	orrs	r3, r0
 80012e4:	602b      	str	r3, [r5, #0]
 80012e6:	0020      	movs	r0, r4
 80012e8:	f001 fdc2 	bl	8002e70 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	0031      	movs	r1, r6
 80012ee:	2218      	movs	r2, #24
 80012f0:	0038      	movs	r0, r7
 80012f2:	f001 fdbd 	bl	8002e70 <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 80012f6:	2001      	movs	r0, #1
 80012f8:	4a96      	ldr	r2, [pc, #600]	; (8001554 <main+0x4c0>)
 80012fa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80012fc:	4303      	orrs	r3, r0
 80012fe:	6393      	str	r3, [r2, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001300:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001302:	4003      	ands	r3, r0
 8001304:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8001306:	9b03      	ldr	r3, [sp, #12]
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001308:	f7ff faae 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800130c:	2302      	movs	r3, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 800130e:	2110      	movs	r1, #16
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001312:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001314:	3303      	adds	r3, #3
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8001316:	6039      	str	r1, [r7, #0]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001318:	60be      	str	r6, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131a:	0039      	movs	r1, r7
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800131c:	60fe      	str	r6, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800131e:	613e      	str	r6, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001320:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	05c0      	lsls	r0, r0, #23
 8001324:	f001 fbee 	bl	8002b04 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001328:	22c3      	movs	r2, #195	; 0xc3
 800132a:	498b      	ldr	r1, [pc, #556]	; (8001558 <main+0x4c4>)
 800132c:	0092      	lsls	r2, r2, #2
 800132e:	588b      	ldr	r3, [r1, r2]
  TIM_InitStruct.Autoreload = 1;
 8001330:	2001      	movs	r0, #1
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	0a1b      	lsrs	r3, r3, #8
 8001336:	508b      	str	r3, [r1, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	021b      	lsls	r3, r3, #8
 800133c:	600b      	str	r3, [r1, #0]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 800133e:	2380      	movs	r3, #128	; 0x80
  TIM_InitStruct.Autoreload = 1;
 8001340:	60a0      	str	r0, [r4, #8]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001342:	2080      	movs	r0, #128	; 0x80
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 8001344:	005b      	lsls	r3, r3, #1
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001346:	0021      	movs	r1, r4
  TIM_InitStruct.Prescaler = 0;
 8001348:	8026      	strh	r6, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800134a:	6066      	str	r6, [r4, #4]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 800134c:	60e3      	str	r3, [r4, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800134e:	05c0      	lsls	r0, r0, #23
 8001350:	f001 fcd8 	bl	8002d04 <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	2080      	movs	r0, #128	; 0x80
 8001358:	05c9      	lsls	r1, r1, #23
 800135a:	680b      	ldr	r3, [r1, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 800135c:	4a85      	ldr	r2, [pc, #532]	; (8001574 <main+0x4e0>)
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800135e:	4303      	orrs	r3, r0
 8001360:	600b      	str	r3, [r1, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8001362:	688b      	ldr	r3, [r1, #8]
 8001364:	401a      	ands	r2, r3
 8001366:	238e      	movs	r3, #142	; 0x8e
 8001368:	021b      	lsls	r3, r3, #8
 800136a:	4313      	orrs	r3, r2
 800136c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800136e:	688b      	ldr	r3, [r1, #8]
 8001370:	4a7a      	ldr	r2, [pc, #488]	; (800155c <main+0x4c8>)
 8001372:	4013      	ands	r3, r2
 8001374:	2280      	movs	r2, #128	; 0x80
 8001376:	01d2      	lsls	r2, r2, #7
 8001378:	4313      	orrs	r3, r2
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800137a:	2270      	movs	r2, #112	; 0x70
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800137c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800137e:	684b      	ldr	r3, [r1, #4]
 8001380:	4393      	bics	r3, r2
 8001382:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001384:	688b      	ldr	r3, [r1, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001386:	3a5c      	subs	r2, #92	; 0x5c
 8001388:	4383      	bics	r3, r0
 800138a:	608b      	str	r3, [r1, #8]
 800138c:	0020      	movs	r0, r4
 800138e:	0031      	movs	r1, r6
 8001390:	f001 fd6e 	bl	8002e70 <memset>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001394:	0031      	movs	r1, r6
 8001396:	2210      	movs	r2, #16
 8001398:	a805      	add	r0, sp, #20
 800139a:	f001 fd69 	bl	8002e70 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139e:	0031      	movs	r1, r6
 80013a0:	2218      	movs	r2, #24
 80013a2:	0038      	movs	r0, r7
 80013a4:	f001 fd64 	bl	8002e70 <memset>
  SET_BIT(RCC->APB2ENR, Periphs);
 80013a8:	2180      	movs	r1, #128	; 0x80
 80013aa:	4b6a      	ldr	r3, [pc, #424]	; (8001554 <main+0x4c0>)
 80013ac:	0089      	lsls	r1, r1, #2
 80013ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80013b0:	2001      	movs	r0, #1
 80013b2:	430a      	orrs	r2, r1
 80013b4:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013b8:	400b      	ands	r3, r1
 80013ba:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 80013bc:	9b04      	ldr	r3, [sp, #16]
 80013be:	f7ff fa53 	bl	8000868 <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80013c2:	2001      	movs	r0, #1
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80013c4:	2303      	movs	r3, #3
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80013c6:	6038      	str	r0, [r7, #0]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	20a0      	movs	r0, #160	; 0xa0
 80013ca:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80013cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013ce:	613e      	str	r6, [r7, #16]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013d0:	27c3      	movs	r7, #195	; 0xc3
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d2:	05c0      	lsls	r0, r0, #23
 80013d4:	f001 fb96 	bl	8002b04 <LL_GPIO_Init>
 80013d8:	21ff      	movs	r1, #255	; 0xff
 80013da:	4a5f      	ldr	r2, [pc, #380]	; (8001558 <main+0x4c4>)
 80013dc:	00bf      	lsls	r7, r7, #2
 80013de:	59d3      	ldr	r3, [r2, r7]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80013e0:	2001      	movs	r0, #1
 80013e2:	438b      	bics	r3, r1
 80013e4:	51d3      	str	r3, [r2, r7]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e6:	2780      	movs	r7, #128	; 0x80
 80013e8:	017f      	lsls	r7, r7, #5
 80013ea:	6017      	str	r7, [r2, #0]
 80013ec:	4f62      	ldr	r7, [pc, #392]	; (8001578 <main+0x4e4>)
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80013ee:	0021      	movs	r1, r4
 80013f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f2:	4303      	orrs	r3, r0
 80013f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80013f6:	0038      	movs	r0, r7
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80013f8:	9609      	str	r6, [sp, #36]	; 0x24
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80013fa:	6066      	str	r6, [r4, #4]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80013fc:	60a6      	str	r6, [r4, #8]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80013fe:	60e6      	str	r6, [r4, #12]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001400:	6126      	str	r6, [r4, #16]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001402:	f001 fb65 	bl	8002ad0 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001406:	2207      	movs	r2, #7
 8001408:	2403      	movs	r4, #3
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 800140a:	2004      	movs	r0, #4
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800140c:	697b      	ldr	r3, [r7, #20]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 800140e:	495b      	ldr	r1, [pc, #364]	; (800157c <main+0x4e8>)
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001410:	4393      	bics	r3, r2
 8001412:	4323      	orrs	r3, r4
 8001414:	617b      	str	r3, [r7, #20]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	3c02      	subs	r4, #2
 800141a:	43a3      	bics	r3, r4
 800141c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 800141e:	68fb      	ldr	r3, [r7, #12]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 8001420:	4a57      	ldr	r2, [pc, #348]	; (8001580 <main+0x4ec>)
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8001422:	4383      	bics	r3, r0
 8001424:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 8001426:	6813      	ldr	r3, [r2, #0]
 8001428:	400b      	ands	r3, r1
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 800142a:	2180      	movs	r1, #128	; 0x80
 800142c:	6013      	str	r3, [r2, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	05c9      	lsls	r1, r1, #23
 8001432:	4383      	bics	r3, r0
 8001434:	607b      	str	r3, [r7, #4]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	1800      	adds	r0, r0, r0
 800143a:	4383      	bics	r3, r0
 800143c:	607b      	str	r3, [r7, #4]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800143e:	0038      	movs	r0, r7
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 8001440:	9105      	str	r1, [sp, #20]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001442:	a905      	add	r1, sp, #20
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001444:	9606      	str	r6, [sp, #24]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001446:	9607      	str	r6, [sp, #28]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001448:	9608      	str	r6, [sp, #32]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800144a:	f001 fb25 	bl	8002a98 <LL_ADC_Init>
  MODIFY_REG(ADCx->CR,
 800144e:	2180      	movs	r1, #128	; 0x80
 8001450:	4a4c      	ldr	r2, [pc, #304]	; (8001584 <main+0x4f0>)
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	0549      	lsls	r1, r1, #21
 8001456:	4013      	ands	r3, r2
 8001458:	430b      	orrs	r3, r1
 800145a:	60bb      	str	r3, [r7, #8]
  uint32_t SystemFreq = HAL_RCC_GetHCLKFreq();
 800145c:	f001 fa5c 	bl	8002918 <HAL_RCC_GetHCLKFreq>
  lcdInit();
 8001460:	f7ff f9e7 	bl	8000832 <lcdInit>
  lcdBackLightOn();
 8001464:	f7ff f9f4 	bl	8000850 <lcdBackLightOn>
  lcdClrScr();
 8001468:	f7ff f952 	bl	8000710 <lcdClrScr>
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800146c:	4a3d      	ldr	r2, [pc, #244]	; (8001564 <main+0x4d0>)
 800146e:	6813      	ldr	r3, [r2, #0]
 8001470:	4323      	orrs	r3, r4
 8001472:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001474:	68d3      	ldr	r3, [r2, #12]
 8001476:	4323      	orrs	r3, r4
 8001478:	60d3      	str	r3, [r2, #12]
 800147a:	682b      	ldr	r3, [r5, #0]
 800147c:	4323      	orrs	r3, r4
 800147e:	602b      	str	r3, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001480:	f3ef 8210 	mrs	r2, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001484:	f384 8810 	msr	PRIMASK, r4
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001488:	2120      	movs	r1, #32
 800148a:	682b      	ldr	r3, [r5, #0]
 800148c:	430b      	orrs	r3, r1
 800148e:	602b      	str	r3, [r5, #0]
 8001490:	f382 8810 	msr	PRIMASK, r2
  isPushCW = 2;
 8001494:	2502      	movs	r5, #2
 8001496:	4b3c      	ldr	r3, [pc, #240]	; (8001588 <main+0x4f4>)
  imp_count = 0;
 8001498:	4a3c      	ldr	r2, [pc, #240]	; (800158c <main+0x4f8>)
  isPushCW = 2;
 800149a:	601d      	str	r5, [r3, #0]
  dir_azimuth = 0;
 800149c:	4b3c      	ldr	r3, [pc, #240]	; (8001590 <main+0x4fc>)
  dir_gradus = 0;
 800149e:	4c3d      	ldr	r4, [pc, #244]	; (8001594 <main+0x500>)
  dir_azimuth = 0;
 80014a0:	601e      	str	r6, [r3, #0]
  time_on_cw = 0;
 80014a2:	4b3d      	ldr	r3, [pc, #244]	; (8001598 <main+0x504>)
  if (HAL_GPIO_ReadPin(BTN_START_GPIO_Port, BTN_START_Pin) == GPIO_PIN_RESET){
 80014a4:	0029      	movs	r1, r5
  time_on_cw = 0;
 80014a6:	601e      	str	r6, [r3, #0]
  time_on_ccw = 0;
 80014a8:	4b3c      	ldr	r3, [pc, #240]	; (800159c <main+0x508>)
  if (HAL_GPIO_ReadPin(BTN_START_GPIO_Port, BTN_START_Pin) == GPIO_PIN_RESET){
 80014aa:	483d      	ldr	r0, [pc, #244]	; (80015a0 <main+0x50c>)
  time_on_ccw = 0;
 80014ac:	601e      	str	r6, [r3, #0]
  flag_stop = 0;
 80014ae:	4b3d      	ldr	r3, [pc, #244]	; (80015a4 <main+0x510>)
  imp_count = 0;
 80014b0:	6016      	str	r6, [r2, #0]
  flag_stop = 0;
 80014b2:	701e      	strb	r6, [r3, #0]
  flag_status = 0;
 80014b4:	4b3c      	ldr	r3, [pc, #240]	; (80015a8 <main+0x514>)
  dir_gradus = 0;
 80014b6:	6026      	str	r6, [r4, #0]
  flag_status = 0;
 80014b8:	701e      	strb	r6, [r3, #0]
  flag_move=0;
 80014ba:	4b3c      	ldr	r3, [pc, #240]	; (80015ac <main+0x518>)
 80014bc:	701e      	strb	r6, [r3, #0]
  if (HAL_GPIO_ReadPin(BTN_START_GPIO_Port, BTN_START_Pin) == GPIO_PIN_RESET){
 80014be:	f000 fc0b 	bl	8001cd8 <HAL_GPIO_ReadPin>
 80014c2:	2800      	cmp	r0, #0
 80014c4:	d101      	bne.n	80014ca <main+0x436>
	  SetDefault();
 80014c6:	f7ff fd0b 	bl	8000ee0 <SetDefault>
  LL_mDelay(5);
 80014ca:	2005      	movs	r0, #5
 80014cc:	f001 fc90 	bl	8002df0 <LL_mDelay>
  return (*(__IO uint32_t *)address);
 80014d0:	4b37      	ldr	r3, [pc, #220]	; (80015b0 <main+0x51c>)
  gradus = ReadFromEEPROM(EEPROM_ADDRESS_START);
 80014d2:	4d38      	ldr	r5, [pc, #224]	; (80015b4 <main+0x520>)
  return (*(__IO uint32_t *)address);
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a38      	ldr	r2, [pc, #224]	; (80015b8 <main+0x524>)
  gradus = ReadFromEEPROM(EEPROM_ADDRESS_START);
 80014d8:	602b      	str	r3, [r5, #0]
  return (*(__IO uint32_t *)address);
 80014da:	6812      	ldr	r2, [r2, #0]
  man_azimuth = ReadFromEEPROM(EEPROM_ADDRESS_START + sizeof(man_azimuth));
 80014dc:	4e37      	ldr	r6, [pc, #220]	; (80015bc <main+0x528>)
 80014de:	6032      	str	r2, [r6, #0]
  imp_count = gradus;
 80014e0:	4a2a      	ldr	r2, [pc, #168]	; (800158c <main+0x4f8>)
 80014e2:	6013      	str	r3, [r2, #0]
  ShowStartAzimuth ();
 80014e4:	f7ff fb48 	bl	8000b78 <ShowStartAzimuth>
  str_rx[0] = 0;
 80014e8:	2200      	movs	r2, #0
 80014ea:	4b35      	ldr	r3, [pc, #212]	; (80015c0 <main+0x52c>)
   LL_mDelay(5);
 80014ec:	2005      	movs	r0, #5
  str_rx[0] = 0;
 80014ee:	701a      	strb	r2, [r3, #0]
  str_rx[1] = 0;
 80014f0:	705a      	strb	r2, [r3, #1]
  str_rx[2] = 0;
 80014f2:	709a      	strb	r2, [r3, #2]
  str_rx[3] = 0;
 80014f4:	70da      	strb	r2, [r3, #3]
  str_rx[4] = 0;
 80014f6:	711a      	strb	r2, [r3, #4]
  str_rx[5] = 0;
 80014f8:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(ADCx->CR,
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	4a31      	ldr	r2, [pc, #196]	; (80015c4 <main+0x530>)
 80014fe:	401a      	ands	r2, r3
 8001500:	2380      	movs	r3, #128	; 0x80
 8001502:	061b      	lsls	r3, r3, #24
 8001504:	4313      	orrs	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]
   LL_mDelay(5);
 8001508:	f001 fc72 	bl	8002df0 <LL_mDelay>
			flag_eeprom=1;
 800150c:	2701      	movs	r7, #1
   CheckADC();
 800150e:	f7ff fd2f 	bl	8000f70 <CheckADC>
		CheckADC();
 8001512:	f7ff fd2d 	bl	8000f70 <CheckADC>
		if (flag_adc == 0) {
 8001516:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <main+0x534>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d116      	bne.n	800154c <main+0x4b8>
			flag_eeprom=1;
 800151e:	4b2b      	ldr	r3, [pc, #172]	; (80015cc <main+0x538>)
 8001520:	701f      	strb	r7, [r3, #0]
			if (man_azimuth >= 180)
 8001522:	6833      	ldr	r3, [r6, #0]
 8001524:	2bb3      	cmp	r3, #179	; 0xb3
 8001526:	d901      	bls.n	800152c <main+0x498>
				dir_azimuth = man_azimuth - 360;
 8001528:	3b69      	subs	r3, #105	; 0x69
 800152a:	3bff      	subs	r3, #255	; 0xff
 800152c:	4a18      	ldr	r2, [pc, #96]	; (8001590 <main+0x4fc>)
 800152e:	6013      	str	r3, [r2, #0]
			if (gradus >= 180)
 8001530:	682b      	ldr	r3, [r5, #0]
 8001532:	2bb3      	cmp	r3, #179	; 0xb3
 8001534:	d901      	bls.n	800153a <main+0x4a6>
				dir_gradus = gradus - 360;
 8001536:	3b69      	subs	r3, #105	; 0x69
 8001538:	3bff      	subs	r3, #255	; 0xff
 800153a:	6023      	str	r3, [r4, #0]
			ReadCWButton();
 800153c:	f7ff fb4a 	bl	8000bd4 <ReadCWButton>
			ReadCCWButton();
 8001540:	f7ff fb98 	bl	8000c74 <ReadCCWButton>
			ReadStartButton();
 8001544:	f7ff fbe6 	bl	8000d14 <ReadStartButton>
			CheckUSART();
 8001548:	f7ff faec 	bl	8000b24 <CheckUSART>
		LL_mDelay(10);
 800154c:	200a      	movs	r0, #10
 800154e:	f001 fc4f 	bl	8002df0 <LL_mDelay>
		CheckADC();
 8001552:	e7de      	b.n	8001512 <main+0x47e>
 8001554:	40021000 	.word	0x40021000
 8001558:	e000e100 	.word	0xe000e100
 800155c:	ffffbff8 	.word	0xffffbff8
 8001560:	00007cff 	.word	0x00007cff
 8001564:	40010800 	.word	0x40010800
 8001568:	40004400 	.word	0x40004400
 800156c:	ffffdfff 	.word	0xffffdfff
 8001570:	ffffb7ff 	.word	0xffffb7ff
 8001574:	ffff40ff 	.word	0xffff40ff
 8001578:	40012400 	.word	0x40012400
 800157c:	fdffffff 	.word	0xfdffffff
 8001580:	40012708 	.word	0x40012708
 8001584:	6fffffe8 	.word	0x6fffffe8
 8001588:	200000f8 	.word	0x200000f8
 800158c:	200000f4 	.word	0x200000f4
 8001590:	20000094 	.word	0x20000094
 8001594:	20000098 	.word	0x20000098
 8001598:	20000124 	.word	0x20000124
 800159c:	20000120 	.word	0x20000120
 80015a0:	50000400 	.word	0x50000400
 80015a4:	200000a0 	.word	0x200000a0
 80015a8:	2000009f 	.word	0x2000009f
 80015ac:	2000009e 	.word	0x2000009e
 80015b0:	08080000 	.word	0x08080000
 80015b4:	200000a4 	.word	0x200000a4
 80015b8:	08080004 	.word	0x08080004
 80015bc:	200000fc 	.word	0x200000fc
 80015c0:	20000100 	.word	0x20000100
 80015c4:	7fffffe8 	.word	0x7fffffe8
 80015c8:	2000009c 	.word	0x2000009c
 80015cc:	2000009d 	.word	0x2000009d

080015d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d0:	2201      	movs	r2, #1
 80015d2:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <HAL_MspInit+0x18>)
 80015d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015d6:	430a      	orrs	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80015da:	2280      	movs	r2, #128	; 0x80
 80015dc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80015de:	0552      	lsls	r2, r2, #21
 80015e0:	430a      	orrs	r2, r1
 80015e2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e4:	4770      	bx	lr
 80015e6:	46c0      	nop			; (mov r8, r8)
 80015e8:	40021000 	.word	0x40021000

080015ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015ec:	b510      	push	{r4, lr}
 80015ee:	0004      	movs	r4, r0
 80015f0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f2:	2214      	movs	r2, #20
 80015f4:	2100      	movs	r1, #0
 80015f6:	a801      	add	r0, sp, #4
 80015f8:	f001 fc3a 	bl	8002e70 <memset>
  if(hi2c->Instance==I2C1)
 80015fc:	4b10      	ldr	r3, [pc, #64]	; (8001640 <HAL_I2C_MspInit+0x54>)
 80015fe:	6822      	ldr	r2, [r4, #0]
 8001600:	429a      	cmp	r2, r3
 8001602:	d11b      	bne.n	800163c <HAL_I2C_MspInit+0x50>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001604:	2301      	movs	r3, #1
 8001606:	4c0f      	ldr	r4, [pc, #60]	; (8001644 <HAL_I2C_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	431a      	orrs	r2, r3
 8001610:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001612:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001616:	401a      	ands	r2, r3
 8001618:	9200      	str	r2, [sp, #0]
 800161a:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800161c:	22c0      	movs	r2, #192	; 0xc0
 800161e:	00d2      	lsls	r2, r2, #3
 8001620:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001622:	2212      	movs	r2, #18
 8001624:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	3a0f      	subs	r2, #15
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001628:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800162c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f000 faa7 	bl	8001b80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001636:	039b      	lsls	r3, r3, #14
 8001638:	4313      	orrs	r3, r2
 800163a:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800163c:	b006      	add	sp, #24
 800163e:	bd10      	pop	{r4, pc}
 8001640:	40005400 	.word	0x40005400
 8001644:	40021000 	.word	0x40021000

08001648 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001648:	e7fe      	b.n	8001648 <NMI_Handler>

0800164a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800164a:	e7fe      	b.n	800164a <HardFault_Handler>

0800164c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800164c:	4770      	bx	lr

0800164e <PendSV_Handler>:
 800164e:	4770      	bx	lr

08001650 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001650:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001652:	f000 f93f 	bl	80018d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001656:	bd10      	pop	{r4, pc}

08001658 <ADC1_IRQHandler>:
 8001658:	4770      	bx	lr
	...

0800165c <TIM2_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800165c:	2380      	movs	r3, #128	; 0x80
 800165e:	05db      	lsls	r3, r3, #23
 8001660:	691a      	ldr	r2, [r3, #16]

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001662:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM2)) {
 8001664:	07d2      	lsls	r2, r2, #31
 8001666:	d52c      	bpl.n	80016c2 <TIM2_IRQHandler+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001668:	2202      	movs	r2, #2
 800166a:	4252      	negs	r2, r2
 800166c:	611a      	str	r2, [r3, #16]
					LL_TIM_ClearFlag_UPDATE(TIM2);
					if (dir_azimuth > dir_gradus){
 800166e:	4816      	ldr	r0, [pc, #88]	; (80016c8 <TIM2_IRQHandler+0x6c>)
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <TIM2_IRQHandler+0x70>)
 8001672:	6801      	ldr	r1, [r0, #0]
 8001674:	681c      	ldr	r4, [r3, #0]
						if ( imp_count < ((180)-1)) imp_count++; else imp_count = 0;
 8001676:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <TIM2_IRQHandler+0x74>)
 8001678:	681a      	ldr	r2, [r3, #0]
					if (dir_azimuth > dir_gradus){
 800167a:	428c      	cmp	r4, r1
 800167c:	dd05      	ble.n	800168a <TIM2_IRQHandler+0x2e>
						if ( imp_count < ((180)-1)) imp_count++; else imp_count = 0;
 800167e:	2100      	movs	r1, #0
 8001680:	2ab2      	cmp	r2, #178	; 0xb2
 8001682:	d800      	bhi.n	8001686 <TIM2_IRQHandler+0x2a>
 8001684:	1c51      	adds	r1, r2, #1
 8001686:	6019      	str	r1, [r3, #0]
					}
					if (dir_azimuth < dir_gradus){
 8001688:	e00b      	b.n	80016a2 <TIM2_IRQHandler+0x46>
 800168a:	428c      	cmp	r4, r1
 800168c:	da09      	bge.n	80016a2 <TIM2_IRQHandler+0x46>
						if (imp_count == 0) imp_count = 360;
 800168e:	2a00      	cmp	r2, #0
 8001690:	d102      	bne.n	8001698 <TIM2_IRQHandler+0x3c>
 8001692:	3269      	adds	r2, #105	; 0x69
 8001694:	32ff      	adds	r2, #255	; 0xff
 8001696:	601a      	str	r2, [r3, #0]
						if ( imp_count > 0 ) imp_count--; else imp_count = ((180))-1;
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	2a00      	cmp	r2, #0
 800169c:	d012      	beq.n	80016c4 <TIM2_IRQHandler+0x68>
 800169e:	3a01      	subs	r2, #1
 80016a0:	601a      	str	r2, [r3, #0]
					}
					gradus = imp_count;
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <TIM2_IRQHandler+0x78>)
 80016a6:	6013      	str	r3, [r2, #0]
					if (gradus >= 180) dir_gradus = gradus - 360; else dir_gradus = gradus;
 80016a8:	2bb3      	cmp	r3, #179	; 0xb3
 80016aa:	d901      	bls.n	80016b0 <TIM2_IRQHandler+0x54>
 80016ac:	3b69      	subs	r3, #105	; 0x69
 80016ae:	3bff      	subs	r3, #255	; 0xff
 80016b0:	6003      	str	r3, [r0, #0]
					time_on_cw = HAL_GetTick();
 80016b2:	f000 f91b 	bl	80018ec <HAL_GetTick>
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <TIM2_IRQHandler+0x7c>)
 80016b8:	6018      	str	r0, [r3, #0]
					time_on_ccw = HAL_GetTick();
 80016ba:	f000 f917 	bl	80018ec <HAL_GetTick>
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <TIM2_IRQHandler+0x80>)
 80016c0:	6018      	str	r0, [r3, #0]
				}
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016c2:	bd10      	pop	{r4, pc}
						if ( imp_count > 0 ) imp_count--; else imp_count = ((180))-1;
 80016c4:	22b3      	movs	r2, #179	; 0xb3
 80016c6:	e7eb      	b.n	80016a0 <TIM2_IRQHandler+0x44>
 80016c8:	20000098 	.word	0x20000098
 80016cc:	20000094 	.word	0x20000094
 80016d0:	200000f4 	.word	0x200000f4
 80016d4:	200000a4 	.word	0x200000a4
 80016d8:	20000124 	.word	0x20000124
 80016dc:	20000120 	.word	0x20000120

080016e0 <TIM21_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <TIM21_IRQHandler+0x28>)
 80016e2:	691a      	ldr	r2, [r3, #16]
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
  /* USER CODE BEGIN TIM21_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM21)) {
 80016e4:	07d2      	lsls	r2, r2, #31
 80016e6:	d50d      	bpl.n	8001704 <TIM21_IRQHandler+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80016e8:	2202      	movs	r2, #2
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  uint32_t odr = READ_REG(GPIOx->ODR);
 80016ea:	21a0      	movs	r1, #160	; 0xa0
 80016ec:	4252      	negs	r2, r2
 80016ee:	611a      	str	r2, [r3, #16]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80016f0:	2280      	movs	r2, #128	; 0x80
  uint32_t odr = READ_REG(GPIOx->ODR);
 80016f2:	05c9      	lsls	r1, r1, #23
 80016f4:	6948      	ldr	r0, [r1, #20]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80016f6:	0392      	lsls	r2, r2, #14
 80016f8:	0403      	lsls	r3, r0, #16
 80016fa:	4013      	ands	r3, r2
 80016fc:	2220      	movs	r2, #32
 80016fe:	4382      	bics	r2, r0
 8001700:	4313      	orrs	r3, r2
 8001702:	618b      	str	r3, [r1, #24]
			}
  /* USER CODE END TIM21_IRQn 0 */
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8001704:	4770      	bx	lr
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	40010800 	.word	0x40010800

0800170c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800170c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800170e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001712:	2401      	movs	r4, #1
 8001714:	f384 8810 	msr	PRIMASK, r4
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001718:	2020      	movs	r0, #32
 800171a:	4a1a      	ldr	r2, [pc, #104]	; (8001784 <USART2_IRQHandler+0x78>)
 800171c:	6813      	ldr	r3, [r2, #0]
 800171e:	4383      	bics	r3, r0
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	f381 8810 	msr	PRIMASK, r1
  /* USER CODE BEGIN USART2_IRQn 0 */
	LL_USART_DisableIT_RXNE(USART2);
	char letter;
	static uint8_t i = 0;
	letter = USART2->RDR;
 8001726:	4918      	ldr	r1, [pc, #96]	; (8001788 <USART2_IRQHandler+0x7c>)
 8001728:	6a50      	ldr	r0, [r2, #36]	; 0x24
 800172a:	4d18      	ldr	r5, [pc, #96]	; (800178c <USART2_IRQHandler+0x80>)
	if (letter != '\n') {
		str_rx[i] = letter;
 800172c:	780b      	ldrb	r3, [r1, #0]
	letter = USART2->RDR;
 800172e:	b2c0      	uxtb	r0, r0
		str_rx[i] = letter;
 8001730:	54e8      	strb	r0, [r5, r3]
	if (letter != '\n') {
 8001732:	280a      	cmp	r0, #10
 8001734:	d010      	beq.n	8001758 <USART2_IRQHandler+0x4c>
		i++;
 8001736:	191b      	adds	r3, r3, r4
 8001738:	b2db      	uxtb	r3, r3
		if (i == 9)
 800173a:	2b09      	cmp	r3, #9
 800173c:	d01f      	beq.n	800177e <USART2_IRQHandler+0x72>
		else
			flag_move = 0;
		if (str_rx[0] == 'C')
			flag_status = 1;
		else
			flag_status = 0;
 800173e:	700b      	strb	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001740:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001744:	2301      	movs	r3, #1
 8001746:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800174a:	6810      	ldr	r0, [r2, #0]
 800174c:	331f      	adds	r3, #31
 800174e:	4303      	orrs	r3, r0
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	f381 8810 	msr	PRIMASK, r1
	LL_USART_EnableIT_RXNE(USART2);
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001756:	bd70      	pop	{r4, r5, r6, pc}
		i = 0;
 8001758:	2600      	movs	r6, #0
		if (str_rx[0] == 'S')
 800175a:	782b      	ldrb	r3, [r5, #0]
		i = 0;
 800175c:	700e      	strb	r6, [r1, #0]
		if (str_rx[0] == 'S')
 800175e:	4d0c      	ldr	r5, [pc, #48]	; (8001790 <USART2_IRQHandler+0x84>)
 8001760:	480c      	ldr	r0, [pc, #48]	; (8001794 <USART2_IRQHandler+0x88>)
 8001762:	490d      	ldr	r1, [pc, #52]	; (8001798 <USART2_IRQHandler+0x8c>)
 8001764:	2b53      	cmp	r3, #83	; 0x53
 8001766:	d106      	bne.n	8001776 <USART2_IRQHandler+0x6a>
			flag_stop = 1;
 8001768:	702c      	strb	r4, [r5, #0]
			flag_move = 0;
 800176a:	2400      	movs	r4, #0
 800176c:	7004      	strb	r4, [r0, #0]
		if (str_rx[0] == 'C')
 800176e:	2b43      	cmp	r3, #67	; 0x43
 8001770:	d105      	bne.n	800177e <USART2_IRQHandler+0x72>
			flag_status = 1;
 8001772:	3b42      	subs	r3, #66	; 0x42
 8001774:	e7e3      	b.n	800173e <USART2_IRQHandler+0x32>
			flag_stop = 0;
 8001776:	702e      	strb	r6, [r5, #0]
		if (str_rx[0] == 'M')
 8001778:	2b4d      	cmp	r3, #77	; 0x4d
 800177a:	d1f6      	bne.n	800176a <USART2_IRQHandler+0x5e>
			flag_move = 1;
 800177c:	7004      	strb	r4, [r0, #0]
			flag_status = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	e7dd      	b.n	800173e <USART2_IRQHandler+0x32>
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	40004400 	.word	0x40004400
 8001788:	20000128 	.word	0x20000128
 800178c:	20000100 	.word	0x20000100
 8001790:	200000a0 	.word	0x200000a0
 8001794:	2000009e 	.word	0x2000009e
 8001798:	2000009f 	.word	0x2000009f

0800179c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800179c:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <_sbrk+0x30>)
 800179e:	490c      	ldr	r1, [pc, #48]	; (80017d0 <_sbrk+0x34>)
{
 80017a0:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a2:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a4:	4a0b      	ldr	r2, [pc, #44]	; (80017d4 <_sbrk+0x38>)
{
 80017a6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80017a8:	6810      	ldr	r0, [r2, #0]
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d101      	bne.n	80017b2 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80017ae:	480a      	ldr	r0, [pc, #40]	; (80017d8 <_sbrk+0x3c>)
 80017b0:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017b2:	6810      	ldr	r0, [r2, #0]
 80017b4:	18c3      	adds	r3, r0, r3
 80017b6:	428b      	cmp	r3, r1
 80017b8:	d906      	bls.n	80017c8 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80017ba:	f001 fb2f 	bl	8002e1c <__errno>
 80017be:	230c      	movs	r3, #12
 80017c0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80017c2:	2001      	movs	r0, #1
 80017c4:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80017c6:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80017c8:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80017ca:	e7fc      	b.n	80017c6 <_sbrk+0x2a>
 80017cc:	00000400 	.word	0x00000400
 80017d0:	20000800 	.word	0x20000800
 80017d4:	2000012c 	.word	0x2000012c
 80017d8:	20000160 	.word	0x20000160

080017dc <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017dc:	4770      	bx	lr
	...

080017e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80017e0:	4813      	ldr	r0, [pc, #76]	; (8001830 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80017e2:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80017e4:	4813      	ldr	r0, [pc, #76]	; (8001834 <LoopForever+0x6>)
    LDR R1, [R0]
 80017e6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80017e8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80017ea:	4a13      	ldr	r2, [pc, #76]	; (8001838 <LoopForever+0xa>)
    CMP R1, R2
 80017ec:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80017ee:	d105      	bne.n	80017fc <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80017f0:	4812      	ldr	r0, [pc, #72]	; (800183c <LoopForever+0xe>)
    LDR R1,=0x00000001
 80017f2:	4913      	ldr	r1, [pc, #76]	; (8001840 <LoopForever+0x12>)
    STR R1, [R0]
 80017f4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80017f6:	4813      	ldr	r0, [pc, #76]	; (8001844 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80017f8:	4913      	ldr	r1, [pc, #76]	; (8001848 <LoopForever+0x1a>)
    STR R1, [R0]
 80017fa:	6001      	str	r1, [r0, #0]

080017fc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017fc:	4813      	ldr	r0, [pc, #76]	; (800184c <LoopForever+0x1e>)
  ldr r1, =_edata
 80017fe:	4914      	ldr	r1, [pc, #80]	; (8001850 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001800:	4a14      	ldr	r2, [pc, #80]	; (8001854 <LoopForever+0x26>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a11      	ldr	r2, [pc, #68]	; (8001858 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001814:	4c11      	ldr	r4, [pc, #68]	; (800185c <LoopForever+0x2e>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001822:	f7ff ffdb 	bl	80017dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001826:	f001 faff 	bl	8002e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800182a:	f7ff fc33 	bl	8001094 <main>

0800182e <LoopForever>:

LoopForever:
    b LoopForever
 800182e:	e7fe      	b.n	800182e <LoopForever>
   ldr   r0, =_estack
 8001830:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001834:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001838:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800183c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001840:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001844:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001848:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800184c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001850:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001854:	08003814 	.word	0x08003814
  ldr r2, =_sbss
 8001858:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800185c:	2000015c 	.word	0x2000015c

08001860 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001860:	e7fe      	b.n	8001860 <DMA1_Channel1_IRQHandler>
	...

08001864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001864:	b570      	push	{r4, r5, r6, lr}
 8001866:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001868:	20fa      	movs	r0, #250	; 0xfa
 800186a:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <HAL_InitTick+0x3c>)
 800186c:	0080      	lsls	r0, r0, #2
 800186e:	7819      	ldrb	r1, [r3, #0]
 8001870:	f7fe fc5e 	bl	8000130 <__udivsi3>
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <HAL_InitTick+0x40>)
 8001876:	0001      	movs	r1, r0
 8001878:	6818      	ldr	r0, [r3, #0]
 800187a:	f7fe fc59 	bl	8000130 <__udivsi3>
 800187e:	f000 f877 	bl	8001970 <HAL_SYSTICK_Config>
 8001882:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8001884:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001886:	2c00      	cmp	r4, #0
 8001888:	d109      	bne.n	800189e <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188a:	2d03      	cmp	r5, #3
 800188c:	d807      	bhi.n	800189e <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800188e:	3802      	subs	r0, #2
 8001890:	0022      	movs	r2, r4
 8001892:	0029      	movs	r1, r5
 8001894:	f000 f842 	bl	800191c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001898:	0020      	movs	r0, r4
 800189a:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <HAL_InitTick+0x44>)
 800189c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800189e:	bd70      	pop	{r4, r5, r6, pc}
 80018a0:	20000008 	.word	0x20000008
 80018a4:	20000004 	.word	0x20000004
 80018a8:	2000000c 	.word	0x2000000c

080018ac <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80018ac:	2340      	movs	r3, #64	; 0x40
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <HAL_Init+0x24>)
{
 80018b0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80018b2:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018b4:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80018b6:	430b      	orrs	r3, r1
 80018b8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018ba:	f7ff ffd3 	bl	8001864 <HAL_InitTick>
 80018be:	1e04      	subs	r4, r0, #0
 80018c0:	d103      	bne.n	80018ca <HAL_Init+0x1e>
    HAL_MspInit();
 80018c2:	f7ff fe85 	bl	80015d0 <HAL_MspInit>
}
 80018c6:	0020      	movs	r0, r4
 80018c8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80018ca:	2401      	movs	r4, #1
 80018cc:	e7fb      	b.n	80018c6 <HAL_Init+0x1a>
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	40022000 	.word	0x40022000

080018d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80018d4:	4a03      	ldr	r2, [pc, #12]	; (80018e4 <HAL_IncTick+0x10>)
 80018d6:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <HAL_IncTick+0x14>)
 80018d8:	6811      	ldr	r1, [r2, #0]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	185b      	adds	r3, r3, r1
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	4770      	bx	lr
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	20000130 	.word	0x20000130
 80018e8:	20000008 	.word	0x20000008

080018ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80018ec:	4b01      	ldr	r3, [pc, #4]	; (80018f4 <HAL_GetTick+0x8>)
 80018ee:	6818      	ldr	r0, [r3, #0]
}
 80018f0:	4770      	bx	lr
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	20000130 	.word	0x20000130

080018f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f8:	b570      	push	{r4, r5, r6, lr}
 80018fa:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80018fc:	f7ff fff6 	bl	80018ec <HAL_GetTick>
 8001900:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001902:	1c63      	adds	r3, r4, #1
 8001904:	d002      	beq.n	800190c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001906:	4b04      	ldr	r3, [pc, #16]	; (8001918 <HAL_Delay+0x20>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800190c:	f7ff ffee 	bl	80018ec <HAL_GetTick>
 8001910:	1b40      	subs	r0, r0, r5
 8001912:	42a0      	cmp	r0, r4
 8001914:	d3fa      	bcc.n	800190c <HAL_Delay+0x14>
  {
  }
}
 8001916:	bd70      	pop	{r4, r5, r6, pc}
 8001918:	20000008 	.word	0x20000008

0800191c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191c:	b530      	push	{r4, r5, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800191e:	25ff      	movs	r5, #255	; 0xff
 8001920:	2403      	movs	r4, #3
 8001922:	002a      	movs	r2, r5
 8001924:	4004      	ands	r4, r0
 8001926:	00e4      	lsls	r4, r4, #3
 8001928:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800192a:	0189      	lsls	r1, r1, #6
 800192c:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800192e:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001930:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001932:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8001934:	2800      	cmp	r0, #0
 8001936:	db0a      	blt.n	800194e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001938:	24c0      	movs	r4, #192	; 0xc0
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_NVIC_SetPriority+0x4c>)
 800193c:	0880      	lsrs	r0, r0, #2
 800193e:	0080      	lsls	r0, r0, #2
 8001940:	18c0      	adds	r0, r0, r3
 8001942:	00a4      	lsls	r4, r4, #2
 8001944:	5903      	ldr	r3, [r0, r4]
 8001946:	401a      	ands	r2, r3
 8001948:	4311      	orrs	r1, r2
 800194a:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800194c:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800194e:	200f      	movs	r0, #15
 8001950:	4003      	ands	r3, r0
 8001952:	3b08      	subs	r3, #8
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <HAL_NVIC_SetPriority+0x50>)
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	181b      	adds	r3, r3, r0
 800195c:	69d8      	ldr	r0, [r3, #28]
 800195e:	4002      	ands	r2, r0
 8001960:	4311      	orrs	r1, r2
 8001962:	61d9      	str	r1, [r3, #28]
 8001964:	e7f2      	b.n	800194c <HAL_NVIC_SetPriority+0x30>
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001970:	2280      	movs	r2, #128	; 0x80
 8001972:	1e43      	subs	r3, r0, #1
 8001974:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001976:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	4293      	cmp	r3, r2
 800197a:	d20d      	bcs.n	8001998 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800197c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800197e:	4a07      	ldr	r2, [pc, #28]	; (800199c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001980:	4807      	ldr	r0, [pc, #28]	; (80019a0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001982:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001984:	6a03      	ldr	r3, [r0, #32]
 8001986:	0609      	lsls	r1, r1, #24
 8001988:	021b      	lsls	r3, r3, #8
 800198a:	0a1b      	lsrs	r3, r3, #8
 800198c:	430b      	orrs	r3, r1
 800198e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001990:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001992:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001994:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001996:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001998:	4770      	bx	lr
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	e000e010 	.word	0xe000e010
 80019a0:	e000ed00 	.word	0xe000ed00

080019a4 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80019a4:	4a28      	ldr	r2, [pc, #160]	; (8001a48 <FLASH_SetErrorCode+0xa4>)
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	6990      	ldr	r0, [r2, #24]
 80019aa:	0049      	lsls	r1, r1, #1
 80019ac:	0003      	movs	r3, r0
{
 80019ae:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80019b0:	400b      	ands	r3, r1
 80019b2:	4208      	tst	r0, r1
 80019b4:	d005      	beq.n	80019c2 <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	4824      	ldr	r0, [pc, #144]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
 80019ba:	6944      	ldr	r4, [r0, #20]
 80019bc:	4323      	orrs	r3, r4
 80019be:	6143      	str	r3, [r0, #20]
    flags |= FLASH_FLAG_WRPERR;
 80019c0:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 80019c2:	2080      	movs	r0, #128	; 0x80
 80019c4:	6991      	ldr	r1, [r2, #24]
 80019c6:	0080      	lsls	r0, r0, #2
 80019c8:	4201      	tst	r1, r0
 80019ca:	d005      	beq.n	80019d8 <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80019cc:	2101      	movs	r1, #1
 80019ce:	4c1f      	ldr	r4, [pc, #124]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_PGAERR;
 80019d0:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80019d2:	6965      	ldr	r5, [r4, #20]
 80019d4:	4329      	orrs	r1, r5
 80019d6:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 80019d8:	2080      	movs	r0, #128	; 0x80
 80019da:	6991      	ldr	r1, [r2, #24]
 80019dc:	00c0      	lsls	r0, r0, #3
 80019de:	4201      	tst	r1, r0
 80019e0:	d005      	beq.n	80019ee <FLASH_SetErrorCode+0x4a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 80019e2:	2108      	movs	r1, #8
 80019e4:	4c19      	ldr	r4, [pc, #100]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_SIZERR;
 80019e6:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 80019e8:	6965      	ldr	r5, [r4, #20]
 80019ea:	4329      	orrs	r1, r5
 80019ec:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80019ee:	2080      	movs	r0, #128	; 0x80
 80019f0:	6991      	ldr	r1, [r2, #24]
 80019f2:	0100      	lsls	r0, r0, #4
 80019f4:	4201      	tst	r1, r0
 80019f6:	d005      	beq.n	8001a04 <FLASH_SetErrorCode+0x60>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80019f8:	2104      	movs	r1, #4
 80019fa:	4c14      	ldr	r4, [pc, #80]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_OPTVERR;
 80019fc:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80019fe:	6965      	ldr	r5, [r4, #20]
 8001a00:	4329      	orrs	r1, r5
 8001a02:	6161      	str	r1, [r4, #20]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8001a04:	2080      	movs	r0, #128	; 0x80
 8001a06:	6991      	ldr	r1, [r2, #24]
 8001a08:	0180      	lsls	r0, r0, #6
 8001a0a:	4201      	tst	r1, r0
 8001a0c:	d005      	beq.n	8001a1a <FLASH_SetErrorCode+0x76>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001a0e:	2110      	movs	r1, #16
 8001a10:	4c0e      	ldr	r4, [pc, #56]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_RDERR;
 8001a12:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001a14:	6965      	ldr	r5, [r4, #20]
 8001a16:	4329      	orrs	r1, r5
 8001a18:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8001a1a:	6991      	ldr	r1, [r2, #24]
 8001a1c:	0389      	lsls	r1, r1, #14
 8001a1e:	d505      	bpl.n	8001a2c <FLASH_SetErrorCode+0x88>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8001a20:	2020      	movs	r0, #32
 8001a22:	4c0a      	ldr	r4, [pc, #40]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= HAL_FLASH_ERROR_FWWERR;
 8001a24:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8001a26:	6961      	ldr	r1, [r4, #20]
 8001a28:	4301      	orrs	r1, r0
 8001a2a:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8001a2c:	2080      	movs	r0, #128	; 0x80
 8001a2e:	6991      	ldr	r1, [r2, #24]
 8001a30:	0240      	lsls	r0, r0, #9
 8001a32:	4201      	tst	r1, r0
 8001a34:	d005      	beq.n	8001a42 <FLASH_SetErrorCode+0x9e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8001a36:	2140      	movs	r1, #64	; 0x40
 8001a38:	4c04      	ldr	r4, [pc, #16]	; (8001a4c <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_NOTZEROERR;
 8001a3a:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8001a3c:	6965      	ldr	r5, [r4, #20]
 8001a3e:	4329      	orrs	r1, r5
 8001a40:	6161      	str	r1, [r4, #20]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001a42:	6193      	str	r3, [r2, #24]
}  
 8001a44:	bd30      	pop	{r4, r5, pc}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	40022000 	.word	0x40022000
 8001a4c:	20000134 	.word	0x20000134

08001a50 <FLASH_WaitForLastOperation>:
{
 8001a50:	b570      	push	{r4, r5, r6, lr}
 8001a52:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001a54:	f7ff ff4a 	bl	80018ec <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a58:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8001a5a:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a5c:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <FLASH_WaitForLastOperation+0x70>)
 8001a5e:	699a      	ldr	r2, [r3, #24]
 8001a60:	4232      	tst	r2, r6
 8001a62:	d121      	bne.n	8001aa8 <FLASH_WaitForLastOperation+0x58>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001a64:	2202      	movs	r2, #2
 8001a66:	6999      	ldr	r1, [r3, #24]
 8001a68:	4211      	tst	r1, r2
 8001a6a:	d000      	beq.n	8001a6e <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001a6c:	619a      	str	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8001a6e:	699a      	ldr	r2, [r3, #24]
 8001a70:	05d2      	lsls	r2, r2, #23
 8001a72:	d415      	bmi.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8001a74:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8001a76:	0592      	lsls	r2, r2, #22
 8001a78:	d412      	bmi.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8001a7a:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8001a7c:	0552      	lsls	r2, r2, #21
 8001a7e:	d40f      	bmi.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8001a80:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8001a82:	0512      	lsls	r2, r2, #20
 8001a84:	d40c      	bmi.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8001a86:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8001a88:	0492      	lsls	r2, r2, #18
 8001a8a:	d409      	bmi.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8001a8c:	6999      	ldr	r1, [r3, #24]
 8001a8e:	2280      	movs	r2, #128	; 0x80
 8001a90:	0008      	movs	r0, r1
 8001a92:	0292      	lsls	r2, r2, #10
 8001a94:	4010      	ands	r0, r2
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8001a96:	4211      	tst	r1, r2
 8001a98:	d102      	bne.n	8001aa0 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 8001a9a:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8001a9c:	03db      	lsls	r3, r3, #15
 8001a9e:	d508      	bpl.n	8001ab2 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8001aa0:	f7ff ff80 	bl	80019a4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	e004      	b.n	8001ab2 <FLASH_WaitForLastOperation+0x62>
    if (Timeout != HAL_MAX_DELAY)
 8001aa8:	1c62      	adds	r2, r4, #1
 8001aaa:	d0d8      	beq.n	8001a5e <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001aac:	2c00      	cmp	r4, #0
 8001aae:	d101      	bne.n	8001ab4 <FLASH_WaitForLastOperation+0x64>
        return HAL_TIMEOUT;
 8001ab0:	2003      	movs	r0, #3
}
 8001ab2:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001ab4:	f7ff ff1a 	bl	80018ec <HAL_GetTick>
 8001ab8:	1b40      	subs	r0, r0, r5
 8001aba:	42a0      	cmp	r0, r4
 8001abc:	d9ce      	bls.n	8001a5c <FLASH_WaitForLastOperation+0xc>
 8001abe:	e7f7      	b.n	8001ab0 <FLASH_WaitForLastOperation+0x60>
 8001ac0:	40022000 	.word	0x40022000

08001ac4 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8001ac8:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8001aca:	6859      	ldr	r1, [r3, #4]
 8001acc:	4211      	tst	r1, r2
 8001ace:	d00a      	beq.n	8001ae6 <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ad0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad4:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8001ad8:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8001adc:	60d8      	str	r0, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ade:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8001ae2:	6858      	ldr	r0, [r3, #4]
 8001ae4:	4010      	ands	r0, r2
}
 8001ae6:	4770      	bx	lr
 8001ae8:	40022000 	.word	0x40022000
 8001aec:	89abcdef 	.word	0x89abcdef
 8001af0:	02030405 	.word	0x02030405

08001af4 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8001af4:	2301      	movs	r3, #1
 8001af6:	4a03      	ldr	r2, [pc, #12]	; (8001b04 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 8001af8:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8001afa:	6851      	ldr	r1, [r2, #4]
 8001afc:	430b      	orrs	r3, r1
 8001afe:	6053      	str	r3, [r2, #4]
}
 8001b00:	4770      	bx	lr
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	40022000 	.word	0x40022000

08001b08 <HAL_FLASHEx_DATAEEPROM_Erase>:
  *         and Flash program erase control register access(recommended to protect 
  *         the DATA_EEPROM against possible unwanted operation).
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Erase(uint32_t Address)
{
 8001b08:	b510      	push	{r4, lr}
 8001b0a:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b0c:	4805      	ldr	r0, [pc, #20]	; (8001b24 <HAL_FLASHEx_DATAEEPROM_Erase+0x1c>)
 8001b0e:	f7ff ff9f 	bl	8001a50 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8001b12:	2800      	cmp	r0, #0
 8001b14:	d105      	bne.n	8001b22 <HAL_FLASHEx_DATAEEPROM_Erase+0x1a>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b16:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <HAL_FLASHEx_DATAEEPROM_Erase+0x20>)
 8001b18:	6158      	str	r0, [r3, #20]

      /* Write 00000000h to valid address in the data memory */
      *(__IO uint32_t *) Address = 0x00000000U;
 8001b1a:	6020      	str	r0, [r4, #0]

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b1c:	4801      	ldr	r0, [pc, #4]	; (8001b24 <HAL_FLASHEx_DATAEEPROM_Erase+0x1c>)
 8001b1e:	f7ff ff97 	bl	8001a50 <FLASH_WaitForLastOperation>
  }
   
  /* Return the erase status */
  return status;
}  
 8001b22:	bd10      	pop	{r4, pc}
 8001b24:	0000c350 	.word	0x0000c350
 8001b28:	20000134 	.word	0x20000134

08001b2c <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8001b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b2e:	4f12      	ldr	r7, [pc, #72]	; (8001b78 <HAL_FLASHEx_DATAEEPROM_Program+0x4c>)
{
 8001b30:	0006      	movs	r6, r0
  __HAL_LOCK(&pFlash);
 8001b32:	7c3b      	ldrb	r3, [r7, #16]
{
 8001b34:	000d      	movs	r5, r1
 8001b36:	0014      	movs	r4, r2
  __HAL_LOCK(&pFlash);
 8001b38:	2002      	movs	r0, #2
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d00c      	beq.n	8001b58 <HAL_FLASHEx_DATAEEPROM_Program+0x2c>
 8001b3e:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b40:	480e      	ldr	r0, [pc, #56]	; (8001b7c <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
  __HAL_LOCK(&pFlash);
 8001b42:	743b      	strb	r3, [r7, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b44:	f7ff ff84 	bl	8001a50 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d103      	bne.n	8001b54 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b4c:	6178      	str	r0, [r7, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8001b4e:	2e02      	cmp	r6, #2
 8001b50:	d103      	bne.n	8001b5a <HAL_FLASHEx_DATAEEPROM_Program+0x2e>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
 8001b52:	602c      	str	r4, [r5, #0]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b54:	2300      	movs	r3, #0
 8001b56:	743b      	strb	r3, [r7, #16]

  return status;
}
 8001b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 8001b5a:	2e01      	cmp	r6, #1
 8001b5c:	d102      	bne.n	8001b64 <HAL_FLASHEx_DATAEEPROM_Program+0x38>
      *(__IO uint16_t *)Address = (uint16_t) Data;
 8001b5e:	b2a4      	uxth	r4, r4
 8001b60:	802c      	strh	r4, [r5, #0]
 8001b62:	e7f7      	b.n	8001b54 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 8001b64:	2e00      	cmp	r6, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_FLASHEx_DATAEEPROM_Program+0x44>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b68:	4804      	ldr	r0, [pc, #16]	; (8001b7c <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
 8001b6a:	f7ff ff71 	bl	8001a50 <FLASH_WaitForLastOperation>
 8001b6e:	e7f1      	b.n	8001b54 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
      *(__IO uint8_t *)Address = (uint8_t) Data;
 8001b70:	b2e4      	uxtb	r4, r4
 8001b72:	702c      	strb	r4, [r5, #0]
 8001b74:	e7ee      	b.n	8001b54 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	20000134 	.word	0x20000134
 8001b7c:	0000c350 	.word	0x0000c350

08001b80 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8001b80:	2300      	movs	r3, #0
{
 8001b82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b84:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b86:	680a      	ldr	r2, [r1, #0]
 8001b88:	0014      	movs	r4, r2
 8001b8a:	40dc      	lsrs	r4, r3
 8001b8c:	d101      	bne.n	8001b92 <HAL_GPIO_Init+0x12>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8001b8e:	b005      	add	sp, #20
 8001b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b92:	2501      	movs	r5, #1
 8001b94:	0014      	movs	r4, r2
 8001b96:	409d      	lsls	r5, r3
 8001b98:	402c      	ands	r4, r5
 8001b9a:	9401      	str	r4, [sp, #4]
    if (iocurrent)
 8001b9c:	422a      	tst	r2, r5
 8001b9e:	d100      	bne.n	8001ba2 <HAL_GPIO_Init+0x22>
 8001ba0:	e08d      	b.n	8001cbe <HAL_GPIO_Init+0x13e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ba2:	684a      	ldr	r2, [r1, #4]
 8001ba4:	005e      	lsls	r6, r3, #1
 8001ba6:	4694      	mov	ip, r2
 8001ba8:	2203      	movs	r2, #3
 8001baa:	4664      	mov	r4, ip
 8001bac:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001bae:	2403      	movs	r4, #3
 8001bb0:	40b4      	lsls	r4, r6
 8001bb2:	43e4      	mvns	r4, r4
 8001bb4:	9402      	str	r4, [sp, #8]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001bb6:	1e54      	subs	r4, r2, #1
 8001bb8:	2c01      	cmp	r4, #1
 8001bba:	d82a      	bhi.n	8001c12 <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8001bbc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001bbe:	9c02      	ldr	r4, [sp, #8]
 8001bc0:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bc2:	68cc      	ldr	r4, [r1, #12]
 8001bc4:	40b4      	lsls	r4, r6
 8001bc6:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8001bc8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001bca:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bcc:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bce:	43ac      	bics	r4, r5
 8001bd0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bd2:	4664      	mov	r4, ip
 8001bd4:	0924      	lsrs	r4, r4, #4
 8001bd6:	403c      	ands	r4, r7
 8001bd8:	409c      	lsls	r4, r3
 8001bda:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001bdc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001bde:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001be0:	9c02      	ldr	r4, [sp, #8]
 8001be2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001be4:	688c      	ldr	r4, [r1, #8]
 8001be6:	40b4      	lsls	r4, r6
 8001be8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001bea:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bec:	2a02      	cmp	r2, #2
 8001bee:	d112      	bne.n	8001c16 <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3U];
 8001bf0:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001bf2:	2507      	movs	r5, #7
 8001bf4:	00a4      	lsls	r4, r4, #2
 8001bf6:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3U];
 8001bf8:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001bfa:	9403      	str	r4, [sp, #12]
 8001bfc:	240f      	movs	r4, #15
 8001bfe:	401d      	ands	r5, r3
 8001c00:	00ad      	lsls	r5, r5, #2
 8001c02:	40ac      	lsls	r4, r5
 8001c04:	43a7      	bics	r7, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001c06:	690c      	ldr	r4, [r1, #16]
 8001c08:	40ac      	lsls	r4, r5
 8001c0a:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3U] = temp;
 8001c0c:	9c03      	ldr	r4, [sp, #12]
 8001c0e:	6227      	str	r7, [r4, #32]
 8001c10:	e001      	b.n	8001c16 <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c12:	2a03      	cmp	r2, #3
 8001c14:	d1e3      	bne.n	8001bde <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 8001c16:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c18:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1a:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c1c:	4025      	ands	r5, r4
 8001c1e:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c20:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 8001c22:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c24:	24c0      	movs	r4, #192	; 0xc0
 8001c26:	4662      	mov	r2, ip
 8001c28:	02a4      	lsls	r4, r4, #10
 8001c2a:	4222      	tst	r2, r4
 8001c2c:	d047      	beq.n	8001cbe <HAL_GPIO_Init+0x13e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2e:	2501      	movs	r5, #1
 8001c30:	4c24      	ldr	r4, [pc, #144]	; (8001cc4 <HAL_GPIO_Init+0x144>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c32:	27a0      	movs	r7, #160	; 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c34:	6b62      	ldr	r2, [r4, #52]	; 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c36:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c38:	432a      	orrs	r2, r5
 8001c3a:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8001c3c:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <HAL_GPIO_Init+0x148>)
 8001c3e:	089c      	lsrs	r4, r3, #2
 8001c40:	00a4      	lsls	r4, r4, #2
 8001c42:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001c44:	220f      	movs	r2, #15
 8001c46:	3502      	adds	r5, #2
 8001c48:	401d      	ands	r5, r3
 8001c4a:	00ad      	lsls	r5, r5, #2
 8001c4c:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 8001c4e:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001c50:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c52:	2200      	movs	r2, #0
 8001c54:	42b8      	cmp	r0, r7
 8001c56:	d008      	beq.n	8001c6a <HAL_GPIO_Init+0xea>
 8001c58:	4f1c      	ldr	r7, [pc, #112]	; (8001ccc <HAL_GPIO_Init+0x14c>)
 8001c5a:	3201      	adds	r2, #1
 8001c5c:	42b8      	cmp	r0, r7
 8001c5e:	d004      	beq.n	8001c6a <HAL_GPIO_Init+0xea>
 8001c60:	4f1b      	ldr	r7, [pc, #108]	; (8001cd0 <HAL_GPIO_Init+0x150>)
 8001c62:	3201      	adds	r2, #1
 8001c64:	42b8      	cmp	r0, r7
 8001c66:	d000      	beq.n	8001c6a <HAL_GPIO_Init+0xea>
 8001c68:	3204      	adds	r2, #4
 8001c6a:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c6c:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c6e:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c70:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8001c72:	4a18      	ldr	r2, [pc, #96]	; (8001cd4 <HAL_GPIO_Init+0x154>)
        temp &= ~((uint32_t)iocurrent);
 8001c74:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 8001c76:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8001c78:	9d01      	ldr	r5, [sp, #4]
        temp &= ~((uint32_t)iocurrent);
 8001c7a:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001c7c:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c7e:	03ff      	lsls	r7, r7, #15
 8001c80:	d401      	bmi.n	8001c86 <HAL_GPIO_Init+0x106>
        temp &= ~((uint32_t)iocurrent);
 8001c82:	0035      	movs	r5, r6
 8001c84:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c86:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8001c88:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001c8a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8001c8c:	9d01      	ldr	r5, [sp, #4]
 8001c8e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c90:	03bf      	lsls	r7, r7, #14
 8001c92:	d401      	bmi.n	8001c98 <HAL_GPIO_Init+0x118>
        temp &= ~((uint32_t)iocurrent);
 8001c94:	0035      	movs	r5, r6
 8001c96:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c98:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8001c9a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001c9c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8001c9e:	9d01      	ldr	r5, [sp, #4]
 8001ca0:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ca2:	02ff      	lsls	r7, r7, #11
 8001ca4:	d401      	bmi.n	8001caa <HAL_GPIO_Init+0x12a>
        temp &= ~((uint32_t)iocurrent);
 8001ca6:	0035      	movs	r5, r6
 8001ca8:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001caa:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8001cac:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001cae:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8001cb0:	9e01      	ldr	r6, [sp, #4]
 8001cb2:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cb4:	02bf      	lsls	r7, r7, #10
 8001cb6:	d401      	bmi.n	8001cbc <HAL_GPIO_Init+0x13c>
        temp &= ~((uint32_t)iocurrent);
 8001cb8:	4025      	ands	r5, r4
 8001cba:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8001cbc:	60d6      	str	r6, [r2, #12]
    position++;
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	e761      	b.n	8001b86 <HAL_GPIO_Init+0x6>
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40010000 	.word	0x40010000
 8001ccc:	50000400 	.word	0x50000400
 8001cd0:	50000800 	.word	0x50000800
 8001cd4:	40010400 	.word	0x40010400

08001cd8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cd8:	6900      	ldr	r0, [r0, #16]
 8001cda:	4008      	ands	r0, r1
 8001cdc:	1e43      	subs	r3, r0, #1
 8001cde:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001ce0:	b2c0      	uxtb	r0, r0
}
 8001ce2:	4770      	bx	lr

08001ce4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ce4:	6803      	ldr	r3, [r0, #0]
 8001ce6:	699a      	ldr	r2, [r3, #24]
 8001ce8:	0792      	lsls	r2, r2, #30
 8001cea:	d501      	bpl.n	8001cf0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001cec:	2200      	movs	r2, #0
 8001cee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	6999      	ldr	r1, [r3, #24]
 8001cf4:	4211      	tst	r1, r2
 8001cf6:	d102      	bne.n	8001cfe <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001cf8:	6999      	ldr	r1, [r3, #24]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	619a      	str	r2, [r3, #24]
  }
}
 8001cfe:	4770      	bx	lr

08001d00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d00:	b530      	push	{r4, r5, lr}
 8001d02:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001d04:	0412      	lsls	r2, r2, #16
 8001d06:	6800      	ldr	r0, [r0, #0]
 8001d08:	4322      	orrs	r2, r4
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <I2C_TransferConfig+0x24>)
 8001d0e:	6845      	ldr	r5, [r0, #4]
 8001d10:	0589      	lsls	r1, r1, #22
 8001d12:	0d64      	lsrs	r4, r4, #21
 8001d14:	0d89      	lsrs	r1, r1, #22
 8001d16:	431c      	orrs	r4, r3
 8001d18:	43a5      	bics	r5, r4
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	432a      	orrs	r2, r5
 8001d1e:	6042      	str	r2, [r0, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001d20:	bd30      	pop	{r4, r5, pc}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	03ff63ff 	.word	0x03ff63ff

08001d28 <I2C_IsAcknowledgeFailed>:
{
 8001d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d2a:	6803      	ldr	r3, [r0, #0]
{
 8001d2c:	0016      	movs	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d2e:	699a      	ldr	r2, [r3, #24]
{
 8001d30:	0004      	movs	r4, r0
 8001d32:	000d      	movs	r5, r1
  return HAL_OK;
 8001d34:	2000      	movs	r0, #0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d36:	06d2      	lsls	r2, r2, #27
 8001d38:	d536      	bpl.n	8001da8 <I2C_IsAcknowledgeFailed+0x80>
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	0192      	lsls	r2, r2, #6
 8001d3e:	d404      	bmi.n	8001d4a <I2C_IsAcknowledgeFailed+0x22>
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d40:	2280      	movs	r2, #128	; 0x80
 8001d42:	6859      	ldr	r1, [r3, #4]
 8001d44:	01d2      	lsls	r2, r2, #7
 8001d46:	430a      	orrs	r2, r1
 8001d48:	605a      	str	r2, [r3, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d4a:	2720      	movs	r7, #32
 8001d4c:	6823      	ldr	r3, [r4, #0]
 8001d4e:	699a      	ldr	r2, [r3, #24]
 8001d50:	423a      	tst	r2, r7
 8001d52:	d012      	beq.n	8001d7a <I2C_IsAcknowledgeFailed+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d54:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 8001d56:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d58:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d5a:	61df      	str	r7, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001d5c:	f7ff ffc2 	bl	8001ce4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001d60:	6822      	ldr	r2, [r4, #0]
 8001d62:	4912      	ldr	r1, [pc, #72]	; (8001dac <I2C_IsAcknowledgeFailed+0x84>)
 8001d64:	6853      	ldr	r3, [r2, #4]
 8001d66:	400b      	ands	r3, r1
 8001d68:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d6a:	2304      	movs	r3, #4
 8001d6c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d72:	0023      	movs	r3, r4
 8001d74:	3341      	adds	r3, #65	; 0x41
 8001d76:	701f      	strb	r7, [r3, #0]
 8001d78:	e00f      	b.n	8001d9a <I2C_IsAcknowledgeFailed+0x72>
      if (Timeout != HAL_MAX_DELAY)
 8001d7a:	1c6a      	adds	r2, r5, #1
 8001d7c:	d0e7      	beq.n	8001d4e <I2C_IsAcknowledgeFailed+0x26>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d7e:	f7ff fdb5 	bl	80018ec <HAL_GetTick>
 8001d82:	1b80      	subs	r0, r0, r6
 8001d84:	4285      	cmp	r5, r0
 8001d86:	d301      	bcc.n	8001d8c <I2C_IsAcknowledgeFailed+0x64>
 8001d88:	2d00      	cmp	r5, #0
 8001d8a:	d1df      	bne.n	8001d4c <I2C_IsAcknowledgeFailed+0x24>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d90:	4313      	orrs	r3, r2
 8001d92:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d94:	0023      	movs	r3, r4
 8001d96:	3341      	adds	r3, #65	; 0x41
 8001d98:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d9a:	0022      	movs	r2, r4
 8001d9c:	2300      	movs	r3, #0
    return HAL_ERROR;
 8001d9e:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da0:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8001da2:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da4:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001da6:	7023      	strb	r3, [r4, #0]
}
 8001da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	fe00e800 	.word	0xfe00e800

08001db0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001db2:	0004      	movs	r4, r0
 8001db4:	000d      	movs	r5, r1
 8001db6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001db8:	2702      	movs	r7, #2
 8001dba:	6823      	ldr	r3, [r4, #0]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	423b      	tst	r3, r7
 8001dc0:	d001      	beq.n	8001dc6 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001dc2:	2000      	movs	r0, #0
}
 8001dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dc6:	0032      	movs	r2, r6
 8001dc8:	0029      	movs	r1, r5
 8001dca:	0020      	movs	r0, r4
 8001dcc:	f7ff ffac 	bl	8001d28 <I2C_IsAcknowledgeFailed>
 8001dd0:	2800      	cmp	r0, #0
 8001dd2:	d115      	bne.n	8001e00 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8001dd4:	1c6b      	adds	r3, r5, #1
 8001dd6:	d0f0      	beq.n	8001dba <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dd8:	f7ff fd88 	bl	80018ec <HAL_GetTick>
 8001ddc:	1b80      	subs	r0, r0, r6
 8001dde:	42a8      	cmp	r0, r5
 8001de0:	d801      	bhi.n	8001de6 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001de2:	2d00      	cmp	r5, #0
 8001de4:	d1e9      	bne.n	8001dba <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001de6:	2220      	movs	r2, #32
 8001de8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001dea:	4313      	orrs	r3, r2
 8001dec:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dee:	0023      	movs	r3, r4
 8001df0:	3341      	adds	r3, #65	; 0x41
 8001df2:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df4:	0022      	movs	r2, r4
 8001df6:	2300      	movs	r3, #0
 8001df8:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8001dfa:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dfc:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8001dfe:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001e00:	2001      	movs	r0, #1
 8001e02:	e7df      	b.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08001e04 <I2C_WaitOnFlagUntilTimeout>:
{
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e06:	0004      	movs	r4, r0
 8001e08:	000e      	movs	r6, r1
 8001e0a:	0017      	movs	r7, r2
 8001e0c:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e0e:	6822      	ldr	r2, [r4, #0]
 8001e10:	6993      	ldr	r3, [r2, #24]
 8001e12:	4033      	ands	r3, r6
 8001e14:	1b9b      	subs	r3, r3, r6
 8001e16:	4259      	negs	r1, r3
 8001e18:	414b      	adcs	r3, r1
 8001e1a:	42bb      	cmp	r3, r7
 8001e1c:	d001      	beq.n	8001e22 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001e1e:	2000      	movs	r0, #0
 8001e20:	e017      	b.n	8001e52 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001e22:	1c6b      	adds	r3, r5, #1
 8001e24:	d0f4      	beq.n	8001e10 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e26:	f7ff fd61 	bl	80018ec <HAL_GetTick>
 8001e2a:	9b06      	ldr	r3, [sp, #24]
 8001e2c:	1ac0      	subs	r0, r0, r3
 8001e2e:	42a8      	cmp	r0, r5
 8001e30:	d801      	bhi.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x32>
 8001e32:	2d00      	cmp	r5, #0
 8001e34:	d1eb      	bne.n	8001e0e <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e36:	2220      	movs	r2, #32
 8001e38:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001e3a:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e40:	0023      	movs	r3, r4
 8001e42:	3341      	adds	r3, #65	; 0x41
 8001e44:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e46:	0022      	movs	r2, r4
 8001e48:	2300      	movs	r3, #0
 8001e4a:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8001e4c:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e4e:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8001e50:	7023      	strb	r3, [r4, #0]
}
 8001e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e54 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e56:	0004      	movs	r4, r0
 8001e58:	000d      	movs	r5, r1
 8001e5a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e5c:	2720      	movs	r7, #32
 8001e5e:	6823      	ldr	r3, [r4, #0]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	423b      	tst	r3, r7
 8001e64:	d001      	beq.n	8001e6a <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8001e66:	2000      	movs	r0, #0
}
 8001e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e6a:	0032      	movs	r2, r6
 8001e6c:	0029      	movs	r1, r5
 8001e6e:	0020      	movs	r0, r4
 8001e70:	f7ff ff5a 	bl	8001d28 <I2C_IsAcknowledgeFailed>
 8001e74:	2800      	cmp	r0, #0
 8001e76:	d113      	bne.n	8001ea0 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e78:	f7ff fd38 	bl	80018ec <HAL_GetTick>
 8001e7c:	1b80      	subs	r0, r0, r6
 8001e7e:	42a8      	cmp	r0, r5
 8001e80:	d801      	bhi.n	8001e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001e82:	2d00      	cmp	r5, #0
 8001e84:	d1eb      	bne.n	8001e5e <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e86:	2220      	movs	r2, #32
 8001e88:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e8e:	0023      	movs	r3, r4
 8001e90:	3341      	adds	r3, #65	; 0x41
 8001e92:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e94:	0022      	movs	r2, r4
 8001e96:	2300      	movs	r3, #0
 8001e98:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8001e9a:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e9c:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8001e9e:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	e7e1      	b.n	8001e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08001ea4 <HAL_I2C_Init>:
{
 8001ea4:	b570      	push	{r4, r5, r6, lr}
 8001ea6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001ea8:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001eaa:	2c00      	cmp	r4, #0
 8001eac:	d03f      	beq.n	8001f2e <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eae:	0025      	movs	r5, r4
 8001eb0:	3541      	adds	r5, #65	; 0x41
 8001eb2:	782b      	ldrb	r3, [r5, #0]
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d105      	bne.n	8001ec6 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001eba:	0023      	movs	r3, r4
 8001ebc:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001ebe:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001ec0:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001ec2:	f7ff fb93 	bl	80015ec <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec6:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001ec8:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eca:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001ecc:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ece:	481d      	ldr	r0, [pc, #116]	; (8001f44 <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 8001ed0:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ed2:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001ed4:	438a      	bics	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ed8:	6861      	ldr	r1, [r4, #4]
 8001eda:	4a1b      	ldr	r2, [pc, #108]	; (8001f48 <HAL_I2C_Init+0xa4>)
 8001edc:	400a      	ands	r2, r1
 8001ede:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	4002      	ands	r2, r0
 8001ee4:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ee6:	68e2      	ldr	r2, [r4, #12]
 8001ee8:	2a01      	cmp	r2, #1
 8001eea:	d121      	bne.n	8001f30 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001eec:	2180      	movs	r1, #128	; 0x80
 8001eee:	0209      	lsls	r1, r1, #8
 8001ef0:	4331      	orrs	r1, r6
 8001ef2:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	4915      	ldr	r1, [pc, #84]	; (8001f4c <HAL_I2C_Init+0xa8>)
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001efc:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001efe:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f00:	4002      	ands	r2, r0
 8001f02:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f04:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f06:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f08:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f0a:	69a1      	ldr	r1, [r4, #24]
 8001f0c:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f12:	6a21      	ldr	r1, [r4, #32]
 8001f14:	69e2      	ldr	r2, [r4, #28]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	6819      	ldr	r1, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001f22:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f24:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f26:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f28:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f2a:	3442      	adds	r4, #66	; 0x42
 8001f2c:	7020      	strb	r0, [r4, #0]
}
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f30:	2184      	movs	r1, #132	; 0x84
 8001f32:	0209      	lsls	r1, r1, #8
 8001f34:	4331      	orrs	r1, r6
 8001f36:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f38:	2a02      	cmp	r2, #2
 8001f3a:	d1db      	bne.n	8001ef4 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001f3c:	2280      	movs	r2, #128	; 0x80
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	e7d7      	b.n	8001ef4 <HAL_I2C_Init+0x50>
 8001f44:	ffff7fff 	.word	0xffff7fff
 8001f48:	f0ffffff 	.word	0xf0ffffff
 8001f4c:	02008000 	.word	0x02008000

08001f50 <HAL_I2C_Master_Transmit>:
{
 8001f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f52:	b087      	sub	sp, #28
 8001f54:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f56:	0003      	movs	r3, r0
 8001f58:	3341      	adds	r3, #65	; 0x41
{
 8001f5a:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f5c:	9303      	str	r3, [sp, #12]
 8001f5e:	781b      	ldrb	r3, [r3, #0]
{
 8001f60:	0004      	movs	r4, r0
 8001f62:	000f      	movs	r7, r1
    return HAL_BUSY;
 8001f64:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f66:	2b20      	cmp	r3, #32
 8001f68:	d114      	bne.n	8001f94 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 8001f6a:	0023      	movs	r3, r4
 8001f6c:	3340      	adds	r3, #64	; 0x40
 8001f6e:	781a      	ldrb	r2, [r3, #0]
 8001f70:	2a01      	cmp	r2, #1
 8001f72:	d00f      	beq.n	8001f94 <HAL_I2C_Master_Transmit+0x44>
 8001f74:	2601      	movs	r6, #1
 8001f76:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8001f78:	f7ff fcb8 	bl	80018ec <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f7c:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8001f7e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f80:	9000      	str	r0, [sp, #0]
 8001f82:	2319      	movs	r3, #25
 8001f84:	0032      	movs	r2, r6
 8001f86:	0020      	movs	r0, r4
 8001f88:	0209      	lsls	r1, r1, #8
 8001f8a:	f7ff ff3b 	bl	8001e04 <I2C_WaitOnFlagUntilTimeout>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d002      	beq.n	8001f98 <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8001f92:	2001      	movs	r0, #1
}
 8001f94:	b007      	add	sp, #28
 8001f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f98:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f9a:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f9c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f9e:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fa0:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001fa2:	3b11      	subs	r3, #17
 8001fa4:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8001fa6:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fa8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001faa:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8001fac:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8001fae:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001fb0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <HAL_I2C_Master_Transmit+0x11c>)
 8001fb6:	2aff      	cmp	r2, #255	; 0xff
 8001fb8:	d920      	bls.n	8001ffc <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fba:	22ff      	movs	r2, #255	; 0xff
 8001fbc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fc4:	0039      	movs	r1, r7
 8001fc6:	0020      	movs	r0, r4
 8001fc8:	f7ff fe9a 	bl	8001d00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001fcc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fce:	002a      	movs	r2, r5
 8001fd0:	0020      	movs	r0, r4
 8001fd2:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d119      	bne.n	800200c <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fd8:	f7ff ff3c 	bl	8001e54 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fdc:	2800      	cmp	r0, #0
 8001fde:	d1d8      	bne.n	8001f92 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fe0:	2120      	movs	r1, #32
 8001fe2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001fe4:	4d22      	ldr	r5, [pc, #136]	; (8002070 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fe6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	402a      	ands	r2, r5
 8001fec:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001fee:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001ff0:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001ff2:	3341      	adds	r3, #65	; 0x41
 8001ff4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ff6:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8001ff8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001ffa:	e7cb      	b.n	8001f94 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8001ffc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001ffe:	b292      	uxth	r2, r2
 8002000:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002006:	2380      	movs	r3, #128	; 0x80
 8002008:	049b      	lsls	r3, r3, #18
 800200a:	e7db      	b.n	8001fc4 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800200c:	f7ff fed0 	bl	8001db0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002010:	2800      	cmp	r0, #0
 8002012:	d1be      	bne.n	8001f92 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002014:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002016:	6822      	ldr	r2, [r4, #0]
 8002018:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800201a:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800201c:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800201e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002020:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002022:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002024:	3b01      	subs	r3, #1
 8002026:	b29b      	uxth	r3, r3
 8002028:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800202a:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800202c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800202e:	b292      	uxth	r2, r2
 8002030:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0ca      	beq.n	8001fcc <HAL_I2C_Master_Transmit+0x7c>
 8002036:	2a00      	cmp	r2, #0
 8002038:	d1c8      	bne.n	8001fcc <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800203a:	2180      	movs	r1, #128	; 0x80
 800203c:	0020      	movs	r0, r4
 800203e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002040:	9500      	str	r5, [sp, #0]
 8002042:	f7ff fedf 	bl	8001e04 <I2C_WaitOnFlagUntilTimeout>
 8002046:	2800      	cmp	r0, #0
 8002048:	d1a3      	bne.n	8001f92 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800204a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800204c:	2bff      	cmp	r3, #255	; 0xff
 800204e:	d906      	bls.n	800205e <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002050:	23ff      	movs	r3, #255	; 0xff
 8002052:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002054:	2380      	movs	r3, #128	; 0x80
 8002056:	22ff      	movs	r2, #255	; 0xff
 8002058:	9000      	str	r0, [sp, #0]
 800205a:	045b      	lsls	r3, r3, #17
 800205c:	e7b2      	b.n	8001fc4 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 800205e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002060:	b292      	uxth	r2, r2
 8002062:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	9000      	str	r0, [sp, #0]
 8002068:	e7cd      	b.n	8002006 <HAL_I2C_Master_Transmit+0xb6>
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	80002000 	.word	0x80002000
 8002070:	fe00e800 	.word	0xfe00e800

08002074 <HAL_I2C_IsDeviceReady>:
{
 8002074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002076:	001e      	movs	r6, r3
  __IO uint32_t I2C_Trials = 0UL;
 8002078:	2300      	movs	r3, #0
{
 800207a:	b089      	sub	sp, #36	; 0x24
  __IO uint32_t I2C_Trials = 0UL;
 800207c:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800207e:	0003      	movs	r3, r0
{
 8002080:	9205      	str	r2, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002082:	3341      	adds	r3, #65	; 0x41
 8002084:	781a      	ldrb	r2, [r3, #0]
{
 8002086:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002088:	2502      	movs	r5, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800208a:	2a20      	cmp	r2, #32
 800208c:	d15b      	bne.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800208e:	6802      	ldr	r2, [r0, #0]
 8002090:	6997      	ldr	r7, [r2, #24]
 8002092:	2280      	movs	r2, #128	; 0x80
 8002094:	0038      	movs	r0, r7
 8002096:	0212      	lsls	r2, r2, #8
 8002098:	4010      	ands	r0, r2
 800209a:	4217      	tst	r7, r2
 800209c:	d153      	bne.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
    __HAL_LOCK(hi2c);
 800209e:	0022      	movs	r2, r4
 80020a0:	3240      	adds	r2, #64	; 0x40
 80020a2:	7817      	ldrb	r7, [r2, #0]
 80020a4:	2f01      	cmp	r7, #1
 80020a6:	d04e      	beq.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
 80020a8:	3d01      	subs	r5, #1
 80020aa:	7015      	strb	r5, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80020ac:	2224      	movs	r2, #36	; 0x24
 80020ae:	0589      	lsls	r1, r1, #22
 80020b0:	701a      	strb	r2, [r3, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b2:	0d8b      	lsrs	r3, r1, #22
 80020b4:	6460      	str	r0, [r4, #68]	; 0x44
 80020b6:	9304      	str	r3, [sp, #16]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80020b8:	68e3      	ldr	r3, [r4, #12]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d12b      	bne.n	8002116 <HAL_I2C_IsDeviceReady+0xa2>
 80020be:	4b3e      	ldr	r3, [pc, #248]	; (80021b8 <HAL_I2C_IsDeviceReady+0x144>)
 80020c0:	9a04      	ldr	r2, [sp, #16]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	6822      	ldr	r2, [r4, #0]
 80020c6:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 80020c8:	f7ff fc10 	bl	80018ec <HAL_GetTick>
 80020cc:	9003      	str	r0, [sp, #12]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80020ce:	2201      	movs	r2, #1
 80020d0:	6823      	ldr	r3, [r4, #0]
 80020d2:	699d      	ldr	r5, [r3, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020d4:	699b      	ldr	r3, [r3, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80020d6:	096d      	lsrs	r5, r5, #5
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020d8:	091b      	lsrs	r3, r3, #4
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80020da:	4015      	ands	r5, r2
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020dc:	4013      	ands	r3, r2
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80020de:	431d      	orrs	r5, r3
 80020e0:	d01c      	beq.n	800211c <HAL_I2C_IsDeviceReady+0xa8>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	2710      	movs	r7, #16
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	001a      	movs	r2, r3
 80020ea:	403a      	ands	r2, r7
 80020ec:	423b      	tst	r3, r7
 80020ee:	d12d      	bne.n	800214c <HAL_I2C_IsDeviceReady+0xd8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80020f0:	9b03      	ldr	r3, [sp, #12]
 80020f2:	2120      	movs	r1, #32
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	0020      	movs	r0, r4
 80020f8:	0033      	movs	r3, r6
 80020fa:	f7ff fe83 	bl	8001e04 <I2C_WaitOnFlagUntilTimeout>
 80020fe:	2800      	cmp	r0, #0
 8002100:	d121      	bne.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002102:	2320      	movs	r3, #32
 8002104:	6822      	ldr	r2, [r4, #0]
        return HAL_OK;
 8002106:	0005      	movs	r5, r0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002108:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 800210a:	0022      	movs	r2, r4
        __HAL_UNLOCK(hi2c);
 800210c:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800210e:	3241      	adds	r2, #65	; 0x41
 8002110:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002112:	7020      	strb	r0, [r4, #0]
        return HAL_OK;
 8002114:	e017      	b.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002116:	23a0      	movs	r3, #160	; 0xa0
 8002118:	019b      	lsls	r3, r3, #6
 800211a:	e7d1      	b.n	80020c0 <HAL_I2C_IsDeviceReady+0x4c>
        if (Timeout != HAL_MAX_DELAY)
 800211c:	1c73      	adds	r3, r6, #1
 800211e:	d0d6      	beq.n	80020ce <HAL_I2C_IsDeviceReady+0x5a>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002120:	f7ff fbe4 	bl	80018ec <HAL_GetTick>
 8002124:	9b03      	ldr	r3, [sp, #12]
 8002126:	1ac0      	subs	r0, r0, r3
 8002128:	42b0      	cmp	r0, r6
 800212a:	d801      	bhi.n	8002130 <HAL_I2C_IsDeviceReady+0xbc>
 800212c:	2e00      	cmp	r6, #0
 800212e:	d1ce      	bne.n	80020ce <HAL_I2C_IsDeviceReady+0x5a>
            hi2c->State = HAL_I2C_STATE_READY;
 8002130:	0022      	movs	r2, r4
 8002132:	2320      	movs	r3, #32
 8002134:	3241      	adds	r2, #65	; 0x41
 8002136:	7013      	strb	r3, [r2, #0]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002138:	6c62      	ldr	r2, [r4, #68]	; 0x44
            return HAL_ERROR;
 800213a:	2501      	movs	r5, #1
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800213c:	4313      	orrs	r3, r2
 800213e:	6463      	str	r3, [r4, #68]	; 0x44
            __HAL_UNLOCK(hi2c);
 8002140:	2300      	movs	r3, #0
 8002142:	3440      	adds	r4, #64	; 0x40
 8002144:	7023      	strb	r3, [r4, #0]
}
 8002146:	0028      	movs	r0, r5
 8002148:	b009      	add	sp, #36	; 0x24
 800214a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800214c:	9b03      	ldr	r3, [sp, #12]
 800214e:	2200      	movs	r2, #0
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2120      	movs	r1, #32
 8002154:	0033      	movs	r3, r6
 8002156:	0020      	movs	r0, r4
 8002158:	f7ff fe54 	bl	8001e04 <I2C_WaitOnFlagUntilTimeout>
 800215c:	1e02      	subs	r2, r0, #0
 800215e:	d1f2      	bne.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002160:	6823      	ldr	r3, [r4, #0]
      if (I2C_Trials == Trials)
 8002162:	9805      	ldr	r0, [sp, #20]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002164:	61df      	str	r7, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002166:	2720      	movs	r7, #32
 8002168:	61df      	str	r7, [r3, #28]
      if (I2C_Trials == Trials)
 800216a:	9907      	ldr	r1, [sp, #28]
 800216c:	4281      	cmp	r1, r0
 800216e:	d10f      	bne.n	8002190 <HAL_I2C_IsDeviceReady+0x11c>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002170:	2180      	movs	r1, #128	; 0x80
 8002172:	6858      	ldr	r0, [r3, #4]
 8002174:	01c9      	lsls	r1, r1, #7
 8002176:	4301      	orrs	r1, r0
 8002178:	6059      	str	r1, [r3, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800217a:	9b03      	ldr	r3, [sp, #12]
 800217c:	0039      	movs	r1, r7
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	0020      	movs	r0, r4
 8002182:	0033      	movs	r3, r6
 8002184:	f7ff fe3e 	bl	8001e04 <I2C_WaitOnFlagUntilTimeout>
 8002188:	2800      	cmp	r0, #0
 800218a:	d1dc      	bne.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	61df      	str	r7, [r3, #28]
      I2C_Trials++;
 8002190:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8002192:	9a05      	ldr	r2, [sp, #20]
      I2C_Trials++;
 8002194:	3301      	adds	r3, #1
 8002196:	9307      	str	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8002198:	9b07      	ldr	r3, [sp, #28]
 800219a:	4293      	cmp	r3, r2
 800219c:	d200      	bcs.n	80021a0 <HAL_I2C_IsDeviceReady+0x12c>
 800219e:	e78b      	b.n	80020b8 <HAL_I2C_IsDeviceReady+0x44>
    hi2c->State = HAL_I2C_STATE_READY;
 80021a0:	0022      	movs	r2, r4
 80021a2:	2320      	movs	r3, #32
 80021a4:	3241      	adds	r2, #65	; 0x41
 80021a6:	7013      	strb	r3, [r2, #0]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021a8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 80021aa:	3440      	adds	r4, #64	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021ac:	4313      	orrs	r3, r2
 80021ae:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 80021b0:	2300      	movs	r3, #0
 80021b2:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 80021b4:	e7c7      	b.n	8002146 <HAL_I2C_IsDeviceReady+0xd2>
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	02002000 	.word	0x02002000

080021bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021be:	0004      	movs	r4, r0
 80021c0:	3441      	adds	r4, #65	; 0x41
 80021c2:	7822      	ldrb	r2, [r4, #0]
{
 80021c4:	0003      	movs	r3, r0
 80021c6:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80021c8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ca:	b2d6      	uxtb	r6, r2
 80021cc:	2a20      	cmp	r2, #32
 80021ce:	d118      	bne.n	8002202 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80021d0:	001d      	movs	r5, r3
 80021d2:	3540      	adds	r5, #64	; 0x40
 80021d4:	782a      	ldrb	r2, [r5, #0]
 80021d6:	2a01      	cmp	r2, #1
 80021d8:	d013      	beq.n	8002202 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80021da:	2224      	movs	r2, #36	; 0x24
 80021dc:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	3a23      	subs	r2, #35	; 0x23
 80021e2:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021e4:	4807      	ldr	r0, [pc, #28]	; (8002204 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80021e6:	4391      	bics	r1, r2
 80021e8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021ea:	6819      	ldr	r1, [r3, #0]
 80021ec:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 80021ee:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021f0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80021f2:	6819      	ldr	r1, [r3, #0]
 80021f4:	4339      	orrs	r1, r7
 80021f6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80021f8:	6819      	ldr	r1, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002200:	7028      	strb	r0, [r5, #0]
  }
}
 8002202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002204:	ffffefff 	.word	0xffffefff

08002208 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002208:	0002      	movs	r2, r0
{
 800220a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800220c:	3241      	adds	r2, #65	; 0x41
 800220e:	7814      	ldrb	r4, [r2, #0]
{
 8002210:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002212:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002214:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002216:	2c20      	cmp	r4, #32
 8002218:	d117      	bne.n	800224a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800221a:	001c      	movs	r4, r3
 800221c:	3440      	adds	r4, #64	; 0x40
 800221e:	7826      	ldrb	r6, [r4, #0]
 8002220:	2e01      	cmp	r6, #1
 8002222:	d012      	beq.n	800224a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002224:	3022      	adds	r0, #34	; 0x22
 8002226:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	3823      	subs	r0, #35	; 0x23
 800222c:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800222e:	4f07      	ldr	r7, [pc, #28]	; (800224c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8002230:	4386      	bics	r6, r0
 8002232:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8002234:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8002236:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002238:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800223a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 800223c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800223e:	6819      	ldr	r1, [r3, #0]
 8002240:	4308      	orrs	r0, r1
 8002242:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002244:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002246:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002248:	7020      	strb	r0, [r4, #0]
  }
}
 800224a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800224c:	fffff0ff 	.word	0xfffff0ff

08002250 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002250:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002252:	4b1d      	ldr	r3, [pc, #116]	; (80022c8 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8002254:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8002256:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002258:	4022      	ands	r2, r4
 800225a:	2a08      	cmp	r2, #8
 800225c:	d031      	beq.n	80022c2 <HAL_RCC_GetSysClockFreq+0x72>
 800225e:	2a0c      	cmp	r2, #12
 8002260:	d009      	beq.n	8002276 <HAL_RCC_GetSysClockFreq+0x26>
 8002262:	2a04      	cmp	r2, #4
 8002264:	d125      	bne.n	80022b2 <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002266:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8002268:	4b18      	ldr	r3, [pc, #96]	; (80022cc <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800226a:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 800226c:	17c0      	asrs	r0, r0, #31
 800226e:	4018      	ands	r0, r3
 8002270:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x80>)
 8002272:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8002274:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002276:	02a2      	lsls	r2, r4, #10
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002278:	4816      	ldr	r0, [pc, #88]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x84>)
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800227a:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800227c:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800227e:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002280:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002282:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002284:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002286:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002288:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800228a:	4211      	tst	r1, r2
 800228c:	d009      	beq.n	80022a2 <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800228e:	4a12      	ldr	r2, [pc, #72]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x88>)
 8002290:	2300      	movs	r3, #0
 8002292:	2100      	movs	r1, #0
 8002294:	f7fe f8e2 	bl	800045c <__aeabi_lmul>
 8002298:	0022      	movs	r2, r4
 800229a:	2300      	movs	r3, #0
 800229c:	f7fe f8be 	bl	800041c <__aeabi_uldivmod>
 80022a0:	e7e8      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	2310      	movs	r3, #16
 80022a6:	421a      	tst	r2, r3
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80022aa:	4a0c      	ldr	r2, [pc, #48]	; (80022dc <HAL_RCC_GetSysClockFreq+0x8c>)
 80022ac:	e7f0      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80022ae:	4a08      	ldr	r2, [pc, #32]	; (80022d0 <HAL_RCC_GetSysClockFreq+0x80>)
 80022b0:	e7ee      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80022b2:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80022b4:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80022b6:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80022b8:	041b      	lsls	r3, r3, #16
 80022ba:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80022bc:	3301      	adds	r3, #1
 80022be:	4098      	lsls	r0, r3
      break;
 80022c0:	e7d8      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 80022c2:	4805      	ldr	r0, [pc, #20]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x88>)
 80022c4:	e7d6      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0x24>
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	40021000 	.word	0x40021000
 80022cc:	ff48e500 	.word	0xff48e500
 80022d0:	00f42400 	.word	0x00f42400
 80022d4:	080037c6 	.word	0x080037c6
 80022d8:	007a1200 	.word	0x007a1200
 80022dc:	003d0900 	.word	0x003d0900

080022e0 <HAL_RCC_OscConfig>:
{
 80022e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022e2:	0005      	movs	r5, r0
 80022e4:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d056      	beq.n	8002398 <HAL_RCC_OscConfig+0xb8>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ea:	230c      	movs	r3, #12
 80022ec:	4cb6      	ldr	r4, [pc, #728]	; (80025c8 <HAL_RCC_OscConfig+0x2e8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ee:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022f0:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022f2:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022f4:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	025b      	lsls	r3, r3, #9
 80022fa:	0019      	movs	r1, r3
 80022fc:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022fe:	07d2      	lsls	r2, r2, #31
 8002300:	d43e      	bmi.n	8002380 <HAL_RCC_OscConfig+0xa0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002302:	682b      	ldr	r3, [r5, #0]
 8002304:	079b      	lsls	r3, r3, #30
 8002306:	d500      	bpl.n	800230a <HAL_RCC_OscConfig+0x2a>
 8002308:	e087      	b.n	800241a <HAL_RCC_OscConfig+0x13a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800230a:	682b      	ldr	r3, [r5, #0]
 800230c:	06db      	lsls	r3, r3, #27
 800230e:	d529      	bpl.n	8002364 <HAL_RCC_OscConfig+0x84>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002310:	2e00      	cmp	r6, #0
 8002312:	d000      	beq.n	8002316 <HAL_RCC_OscConfig+0x36>
 8002314:	e0e0      	b.n	80024d8 <HAL_RCC_OscConfig+0x1f8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	059b      	lsls	r3, r3, #22
 800231a:	d502      	bpl.n	8002322 <HAL_RCC_OscConfig+0x42>
 800231c:	69ab      	ldr	r3, [r5, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d03a      	beq.n	8002398 <HAL_RCC_OscConfig+0xb8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002322:	6862      	ldr	r2, [r4, #4]
 8002324:	49a9      	ldr	r1, [pc, #676]	; (80025cc <HAL_RCC_OscConfig+0x2ec>)
 8002326:	6a2b      	ldr	r3, [r5, #32]
 8002328:	400a      	ands	r2, r1
 800232a:	431a      	orrs	r2, r3
 800232c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800232e:	6861      	ldr	r1, [r4, #4]
 8002330:	69ea      	ldr	r2, [r5, #28]
 8002332:	0209      	lsls	r1, r1, #8
 8002334:	0a09      	lsrs	r1, r1, #8
 8002336:	0612      	lsls	r2, r2, #24
 8002338:	430a      	orrs	r2, r1
 800233a:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800233c:	2280      	movs	r2, #128	; 0x80
 800233e:	0b5b      	lsrs	r3, r3, #13
 8002340:	3301      	adds	r3, #1
 8002342:	0212      	lsls	r2, r2, #8
 8002344:	409a      	lsls	r2, r3
 8002346:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002348:	68e1      	ldr	r1, [r4, #12]
 800234a:	060a      	lsls	r2, r1, #24
 800234c:	49a0      	ldr	r1, [pc, #640]	; (80025d0 <HAL_RCC_OscConfig+0x2f0>)
 800234e:	0f12      	lsrs	r2, r2, #28
 8002350:	5c8a      	ldrb	r2, [r1, r2]
 8002352:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002354:	4a9f      	ldr	r2, [pc, #636]	; (80025d4 <HAL_RCC_OscConfig+0x2f4>)
 8002356:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8002358:	4b9f      	ldr	r3, [pc, #636]	; (80025d8 <HAL_RCC_OscConfig+0x2f8>)
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	f7ff fa82 	bl	8001864 <HAL_InitTick>
        if(status != HAL_OK)
 8002360:	2800      	cmp	r0, #0
 8002362:	d130      	bne.n	80023c6 <HAL_RCC_OscConfig+0xe6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002364:	682b      	ldr	r3, [r5, #0]
 8002366:	071b      	lsls	r3, r3, #28
 8002368:	d500      	bpl.n	800236c <HAL_RCC_OscConfig+0x8c>
 800236a:	e0ec      	b.n	8002546 <HAL_RCC_OscConfig+0x266>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	075b      	lsls	r3, r3, #29
 8002370:	d500      	bpl.n	8002374 <HAL_RCC_OscConfig+0x94>
 8002372:	e10e      	b.n	8002592 <HAL_RCC_OscConfig+0x2b2>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002374:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002376:	2b00      	cmp	r3, #0
 8002378:	d000      	beq.n	800237c <HAL_RCC_OscConfig+0x9c>
 800237a:	e192      	b.n	80026a2 <HAL_RCC_OscConfig+0x3c2>
  return HAL_OK;
 800237c:	2000      	movs	r0, #0
 800237e:	e022      	b.n	80023c6 <HAL_RCC_OscConfig+0xe6>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002380:	2e08      	cmp	r6, #8
 8002382:	d003      	beq.n	800238c <HAL_RCC_OscConfig+0xac>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002384:	2e0c      	cmp	r6, #12
 8002386:	d109      	bne.n	800239c <HAL_RCC_OscConfig+0xbc>
 8002388:	2f00      	cmp	r7, #0
 800238a:	d007      	beq.n	800239c <HAL_RCC_OscConfig+0xbc>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	039b      	lsls	r3, r3, #14
 8002390:	d5b7      	bpl.n	8002302 <HAL_RCC_OscConfig+0x22>
 8002392:	686b      	ldr	r3, [r5, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1b4      	bne.n	8002302 <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 8002398:	2001      	movs	r0, #1
 800239a:	e014      	b.n	80023c6 <HAL_RCC_OscConfig+0xe6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800239c:	686a      	ldr	r2, [r5, #4]
 800239e:	428a      	cmp	r2, r1
 80023a0:	d113      	bne.n	80023ca <HAL_RCC_OscConfig+0xea>
 80023a2:	6822      	ldr	r2, [r4, #0]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80023a8:	f7ff faa0 	bl	80018ec <HAL_GetTick>
 80023ac:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	0292      	lsls	r2, r2, #10
 80023b4:	4213      	tst	r3, r2
 80023b6:	d1a4      	bne.n	8002302 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023b8:	f7ff fa98 	bl	80018ec <HAL_GetTick>
 80023bc:	9b00      	ldr	r3, [sp, #0]
 80023be:	1ac0      	subs	r0, r0, r3
 80023c0:	2864      	cmp	r0, #100	; 0x64
 80023c2:	d9f4      	bls.n	80023ae <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 80023c4:	2003      	movs	r0, #3
}
 80023c6:	b005      	add	sp, #20
 80023c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ca:	21a0      	movs	r1, #160	; 0xa0
 80023cc:	02c9      	lsls	r1, r1, #11
 80023ce:	428a      	cmp	r2, r1
 80023d0:	d105      	bne.n	80023de <HAL_RCC_OscConfig+0xfe>
 80023d2:	2280      	movs	r2, #128	; 0x80
 80023d4:	6821      	ldr	r1, [r4, #0]
 80023d6:	02d2      	lsls	r2, r2, #11
 80023d8:	430a      	orrs	r2, r1
 80023da:	6022      	str	r2, [r4, #0]
 80023dc:	e7e1      	b.n	80023a2 <HAL_RCC_OscConfig+0xc2>
 80023de:	6821      	ldr	r1, [r4, #0]
 80023e0:	487e      	ldr	r0, [pc, #504]	; (80025dc <HAL_RCC_OscConfig+0x2fc>)
 80023e2:	4001      	ands	r1, r0
 80023e4:	6021      	str	r1, [r4, #0]
 80023e6:	6821      	ldr	r1, [r4, #0]
 80023e8:	400b      	ands	r3, r1
 80023ea:	9303      	str	r3, [sp, #12]
 80023ec:	9b03      	ldr	r3, [sp, #12]
 80023ee:	497c      	ldr	r1, [pc, #496]	; (80025e0 <HAL_RCC_OscConfig+0x300>)
 80023f0:	6823      	ldr	r3, [r4, #0]
 80023f2:	400b      	ands	r3, r1
 80023f4:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023f6:	2a00      	cmp	r2, #0
 80023f8:	d1d6      	bne.n	80023a8 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80023fa:	f7ff fa77 	bl	80018ec <HAL_GetTick>
 80023fe:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002400:	2280      	movs	r2, #128	; 0x80
 8002402:	6823      	ldr	r3, [r4, #0]
 8002404:	0292      	lsls	r2, r2, #10
 8002406:	4213      	tst	r3, r2
 8002408:	d100      	bne.n	800240c <HAL_RCC_OscConfig+0x12c>
 800240a:	e77a      	b.n	8002302 <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800240c:	f7ff fa6e 	bl	80018ec <HAL_GetTick>
 8002410:	9b00      	ldr	r3, [sp, #0]
 8002412:	1ac0      	subs	r0, r0, r3
 8002414:	2864      	cmp	r0, #100	; 0x64
 8002416:	d9f3      	bls.n	8002400 <HAL_RCC_OscConfig+0x120>
 8002418:	e7d4      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800241a:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 800241c:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800241e:	4213      	tst	r3, r2
 8002420:	d003      	beq.n	800242a <HAL_RCC_OscConfig+0x14a>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002422:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002424:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002426:	4311      	orrs	r1, r2
 8002428:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800242a:	2e04      	cmp	r6, #4
 800242c:	d003      	beq.n	8002436 <HAL_RCC_OscConfig+0x156>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800242e:	2e0c      	cmp	r6, #12
 8002430:	d124      	bne.n	800247c <HAL_RCC_OscConfig+0x19c>
 8002432:	2f00      	cmp	r7, #0
 8002434:	d122      	bne.n	800247c <HAL_RCC_OscConfig+0x19c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002436:	6822      	ldr	r2, [r4, #0]
 8002438:	0752      	lsls	r2, r2, #29
 800243a:	d501      	bpl.n	8002440 <HAL_RCC_OscConfig+0x160>
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0ab      	beq.n	8002398 <HAL_RCC_OscConfig+0xb8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002440:	6861      	ldr	r1, [r4, #4]
 8002442:	692a      	ldr	r2, [r5, #16]
 8002444:	4867      	ldr	r0, [pc, #412]	; (80025e4 <HAL_RCC_OscConfig+0x304>)
 8002446:	0212      	lsls	r2, r2, #8
 8002448:	4001      	ands	r1, r0
 800244a:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800244c:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002450:	6822      	ldr	r2, [r4, #0]
 8002452:	438a      	bics	r2, r1
 8002454:	4313      	orrs	r3, r2
 8002456:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002458:	f7ff fefa 	bl	8002250 <HAL_RCC_GetSysClockFreq>
 800245c:	68e3      	ldr	r3, [r4, #12]
 800245e:	4a5c      	ldr	r2, [pc, #368]	; (80025d0 <HAL_RCC_OscConfig+0x2f0>)
 8002460:	061b      	lsls	r3, r3, #24
 8002462:	0f1b      	lsrs	r3, r3, #28
 8002464:	5cd3      	ldrb	r3, [r2, r3]
 8002466:	40d8      	lsrs	r0, r3
 8002468:	4b5a      	ldr	r3, [pc, #360]	; (80025d4 <HAL_RCC_OscConfig+0x2f4>)
 800246a:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 800246c:	4b5a      	ldr	r3, [pc, #360]	; (80025d8 <HAL_RCC_OscConfig+0x2f8>)
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	f7ff f9f8 	bl	8001864 <HAL_InitTick>
      if(status != HAL_OK)
 8002474:	2800      	cmp	r0, #0
 8002476:	d100      	bne.n	800247a <HAL_RCC_OscConfig+0x19a>
 8002478:	e747      	b.n	800230a <HAL_RCC_OscConfig+0x2a>
 800247a:	e7a4      	b.n	80023c6 <HAL_RCC_OscConfig+0xe6>
      if(hsi_state != RCC_HSI_OFF)
 800247c:	2b00      	cmp	r3, #0
 800247e:	d019      	beq.n	80024b4 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002480:	2109      	movs	r1, #9
 8002482:	6822      	ldr	r2, [r4, #0]
 8002484:	438a      	bics	r2, r1
 8002486:	4313      	orrs	r3, r2
 8002488:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800248a:	f7ff fa2f 	bl	80018ec <HAL_GetTick>
 800248e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002490:	2204      	movs	r2, #4
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	4213      	tst	r3, r2
 8002496:	d007      	beq.n	80024a8 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	6862      	ldr	r2, [r4, #4]
 800249a:	692b      	ldr	r3, [r5, #16]
 800249c:	4951      	ldr	r1, [pc, #324]	; (80025e4 <HAL_RCC_OscConfig+0x304>)
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	400a      	ands	r2, r1
 80024a2:	4313      	orrs	r3, r2
 80024a4:	6063      	str	r3, [r4, #4]
 80024a6:	e730      	b.n	800230a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a8:	f7ff fa20 	bl	80018ec <HAL_GetTick>
 80024ac:	1bc0      	subs	r0, r0, r7
 80024ae:	2802      	cmp	r0, #2
 80024b0:	d9ee      	bls.n	8002490 <HAL_RCC_OscConfig+0x1b0>
 80024b2:	e787      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_DISABLE();
 80024b4:	2201      	movs	r2, #1
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	4393      	bics	r3, r2
 80024ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80024bc:	f7ff fa16 	bl	80018ec <HAL_GetTick>
 80024c0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024c2:	2204      	movs	r2, #4
 80024c4:	6823      	ldr	r3, [r4, #0]
 80024c6:	4213      	tst	r3, r2
 80024c8:	d100      	bne.n	80024cc <HAL_RCC_OscConfig+0x1ec>
 80024ca:	e71e      	b.n	800230a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024cc:	f7ff fa0e 	bl	80018ec <HAL_GetTick>
 80024d0:	1bc0      	subs	r0, r0, r7
 80024d2:	2802      	cmp	r0, #2
 80024d4:	d9f5      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1e2>
 80024d6:	e775      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024d8:	69ab      	ldr	r3, [r5, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d020      	beq.n	8002520 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_MSI_ENABLE();
 80024de:	2380      	movs	r3, #128	; 0x80
 80024e0:	6822      	ldr	r2, [r4, #0]
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4313      	orrs	r3, r2
 80024e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80024e8:	f7ff fa00 	bl	80018ec <HAL_GetTick>
 80024ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024ee:	2280      	movs	r2, #128	; 0x80
 80024f0:	6823      	ldr	r3, [r4, #0]
 80024f2:	0092      	lsls	r2, r2, #2
 80024f4:	4213      	tst	r3, r2
 80024f6:	d00d      	beq.n	8002514 <HAL_RCC_OscConfig+0x234>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024f8:	6863      	ldr	r3, [r4, #4]
 80024fa:	4a34      	ldr	r2, [pc, #208]	; (80025cc <HAL_RCC_OscConfig+0x2ec>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	6a2a      	ldr	r2, [r5, #32]
 8002500:	4313      	orrs	r3, r2
 8002502:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002504:	6862      	ldr	r2, [r4, #4]
 8002506:	69eb      	ldr	r3, [r5, #28]
 8002508:	0212      	lsls	r2, r2, #8
 800250a:	061b      	lsls	r3, r3, #24
 800250c:	0a12      	lsrs	r2, r2, #8
 800250e:	4313      	orrs	r3, r2
 8002510:	6063      	str	r3, [r4, #4]
 8002512:	e727      	b.n	8002364 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002514:	f7ff f9ea 	bl	80018ec <HAL_GetTick>
 8002518:	1bc0      	subs	r0, r0, r7
 800251a:	2802      	cmp	r0, #2
 800251c:	d9e7      	bls.n	80024ee <HAL_RCC_OscConfig+0x20e>
 800251e:	e751      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_MSI_DISABLE();
 8002520:	6823      	ldr	r3, [r4, #0]
 8002522:	4a31      	ldr	r2, [pc, #196]	; (80025e8 <HAL_RCC_OscConfig+0x308>)
 8002524:	4013      	ands	r3, r2
 8002526:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002528:	f7ff f9e0 	bl	80018ec <HAL_GetTick>
 800252c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800252e:	2280      	movs	r2, #128	; 0x80
 8002530:	6823      	ldr	r3, [r4, #0]
 8002532:	0092      	lsls	r2, r2, #2
 8002534:	4213      	tst	r3, r2
 8002536:	d100      	bne.n	800253a <HAL_RCC_OscConfig+0x25a>
 8002538:	e714      	b.n	8002364 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800253a:	f7ff f9d7 	bl	80018ec <HAL_GetTick>
 800253e:	1bc0      	subs	r0, r0, r7
 8002540:	2802      	cmp	r0, #2
 8002542:	d9f4      	bls.n	800252e <HAL_RCC_OscConfig+0x24e>
 8002544:	e73e      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002546:	696a      	ldr	r2, [r5, #20]
 8002548:	2301      	movs	r3, #1
 800254a:	2a00      	cmp	r2, #0
 800254c:	d010      	beq.n	8002570 <HAL_RCC_OscConfig+0x290>
      __HAL_RCC_LSI_ENABLE();
 800254e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002550:	4313      	orrs	r3, r2
 8002552:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002554:	f7ff f9ca 	bl	80018ec <HAL_GetTick>
 8002558:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800255a:	2202      	movs	r2, #2
 800255c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800255e:	4213      	tst	r3, r2
 8002560:	d000      	beq.n	8002564 <HAL_RCC_OscConfig+0x284>
 8002562:	e703      	b.n	800236c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002564:	f7ff f9c2 	bl	80018ec <HAL_GetTick>
 8002568:	1bc0      	subs	r0, r0, r7
 800256a:	2802      	cmp	r0, #2
 800256c:	d9f5      	bls.n	800255a <HAL_RCC_OscConfig+0x27a>
 800256e:	e729      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_LSI_DISABLE();
 8002570:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002572:	439a      	bics	r2, r3
 8002574:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002576:	f7ff f9b9 	bl	80018ec <HAL_GetTick>
 800257a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800257c:	2202      	movs	r2, #2
 800257e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002580:	4213      	tst	r3, r2
 8002582:	d100      	bne.n	8002586 <HAL_RCC_OscConfig+0x2a6>
 8002584:	e6f2      	b.n	800236c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002586:	f7ff f9b1 	bl	80018ec <HAL_GetTick>
 800258a:	1bc0      	subs	r0, r0, r7
 800258c:	2802      	cmp	r0, #2
 800258e:	d9f5      	bls.n	800257c <HAL_RCC_OscConfig+0x29c>
 8002590:	e718      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002592:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002594:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002596:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002598:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 800259a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800259c:	421a      	tst	r2, r3
 800259e:	d104      	bne.n	80025aa <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80025a2:	4313      	orrs	r3, r2
 80025a4:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80025a6:	2301      	movs	r3, #1
 80025a8:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025aa:	2280      	movs	r2, #128	; 0x80
 80025ac:	4f0f      	ldr	r7, [pc, #60]	; (80025ec <HAL_RCC_OscConfig+0x30c>)
 80025ae:	0052      	lsls	r2, r2, #1
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	4213      	tst	r3, r2
 80025b4:	d01c      	beq.n	80025f0 <HAL_RCC_OscConfig+0x310>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b6:	2280      	movs	r2, #128	; 0x80
 80025b8:	68ab      	ldr	r3, [r5, #8]
 80025ba:	0052      	lsls	r2, r2, #1
 80025bc:	4293      	cmp	r3, r2
 80025be:	d12b      	bne.n	8002618 <HAL_RCC_OscConfig+0x338>
 80025c0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80025c2:	4313      	orrs	r3, r2
 80025c4:	6523      	str	r3, [r4, #80]	; 0x50
 80025c6:	e04c      	b.n	8002662 <HAL_RCC_OscConfig+0x382>
 80025c8:	40021000 	.word	0x40021000
 80025cc:	ffff1fff 	.word	0xffff1fff
 80025d0:	080037ae 	.word	0x080037ae
 80025d4:	20000004 	.word	0x20000004
 80025d8:	2000000c 	.word	0x2000000c
 80025dc:	fffeffff 	.word	0xfffeffff
 80025e0:	fffbffff 	.word	0xfffbffff
 80025e4:	ffffe0ff 	.word	0xffffe0ff
 80025e8:	fffffeff 	.word	0xfffffeff
 80025ec:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025f0:	2280      	movs	r2, #128	; 0x80
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	0052      	lsls	r2, r2, #1
 80025f6:	4313      	orrs	r3, r2
 80025f8:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80025fa:	f7ff f977 	bl	80018ec <HAL_GetTick>
 80025fe:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002600:	2280      	movs	r2, #128	; 0x80
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	0052      	lsls	r2, r2, #1
 8002606:	4213      	tst	r3, r2
 8002608:	d1d5      	bne.n	80025b6 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800260a:	f7ff f96f 	bl	80018ec <HAL_GetTick>
 800260e:	9b01      	ldr	r3, [sp, #4]
 8002610:	1ac0      	subs	r0, r0, r3
 8002612:	2864      	cmp	r0, #100	; 0x64
 8002614:	d9f4      	bls.n	8002600 <HAL_RCC_OscConfig+0x320>
 8002616:	e6d5      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002618:	2b00      	cmp	r3, #0
 800261a:	d116      	bne.n	800264a <HAL_RCC_OscConfig+0x36a>
 800261c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800261e:	4a51      	ldr	r2, [pc, #324]	; (8002764 <HAL_RCC_OscConfig+0x484>)
 8002620:	4013      	ands	r3, r2
 8002622:	6523      	str	r3, [r4, #80]	; 0x50
 8002624:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002626:	4a50      	ldr	r2, [pc, #320]	; (8002768 <HAL_RCC_OscConfig+0x488>)
 8002628:	4013      	ands	r3, r2
 800262a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800262c:	f7ff f95e 	bl	80018ec <HAL_GetTick>
 8002630:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002632:	2280      	movs	r2, #128	; 0x80
 8002634:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002636:	0092      	lsls	r2, r2, #2
 8002638:	4213      	tst	r3, r2
 800263a:	d01a      	beq.n	8002672 <HAL_RCC_OscConfig+0x392>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800263c:	f7ff f956 	bl	80018ec <HAL_GetTick>
 8002640:	4b4a      	ldr	r3, [pc, #296]	; (800276c <HAL_RCC_OscConfig+0x48c>)
 8002642:	1bc0      	subs	r0, r0, r7
 8002644:	4298      	cmp	r0, r3
 8002646:	d9f4      	bls.n	8002632 <HAL_RCC_OscConfig+0x352>
 8002648:	e6bc      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800264a:	21a0      	movs	r1, #160	; 0xa0
 800264c:	00c9      	lsls	r1, r1, #3
 800264e:	428b      	cmp	r3, r1
 8002650:	d118      	bne.n	8002684 <HAL_RCC_OscConfig+0x3a4>
 8002652:	2380      	movs	r3, #128	; 0x80
 8002654:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	430b      	orrs	r3, r1
 800265a:	6523      	str	r3, [r4, #80]	; 0x50
 800265c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800265e:	431a      	orrs	r2, r3
 8002660:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002662:	f7ff f943 	bl	80018ec <HAL_GetTick>
 8002666:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002668:	2280      	movs	r2, #128	; 0x80
 800266a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800266c:	0092      	lsls	r2, r2, #2
 800266e:	4213      	tst	r3, r2
 8002670:	d010      	beq.n	8002694 <HAL_RCC_OscConfig+0x3b4>
    if(pwrclkchanged == SET)
 8002672:	9b00      	ldr	r3, [sp, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d000      	beq.n	800267a <HAL_RCC_OscConfig+0x39a>
 8002678:	e67c      	b.n	8002374 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 800267a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800267c:	4a3c      	ldr	r2, [pc, #240]	; (8002770 <HAL_RCC_OscConfig+0x490>)
 800267e:	4013      	ands	r3, r2
 8002680:	63a3      	str	r3, [r4, #56]	; 0x38
 8002682:	e677      	b.n	8002374 <HAL_RCC_OscConfig+0x94>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002684:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002686:	4a37      	ldr	r2, [pc, #220]	; (8002764 <HAL_RCC_OscConfig+0x484>)
 8002688:	4013      	ands	r3, r2
 800268a:	6523      	str	r3, [r4, #80]	; 0x50
 800268c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800268e:	4a36      	ldr	r2, [pc, #216]	; (8002768 <HAL_RCC_OscConfig+0x488>)
 8002690:	4013      	ands	r3, r2
 8002692:	e797      	b.n	80025c4 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002694:	f7ff f92a 	bl	80018ec <HAL_GetTick>
 8002698:	4b34      	ldr	r3, [pc, #208]	; (800276c <HAL_RCC_OscConfig+0x48c>)
 800269a:	1bc0      	subs	r0, r0, r7
 800269c:	4298      	cmp	r0, r3
 800269e:	d9e3      	bls.n	8002668 <HAL_RCC_OscConfig+0x388>
 80026a0:	e690      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026a2:	2e0c      	cmp	r6, #12
 80026a4:	d043      	beq.n	800272e <HAL_RCC_OscConfig+0x44e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026a6:	4a33      	ldr	r2, [pc, #204]	; (8002774 <HAL_RCC_OscConfig+0x494>)
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d12e      	bne.n	800270a <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_DISABLE();
 80026ac:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026ae:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80026b0:	4013      	ands	r3, r2
 80026b2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80026b4:	f7ff f91a 	bl	80018ec <HAL_GetTick>
 80026b8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026ba:	04bf      	lsls	r7, r7, #18
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	423b      	tst	r3, r7
 80026c0:	d11d      	bne.n	80026fe <HAL_RCC_OscConfig+0x41e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026c2:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80026c4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80026c6:	68e2      	ldr	r2, [r4, #12]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	492b      	ldr	r1, [pc, #172]	; (8002778 <HAL_RCC_OscConfig+0x498>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026cc:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026ce:	400a      	ands	r2, r1
 80026d0:	4313      	orrs	r3, r2
 80026d2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026d4:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026d6:	4313      	orrs	r3, r2
 80026d8:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	6822      	ldr	r2, [r4, #0]
 80026de:	045b      	lsls	r3, r3, #17
 80026e0:	4313      	orrs	r3, r2
 80026e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80026e4:	f7ff f902 	bl	80018ec <HAL_GetTick>
 80026e8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026ea:	6823      	ldr	r3, [r4, #0]
 80026ec:	4233      	tst	r3, r6
 80026ee:	d000      	beq.n	80026f2 <HAL_RCC_OscConfig+0x412>
 80026f0:	e644      	b.n	800237c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026f2:	f7ff f8fb 	bl	80018ec <HAL_GetTick>
 80026f6:	1b40      	subs	r0, r0, r5
 80026f8:	2802      	cmp	r0, #2
 80026fa:	d9f6      	bls.n	80026ea <HAL_RCC_OscConfig+0x40a>
 80026fc:	e662      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026fe:	f7ff f8f5 	bl	80018ec <HAL_GetTick>
 8002702:	1b80      	subs	r0, r0, r6
 8002704:	2802      	cmp	r0, #2
 8002706:	d9d9      	bls.n	80026bc <HAL_RCC_OscConfig+0x3dc>
 8002708:	e65c      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_PLL_DISABLE();
 800270a:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800270c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800270e:	4013      	ands	r3, r2
 8002710:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002712:	f7ff f8eb 	bl	80018ec <HAL_GetTick>
 8002716:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002718:	04b6      	lsls	r6, r6, #18
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	4233      	tst	r3, r6
 800271e:	d100      	bne.n	8002722 <HAL_RCC_OscConfig+0x442>
 8002720:	e62c      	b.n	800237c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002722:	f7ff f8e3 	bl	80018ec <HAL_GetTick>
 8002726:	1b40      	subs	r0, r0, r5
 8002728:	2802      	cmp	r0, #2
 800272a:	d9f6      	bls.n	800271a <HAL_RCC_OscConfig+0x43a>
 800272c:	e64a      	b.n	80023c4 <HAL_RCC_OscConfig+0xe4>
        return HAL_ERROR;
 800272e:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002730:	2b01      	cmp	r3, #1
 8002732:	d100      	bne.n	8002736 <HAL_RCC_OscConfig+0x456>
 8002734:	e647      	b.n	80023c6 <HAL_RCC_OscConfig+0xe6>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002736:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8002738:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800273c:	0252      	lsls	r2, r2, #9
 800273e:	401a      	ands	r2, r3
 8002740:	428a      	cmp	r2, r1
 8002742:	d000      	beq.n	8002746 <HAL_RCC_OscConfig+0x466>
 8002744:	e628      	b.n	8002398 <HAL_RCC_OscConfig+0xb8>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002746:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002748:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800274a:	0392      	lsls	r2, r2, #14
 800274c:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274e:	428a      	cmp	r2, r1
 8002750:	d000      	beq.n	8002754 <HAL_RCC_OscConfig+0x474>
 8002752:	e621      	b.n	8002398 <HAL_RCC_OscConfig+0xb8>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002754:	22c0      	movs	r2, #192	; 0xc0
 8002756:	0412      	lsls	r2, r2, #16
 8002758:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800275a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800275c:	4293      	cmp	r3, r2
 800275e:	d100      	bne.n	8002762 <HAL_RCC_OscConfig+0x482>
 8002760:	e60c      	b.n	800237c <HAL_RCC_OscConfig+0x9c>
 8002762:	e619      	b.n	8002398 <HAL_RCC_OscConfig+0xb8>
 8002764:	fffffeff 	.word	0xfffffeff
 8002768:	fffffbff 	.word	0xfffffbff
 800276c:	00001388 	.word	0x00001388
 8002770:	efffffff 	.word	0xefffffff
 8002774:	feffffff 	.word	0xfeffffff
 8002778:	ff02ffff 	.word	0xff02ffff

0800277c <HAL_RCC_ClockConfig>:
{
 800277c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800277e:	1e04      	subs	r4, r0, #0
 8002780:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8002782:	d101      	bne.n	8002788 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8002784:	2001      	movs	r0, #1
}
 8002786:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002788:	2501      	movs	r5, #1
 800278a:	4e5b      	ldr	r6, [pc, #364]	; (80028f8 <HAL_RCC_ClockConfig+0x17c>)
 800278c:	9a01      	ldr	r2, [sp, #4]
 800278e:	6833      	ldr	r3, [r6, #0]
 8002790:	402b      	ands	r3, r5
 8002792:	4293      	cmp	r3, r2
 8002794:	d331      	bcc.n	80027fa <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002796:	6822      	ldr	r2, [r4, #0]
 8002798:	0793      	lsls	r3, r2, #30
 800279a:	d443      	bmi.n	8002824 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279c:	07d3      	lsls	r3, r2, #31
 800279e:	d449      	bmi.n	8002834 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a0:	2501      	movs	r5, #1
 80027a2:	6833      	ldr	r3, [r6, #0]
 80027a4:	9a01      	ldr	r2, [sp, #4]
 80027a6:	402b      	ands	r3, r5
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d909      	bls.n	80027c0 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ac:	6833      	ldr	r3, [r6, #0]
 80027ae:	43ab      	bics	r3, r5
 80027b0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80027b2:	f7ff f89b 	bl	80018ec <HAL_GetTick>
 80027b6:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b8:	6833      	ldr	r3, [r6, #0]
 80027ba:	422b      	tst	r3, r5
 80027bc:	d000      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x44>
 80027be:	e08c      	b.n	80028da <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	6822      	ldr	r2, [r4, #0]
 80027c2:	4d4e      	ldr	r5, [pc, #312]	; (80028fc <HAL_RCC_ClockConfig+0x180>)
 80027c4:	0753      	lsls	r3, r2, #29
 80027c6:	d500      	bpl.n	80027ca <HAL_RCC_ClockConfig+0x4e>
 80027c8:	e08f      	b.n	80028ea <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ca:	0713      	lsls	r3, r2, #28
 80027cc:	d506      	bpl.n	80027dc <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ce:	68e9      	ldr	r1, [r5, #12]
 80027d0:	6923      	ldr	r3, [r4, #16]
 80027d2:	4a4b      	ldr	r2, [pc, #300]	; (8002900 <HAL_RCC_ClockConfig+0x184>)
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	400a      	ands	r2, r1
 80027d8:	4313      	orrs	r3, r2
 80027da:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027dc:	f7ff fd38 	bl	8002250 <HAL_RCC_GetSysClockFreq>
 80027e0:	68eb      	ldr	r3, [r5, #12]
 80027e2:	4a48      	ldr	r2, [pc, #288]	; (8002904 <HAL_RCC_ClockConfig+0x188>)
 80027e4:	061b      	lsls	r3, r3, #24
 80027e6:	0f1b      	lsrs	r3, r3, #28
 80027e8:	5cd3      	ldrb	r3, [r2, r3]
 80027ea:	40d8      	lsrs	r0, r3
 80027ec:	4b46      	ldr	r3, [pc, #280]	; (8002908 <HAL_RCC_ClockConfig+0x18c>)
 80027ee:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80027f0:	4b46      	ldr	r3, [pc, #280]	; (800290c <HAL_RCC_ClockConfig+0x190>)
 80027f2:	6818      	ldr	r0, [r3, #0]
 80027f4:	f7ff f836 	bl	8001864 <HAL_InitTick>
  if(status != HAL_OK)
 80027f8:	e7c5      	b.n	8002786 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fa:	6833      	ldr	r3, [r6, #0]
 80027fc:	9a01      	ldr	r2, [sp, #4]
 80027fe:	43ab      	bics	r3, r5
 8002800:	4313      	orrs	r3, r2
 8002802:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002804:	f7ff f872 	bl	80018ec <HAL_GetTick>
 8002808:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800280a:	6833      	ldr	r3, [r6, #0]
 800280c:	9a01      	ldr	r2, [sp, #4]
 800280e:	402b      	ands	r3, r5
 8002810:	4293      	cmp	r3, r2
 8002812:	d0c0      	beq.n	8002796 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002814:	f7ff f86a 	bl	80018ec <HAL_GetTick>
 8002818:	4b3d      	ldr	r3, [pc, #244]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 800281a:	1bc0      	subs	r0, r0, r7
 800281c:	4298      	cmp	r0, r3
 800281e:	d9f4      	bls.n	800280a <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8002820:	2003      	movs	r0, #3
 8002822:	e7b0      	b.n	8002786 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002824:	20f0      	movs	r0, #240	; 0xf0
 8002826:	4935      	ldr	r1, [pc, #212]	; (80028fc <HAL_RCC_ClockConfig+0x180>)
 8002828:	68cb      	ldr	r3, [r1, #12]
 800282a:	4383      	bics	r3, r0
 800282c:	68a0      	ldr	r0, [r4, #8]
 800282e:	4303      	orrs	r3, r0
 8002830:	60cb      	str	r3, [r1, #12]
 8002832:	e7b3      	b.n	800279c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002834:	4d31      	ldr	r5, [pc, #196]	; (80028fc <HAL_RCC_ClockConfig+0x180>)
 8002836:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002838:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800283a:	2a02      	cmp	r2, #2
 800283c:	d118      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800283e:	039b      	lsls	r3, r3, #14
 8002840:	d5a0      	bpl.n	8002784 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002842:	2103      	movs	r1, #3
 8002844:	68eb      	ldr	r3, [r5, #12]
 8002846:	438b      	bics	r3, r1
 8002848:	4313      	orrs	r3, r2
 800284a:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 800284c:	f7ff f84e 	bl	80018ec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002850:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002852:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002854:	2b02      	cmp	r3, #2
 8002856:	d118      	bne.n	800288a <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002858:	220c      	movs	r2, #12
 800285a:	68eb      	ldr	r3, [r5, #12]
 800285c:	4013      	ands	r3, r2
 800285e:	2b08      	cmp	r3, #8
 8002860:	d09e      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002862:	f7ff f843 	bl	80018ec <HAL_GetTick>
 8002866:	4b2a      	ldr	r3, [pc, #168]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 8002868:	1bc0      	subs	r0, r0, r7
 800286a:	4298      	cmp	r0, r3
 800286c:	d9f4      	bls.n	8002858 <HAL_RCC_ClockConfig+0xdc>
 800286e:	e7d7      	b.n	8002820 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002870:	2a03      	cmp	r2, #3
 8002872:	d102      	bne.n	800287a <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002874:	019b      	lsls	r3, r3, #6
 8002876:	d4e4      	bmi.n	8002842 <HAL_RCC_ClockConfig+0xc6>
 8002878:	e784      	b.n	8002784 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800287a:	2a01      	cmp	r2, #1
 800287c:	d102      	bne.n	8002884 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800287e:	075b      	lsls	r3, r3, #29
 8002880:	d4df      	bmi.n	8002842 <HAL_RCC_ClockConfig+0xc6>
 8002882:	e77f      	b.n	8002784 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002884:	059b      	lsls	r3, r3, #22
 8002886:	d4dc      	bmi.n	8002842 <HAL_RCC_ClockConfig+0xc6>
 8002888:	e77c      	b.n	8002784 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800288a:	2b03      	cmp	r3, #3
 800288c:	d10b      	bne.n	80028a6 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800288e:	220c      	movs	r2, #12
 8002890:	68eb      	ldr	r3, [r5, #12]
 8002892:	4013      	ands	r3, r2
 8002894:	4293      	cmp	r3, r2
 8002896:	d083      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002898:	f7ff f828 	bl	80018ec <HAL_GetTick>
 800289c:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 800289e:	1bc0      	subs	r0, r0, r7
 80028a0:	4298      	cmp	r0, r3
 80028a2:	d9f4      	bls.n	800288e <HAL_RCC_ClockConfig+0x112>
 80028a4:	e7bc      	b.n	8002820 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d011      	beq.n	80028ce <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80028aa:	220c      	movs	r2, #12
 80028ac:	68eb      	ldr	r3, [r5, #12]
 80028ae:	4213      	tst	r3, r2
 80028b0:	d100      	bne.n	80028b4 <HAL_RCC_ClockConfig+0x138>
 80028b2:	e775      	b.n	80027a0 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b4:	f7ff f81a 	bl	80018ec <HAL_GetTick>
 80028b8:	4b15      	ldr	r3, [pc, #84]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 80028ba:	1bc0      	subs	r0, r0, r7
 80028bc:	4298      	cmp	r0, r3
 80028be:	d9f4      	bls.n	80028aa <HAL_RCC_ClockConfig+0x12e>
 80028c0:	e7ae      	b.n	8002820 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c2:	f7ff f813 	bl	80018ec <HAL_GetTick>
 80028c6:	4b12      	ldr	r3, [pc, #72]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 80028c8:	1bc0      	subs	r0, r0, r7
 80028ca:	4298      	cmp	r0, r3
 80028cc:	d8a8      	bhi.n	8002820 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ce:	220c      	movs	r2, #12
 80028d0:	68eb      	ldr	r3, [r5, #12]
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d1f4      	bne.n	80028c2 <HAL_RCC_ClockConfig+0x146>
 80028d8:	e762      	b.n	80027a0 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028da:	f7ff f807 	bl	80018ec <HAL_GetTick>
 80028de:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <HAL_RCC_ClockConfig+0x194>)
 80028e0:	1bc0      	subs	r0, r0, r7
 80028e2:	4298      	cmp	r0, r3
 80028e4:	d800      	bhi.n	80028e8 <HAL_RCC_ClockConfig+0x16c>
 80028e6:	e767      	b.n	80027b8 <HAL_RCC_ClockConfig+0x3c>
 80028e8:	e79a      	b.n	8002820 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ea:	68eb      	ldr	r3, [r5, #12]
 80028ec:	4909      	ldr	r1, [pc, #36]	; (8002914 <HAL_RCC_ClockConfig+0x198>)
 80028ee:	400b      	ands	r3, r1
 80028f0:	68e1      	ldr	r1, [r4, #12]
 80028f2:	430b      	orrs	r3, r1
 80028f4:	60eb      	str	r3, [r5, #12]
 80028f6:	e768      	b.n	80027ca <HAL_RCC_ClockConfig+0x4e>
 80028f8:	40022000 	.word	0x40022000
 80028fc:	40021000 	.word	0x40021000
 8002900:	ffffc7ff 	.word	0xffffc7ff
 8002904:	080037ae 	.word	0x080037ae
 8002908:	20000004 	.word	0x20000004
 800290c:	2000000c 	.word	0x2000000c
 8002910:	00001388 	.word	0x00001388
 8002914:	fffff8ff 	.word	0xfffff8ff

08002918 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002918:	4b01      	ldr	r3, [pc, #4]	; (8002920 <HAL_RCC_GetHCLKFreq+0x8>)
 800291a:	6818      	ldr	r0, [r3, #0]
}
 800291c:	4770      	bx	lr
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	20000004 	.word	0x20000004

08002924 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002924:	6803      	ldr	r3, [r0, #0]
{
 8002926:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002928:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800292a:	069b      	lsls	r3, r3, #26
 800292c:	d53c      	bpl.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x84>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800292e:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 8002930:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002932:	4c4f      	ldr	r4, [pc, #316]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002934:	055b      	lsls	r3, r3, #21
 8002936:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8002938:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800293a:	421a      	tst	r2, r3
 800293c:	d104      	bne.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800293e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002940:	4313      	orrs	r3, r2
 8002942:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8002944:	2301      	movs	r3, #1
 8002946:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002948:	2780      	movs	r7, #128	; 0x80
 800294a:	4e4a      	ldr	r6, [pc, #296]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800294c:	007f      	lsls	r7, r7, #1
 800294e:	6833      	ldr	r3, [r6, #0]
 8002950:	423b      	tst	r3, r7
 8002952:	d050      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002954:	686a      	ldr	r2, [r5, #4]
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002956:	23c0      	movs	r3, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002958:	20c0      	movs	r0, #192	; 0xc0
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800295a:	0016      	movs	r6, r2
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800295c:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800295e:	0380      	lsls	r0, r0, #14
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002960:	029b      	lsls	r3, r3, #10
 8002962:	401e      	ands	r6, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002964:	4002      	ands	r2, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002966:	4001      	ands	r1, r0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002968:	428a      	cmp	r2, r1
 800296a:	d155      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800296c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800296e:	0011      	movs	r1, r2
 8002970:	4019      	ands	r1, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002972:	421a      	tst	r2, r3
 8002974:	d157      	bne.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x102>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002976:	6869      	ldr	r1, [r5, #4]
 8002978:	23c0      	movs	r3, #192	; 0xc0
 800297a:	000a      	movs	r2, r1
 800297c:	029b      	lsls	r3, r3, #10
 800297e:	401a      	ands	r2, r3
 8002980:	429a      	cmp	r2, r3
 8002982:	d107      	bne.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	483c      	ldr	r0, [pc, #240]	; (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002988:	4003      	ands	r3, r0
 800298a:	20c0      	movs	r0, #192	; 0xc0
 800298c:	0380      	lsls	r0, r0, #14
 800298e:	4001      	ands	r1, r0
 8002990:	430b      	orrs	r3, r1
 8002992:	6023      	str	r3, [r4, #0]
 8002994:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002996:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002998:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800299a:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800299c:	2b01      	cmp	r3, #1
 800299e:	d103      	bne.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029a2:	4a36      	ldr	r2, [pc, #216]	; (8002a7c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029a8:	682a      	ldr	r2, [r5, #0]
 80029aa:	0793      	lsls	r3, r2, #30
 80029ac:	d506      	bpl.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029ae:	200c      	movs	r0, #12
 80029b0:	492f      	ldr	r1, [pc, #188]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029b2:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80029b4:	4383      	bics	r3, r0
 80029b6:	68a8      	ldr	r0, [r5, #8]
 80029b8:	4303      	orrs	r3, r0
 80029ba:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029bc:	0753      	lsls	r3, r2, #29
 80029be:	d506      	bpl.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029c0:	492b      	ldr	r1, [pc, #172]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029c2:	482f      	ldr	r0, [pc, #188]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80029c4:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80029c6:	4003      	ands	r3, r0
 80029c8:	68e8      	ldr	r0, [r5, #12]
 80029ca:	4303      	orrs	r3, r0
 80029cc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029ce:	0713      	lsls	r3, r2, #28
 80029d0:	d506      	bpl.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029d2:	4927      	ldr	r1, [pc, #156]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029d4:	482b      	ldr	r0, [pc, #172]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029d6:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80029d8:	4003      	ands	r3, r0
 80029da:	6928      	ldr	r0, [r5, #16]
 80029dc:	4303      	orrs	r3, r0
 80029de:	64cb      	str	r3, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80029e0:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029e2:	0613      	lsls	r3, r2, #24
 80029e4:	d517      	bpl.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80029e6:	4a22      	ldr	r2, [pc, #136]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029e8:	4927      	ldr	r1, [pc, #156]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029ea:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80029ec:	400b      	ands	r3, r1
 80029ee:	6969      	ldr	r1, [r5, #20]
 80029f0:	430b      	orrs	r3, r1
 80029f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029f4:	e00f      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029f6:	6833      	ldr	r3, [r6, #0]
 80029f8:	433b      	orrs	r3, r7
 80029fa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80029fc:	f7fe ff76 	bl	80018ec <HAL_GetTick>
 8002a00:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a02:	6833      	ldr	r3, [r6, #0]
 8002a04:	423b      	tst	r3, r7
 8002a06:	d1a5      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a08:	f7fe ff70 	bl	80018ec <HAL_GetTick>
 8002a0c:	9b01      	ldr	r3, [sp, #4]
 8002a0e:	1ac0      	subs	r0, r0, r3
 8002a10:	2864      	cmp	r0, #100	; 0x64
 8002a12:	d9f6      	bls.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0xde>
          return HAL_TIMEOUT;
 8002a14:	2003      	movs	r0, #3
}
 8002a16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002a18:	429e      	cmp	r6, r3
 8002a1a:	d1a7      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x48>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a1c:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 8002a1e:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a20:	0392      	lsls	r2, r2, #14
 8002a22:	d5a3      	bpl.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8002a24:	e7f7      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a26:	42b1      	cmp	r1, r6
 8002a28:	d0a5      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x52>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a2a:	682b      	ldr	r3, [r5, #0]
 8002a2c:	069b      	lsls	r3, r3, #26
 8002a2e:	d5a2      	bpl.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x52>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a30:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a32:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a34:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002a36:	0312      	lsls	r2, r2, #12
 8002a38:	4302      	orrs	r2, r0
 8002a3a:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a3c:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a3e:	4b13      	ldr	r3, [pc, #76]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a40:	4813      	ldr	r0, [pc, #76]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a42:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a44:	4002      	ands	r2, r0
 8002a46:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8002a48:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002a4a:	05cb      	lsls	r3, r1, #23
 8002a4c:	d400      	bmi.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002a4e:	e792      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 8002a50:	f7fe ff4c 	bl	80018ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a54:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002a56:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a58:	00bf      	lsls	r7, r7, #2
 8002a5a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002a5c:	423b      	tst	r3, r7
 8002a5e:	d000      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8002a60:	e789      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a62:	f7fe ff43 	bl	80018ec <HAL_GetTick>
 8002a66:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8002a68:	1b80      	subs	r0, r0, r6
 8002a6a:	4298      	cmp	r0, r3
 8002a6c:	d9f5      	bls.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002a6e:	e7d1      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0xf0>
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40007000 	.word	0x40007000
 8002a78:	ffcfffff 	.word	0xffcfffff
 8002a7c:	efffffff 	.word	0xefffffff
 8002a80:	fffff3ff 	.word	0xfffff3ff
 8002a84:	ffffcfff 	.word	0xffffcfff
 8002a88:	fff3ffff 	.word	0xfff3ffff
 8002a8c:	fffcffff 	.word	0xfffcffff
 8002a90:	fff7ffff 	.word	0xfff7ffff
 8002a94:	00001388 	.word	0x00001388

08002a98 <LL_ADC_Init>:
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8002a98:	6882      	ldr	r2, [r0, #8]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	b530      	push	{r4, r5, lr}
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	0014      	movs	r4, r2
 8002aa2:	4004      	ands	r4, r0
 8002aa4:	4202      	tst	r2, r0
 8002aa6:	d110      	bne.n	8002aca <LL_ADC_Init+0x32>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 8002aa8:	688d      	ldr	r5, [r1, #8]
 8002aaa:	684a      	ldr	r2, [r1, #4]
 8002aac:	68d8      	ldr	r0, [r3, #12]
 8002aae:	432a      	orrs	r2, r5
 8002ab0:	68cd      	ldr	r5, [r1, #12]
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );
    
    MODIFY_REG(ADCx->CFGR2,
 8002ab2:	6809      	ldr	r1, [r1, #0]
    MODIFY_REG(ADCx->CFGR1,
 8002ab4:	432a      	orrs	r2, r5
 8002ab6:	4d05      	ldr	r5, [pc, #20]	; (8002acc <LL_ADC_Init+0x34>)
 8002ab8:	4028      	ands	r0, r5
 8002aba:	4302      	orrs	r2, r0
  ErrorStatus status = SUCCESS;
 8002abc:	0020      	movs	r0, r4
    MODIFY_REG(ADCx->CFGR1,
 8002abe:	60da      	str	r2, [r3, #12]
    MODIFY_REG(ADCx->CFGR2,
 8002ac0:	691a      	ldr	r2, [r3, #16]
 8002ac2:	0092      	lsls	r2, r2, #2
 8002ac4:	0892      	lsrs	r2, r2, #2
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	611a      	str	r2, [r3, #16]
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 8002aca:	bd30      	pop	{r4, r5, pc}
 8002acc:	ffff3fc7 	.word	0xffff3fc7

08002ad0 <LL_ADC_REG_Init>:
 8002ad0:	6883      	ldr	r3, [r0, #8]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002ad2:	0002      	movs	r2, r0
 8002ad4:	b530      	push	{r4, r5, lr}
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002ad6:	2001      	movs	r0, #1
 8002ad8:	001c      	movs	r4, r3
 8002ada:	4004      	ands	r4, r0
 8002adc:	4203      	tst	r3, r0
 8002ade:	d10e      	bne.n	8002afe <LL_ADC_REG_Init+0x2e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 8002ae0:	684d      	ldr	r5, [r1, #4]
 8002ae2:	680b      	ldr	r3, [r1, #0]
 8002ae4:	68d0      	ldr	r0, [r2, #12]
 8002ae6:	432b      	orrs	r3, r5
 8002ae8:	688d      	ldr	r5, [r1, #8]
 8002aea:	432b      	orrs	r3, r5
 8002aec:	68cd      	ldr	r5, [r1, #12]
 8002aee:	6909      	ldr	r1, [r1, #16]
 8002af0:	432b      	orrs	r3, r5
 8002af2:	430b      	orrs	r3, r1
 8002af4:	4902      	ldr	r1, [pc, #8]	; (8002b00 <LL_ADC_REG_Init+0x30>)
 8002af6:	4001      	ands	r1, r0
  ErrorStatus status = SUCCESS;
 8002af8:	0020      	movs	r0, r4
    MODIFY_REG(ADCx->CFGR1,
 8002afa:	430b      	orrs	r3, r1
 8002afc:	60d3      	str	r3, [r2, #12]
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 8002afe:	bd30      	pop	{r4, r5, pc}
 8002b00:	fffec23c 	.word	0xfffec23c

08002b04 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t pinpos     = 0x00000000U;
 8002b06:	2300      	movs	r3, #0
{
 8002b08:	0002      	movs	r2, r0
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b0a:	680c      	ldr	r4, [r1, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 8002b0c:	9300      	str	r3, [sp, #0]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b0e:	0020      	movs	r0, r4
 8002b10:	9b00      	ldr	r3, [sp, #0]
 8002b12:	40d8      	lsrs	r0, r3
 8002b14:	d100      	bne.n	8002b18 <LL_GPIO_Init+0x14>
  }


  return (SUCCESS);
}
 8002b16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002b18:	2001      	movs	r0, #1
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	4098      	lsls	r0, r3
 8002b1e:	0023      	movs	r3, r4
 8002b20:	4003      	ands	r3, r0
    if (currentpin)
 8002b22:	4204      	tst	r4, r0
 8002b24:	d031      	beq.n	8002b8a <LL_GPIO_Init+0x86>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002b26:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 8002b28:	2503      	movs	r5, #3
 8002b2a:	9001      	str	r0, [sp, #4]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	4358      	muls	r0, r3
 8002b30:	4345      	muls	r5, r0
 8002b32:	9e01      	ldr	r6, [sp, #4]
 8002b34:	43ed      	mvns	r5, r5
 8002b36:	1e77      	subs	r7, r6, #1
 8002b38:	2f01      	cmp	r7, #1
 8002b3a:	d80b      	bhi.n	8002b54 <LL_GPIO_Init+0x50>
 8002b3c:	688f      	ldr	r7, [r1, #8]
 8002b3e:	6896      	ldr	r6, [r2, #8]
 8002b40:	4347      	muls	r7, r0
 8002b42:	402e      	ands	r6, r5
 8002b44:	4337      	orrs	r7, r6
 8002b46:	6097      	str	r7, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002b48:	6857      	ldr	r7, [r2, #4]
 8002b4a:	68ce      	ldr	r6, [r1, #12]
 8002b4c:	43a7      	bics	r7, r4
 8002b4e:	4374      	muls	r4, r6
 8002b50:	433c      	orrs	r4, r7
 8002b52:	6054      	str	r4, [r2, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002b54:	690c      	ldr	r4, [r1, #16]
 8002b56:	68d7      	ldr	r7, [r2, #12]
 8002b58:	4344      	muls	r4, r0
 8002b5a:	402f      	ands	r7, r5
 8002b5c:	433c      	orrs	r4, r7
 8002b5e:	60d4      	str	r4, [r2, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002b60:	9c01      	ldr	r4, [sp, #4]
 8002b62:	2c02      	cmp	r4, #2
 8002b64:	d10b      	bne.n	8002b7e <LL_GPIO_Init+0x7a>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002b66:	694f      	ldr	r7, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 8002b68:	2bff      	cmp	r3, #255	; 0xff
 8002b6a:	d811      	bhi.n	8002b90 <LL_GPIO_Init+0x8c>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8002b6c:	0004      	movs	r4, r0
 8002b6e:	260f      	movs	r6, #15
 8002b70:	4344      	muls	r4, r0
 8002b72:	4366      	muls	r6, r4
 8002b74:	437c      	muls	r4, r7
 8002b76:	6a13      	ldr	r3, [r2, #32]
 8002b78:	43b3      	bics	r3, r6
 8002b7a:	4323      	orrs	r3, r4
 8002b7c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002b7e:	9c01      	ldr	r4, [sp, #4]
 8002b80:	6813      	ldr	r3, [r2, #0]
 8002b82:	4360      	muls	r0, r4
 8002b84:	402b      	ands	r3, r5
 8002b86:	4303      	orrs	r3, r0
 8002b88:	6013      	str	r3, [r2, #0]
    pinpos++;
 8002b8a:	9b00      	ldr	r3, [sp, #0]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	e7bc      	b.n	8002b0a <LL_GPIO_Init+0x6>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002b90:	260f      	movs	r6, #15
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	435b      	muls	r3, r3
 8002b96:	435b      	muls	r3, r3
 8002b98:	435e      	muls	r6, r3
 8002b9a:	437b      	muls	r3, r7
 8002b9c:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8002b9e:	43b4      	bics	r4, r6
 8002ba0:	431c      	orrs	r4, r3
 8002ba2:	6254      	str	r4, [r2, #36]	; 0x24
}
 8002ba4:	e7eb      	b.n	8002b7e <LL_GPIO_Init+0x7a>
	...

08002ba8 <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8002ba8:	4b02      	ldr	r3, [pc, #8]	; (8002bb4 <LL_RCC_HSI_IsReady+0xc>)
 8002baa:	6818      	ldr	r0, [r3, #0]
 8002bac:	0740      	lsls	r0, r0, #29
 8002bae:	0fc0      	lsrs	r0, r0, #31
}
 8002bb0:	4770      	bx	lr
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	40021000 	.word	0x40021000

08002bb8 <LL_RCC_IsActiveFlag_HSIDIV>:
  * @rmtoll CR        HSIDIVF        LL_RCC_IsActiveFlag_HSIDIV
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIDIV(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 8002bb8:	4b02      	ldr	r3, [pc, #8]	; (8002bc4 <LL_RCC_IsActiveFlag_HSIDIV+0xc>)
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	06c0      	lsls	r0, r0, #27
 8002bbe:	0fc0      	lsrs	r0, r0, #31
}
 8002bc0:	4770      	bx	lr
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <RCC_GetHCLKClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <RCC_GetHCLKClockFreq+0x10>)
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002bca:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <RCC_GetHCLKClockFreq+0x14>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	061b      	lsls	r3, r3, #24
 8002bd0:	0f1b      	lsrs	r3, r3, #28
 8002bd2:	5cd3      	ldrb	r3, [r2, r3]
 8002bd4:	40d8      	lsrs	r0, r3
}
 8002bd6:	4770      	bx	lr
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	080037ae 	.word	0x080037ae

08002be0 <RCC_GetPCLK1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002be0:	4b03      	ldr	r3, [pc, #12]	; (8002bf0 <RCC_GetPCLK1ClockFreq+0x10>)
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002be2:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <RCC_GetPCLK1ClockFreq+0x14>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	055b      	lsls	r3, r3, #21
 8002be8:	0f5b      	lsrs	r3, r3, #29
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	40d8      	lsrs	r0, r3
}
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	080037be 	.word	0x080037be

08002bf8 <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002bf8:	220c      	movs	r2, #12
{
 8002bfa:	b510      	push	{r4, lr}
 8002bfc:	4c1d      	ldr	r4, [pc, #116]	; (8002c74 <RCC_GetSystemClockFreq+0x7c>)
 8002bfe:	68e3      	ldr	r3, [r4, #12]
 8002c00:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d033      	beq.n	8002c6e <RCC_GetSystemClockFreq+0x76>
 8002c06:	d80b      	bhi.n	8002c20 <RCC_GetSystemClockFreq+0x28>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <RCC_GetSystemClockFreq+0x18>
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d022      	beq.n	8002c56 <RCC_GetSystemClockFreq+0x5e>
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002c10:	2080      	movs	r0, #128	; 0x80
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 8002c12:	6863      	ldr	r3, [r4, #4]
 8002c14:	0200      	lsls	r0, r0, #8
 8002c16:	041b      	lsls	r3, r3, #16
 8002c18:	0f5b      	lsrs	r3, r3, #29
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	4098      	lsls	r0, r3
      break;
 8002c1e:	e023      	b.n	8002c68 <RCC_GetSystemClockFreq+0x70>
  switch (LL_RCC_GetSysClkSource())
 8002c20:	2b0c      	cmp	r3, #12
 8002c22:	d1f5      	bne.n	8002c10 <RCC_GetSystemClockFreq+0x18>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002c24:	68e3      	ldr	r3, [r4, #12]
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8002c26:	03db      	lsls	r3, r3, #15
 8002c28:	d41f      	bmi.n	8002c6a <RCC_GetSystemClockFreq+0x72>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8002c2a:	f7ff ffc5 	bl	8002bb8 <LL_RCC_IsActiveFlag_HSIDIV>
      {
        pllinputfreq = (HSI_VALUE >> 2U);
      }
      else
      {
        pllinputfreq = HSI_VALUE;
 8002c2e:	1e43      	subs	r3, r0, #1
 8002c30:	4198      	sbcs	r0, r3
 8002c32:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <RCC_GetSystemClockFreq+0x80>)
 8002c34:	4240      	negs	r0, r0
 8002c36:	4018      	ands	r0, r3
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <RCC_GetSystemClockFreq+0x84>)
 8002c3a:	18c0      	adds	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8002c3c:	68e3      	ldr	r3, [r4, #12]

    default:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 8002c3e:	4a10      	ldr	r2, [pc, #64]	; (8002c80 <RCC_GetSystemClockFreq+0x88>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 8002c40:	68e1      	ldr	r1, [r4, #12]
 8002c42:	029b      	lsls	r3, r3, #10
 8002c44:	0f1b      	lsrs	r3, r3, #28
 8002c46:	5cd3      	ldrb	r3, [r2, r3]
 8002c48:	0209      	lsls	r1, r1, #8
 8002c4a:	0f89      	lsrs	r1, r1, #30
 8002c4c:	4358      	muls	r0, r3
 8002c4e:	3101      	adds	r1, #1
 8002c50:	f7fd fa6e 	bl	8000130 <__udivsi3>
      break;
 8002c54:	e008      	b.n	8002c68 <RCC_GetSystemClockFreq+0x70>
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8002c56:	f7ff ffaf 	bl	8002bb8 <LL_RCC_IsActiveFlag_HSIDIV>
        frequency = HSI_VALUE;
 8002c5a:	1e43      	subs	r3, r0, #1
 8002c5c:	4198      	sbcs	r0, r3
 8002c5e:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <RCC_GetSystemClockFreq+0x80>)
 8002c60:	4240      	negs	r0, r0
 8002c62:	4018      	ands	r0, r3
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <RCC_GetSystemClockFreq+0x84>)
 8002c66:	18c0      	adds	r0, r0, r3
}
 8002c68:	bd10      	pop	{r4, pc}
      pllinputfreq = HSE_VALUE;
 8002c6a:	4806      	ldr	r0, [pc, #24]	; (8002c84 <RCC_GetSystemClockFreq+0x8c>)
 8002c6c:	e7e6      	b.n	8002c3c <RCC_GetSystemClockFreq+0x44>
  switch (LL_RCC_GetSysClkSource())
 8002c6e:	4805      	ldr	r0, [pc, #20]	; (8002c84 <RCC_GetSystemClockFreq+0x8c>)
 8002c70:	e7fa      	b.n	8002c68 <RCC_GetSystemClockFreq+0x70>
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	40021000 	.word	0x40021000
 8002c78:	ff48e500 	.word	0xff48e500
 8002c7c:	00f42400 	.word	0x00f42400
 8002c80:	080037c6 	.word	0x080037c6
 8002c84:	007a1200 	.word	0x007a1200

08002c88 <LL_RCC_GetUSARTClockFreq>:
{
 8002c88:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8002c8a:	280c      	cmp	r0, #12
 8002c8c:	d122      	bne.n	8002cd4 <LL_RCC_GetUSARTClockFreq+0x4c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002c8e:	4a17      	ldr	r2, [pc, #92]	; (8002cec <LL_RCC_GetUSARTClockFreq+0x64>)
 8002c90:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002c92:	4003      	ands	r3, r0
 8002c94:	20c0      	movs	r0, #192	; 0xc0
 8002c96:	0300      	lsls	r0, r0, #12
 8002c98:	4318      	orrs	r0, r3
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002c9a:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <LL_RCC_GetUSARTClockFreq+0x68>)
 8002c9c:	4298      	cmp	r0, r3
 8002c9e:	d008      	beq.n	8002cb2 <LL_RCC_GetUSARTClockFreq+0x2a>
 8002ca0:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <LL_RCC_GetUSARTClockFreq+0x6c>)
 8002ca2:	4298      	cmp	r0, r3
 8002ca4:	d013      	beq.n	8002cce <LL_RCC_GetUSARTClockFreq+0x46>
 8002ca6:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <LL_RCC_GetUSARTClockFreq+0x70>)
 8002ca8:	4298      	cmp	r0, r3
 8002caa:	d115      	bne.n	8002cd8 <LL_RCC_GetUSARTClockFreq+0x50>
        usart_frequency = RCC_GetSystemClockFreq();
 8002cac:	f7ff ffa4 	bl	8002bf8 <RCC_GetSystemClockFreq>
}
 8002cb0:	bd10      	pop	{r4, pc}
        if (LL_RCC_HSI_IsReady() != 0U)
 8002cb2:	f7ff ff79 	bl	8002ba8 <LL_RCC_HSI_IsReady>
 8002cb6:	2800      	cmp	r0, #0
 8002cb8:	d00c      	beq.n	8002cd4 <LL_RCC_GetUSARTClockFreq+0x4c>
          if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8002cba:	f7ff ff7d 	bl	8002bb8 <LL_RCC_IsActiveFlag_HSIDIV>
            usart_frequency = HSI_VALUE;
 8002cbe:	1e43      	subs	r3, r0, #1
 8002cc0:	4198      	sbcs	r0, r3
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <LL_RCC_GetUSARTClockFreq+0x74>)
 8002cc4:	4240      	negs	r0, r0
 8002cc6:	4018      	ands	r0, r3
 8002cc8:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <LL_RCC_GetUSARTClockFreq+0x78>)
 8002cca:	18c0      	adds	r0, r0, r3
 8002ccc:	e7f0      	b.n	8002cb0 <LL_RCC_GetUSARTClockFreq+0x28>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 8002cce:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002cd0:	059b      	lsls	r3, r3, #22
 8002cd2:	d408      	bmi.n	8002ce6 <LL_RCC_GetUSARTClockFreq+0x5e>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	e7eb      	b.n	8002cb0 <LL_RCC_GetUSARTClockFreq+0x28>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002cd8:	f7ff ff8e 	bl	8002bf8 <RCC_GetSystemClockFreq>
 8002cdc:	f7ff ff74 	bl	8002bc8 <RCC_GetHCLKClockFreq>
 8002ce0:	f7ff ff7e 	bl	8002be0 <RCC_GetPCLK1ClockFreq>
        break;
 8002ce4:	e7e4      	b.n	8002cb0 <LL_RCC_GetUSARTClockFreq+0x28>
          usart_frequency = LSE_VALUE;
 8002ce6:	2080      	movs	r0, #128	; 0x80
 8002ce8:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8002cea:	e7e1      	b.n	8002cb0 <LL_RCC_GetUSARTClockFreq+0x28>
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	000c0008 	.word	0x000c0008
 8002cf4:	000c000c 	.word	0x000c000c
 8002cf8:	000c0004 	.word	0x000c0004
 8002cfc:	ff48e500 	.word	0xff48e500
 8002d00:	00f42400 	.word	0x00f42400

08002d04 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d04:	2280      	movs	r2, #128	; 0x80
{
 8002d06:	b510      	push	{r4, lr}
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002d08:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d0a:	05d2      	lsls	r2, r2, #23
 8002d0c:	4290      	cmp	r0, r2
 8002d0e:	d002      	beq.n	8002d16 <LL_TIM_Init+0x12>
 8002d10:	4c0d      	ldr	r4, [pc, #52]	; (8002d48 <LL_TIM_Init+0x44>)
 8002d12:	42a0      	cmp	r0, r4
 8002d14:	d10c      	bne.n	8002d30 <LL_TIM_Init+0x2c>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002d16:	2470      	movs	r4, #112	; 0x70
 8002d18:	43a3      	bics	r3, r4
 8002d1a:	684c      	ldr	r4, [r1, #4]
 8002d1c:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d1e:	4290      	cmp	r0, r2
 8002d20:	d002      	beq.n	8002d28 <LL_TIM_Init+0x24>
 8002d22:	4a09      	ldr	r2, [pc, #36]	; (8002d48 <LL_TIM_Init+0x44>)
 8002d24:	4290      	cmp	r0, r2
 8002d26:	d103      	bne.n	8002d30 <LL_TIM_Init+0x2c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002d28:	4a08      	ldr	r2, [pc, #32]	; (8002d4c <LL_TIM_Init+0x48>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	68ca      	ldr	r2, [r1, #12]
 8002d2e:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002d30:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002d32:	688b      	ldr	r3, [r1, #8]
 8002d34:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002d36:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002d38:	6283      	str	r3, [r0, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	6942      	ldr	r2, [r0, #20]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8002d42:	2000      	movs	r0, #0
 8002d44:	bd10      	pop	{r4, pc}
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	40010800 	.word	0x40010800
 8002d4c:	fffffcff 	.word	0xfffffcff

08002d50 <LL_USART_Init>:
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002d50:	6802      	ldr	r2, [r0, #0]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002d52:	b570      	push	{r4, r5, r6, lr}
 8002d54:	2301      	movs	r3, #1
 8002d56:	0015      	movs	r5, r2
 8002d58:	0004      	movs	r4, r0
 8002d5a:	000e      	movs	r6, r1
 8002d5c:	401d      	ands	r5, r3
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002d5e:	421a      	tst	r2, r3
 8002d60:	d001      	beq.n	8002d66 <LL_USART_Init+0x16>
  ErrorStatus status = ERROR;
 8002d62:	2001      	movs	r0, #1
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8002d64:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(USARTx->CR1,
 8002d66:	684b      	ldr	r3, [r1, #4]
 8002d68:	68c9      	ldr	r1, [r1, #12]
 8002d6a:	6802      	ldr	r2, [r0, #0]
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6931      	ldr	r1, [r6, #16]
 8002d70:	430b      	orrs	r3, r1
 8002d72:	69b1      	ldr	r1, [r6, #24]
 8002d74:	430b      	orrs	r3, r1
 8002d76:	4919      	ldr	r1, [pc, #100]	; (8002ddc <LL_USART_Init+0x8c>)
 8002d78:	400a      	ands	r2, r1
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	6003      	str	r3, [r0, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002d7e:	6843      	ldr	r3, [r0, #4]
 8002d80:	4a17      	ldr	r2, [pc, #92]	; (8002de0 <LL_USART_Init+0x90>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	68b2      	ldr	r2, [r6, #8]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	6043      	str	r3, [r0, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002d8a:	6883      	ldr	r3, [r0, #8]
 8002d8c:	4a15      	ldr	r2, [pc, #84]	; (8002de4 <LL_USART_Init+0x94>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	6972      	ldr	r2, [r6, #20]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	6083      	str	r3, [r0, #8]
    if (USARTx == USART2)
 8002d96:	4b14      	ldr	r3, [pc, #80]	; (8002de8 <LL_USART_Init+0x98>)
 8002d98:	4298      	cmp	r0, r3
 8002d9a:	d1e2      	bne.n	8002d62 <LL_USART_Init+0x12>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002d9c:	200c      	movs	r0, #12
 8002d9e:	f7ff ff73 	bl	8002c88 <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d0dd      	beq.n	8002d62 <LL_USART_Init+0x12>
        && (USART_InitStruct->BaudRate != 0U))
 8002da6:	6831      	ldr	r1, [r6, #0]
 8002da8:	2900      	cmp	r1, #0
 8002daa:	d0da      	beq.n	8002d62 <LL_USART_Init+0x12>
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002dac:	2280      	movs	r2, #128	; 0x80
 8002dae:	69b6      	ldr	r6, [r6, #24]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002db0:	084b      	lsrs	r3, r1, #1
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002db2:	0212      	lsls	r2, r2, #8
 8002db4:	4296      	cmp	r6, r2
 8002db6:	d10b      	bne.n	8002dd0 <LL_USART_Init+0x80>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002db8:	0040      	lsls	r0, r0, #1
 8002dba:	18c0      	adds	r0, r0, r3
 8002dbc:	f7fd f9b8 	bl	8000130 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 8002dc0:	4b0a      	ldr	r3, [pc, #40]	; (8002dec <LL_USART_Init+0x9c>)
 8002dc2:	4003      	ands	r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dc4:	0700      	lsls	r0, r0, #28
 8002dc6:	0f40      	lsrs	r0, r0, #29
 8002dc8:	4318      	orrs	r0, r3
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002dca:	60e0      	str	r0, [r4, #12]
      status = SUCCESS;
 8002dcc:	0028      	movs	r0, r5
 8002dce:	e7c9      	b.n	8002d64 <LL_USART_Init+0x14>
 8002dd0:	18c0      	adds	r0, r0, r3
 8002dd2:	f7fd f9ad 	bl	8000130 <__udivsi3>
 8002dd6:	b280      	uxth	r0, r0
 8002dd8:	e7f7      	b.n	8002dca <LL_USART_Init+0x7a>
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	efff69f3 	.word	0xefff69f3
 8002de0:	ffffcfff 	.word	0xffffcfff
 8002de4:	fffffcff 	.word	0xfffffcff
 8002de8:	40004400 	.word	0x40004400
 8002dec:	0000fff0 	.word	0x0000fff0

08002df0 <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002df0:	4a09      	ldr	r2, [pc, #36]	; (8002e18 <LL_mDelay+0x28>)
{
 8002df2:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002df4:	6813      	ldr	r3, [r2, #0]
 8002df6:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002df8:	9b01      	ldr	r3, [sp, #4]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
  {
    Delay++;
 8002dfa:	1c43      	adds	r3, r0, #1
 8002dfc:	1e59      	subs	r1, r3, #1
 8002dfe:	418b      	sbcs	r3, r1
 8002e00:	18c0      	adds	r0, r0, r3
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002e02:	2380      	movs	r3, #128	; 0x80
 8002e04:	025b      	lsls	r3, r3, #9
  while (Delay)
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d101      	bne.n	8002e0e <LL_mDelay+0x1e>
    {
      Delay--;
    }
  }
}
 8002e0a:	b002      	add	sp, #8
 8002e0c:	4770      	bx	lr
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002e0e:	6811      	ldr	r1, [r2, #0]
 8002e10:	4219      	tst	r1, r3
 8002e12:	d0f8      	beq.n	8002e06 <LL_mDelay+0x16>
      Delay--;
 8002e14:	3801      	subs	r0, #1
 8002e16:	e7f6      	b.n	8002e06 <LL_mDelay+0x16>
 8002e18:	e000e010 	.word	0xe000e010

08002e1c <__errno>:
 8002e1c:	4b01      	ldr	r3, [pc, #4]	; (8002e24 <__errno+0x8>)
 8002e1e:	6818      	ldr	r0, [r3, #0]
 8002e20:	4770      	bx	lr
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	20000010 	.word	0x20000010

08002e28 <__libc_init_array>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	2600      	movs	r6, #0
 8002e2c:	4d0c      	ldr	r5, [pc, #48]	; (8002e60 <__libc_init_array+0x38>)
 8002e2e:	4c0d      	ldr	r4, [pc, #52]	; (8002e64 <__libc_init_array+0x3c>)
 8002e30:	1b64      	subs	r4, r4, r5
 8002e32:	10a4      	asrs	r4, r4, #2
 8002e34:	42a6      	cmp	r6, r4
 8002e36:	d109      	bne.n	8002e4c <__libc_init_array+0x24>
 8002e38:	2600      	movs	r6, #0
 8002e3a:	f000 fc8b 	bl	8003754 <_init>
 8002e3e:	4d0a      	ldr	r5, [pc, #40]	; (8002e68 <__libc_init_array+0x40>)
 8002e40:	4c0a      	ldr	r4, [pc, #40]	; (8002e6c <__libc_init_array+0x44>)
 8002e42:	1b64      	subs	r4, r4, r5
 8002e44:	10a4      	asrs	r4, r4, #2
 8002e46:	42a6      	cmp	r6, r4
 8002e48:	d105      	bne.n	8002e56 <__libc_init_array+0x2e>
 8002e4a:	bd70      	pop	{r4, r5, r6, pc}
 8002e4c:	00b3      	lsls	r3, r6, #2
 8002e4e:	58eb      	ldr	r3, [r5, r3]
 8002e50:	4798      	blx	r3
 8002e52:	3601      	adds	r6, #1
 8002e54:	e7ee      	b.n	8002e34 <__libc_init_array+0xc>
 8002e56:	00b3      	lsls	r3, r6, #2
 8002e58:	58eb      	ldr	r3, [r5, r3]
 8002e5a:	4798      	blx	r3
 8002e5c:	3601      	adds	r6, #1
 8002e5e:	e7f2      	b.n	8002e46 <__libc_init_array+0x1e>
 8002e60:	0800380c 	.word	0x0800380c
 8002e64:	0800380c 	.word	0x0800380c
 8002e68:	0800380c 	.word	0x0800380c
 8002e6c:	08003810 	.word	0x08003810

08002e70 <memset>:
 8002e70:	0003      	movs	r3, r0
 8002e72:	1882      	adds	r2, r0, r2
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d100      	bne.n	8002e7a <memset+0xa>
 8002e78:	4770      	bx	lr
 8002e7a:	7019      	strb	r1, [r3, #0]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	e7f9      	b.n	8002e74 <memset+0x4>

08002e80 <siprintf>:
 8002e80:	b40e      	push	{r1, r2, r3}
 8002e82:	b500      	push	{lr}
 8002e84:	490b      	ldr	r1, [pc, #44]	; (8002eb4 <siprintf+0x34>)
 8002e86:	b09c      	sub	sp, #112	; 0x70
 8002e88:	ab1d      	add	r3, sp, #116	; 0x74
 8002e8a:	9002      	str	r0, [sp, #8]
 8002e8c:	9006      	str	r0, [sp, #24]
 8002e8e:	9107      	str	r1, [sp, #28]
 8002e90:	9104      	str	r1, [sp, #16]
 8002e92:	4809      	ldr	r0, [pc, #36]	; (8002eb8 <siprintf+0x38>)
 8002e94:	4909      	ldr	r1, [pc, #36]	; (8002ebc <siprintf+0x3c>)
 8002e96:	cb04      	ldmia	r3!, {r2}
 8002e98:	9105      	str	r1, [sp, #20]
 8002e9a:	6800      	ldr	r0, [r0, #0]
 8002e9c:	a902      	add	r1, sp, #8
 8002e9e:	9301      	str	r3, [sp, #4]
 8002ea0:	f000 f870 	bl	8002f84 <_svfiprintf_r>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	9a02      	ldr	r2, [sp, #8]
 8002ea8:	7013      	strb	r3, [r2, #0]
 8002eaa:	b01c      	add	sp, #112	; 0x70
 8002eac:	bc08      	pop	{r3}
 8002eae:	b003      	add	sp, #12
 8002eb0:	4718      	bx	r3
 8002eb2:	46c0      	nop			; (mov r8, r8)
 8002eb4:	7fffffff 	.word	0x7fffffff
 8002eb8:	20000010 	.word	0x20000010
 8002ebc:	ffff0208 	.word	0xffff0208

08002ec0 <__ssputs_r>:
 8002ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ec2:	688e      	ldr	r6, [r1, #8]
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	0007      	movs	r7, r0
 8002ec8:	000c      	movs	r4, r1
 8002eca:	9203      	str	r2, [sp, #12]
 8002ecc:	9301      	str	r3, [sp, #4]
 8002ece:	429e      	cmp	r6, r3
 8002ed0:	d83c      	bhi.n	8002f4c <__ssputs_r+0x8c>
 8002ed2:	2390      	movs	r3, #144	; 0x90
 8002ed4:	898a      	ldrh	r2, [r1, #12]
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	421a      	tst	r2, r3
 8002eda:	d034      	beq.n	8002f46 <__ssputs_r+0x86>
 8002edc:	6909      	ldr	r1, [r1, #16]
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	6960      	ldr	r0, [r4, #20]
 8002ee2:	1a5b      	subs	r3, r3, r1
 8002ee4:	9302      	str	r3, [sp, #8]
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	4343      	muls	r3, r0
 8002eea:	0fdd      	lsrs	r5, r3, #31
 8002eec:	18ed      	adds	r5, r5, r3
 8002eee:	9b01      	ldr	r3, [sp, #4]
 8002ef0:	9802      	ldr	r0, [sp, #8]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	181b      	adds	r3, r3, r0
 8002ef6:	106d      	asrs	r5, r5, #1
 8002ef8:	42ab      	cmp	r3, r5
 8002efa:	d900      	bls.n	8002efe <__ssputs_r+0x3e>
 8002efc:	001d      	movs	r5, r3
 8002efe:	0553      	lsls	r3, r2, #21
 8002f00:	d532      	bpl.n	8002f68 <__ssputs_r+0xa8>
 8002f02:	0029      	movs	r1, r5
 8002f04:	0038      	movs	r0, r7
 8002f06:	f000 fb53 	bl	80035b0 <_malloc_r>
 8002f0a:	1e06      	subs	r6, r0, #0
 8002f0c:	d109      	bne.n	8002f22 <__ssputs_r+0x62>
 8002f0e:	230c      	movs	r3, #12
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	2340      	movs	r3, #64	; 0x40
 8002f14:	2001      	movs	r0, #1
 8002f16:	89a2      	ldrh	r2, [r4, #12]
 8002f18:	4240      	negs	r0, r0
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	81a3      	strh	r3, [r4, #12]
 8002f1e:	b005      	add	sp, #20
 8002f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f22:	9a02      	ldr	r2, [sp, #8]
 8002f24:	6921      	ldr	r1, [r4, #16]
 8002f26:	f000 faba 	bl	800349e <memcpy>
 8002f2a:	89a3      	ldrh	r3, [r4, #12]
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <__ssputs_r+0xc0>)
 8002f2e:	401a      	ands	r2, r3
 8002f30:	2380      	movs	r3, #128	; 0x80
 8002f32:	4313      	orrs	r3, r2
 8002f34:	81a3      	strh	r3, [r4, #12]
 8002f36:	9b02      	ldr	r3, [sp, #8]
 8002f38:	6126      	str	r6, [r4, #16]
 8002f3a:	18f6      	adds	r6, r6, r3
 8002f3c:	6026      	str	r6, [r4, #0]
 8002f3e:	6165      	str	r5, [r4, #20]
 8002f40:	9e01      	ldr	r6, [sp, #4]
 8002f42:	1aed      	subs	r5, r5, r3
 8002f44:	60a5      	str	r5, [r4, #8]
 8002f46:	9b01      	ldr	r3, [sp, #4]
 8002f48:	429e      	cmp	r6, r3
 8002f4a:	d900      	bls.n	8002f4e <__ssputs_r+0x8e>
 8002f4c:	9e01      	ldr	r6, [sp, #4]
 8002f4e:	0032      	movs	r2, r6
 8002f50:	9903      	ldr	r1, [sp, #12]
 8002f52:	6820      	ldr	r0, [r4, #0]
 8002f54:	f000 faac 	bl	80034b0 <memmove>
 8002f58:	68a3      	ldr	r3, [r4, #8]
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	1b9b      	subs	r3, r3, r6
 8002f5e:	60a3      	str	r3, [r4, #8]
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	199e      	adds	r6, r3, r6
 8002f64:	6026      	str	r6, [r4, #0]
 8002f66:	e7da      	b.n	8002f1e <__ssputs_r+0x5e>
 8002f68:	002a      	movs	r2, r5
 8002f6a:	0038      	movs	r0, r7
 8002f6c:	f000 fb96 	bl	800369c <_realloc_r>
 8002f70:	1e06      	subs	r6, r0, #0
 8002f72:	d1e0      	bne.n	8002f36 <__ssputs_r+0x76>
 8002f74:	0038      	movs	r0, r7
 8002f76:	6921      	ldr	r1, [r4, #16]
 8002f78:	f000 faae 	bl	80034d8 <_free_r>
 8002f7c:	e7c7      	b.n	8002f0e <__ssputs_r+0x4e>
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	fffffb7f 	.word	0xfffffb7f

08002f84 <_svfiprintf_r>:
 8002f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f86:	b0a1      	sub	sp, #132	; 0x84
 8002f88:	9003      	str	r0, [sp, #12]
 8002f8a:	001d      	movs	r5, r3
 8002f8c:	898b      	ldrh	r3, [r1, #12]
 8002f8e:	000f      	movs	r7, r1
 8002f90:	0016      	movs	r6, r2
 8002f92:	061b      	lsls	r3, r3, #24
 8002f94:	d511      	bpl.n	8002fba <_svfiprintf_r+0x36>
 8002f96:	690b      	ldr	r3, [r1, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10e      	bne.n	8002fba <_svfiprintf_r+0x36>
 8002f9c:	2140      	movs	r1, #64	; 0x40
 8002f9e:	f000 fb07 	bl	80035b0 <_malloc_r>
 8002fa2:	6038      	str	r0, [r7, #0]
 8002fa4:	6138      	str	r0, [r7, #16]
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	d105      	bne.n	8002fb6 <_svfiprintf_r+0x32>
 8002faa:	230c      	movs	r3, #12
 8002fac:	9a03      	ldr	r2, [sp, #12]
 8002fae:	3801      	subs	r0, #1
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	b021      	add	sp, #132	; 0x84
 8002fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb6:	2340      	movs	r3, #64	; 0x40
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	ac08      	add	r4, sp, #32
 8002fbe:	6163      	str	r3, [r4, #20]
 8002fc0:	3320      	adds	r3, #32
 8002fc2:	7663      	strb	r3, [r4, #25]
 8002fc4:	3310      	adds	r3, #16
 8002fc6:	76a3      	strb	r3, [r4, #26]
 8002fc8:	9507      	str	r5, [sp, #28]
 8002fca:	0035      	movs	r5, r6
 8002fcc:	782b      	ldrb	r3, [r5, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <_svfiprintf_r+0x52>
 8002fd2:	2b25      	cmp	r3, #37	; 0x25
 8002fd4:	d147      	bne.n	8003066 <_svfiprintf_r+0xe2>
 8002fd6:	1bab      	subs	r3, r5, r6
 8002fd8:	9305      	str	r3, [sp, #20]
 8002fda:	42b5      	cmp	r5, r6
 8002fdc:	d00c      	beq.n	8002ff8 <_svfiprintf_r+0x74>
 8002fde:	0032      	movs	r2, r6
 8002fe0:	0039      	movs	r1, r7
 8002fe2:	9803      	ldr	r0, [sp, #12]
 8002fe4:	f7ff ff6c 	bl	8002ec0 <__ssputs_r>
 8002fe8:	1c43      	adds	r3, r0, #1
 8002fea:	d100      	bne.n	8002fee <_svfiprintf_r+0x6a>
 8002fec:	e0ae      	b.n	800314c <_svfiprintf_r+0x1c8>
 8002fee:	6962      	ldr	r2, [r4, #20]
 8002ff0:	9b05      	ldr	r3, [sp, #20]
 8002ff2:	4694      	mov	ip, r2
 8002ff4:	4463      	add	r3, ip
 8002ff6:	6163      	str	r3, [r4, #20]
 8002ff8:	782b      	ldrb	r3, [r5, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d100      	bne.n	8003000 <_svfiprintf_r+0x7c>
 8002ffe:	e0a5      	b.n	800314c <_svfiprintf_r+0x1c8>
 8003000:	2201      	movs	r2, #1
 8003002:	2300      	movs	r3, #0
 8003004:	4252      	negs	r2, r2
 8003006:	6062      	str	r2, [r4, #4]
 8003008:	a904      	add	r1, sp, #16
 800300a:	3254      	adds	r2, #84	; 0x54
 800300c:	1852      	adds	r2, r2, r1
 800300e:	1c6e      	adds	r6, r5, #1
 8003010:	6023      	str	r3, [r4, #0]
 8003012:	60e3      	str	r3, [r4, #12]
 8003014:	60a3      	str	r3, [r4, #8]
 8003016:	7013      	strb	r3, [r2, #0]
 8003018:	65a3      	str	r3, [r4, #88]	; 0x58
 800301a:	2205      	movs	r2, #5
 800301c:	7831      	ldrb	r1, [r6, #0]
 800301e:	4854      	ldr	r0, [pc, #336]	; (8003170 <_svfiprintf_r+0x1ec>)
 8003020:	f000 fa32 	bl	8003488 <memchr>
 8003024:	1c75      	adds	r5, r6, #1
 8003026:	2800      	cmp	r0, #0
 8003028:	d11f      	bne.n	800306a <_svfiprintf_r+0xe6>
 800302a:	6822      	ldr	r2, [r4, #0]
 800302c:	06d3      	lsls	r3, r2, #27
 800302e:	d504      	bpl.n	800303a <_svfiprintf_r+0xb6>
 8003030:	2353      	movs	r3, #83	; 0x53
 8003032:	a904      	add	r1, sp, #16
 8003034:	185b      	adds	r3, r3, r1
 8003036:	2120      	movs	r1, #32
 8003038:	7019      	strb	r1, [r3, #0]
 800303a:	0713      	lsls	r3, r2, #28
 800303c:	d504      	bpl.n	8003048 <_svfiprintf_r+0xc4>
 800303e:	2353      	movs	r3, #83	; 0x53
 8003040:	a904      	add	r1, sp, #16
 8003042:	185b      	adds	r3, r3, r1
 8003044:	212b      	movs	r1, #43	; 0x2b
 8003046:	7019      	strb	r1, [r3, #0]
 8003048:	7833      	ldrb	r3, [r6, #0]
 800304a:	2b2a      	cmp	r3, #42	; 0x2a
 800304c:	d016      	beq.n	800307c <_svfiprintf_r+0xf8>
 800304e:	0035      	movs	r5, r6
 8003050:	2100      	movs	r1, #0
 8003052:	200a      	movs	r0, #10
 8003054:	68e3      	ldr	r3, [r4, #12]
 8003056:	782a      	ldrb	r2, [r5, #0]
 8003058:	1c6e      	adds	r6, r5, #1
 800305a:	3a30      	subs	r2, #48	; 0x30
 800305c:	2a09      	cmp	r2, #9
 800305e:	d94e      	bls.n	80030fe <_svfiprintf_r+0x17a>
 8003060:	2900      	cmp	r1, #0
 8003062:	d111      	bne.n	8003088 <_svfiprintf_r+0x104>
 8003064:	e017      	b.n	8003096 <_svfiprintf_r+0x112>
 8003066:	3501      	adds	r5, #1
 8003068:	e7b0      	b.n	8002fcc <_svfiprintf_r+0x48>
 800306a:	4b41      	ldr	r3, [pc, #260]	; (8003170 <_svfiprintf_r+0x1ec>)
 800306c:	6822      	ldr	r2, [r4, #0]
 800306e:	1ac0      	subs	r0, r0, r3
 8003070:	2301      	movs	r3, #1
 8003072:	4083      	lsls	r3, r0
 8003074:	4313      	orrs	r3, r2
 8003076:	002e      	movs	r6, r5
 8003078:	6023      	str	r3, [r4, #0]
 800307a:	e7ce      	b.n	800301a <_svfiprintf_r+0x96>
 800307c:	9b07      	ldr	r3, [sp, #28]
 800307e:	1d19      	adds	r1, r3, #4
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	9107      	str	r1, [sp, #28]
 8003084:	2b00      	cmp	r3, #0
 8003086:	db01      	blt.n	800308c <_svfiprintf_r+0x108>
 8003088:	930b      	str	r3, [sp, #44]	; 0x2c
 800308a:	e004      	b.n	8003096 <_svfiprintf_r+0x112>
 800308c:	425b      	negs	r3, r3
 800308e:	60e3      	str	r3, [r4, #12]
 8003090:	2302      	movs	r3, #2
 8003092:	4313      	orrs	r3, r2
 8003094:	6023      	str	r3, [r4, #0]
 8003096:	782b      	ldrb	r3, [r5, #0]
 8003098:	2b2e      	cmp	r3, #46	; 0x2e
 800309a:	d10a      	bne.n	80030b2 <_svfiprintf_r+0x12e>
 800309c:	786b      	ldrb	r3, [r5, #1]
 800309e:	2b2a      	cmp	r3, #42	; 0x2a
 80030a0:	d135      	bne.n	800310e <_svfiprintf_r+0x18a>
 80030a2:	9b07      	ldr	r3, [sp, #28]
 80030a4:	3502      	adds	r5, #2
 80030a6:	1d1a      	adds	r2, r3, #4
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	9207      	str	r2, [sp, #28]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	db2b      	blt.n	8003108 <_svfiprintf_r+0x184>
 80030b0:	9309      	str	r3, [sp, #36]	; 0x24
 80030b2:	4e30      	ldr	r6, [pc, #192]	; (8003174 <_svfiprintf_r+0x1f0>)
 80030b4:	2203      	movs	r2, #3
 80030b6:	0030      	movs	r0, r6
 80030b8:	7829      	ldrb	r1, [r5, #0]
 80030ba:	f000 f9e5 	bl	8003488 <memchr>
 80030be:	2800      	cmp	r0, #0
 80030c0:	d006      	beq.n	80030d0 <_svfiprintf_r+0x14c>
 80030c2:	2340      	movs	r3, #64	; 0x40
 80030c4:	1b80      	subs	r0, r0, r6
 80030c6:	4083      	lsls	r3, r0
 80030c8:	6822      	ldr	r2, [r4, #0]
 80030ca:	3501      	adds	r5, #1
 80030cc:	4313      	orrs	r3, r2
 80030ce:	6023      	str	r3, [r4, #0]
 80030d0:	7829      	ldrb	r1, [r5, #0]
 80030d2:	2206      	movs	r2, #6
 80030d4:	4828      	ldr	r0, [pc, #160]	; (8003178 <_svfiprintf_r+0x1f4>)
 80030d6:	1c6e      	adds	r6, r5, #1
 80030d8:	7621      	strb	r1, [r4, #24]
 80030da:	f000 f9d5 	bl	8003488 <memchr>
 80030de:	2800      	cmp	r0, #0
 80030e0:	d03c      	beq.n	800315c <_svfiprintf_r+0x1d8>
 80030e2:	4b26      	ldr	r3, [pc, #152]	; (800317c <_svfiprintf_r+0x1f8>)
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d125      	bne.n	8003134 <_svfiprintf_r+0x1b0>
 80030e8:	2207      	movs	r2, #7
 80030ea:	9b07      	ldr	r3, [sp, #28]
 80030ec:	3307      	adds	r3, #7
 80030ee:	4393      	bics	r3, r2
 80030f0:	3308      	adds	r3, #8
 80030f2:	9307      	str	r3, [sp, #28]
 80030f4:	6963      	ldr	r3, [r4, #20]
 80030f6:	9a04      	ldr	r2, [sp, #16]
 80030f8:	189b      	adds	r3, r3, r2
 80030fa:	6163      	str	r3, [r4, #20]
 80030fc:	e765      	b.n	8002fca <_svfiprintf_r+0x46>
 80030fe:	4343      	muls	r3, r0
 8003100:	0035      	movs	r5, r6
 8003102:	2101      	movs	r1, #1
 8003104:	189b      	adds	r3, r3, r2
 8003106:	e7a6      	b.n	8003056 <_svfiprintf_r+0xd2>
 8003108:	2301      	movs	r3, #1
 800310a:	425b      	negs	r3, r3
 800310c:	e7d0      	b.n	80030b0 <_svfiprintf_r+0x12c>
 800310e:	2300      	movs	r3, #0
 8003110:	200a      	movs	r0, #10
 8003112:	001a      	movs	r2, r3
 8003114:	3501      	adds	r5, #1
 8003116:	6063      	str	r3, [r4, #4]
 8003118:	7829      	ldrb	r1, [r5, #0]
 800311a:	1c6e      	adds	r6, r5, #1
 800311c:	3930      	subs	r1, #48	; 0x30
 800311e:	2909      	cmp	r1, #9
 8003120:	d903      	bls.n	800312a <_svfiprintf_r+0x1a6>
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0c5      	beq.n	80030b2 <_svfiprintf_r+0x12e>
 8003126:	9209      	str	r2, [sp, #36]	; 0x24
 8003128:	e7c3      	b.n	80030b2 <_svfiprintf_r+0x12e>
 800312a:	4342      	muls	r2, r0
 800312c:	0035      	movs	r5, r6
 800312e:	2301      	movs	r3, #1
 8003130:	1852      	adds	r2, r2, r1
 8003132:	e7f1      	b.n	8003118 <_svfiprintf_r+0x194>
 8003134:	ab07      	add	r3, sp, #28
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	003a      	movs	r2, r7
 800313a:	0021      	movs	r1, r4
 800313c:	4b10      	ldr	r3, [pc, #64]	; (8003180 <_svfiprintf_r+0x1fc>)
 800313e:	9803      	ldr	r0, [sp, #12]
 8003140:	e000      	b.n	8003144 <_svfiprintf_r+0x1c0>
 8003142:	bf00      	nop
 8003144:	9004      	str	r0, [sp, #16]
 8003146:	9b04      	ldr	r3, [sp, #16]
 8003148:	3301      	adds	r3, #1
 800314a:	d1d3      	bne.n	80030f4 <_svfiprintf_r+0x170>
 800314c:	89bb      	ldrh	r3, [r7, #12]
 800314e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003150:	065b      	lsls	r3, r3, #25
 8003152:	d400      	bmi.n	8003156 <_svfiprintf_r+0x1d2>
 8003154:	e72d      	b.n	8002fb2 <_svfiprintf_r+0x2e>
 8003156:	2001      	movs	r0, #1
 8003158:	4240      	negs	r0, r0
 800315a:	e72a      	b.n	8002fb2 <_svfiprintf_r+0x2e>
 800315c:	ab07      	add	r3, sp, #28
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	003a      	movs	r2, r7
 8003162:	0021      	movs	r1, r4
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <_svfiprintf_r+0x1fc>)
 8003166:	9803      	ldr	r0, [sp, #12]
 8003168:	f000 f87c 	bl	8003264 <_printf_i>
 800316c:	e7ea      	b.n	8003144 <_svfiprintf_r+0x1c0>
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	080037cf 	.word	0x080037cf
 8003174:	080037d5 	.word	0x080037d5
 8003178:	080037d9 	.word	0x080037d9
 800317c:	00000000 	.word	0x00000000
 8003180:	08002ec1 	.word	0x08002ec1

08003184 <_printf_common>:
 8003184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003186:	0015      	movs	r5, r2
 8003188:	9301      	str	r3, [sp, #4]
 800318a:	688a      	ldr	r2, [r1, #8]
 800318c:	690b      	ldr	r3, [r1, #16]
 800318e:	000c      	movs	r4, r1
 8003190:	9000      	str	r0, [sp, #0]
 8003192:	4293      	cmp	r3, r2
 8003194:	da00      	bge.n	8003198 <_printf_common+0x14>
 8003196:	0013      	movs	r3, r2
 8003198:	0022      	movs	r2, r4
 800319a:	602b      	str	r3, [r5, #0]
 800319c:	3243      	adds	r2, #67	; 0x43
 800319e:	7812      	ldrb	r2, [r2, #0]
 80031a0:	2a00      	cmp	r2, #0
 80031a2:	d001      	beq.n	80031a8 <_printf_common+0x24>
 80031a4:	3301      	adds	r3, #1
 80031a6:	602b      	str	r3, [r5, #0]
 80031a8:	6823      	ldr	r3, [r4, #0]
 80031aa:	069b      	lsls	r3, r3, #26
 80031ac:	d502      	bpl.n	80031b4 <_printf_common+0x30>
 80031ae:	682b      	ldr	r3, [r5, #0]
 80031b0:	3302      	adds	r3, #2
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	6822      	ldr	r2, [r4, #0]
 80031b6:	2306      	movs	r3, #6
 80031b8:	0017      	movs	r7, r2
 80031ba:	401f      	ands	r7, r3
 80031bc:	421a      	tst	r2, r3
 80031be:	d027      	beq.n	8003210 <_printf_common+0x8c>
 80031c0:	0023      	movs	r3, r4
 80031c2:	3343      	adds	r3, #67	; 0x43
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	1e5a      	subs	r2, r3, #1
 80031c8:	4193      	sbcs	r3, r2
 80031ca:	6822      	ldr	r2, [r4, #0]
 80031cc:	0692      	lsls	r2, r2, #26
 80031ce:	d430      	bmi.n	8003232 <_printf_common+0xae>
 80031d0:	0022      	movs	r2, r4
 80031d2:	9901      	ldr	r1, [sp, #4]
 80031d4:	9800      	ldr	r0, [sp, #0]
 80031d6:	9e08      	ldr	r6, [sp, #32]
 80031d8:	3243      	adds	r2, #67	; 0x43
 80031da:	47b0      	blx	r6
 80031dc:	1c43      	adds	r3, r0, #1
 80031de:	d025      	beq.n	800322c <_printf_common+0xa8>
 80031e0:	2306      	movs	r3, #6
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	682a      	ldr	r2, [r5, #0]
 80031e6:	68e1      	ldr	r1, [r4, #12]
 80031e8:	2500      	movs	r5, #0
 80031ea:	4003      	ands	r3, r0
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d103      	bne.n	80031f8 <_printf_common+0x74>
 80031f0:	1a8d      	subs	r5, r1, r2
 80031f2:	43eb      	mvns	r3, r5
 80031f4:	17db      	asrs	r3, r3, #31
 80031f6:	401d      	ands	r5, r3
 80031f8:	68a3      	ldr	r3, [r4, #8]
 80031fa:	6922      	ldr	r2, [r4, #16]
 80031fc:	4293      	cmp	r3, r2
 80031fe:	dd01      	ble.n	8003204 <_printf_common+0x80>
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	18ed      	adds	r5, r5, r3
 8003204:	2700      	movs	r7, #0
 8003206:	42bd      	cmp	r5, r7
 8003208:	d120      	bne.n	800324c <_printf_common+0xc8>
 800320a:	2000      	movs	r0, #0
 800320c:	e010      	b.n	8003230 <_printf_common+0xac>
 800320e:	3701      	adds	r7, #1
 8003210:	68e3      	ldr	r3, [r4, #12]
 8003212:	682a      	ldr	r2, [r5, #0]
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	42bb      	cmp	r3, r7
 8003218:	ddd2      	ble.n	80031c0 <_printf_common+0x3c>
 800321a:	0022      	movs	r2, r4
 800321c:	2301      	movs	r3, #1
 800321e:	9901      	ldr	r1, [sp, #4]
 8003220:	9800      	ldr	r0, [sp, #0]
 8003222:	9e08      	ldr	r6, [sp, #32]
 8003224:	3219      	adds	r2, #25
 8003226:	47b0      	blx	r6
 8003228:	1c43      	adds	r3, r0, #1
 800322a:	d1f0      	bne.n	800320e <_printf_common+0x8a>
 800322c:	2001      	movs	r0, #1
 800322e:	4240      	negs	r0, r0
 8003230:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003232:	2030      	movs	r0, #48	; 0x30
 8003234:	18e1      	adds	r1, r4, r3
 8003236:	3143      	adds	r1, #67	; 0x43
 8003238:	7008      	strb	r0, [r1, #0]
 800323a:	0021      	movs	r1, r4
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	3145      	adds	r1, #69	; 0x45
 8003240:	7809      	ldrb	r1, [r1, #0]
 8003242:	18a2      	adds	r2, r4, r2
 8003244:	3243      	adds	r2, #67	; 0x43
 8003246:	3302      	adds	r3, #2
 8003248:	7011      	strb	r1, [r2, #0]
 800324a:	e7c1      	b.n	80031d0 <_printf_common+0x4c>
 800324c:	0022      	movs	r2, r4
 800324e:	2301      	movs	r3, #1
 8003250:	9901      	ldr	r1, [sp, #4]
 8003252:	9800      	ldr	r0, [sp, #0]
 8003254:	9e08      	ldr	r6, [sp, #32]
 8003256:	321a      	adds	r2, #26
 8003258:	47b0      	blx	r6
 800325a:	1c43      	adds	r3, r0, #1
 800325c:	d0e6      	beq.n	800322c <_printf_common+0xa8>
 800325e:	3701      	adds	r7, #1
 8003260:	e7d1      	b.n	8003206 <_printf_common+0x82>
	...

08003264 <_printf_i>:
 8003264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003266:	b08b      	sub	sp, #44	; 0x2c
 8003268:	9206      	str	r2, [sp, #24]
 800326a:	000a      	movs	r2, r1
 800326c:	3243      	adds	r2, #67	; 0x43
 800326e:	9307      	str	r3, [sp, #28]
 8003270:	9005      	str	r0, [sp, #20]
 8003272:	9204      	str	r2, [sp, #16]
 8003274:	7e0a      	ldrb	r2, [r1, #24]
 8003276:	000c      	movs	r4, r1
 8003278:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800327a:	2a78      	cmp	r2, #120	; 0x78
 800327c:	d807      	bhi.n	800328e <_printf_i+0x2a>
 800327e:	2a62      	cmp	r2, #98	; 0x62
 8003280:	d809      	bhi.n	8003296 <_printf_i+0x32>
 8003282:	2a00      	cmp	r2, #0
 8003284:	d100      	bne.n	8003288 <_printf_i+0x24>
 8003286:	e0c1      	b.n	800340c <_printf_i+0x1a8>
 8003288:	2a58      	cmp	r2, #88	; 0x58
 800328a:	d100      	bne.n	800328e <_printf_i+0x2a>
 800328c:	e08c      	b.n	80033a8 <_printf_i+0x144>
 800328e:	0026      	movs	r6, r4
 8003290:	3642      	adds	r6, #66	; 0x42
 8003292:	7032      	strb	r2, [r6, #0]
 8003294:	e022      	b.n	80032dc <_printf_i+0x78>
 8003296:	0010      	movs	r0, r2
 8003298:	3863      	subs	r0, #99	; 0x63
 800329a:	2815      	cmp	r0, #21
 800329c:	d8f7      	bhi.n	800328e <_printf_i+0x2a>
 800329e:	f7fc ff3d 	bl	800011c <__gnu_thumb1_case_shi>
 80032a2:	0016      	.short	0x0016
 80032a4:	fff6001f 	.word	0xfff6001f
 80032a8:	fff6fff6 	.word	0xfff6fff6
 80032ac:	001ffff6 	.word	0x001ffff6
 80032b0:	fff6fff6 	.word	0xfff6fff6
 80032b4:	fff6fff6 	.word	0xfff6fff6
 80032b8:	003600a8 	.word	0x003600a8
 80032bc:	fff6009a 	.word	0xfff6009a
 80032c0:	00b9fff6 	.word	0x00b9fff6
 80032c4:	0036fff6 	.word	0x0036fff6
 80032c8:	fff6fff6 	.word	0xfff6fff6
 80032cc:	009e      	.short	0x009e
 80032ce:	0026      	movs	r6, r4
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	3642      	adds	r6, #66	; 0x42
 80032d4:	1d11      	adds	r1, r2, #4
 80032d6:	6019      	str	r1, [r3, #0]
 80032d8:	6813      	ldr	r3, [r2, #0]
 80032da:	7033      	strb	r3, [r6, #0]
 80032dc:	2301      	movs	r3, #1
 80032de:	e0a7      	b.n	8003430 <_printf_i+0x1cc>
 80032e0:	6808      	ldr	r0, [r1, #0]
 80032e2:	6819      	ldr	r1, [r3, #0]
 80032e4:	1d0a      	adds	r2, r1, #4
 80032e6:	0605      	lsls	r5, r0, #24
 80032e8:	d50b      	bpl.n	8003302 <_printf_i+0x9e>
 80032ea:	680d      	ldr	r5, [r1, #0]
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	2d00      	cmp	r5, #0
 80032f0:	da03      	bge.n	80032fa <_printf_i+0x96>
 80032f2:	232d      	movs	r3, #45	; 0x2d
 80032f4:	9a04      	ldr	r2, [sp, #16]
 80032f6:	426d      	negs	r5, r5
 80032f8:	7013      	strb	r3, [r2, #0]
 80032fa:	4b61      	ldr	r3, [pc, #388]	; (8003480 <_printf_i+0x21c>)
 80032fc:	270a      	movs	r7, #10
 80032fe:	9303      	str	r3, [sp, #12]
 8003300:	e01b      	b.n	800333a <_printf_i+0xd6>
 8003302:	680d      	ldr	r5, [r1, #0]
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	0641      	lsls	r1, r0, #25
 8003308:	d5f1      	bpl.n	80032ee <_printf_i+0x8a>
 800330a:	b22d      	sxth	r5, r5
 800330c:	e7ef      	b.n	80032ee <_printf_i+0x8a>
 800330e:	680d      	ldr	r5, [r1, #0]
 8003310:	6819      	ldr	r1, [r3, #0]
 8003312:	1d08      	adds	r0, r1, #4
 8003314:	6018      	str	r0, [r3, #0]
 8003316:	062e      	lsls	r6, r5, #24
 8003318:	d501      	bpl.n	800331e <_printf_i+0xba>
 800331a:	680d      	ldr	r5, [r1, #0]
 800331c:	e003      	b.n	8003326 <_printf_i+0xc2>
 800331e:	066d      	lsls	r5, r5, #25
 8003320:	d5fb      	bpl.n	800331a <_printf_i+0xb6>
 8003322:	680d      	ldr	r5, [r1, #0]
 8003324:	b2ad      	uxth	r5, r5
 8003326:	4b56      	ldr	r3, [pc, #344]	; (8003480 <_printf_i+0x21c>)
 8003328:	2708      	movs	r7, #8
 800332a:	9303      	str	r3, [sp, #12]
 800332c:	2a6f      	cmp	r2, #111	; 0x6f
 800332e:	d000      	beq.n	8003332 <_printf_i+0xce>
 8003330:	3702      	adds	r7, #2
 8003332:	0023      	movs	r3, r4
 8003334:	2200      	movs	r2, #0
 8003336:	3343      	adds	r3, #67	; 0x43
 8003338:	701a      	strb	r2, [r3, #0]
 800333a:	6863      	ldr	r3, [r4, #4]
 800333c:	60a3      	str	r3, [r4, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	db03      	blt.n	800334a <_printf_i+0xe6>
 8003342:	2204      	movs	r2, #4
 8003344:	6821      	ldr	r1, [r4, #0]
 8003346:	4391      	bics	r1, r2
 8003348:	6021      	str	r1, [r4, #0]
 800334a:	2d00      	cmp	r5, #0
 800334c:	d102      	bne.n	8003354 <_printf_i+0xf0>
 800334e:	9e04      	ldr	r6, [sp, #16]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00c      	beq.n	800336e <_printf_i+0x10a>
 8003354:	9e04      	ldr	r6, [sp, #16]
 8003356:	0028      	movs	r0, r5
 8003358:	0039      	movs	r1, r7
 800335a:	f7fc ff6f 	bl	800023c <__aeabi_uidivmod>
 800335e:	9b03      	ldr	r3, [sp, #12]
 8003360:	3e01      	subs	r6, #1
 8003362:	5c5b      	ldrb	r3, [r3, r1]
 8003364:	7033      	strb	r3, [r6, #0]
 8003366:	002b      	movs	r3, r5
 8003368:	0005      	movs	r5, r0
 800336a:	429f      	cmp	r7, r3
 800336c:	d9f3      	bls.n	8003356 <_printf_i+0xf2>
 800336e:	2f08      	cmp	r7, #8
 8003370:	d109      	bne.n	8003386 <_printf_i+0x122>
 8003372:	6823      	ldr	r3, [r4, #0]
 8003374:	07db      	lsls	r3, r3, #31
 8003376:	d506      	bpl.n	8003386 <_printf_i+0x122>
 8003378:	6863      	ldr	r3, [r4, #4]
 800337a:	6922      	ldr	r2, [r4, #16]
 800337c:	4293      	cmp	r3, r2
 800337e:	dc02      	bgt.n	8003386 <_printf_i+0x122>
 8003380:	2330      	movs	r3, #48	; 0x30
 8003382:	3e01      	subs	r6, #1
 8003384:	7033      	strb	r3, [r6, #0]
 8003386:	9b04      	ldr	r3, [sp, #16]
 8003388:	1b9b      	subs	r3, r3, r6
 800338a:	6123      	str	r3, [r4, #16]
 800338c:	9b07      	ldr	r3, [sp, #28]
 800338e:	0021      	movs	r1, r4
 8003390:	9300      	str	r3, [sp, #0]
 8003392:	9805      	ldr	r0, [sp, #20]
 8003394:	9b06      	ldr	r3, [sp, #24]
 8003396:	aa09      	add	r2, sp, #36	; 0x24
 8003398:	f7ff fef4 	bl	8003184 <_printf_common>
 800339c:	1c43      	adds	r3, r0, #1
 800339e:	d14c      	bne.n	800343a <_printf_i+0x1d6>
 80033a0:	2001      	movs	r0, #1
 80033a2:	4240      	negs	r0, r0
 80033a4:	b00b      	add	sp, #44	; 0x2c
 80033a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033a8:	3145      	adds	r1, #69	; 0x45
 80033aa:	700a      	strb	r2, [r1, #0]
 80033ac:	4a34      	ldr	r2, [pc, #208]	; (8003480 <_printf_i+0x21c>)
 80033ae:	9203      	str	r2, [sp, #12]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	6821      	ldr	r1, [r4, #0]
 80033b4:	ca20      	ldmia	r2!, {r5}
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	0608      	lsls	r0, r1, #24
 80033ba:	d516      	bpl.n	80033ea <_printf_i+0x186>
 80033bc:	07cb      	lsls	r3, r1, #31
 80033be:	d502      	bpl.n	80033c6 <_printf_i+0x162>
 80033c0:	2320      	movs	r3, #32
 80033c2:	4319      	orrs	r1, r3
 80033c4:	6021      	str	r1, [r4, #0]
 80033c6:	2710      	movs	r7, #16
 80033c8:	2d00      	cmp	r5, #0
 80033ca:	d1b2      	bne.n	8003332 <_printf_i+0xce>
 80033cc:	2320      	movs	r3, #32
 80033ce:	6822      	ldr	r2, [r4, #0]
 80033d0:	439a      	bics	r2, r3
 80033d2:	6022      	str	r2, [r4, #0]
 80033d4:	e7ad      	b.n	8003332 <_printf_i+0xce>
 80033d6:	2220      	movs	r2, #32
 80033d8:	6809      	ldr	r1, [r1, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	6022      	str	r2, [r4, #0]
 80033de:	0022      	movs	r2, r4
 80033e0:	2178      	movs	r1, #120	; 0x78
 80033e2:	3245      	adds	r2, #69	; 0x45
 80033e4:	7011      	strb	r1, [r2, #0]
 80033e6:	4a27      	ldr	r2, [pc, #156]	; (8003484 <_printf_i+0x220>)
 80033e8:	e7e1      	b.n	80033ae <_printf_i+0x14a>
 80033ea:	0648      	lsls	r0, r1, #25
 80033ec:	d5e6      	bpl.n	80033bc <_printf_i+0x158>
 80033ee:	b2ad      	uxth	r5, r5
 80033f0:	e7e4      	b.n	80033bc <_printf_i+0x158>
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	680d      	ldr	r5, [r1, #0]
 80033f6:	1d10      	adds	r0, r2, #4
 80033f8:	6949      	ldr	r1, [r1, #20]
 80033fa:	6018      	str	r0, [r3, #0]
 80033fc:	6813      	ldr	r3, [r2, #0]
 80033fe:	062e      	lsls	r6, r5, #24
 8003400:	d501      	bpl.n	8003406 <_printf_i+0x1a2>
 8003402:	6019      	str	r1, [r3, #0]
 8003404:	e002      	b.n	800340c <_printf_i+0x1a8>
 8003406:	066d      	lsls	r5, r5, #25
 8003408:	d5fb      	bpl.n	8003402 <_printf_i+0x19e>
 800340a:	8019      	strh	r1, [r3, #0]
 800340c:	2300      	movs	r3, #0
 800340e:	9e04      	ldr	r6, [sp, #16]
 8003410:	6123      	str	r3, [r4, #16]
 8003412:	e7bb      	b.n	800338c <_printf_i+0x128>
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	1d11      	adds	r1, r2, #4
 8003418:	6019      	str	r1, [r3, #0]
 800341a:	6816      	ldr	r6, [r2, #0]
 800341c:	2100      	movs	r1, #0
 800341e:	0030      	movs	r0, r6
 8003420:	6862      	ldr	r2, [r4, #4]
 8003422:	f000 f831 	bl	8003488 <memchr>
 8003426:	2800      	cmp	r0, #0
 8003428:	d001      	beq.n	800342e <_printf_i+0x1ca>
 800342a:	1b80      	subs	r0, r0, r6
 800342c:	6060      	str	r0, [r4, #4]
 800342e:	6863      	ldr	r3, [r4, #4]
 8003430:	6123      	str	r3, [r4, #16]
 8003432:	2300      	movs	r3, #0
 8003434:	9a04      	ldr	r2, [sp, #16]
 8003436:	7013      	strb	r3, [r2, #0]
 8003438:	e7a8      	b.n	800338c <_printf_i+0x128>
 800343a:	6923      	ldr	r3, [r4, #16]
 800343c:	0032      	movs	r2, r6
 800343e:	9906      	ldr	r1, [sp, #24]
 8003440:	9805      	ldr	r0, [sp, #20]
 8003442:	9d07      	ldr	r5, [sp, #28]
 8003444:	47a8      	blx	r5
 8003446:	1c43      	adds	r3, r0, #1
 8003448:	d0aa      	beq.n	80033a0 <_printf_i+0x13c>
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	079b      	lsls	r3, r3, #30
 800344e:	d415      	bmi.n	800347c <_printf_i+0x218>
 8003450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003452:	68e0      	ldr	r0, [r4, #12]
 8003454:	4298      	cmp	r0, r3
 8003456:	daa5      	bge.n	80033a4 <_printf_i+0x140>
 8003458:	0018      	movs	r0, r3
 800345a:	e7a3      	b.n	80033a4 <_printf_i+0x140>
 800345c:	0022      	movs	r2, r4
 800345e:	2301      	movs	r3, #1
 8003460:	9906      	ldr	r1, [sp, #24]
 8003462:	9805      	ldr	r0, [sp, #20]
 8003464:	9e07      	ldr	r6, [sp, #28]
 8003466:	3219      	adds	r2, #25
 8003468:	47b0      	blx	r6
 800346a:	1c43      	adds	r3, r0, #1
 800346c:	d098      	beq.n	80033a0 <_printf_i+0x13c>
 800346e:	3501      	adds	r5, #1
 8003470:	68e3      	ldr	r3, [r4, #12]
 8003472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	42ab      	cmp	r3, r5
 8003478:	dcf0      	bgt.n	800345c <_printf_i+0x1f8>
 800347a:	e7e9      	b.n	8003450 <_printf_i+0x1ec>
 800347c:	2500      	movs	r5, #0
 800347e:	e7f7      	b.n	8003470 <_printf_i+0x20c>
 8003480:	080037e0 	.word	0x080037e0
 8003484:	080037f1 	.word	0x080037f1

08003488 <memchr>:
 8003488:	b2c9      	uxtb	r1, r1
 800348a:	1882      	adds	r2, r0, r2
 800348c:	4290      	cmp	r0, r2
 800348e:	d101      	bne.n	8003494 <memchr+0xc>
 8003490:	2000      	movs	r0, #0
 8003492:	4770      	bx	lr
 8003494:	7803      	ldrb	r3, [r0, #0]
 8003496:	428b      	cmp	r3, r1
 8003498:	d0fb      	beq.n	8003492 <memchr+0xa>
 800349a:	3001      	adds	r0, #1
 800349c:	e7f6      	b.n	800348c <memchr+0x4>

0800349e <memcpy>:
 800349e:	2300      	movs	r3, #0
 80034a0:	b510      	push	{r4, lr}
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d100      	bne.n	80034a8 <memcpy+0xa>
 80034a6:	bd10      	pop	{r4, pc}
 80034a8:	5ccc      	ldrb	r4, [r1, r3]
 80034aa:	54c4      	strb	r4, [r0, r3]
 80034ac:	3301      	adds	r3, #1
 80034ae:	e7f8      	b.n	80034a2 <memcpy+0x4>

080034b0 <memmove>:
 80034b0:	b510      	push	{r4, lr}
 80034b2:	4288      	cmp	r0, r1
 80034b4:	d902      	bls.n	80034bc <memmove+0xc>
 80034b6:	188b      	adds	r3, r1, r2
 80034b8:	4298      	cmp	r0, r3
 80034ba:	d303      	bcc.n	80034c4 <memmove+0x14>
 80034bc:	2300      	movs	r3, #0
 80034be:	e007      	b.n	80034d0 <memmove+0x20>
 80034c0:	5c8b      	ldrb	r3, [r1, r2]
 80034c2:	5483      	strb	r3, [r0, r2]
 80034c4:	3a01      	subs	r2, #1
 80034c6:	d2fb      	bcs.n	80034c0 <memmove+0x10>
 80034c8:	bd10      	pop	{r4, pc}
 80034ca:	5ccc      	ldrb	r4, [r1, r3]
 80034cc:	54c4      	strb	r4, [r0, r3]
 80034ce:	3301      	adds	r3, #1
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d1fa      	bne.n	80034ca <memmove+0x1a>
 80034d4:	e7f8      	b.n	80034c8 <memmove+0x18>
	...

080034d8 <_free_r>:
 80034d8:	b570      	push	{r4, r5, r6, lr}
 80034da:	0005      	movs	r5, r0
 80034dc:	2900      	cmp	r1, #0
 80034de:	d010      	beq.n	8003502 <_free_r+0x2a>
 80034e0:	1f0c      	subs	r4, r1, #4
 80034e2:	6823      	ldr	r3, [r4, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	da00      	bge.n	80034ea <_free_r+0x12>
 80034e8:	18e4      	adds	r4, r4, r3
 80034ea:	0028      	movs	r0, r5
 80034ec:	f000 f918 	bl	8003720 <__malloc_lock>
 80034f0:	4a1d      	ldr	r2, [pc, #116]	; (8003568 <_free_r+0x90>)
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d105      	bne.n	8003504 <_free_r+0x2c>
 80034f8:	6063      	str	r3, [r4, #4]
 80034fa:	6014      	str	r4, [r2, #0]
 80034fc:	0028      	movs	r0, r5
 80034fe:	f000 f917 	bl	8003730 <__malloc_unlock>
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	42a3      	cmp	r3, r4
 8003506:	d908      	bls.n	800351a <_free_r+0x42>
 8003508:	6821      	ldr	r1, [r4, #0]
 800350a:	1860      	adds	r0, r4, r1
 800350c:	4283      	cmp	r3, r0
 800350e:	d1f3      	bne.n	80034f8 <_free_r+0x20>
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	1841      	adds	r1, r0, r1
 8003516:	6021      	str	r1, [r4, #0]
 8003518:	e7ee      	b.n	80034f8 <_free_r+0x20>
 800351a:	001a      	movs	r2, r3
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <_free_r+0x4e>
 8003522:	42a3      	cmp	r3, r4
 8003524:	d9f9      	bls.n	800351a <_free_r+0x42>
 8003526:	6811      	ldr	r1, [r2, #0]
 8003528:	1850      	adds	r0, r2, r1
 800352a:	42a0      	cmp	r0, r4
 800352c:	d10b      	bne.n	8003546 <_free_r+0x6e>
 800352e:	6820      	ldr	r0, [r4, #0]
 8003530:	1809      	adds	r1, r1, r0
 8003532:	1850      	adds	r0, r2, r1
 8003534:	6011      	str	r1, [r2, #0]
 8003536:	4283      	cmp	r3, r0
 8003538:	d1e0      	bne.n	80034fc <_free_r+0x24>
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	1841      	adds	r1, r0, r1
 8003540:	6011      	str	r1, [r2, #0]
 8003542:	6053      	str	r3, [r2, #4]
 8003544:	e7da      	b.n	80034fc <_free_r+0x24>
 8003546:	42a0      	cmp	r0, r4
 8003548:	d902      	bls.n	8003550 <_free_r+0x78>
 800354a:	230c      	movs	r3, #12
 800354c:	602b      	str	r3, [r5, #0]
 800354e:	e7d5      	b.n	80034fc <_free_r+0x24>
 8003550:	6821      	ldr	r1, [r4, #0]
 8003552:	1860      	adds	r0, r4, r1
 8003554:	4283      	cmp	r3, r0
 8003556:	d103      	bne.n	8003560 <_free_r+0x88>
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	1841      	adds	r1, r0, r1
 800355e:	6021      	str	r1, [r4, #0]
 8003560:	6063      	str	r3, [r4, #4]
 8003562:	6054      	str	r4, [r2, #4]
 8003564:	e7ca      	b.n	80034fc <_free_r+0x24>
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	2000014c 	.word	0x2000014c

0800356c <sbrk_aligned>:
 800356c:	b570      	push	{r4, r5, r6, lr}
 800356e:	4e0f      	ldr	r6, [pc, #60]	; (80035ac <sbrk_aligned+0x40>)
 8003570:	000d      	movs	r5, r1
 8003572:	6831      	ldr	r1, [r6, #0]
 8003574:	0004      	movs	r4, r0
 8003576:	2900      	cmp	r1, #0
 8003578:	d102      	bne.n	8003580 <sbrk_aligned+0x14>
 800357a:	f000 f8bf 	bl	80036fc <_sbrk_r>
 800357e:	6030      	str	r0, [r6, #0]
 8003580:	0029      	movs	r1, r5
 8003582:	0020      	movs	r0, r4
 8003584:	f000 f8ba 	bl	80036fc <_sbrk_r>
 8003588:	1c43      	adds	r3, r0, #1
 800358a:	d00a      	beq.n	80035a2 <sbrk_aligned+0x36>
 800358c:	2303      	movs	r3, #3
 800358e:	1cc5      	adds	r5, r0, #3
 8003590:	439d      	bics	r5, r3
 8003592:	42a8      	cmp	r0, r5
 8003594:	d007      	beq.n	80035a6 <sbrk_aligned+0x3a>
 8003596:	1a29      	subs	r1, r5, r0
 8003598:	0020      	movs	r0, r4
 800359a:	f000 f8af 	bl	80036fc <_sbrk_r>
 800359e:	1c43      	adds	r3, r0, #1
 80035a0:	d101      	bne.n	80035a6 <sbrk_aligned+0x3a>
 80035a2:	2501      	movs	r5, #1
 80035a4:	426d      	negs	r5, r5
 80035a6:	0028      	movs	r0, r5
 80035a8:	bd70      	pop	{r4, r5, r6, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	20000150 	.word	0x20000150

080035b0 <_malloc_r>:
 80035b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035b2:	2203      	movs	r2, #3
 80035b4:	1ccb      	adds	r3, r1, #3
 80035b6:	4393      	bics	r3, r2
 80035b8:	3308      	adds	r3, #8
 80035ba:	0006      	movs	r6, r0
 80035bc:	001f      	movs	r7, r3
 80035be:	2b0c      	cmp	r3, #12
 80035c0:	d232      	bcs.n	8003628 <_malloc_r+0x78>
 80035c2:	270c      	movs	r7, #12
 80035c4:	42b9      	cmp	r1, r7
 80035c6:	d831      	bhi.n	800362c <_malloc_r+0x7c>
 80035c8:	0030      	movs	r0, r6
 80035ca:	f000 f8a9 	bl	8003720 <__malloc_lock>
 80035ce:	4d32      	ldr	r5, [pc, #200]	; (8003698 <_malloc_r+0xe8>)
 80035d0:	682b      	ldr	r3, [r5, #0]
 80035d2:	001c      	movs	r4, r3
 80035d4:	2c00      	cmp	r4, #0
 80035d6:	d12e      	bne.n	8003636 <_malloc_r+0x86>
 80035d8:	0039      	movs	r1, r7
 80035da:	0030      	movs	r0, r6
 80035dc:	f7ff ffc6 	bl	800356c <sbrk_aligned>
 80035e0:	0004      	movs	r4, r0
 80035e2:	1c43      	adds	r3, r0, #1
 80035e4:	d11e      	bne.n	8003624 <_malloc_r+0x74>
 80035e6:	682c      	ldr	r4, [r5, #0]
 80035e8:	0025      	movs	r5, r4
 80035ea:	2d00      	cmp	r5, #0
 80035ec:	d14a      	bne.n	8003684 <_malloc_r+0xd4>
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	0029      	movs	r1, r5
 80035f2:	18e3      	adds	r3, r4, r3
 80035f4:	0030      	movs	r0, r6
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	f000 f880 	bl	80036fc <_sbrk_r>
 80035fc:	9b01      	ldr	r3, [sp, #4]
 80035fe:	4283      	cmp	r3, r0
 8003600:	d143      	bne.n	800368a <_malloc_r+0xda>
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	3703      	adds	r7, #3
 8003606:	1aff      	subs	r7, r7, r3
 8003608:	2303      	movs	r3, #3
 800360a:	439f      	bics	r7, r3
 800360c:	3708      	adds	r7, #8
 800360e:	2f0c      	cmp	r7, #12
 8003610:	d200      	bcs.n	8003614 <_malloc_r+0x64>
 8003612:	270c      	movs	r7, #12
 8003614:	0039      	movs	r1, r7
 8003616:	0030      	movs	r0, r6
 8003618:	f7ff ffa8 	bl	800356c <sbrk_aligned>
 800361c:	1c43      	adds	r3, r0, #1
 800361e:	d034      	beq.n	800368a <_malloc_r+0xda>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	19df      	adds	r7, r3, r7
 8003624:	6027      	str	r7, [r4, #0]
 8003626:	e013      	b.n	8003650 <_malloc_r+0xa0>
 8003628:	2b00      	cmp	r3, #0
 800362a:	dacb      	bge.n	80035c4 <_malloc_r+0x14>
 800362c:	230c      	movs	r3, #12
 800362e:	2500      	movs	r5, #0
 8003630:	6033      	str	r3, [r6, #0]
 8003632:	0028      	movs	r0, r5
 8003634:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003636:	6822      	ldr	r2, [r4, #0]
 8003638:	1bd1      	subs	r1, r2, r7
 800363a:	d420      	bmi.n	800367e <_malloc_r+0xce>
 800363c:	290b      	cmp	r1, #11
 800363e:	d917      	bls.n	8003670 <_malloc_r+0xc0>
 8003640:	19e2      	adds	r2, r4, r7
 8003642:	6027      	str	r7, [r4, #0]
 8003644:	42a3      	cmp	r3, r4
 8003646:	d111      	bne.n	800366c <_malloc_r+0xbc>
 8003648:	602a      	str	r2, [r5, #0]
 800364a:	6863      	ldr	r3, [r4, #4]
 800364c:	6011      	str	r1, [r2, #0]
 800364e:	6053      	str	r3, [r2, #4]
 8003650:	0030      	movs	r0, r6
 8003652:	0025      	movs	r5, r4
 8003654:	f000 f86c 	bl	8003730 <__malloc_unlock>
 8003658:	2207      	movs	r2, #7
 800365a:	350b      	adds	r5, #11
 800365c:	1d23      	adds	r3, r4, #4
 800365e:	4395      	bics	r5, r2
 8003660:	1aea      	subs	r2, r5, r3
 8003662:	429d      	cmp	r5, r3
 8003664:	d0e5      	beq.n	8003632 <_malloc_r+0x82>
 8003666:	1b5b      	subs	r3, r3, r5
 8003668:	50a3      	str	r3, [r4, r2]
 800366a:	e7e2      	b.n	8003632 <_malloc_r+0x82>
 800366c:	605a      	str	r2, [r3, #4]
 800366e:	e7ec      	b.n	800364a <_malloc_r+0x9a>
 8003670:	6862      	ldr	r2, [r4, #4]
 8003672:	42a3      	cmp	r3, r4
 8003674:	d101      	bne.n	800367a <_malloc_r+0xca>
 8003676:	602a      	str	r2, [r5, #0]
 8003678:	e7ea      	b.n	8003650 <_malloc_r+0xa0>
 800367a:	605a      	str	r2, [r3, #4]
 800367c:	e7e8      	b.n	8003650 <_malloc_r+0xa0>
 800367e:	0023      	movs	r3, r4
 8003680:	6864      	ldr	r4, [r4, #4]
 8003682:	e7a7      	b.n	80035d4 <_malloc_r+0x24>
 8003684:	002c      	movs	r4, r5
 8003686:	686d      	ldr	r5, [r5, #4]
 8003688:	e7af      	b.n	80035ea <_malloc_r+0x3a>
 800368a:	230c      	movs	r3, #12
 800368c:	0030      	movs	r0, r6
 800368e:	6033      	str	r3, [r6, #0]
 8003690:	f000 f84e 	bl	8003730 <__malloc_unlock>
 8003694:	e7cd      	b.n	8003632 <_malloc_r+0x82>
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	2000014c 	.word	0x2000014c

0800369c <_realloc_r>:
 800369c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800369e:	0007      	movs	r7, r0
 80036a0:	000e      	movs	r6, r1
 80036a2:	0014      	movs	r4, r2
 80036a4:	2900      	cmp	r1, #0
 80036a6:	d105      	bne.n	80036b4 <_realloc_r+0x18>
 80036a8:	0011      	movs	r1, r2
 80036aa:	f7ff ff81 	bl	80035b0 <_malloc_r>
 80036ae:	0005      	movs	r5, r0
 80036b0:	0028      	movs	r0, r5
 80036b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036b4:	2a00      	cmp	r2, #0
 80036b6:	d103      	bne.n	80036c0 <_realloc_r+0x24>
 80036b8:	f7ff ff0e 	bl	80034d8 <_free_r>
 80036bc:	0025      	movs	r5, r4
 80036be:	e7f7      	b.n	80036b0 <_realloc_r+0x14>
 80036c0:	f000 f83e 	bl	8003740 <_malloc_usable_size_r>
 80036c4:	9001      	str	r0, [sp, #4]
 80036c6:	4284      	cmp	r4, r0
 80036c8:	d803      	bhi.n	80036d2 <_realloc_r+0x36>
 80036ca:	0035      	movs	r5, r6
 80036cc:	0843      	lsrs	r3, r0, #1
 80036ce:	42a3      	cmp	r3, r4
 80036d0:	d3ee      	bcc.n	80036b0 <_realloc_r+0x14>
 80036d2:	0021      	movs	r1, r4
 80036d4:	0038      	movs	r0, r7
 80036d6:	f7ff ff6b 	bl	80035b0 <_malloc_r>
 80036da:	1e05      	subs	r5, r0, #0
 80036dc:	d0e8      	beq.n	80036b0 <_realloc_r+0x14>
 80036de:	9b01      	ldr	r3, [sp, #4]
 80036e0:	0022      	movs	r2, r4
 80036e2:	429c      	cmp	r4, r3
 80036e4:	d900      	bls.n	80036e8 <_realloc_r+0x4c>
 80036e6:	001a      	movs	r2, r3
 80036e8:	0031      	movs	r1, r6
 80036ea:	0028      	movs	r0, r5
 80036ec:	f7ff fed7 	bl	800349e <memcpy>
 80036f0:	0031      	movs	r1, r6
 80036f2:	0038      	movs	r0, r7
 80036f4:	f7ff fef0 	bl	80034d8 <_free_r>
 80036f8:	e7da      	b.n	80036b0 <_realloc_r+0x14>
	...

080036fc <_sbrk_r>:
 80036fc:	2300      	movs	r3, #0
 80036fe:	b570      	push	{r4, r5, r6, lr}
 8003700:	4d06      	ldr	r5, [pc, #24]	; (800371c <_sbrk_r+0x20>)
 8003702:	0004      	movs	r4, r0
 8003704:	0008      	movs	r0, r1
 8003706:	602b      	str	r3, [r5, #0]
 8003708:	f7fe f848 	bl	800179c <_sbrk>
 800370c:	1c43      	adds	r3, r0, #1
 800370e:	d103      	bne.n	8003718 <_sbrk_r+0x1c>
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d000      	beq.n	8003718 <_sbrk_r+0x1c>
 8003716:	6023      	str	r3, [r4, #0]
 8003718:	bd70      	pop	{r4, r5, r6, pc}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	20000154 	.word	0x20000154

08003720 <__malloc_lock>:
 8003720:	b510      	push	{r4, lr}
 8003722:	4802      	ldr	r0, [pc, #8]	; (800372c <__malloc_lock+0xc>)
 8003724:	f000 f814 	bl	8003750 <__retarget_lock_acquire_recursive>
 8003728:	bd10      	pop	{r4, pc}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	20000158 	.word	0x20000158

08003730 <__malloc_unlock>:
 8003730:	b510      	push	{r4, lr}
 8003732:	4802      	ldr	r0, [pc, #8]	; (800373c <__malloc_unlock+0xc>)
 8003734:	f000 f80d 	bl	8003752 <__retarget_lock_release_recursive>
 8003738:	bd10      	pop	{r4, pc}
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	20000158 	.word	0x20000158

08003740 <_malloc_usable_size_r>:
 8003740:	1f0b      	subs	r3, r1, #4
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	1f18      	subs	r0, r3, #4
 8003746:	2b00      	cmp	r3, #0
 8003748:	da01      	bge.n	800374e <_malloc_usable_size_r+0xe>
 800374a:	580b      	ldr	r3, [r1, r0]
 800374c:	18c0      	adds	r0, r0, r3
 800374e:	4770      	bx	lr

08003750 <__retarget_lock_acquire_recursive>:
 8003750:	4770      	bx	lr

08003752 <__retarget_lock_release_recursive>:
 8003752:	4770      	bx	lr

08003754 <_init>:
 8003754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375a:	bc08      	pop	{r3}
 800375c:	469e      	mov	lr, r3
 800375e:	4770      	bx	lr

08003760 <_fini>:
 8003760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003766:	bc08      	pop	{r3}
 8003768:	469e      	mov	lr, r3
 800376a:	4770      	bx	lr
