@ARTICLE{1364-1995,
  journal={IEEE Std 1364-1995},
  title={{IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language}},
  year={1996},
  pages={1-688},
  doi={10.1109/IEEESTD.1996.81542}
}

@ARTICLE{1364-2001,
  journal={IEEE Std 1364-2001},
  title={{IEEE Standard Verilog Hardware Description Language}},
  year={2001},
  pages={1-792},
  doi={10.1109/IEEESTD.2001.93352}
}

@ARTICLE{1364-2005,
  journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
  title={{IEEE Standard for Verilog Hardware Description Language}},
  year={2006},
  pages={1-590},
  doi={10.1109/IEEESTD.2006.99495}
}

@ARTICLE{1800-2005,
  journal={IEEE Std 1800-2005},
  title={{IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language}},
  year={2005},
  pages={1-648},
  doi={10.1109/IEEESTD.2005.97972}
}

@ARTICLE{1800-2009,
  journal={IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language - Redline}},
  year={2009},
  pages={1-1346},
}

@ARTICLE{1800-2012,
  journal={IEEE Std 1800-2012 (Revision of IEEE Std 1800-2009)},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}},
  year={2013},
  pages={1-1315},
  doi={10.1109/IEEESTD.2013.6469140}
}

@ARTICLE{1800-2017,
  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title={{IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}},
  year={2018},
  pages={1-1315},
  doi={10.1109/IEEESTD.2018.8299595}
}

@ARTICLE{1076-1987,
  journal={IEEE Std 1076-1987},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={1988},
  pages={1-218},
  abstract={Superseded by 1076-2002. IEEE standard VHDL language reference manual.},
  keywords={circuit CAD;context-free languages;integrated circuit testing;specification languages;standards;VLSI;very high scale integrated circuits;IEEE standard;VHSIC Hardware Description Language;VHDL;formal notation;electronic systems;development;verification;synthesis;testing;hardware designs;maintenance;modification;procurement;context-free syntax;semantic requirements;narrative rules;Backus-Naur Form;Design automation;Formal languages;Integrated circuit testing;Specification languages;Standards;Very-large-scale integration;Author: IEEE},
  doi={10.1109/IEEESTD.1988.122645},
  month={March},
  url={https://ieeexplore.ieee.org/document/26487}
}

@ARTICLE{1076-1993,
  journal={ANSI/IEEE Std 1076-1993},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={1994},
  pages={1-288},
  abstract={Aiding in the comprehension and use of IEEE VHDL, this unique product offers a comprehensive & reliable tutorial on VHDL - not available anywhere else. An enhancement to IEEE Std 1076-1993, the interactive tutorial is organized into four modules designed to incrementally add to the user's understanding of VHDL and it's applications. This hands-on tutorial shows clear links between the many levels and layers of VHDL and provides actual examples of VHDL implementation, making it an indispensible tool for VHDL product development and users.},
  keywords={IEEE Standards;Hardware;Design automation;Europe;North America;token ring;access method;data transmission;token ring networks;unshielded twisted pair cable;VHDL;Hardware design;Electronic systems;Computer languages},
  doi={10.1109/IEEESTD.1994.121433},
  month={June},
  url={https://ieeexplore.ieee.org/document/392561}
}

@ARTICLE{1076-2000,
  journal={IEEE Std 1076-2000},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2000},
  pages={1-300},
  abstract={VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notationintended for use in all phases of the creation of electronic systems. Because it is both machine read-able and human readable, it supports the development, verification, synthesis, and testing of hard-ware designs; the communication of hardware design data; and the maintenance, modification, andprocurement of hardware. Its primary audiences are the implementors of tools supporting the lan-guage and the advanced users of the language.},
  keywords={computer languages, electronic systems, hardware, hardware design, VHDL;IEEE Standards;Hardware;Consumer electronics;Patents;Very high speed integrated circuits;Hardware design languages;IEEE Std 1076;2000 Edition.pdf},
  doi={10.1109/IEEESTD.2000.92297},
  month={Dec},
  url={https://ieeexplore.ieee.org/document/893288}
}

@ARTICLE{1076-2002,
  journal={IEEE Std 1076-2002 (Revision of IEEE Std 1076, 2002 Edn)},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2002},
  pages={1-308},
  abstract={Replaced by 61691-1-1 Dual-logo document. Revision of the IEEE Std 1076, 2000 Edition Abstract: VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.},
  keywords={IEEE Standards;Hardware;Patents;Maintenance engineering;Design automation;Very high speed integrated circuits;computer languages;electronic systems;hardware;hardware design;VHDL},
  doi={10.1109/IEEESTD.2002.93614},
  month={May},
  url={https://ieeexplore.ieee.org/document/1003477}
}

@ARTICLE{1076-2008,
  journal={IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2009},
  pages={1-640},
  abstract={VHSIC hardware description language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.},
  keywords={hardware description languages;IEEE standard;VHDL language reference manual;VHSIC hardware description language;formal notation;electronic systems;IEEE Standards;Hardware design languages;Computer languages;1076-2008;computer languages;electronic systems;hardware;hardware design;VHDL},
  doi={10.1109/IEEESTD.2009.4772740},
  month={Jan},
  url={https://ieeexplore.ieee.org/document/4772740}
}

@ARTICLE{1076-2019,
  journal={IEEE Std 1076-2019},
  title={{IEEE Standard for VHDL Language Reference Manual}},
  year={2019},
  pages={1-673},
  abstract={VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. (This standard incorporates open source. See https://opensource.ieee.org/vasg/Packages)},
  keywords={IEEE Standards;VHDL;Hardware design languages;Computer languages;computer languages;electronic systems;hardware;hardware design;IEEE 1076(TM);VHDL},
  doi={10.1109/IEEESTD.2019.8938196},
  month={Dec},
  url={https://ieeexplore.ieee.org/document/8938196}
}

@ARTICLE{1076.1-1999,
  journal={IEEE Std 1076.1-1999},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={1999},
  pages={1-314},
  doi={10.1109/IEEESTD.1999.90578}
}

@ARTICLE{1076.1-2007,
  journal={IEEE Std 1076.1-2007 (Revision of IEEE Std 1076.1-1999)},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={2007},
  pages={1-348},
  doi={10.1109/IEEESTD.2007.4384309}
}

@ARTICLE{1076.1-2017,
  journal={IEEE Std 1076.1-2017 (Revision of IEEE Std 1076.1-2007)},
  title={{IEEE Standard VHDL Analog and Mixed-Signal Extensions}},
  year={2018},
  pages={1-672},
  doi={10.1109/IEEESTD.2018.8267464},
  url={https://ieeexplore.ieee.org/document/8267464}
 }

%Standard
@misc{wishboneb4,
  title = {{Wishbone B4, WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores}},
  author = {{OpenCores Organization}},
  year  = {2010},
}

@online{amba-spec,
  author = {{ARM Limited}},
  title = {{AMBA Specification (Rev. 4)}},
  url = {https://www.arm.com/products/silicon-ip-system/embedded-system-design/amba-specifications},
  year = 2010,
}
