{"Source Block": ["serv/rtl/serv_regfile.v@26:51@HdlStmProcess", "   reg \t     rs1;\n   reg \t     rs2;\n   reg \t     rs1_r;\n\n   wire [1:0] wdata = {i_rd, rd_r};\n   always @(posedge i_clk) begin\n      rd_r <= i_rd;\n      if (i_rs_en)\n\twcnt <= wcnt + 1;\n\n      if (i_go)\n\trcnt <= 5'd0;\n      else\n\trcnt <= rcnt + 4'd1;\n      if (rs1_en) begin\n\t rs1 <= rdata[1];\n      end else begin\n\t rs2 <= rdata[1];\n      end\n      rs1_r <= rs1_tmp;\n   end\n\n   wire rs1_tmp = (rs1_en ? rdata[0] : rs1);\n\n   assign o_rs1 = (|i_rs1_addr) & rs1_r;\n   assign o_rs2 = (|i_rs2_addr) & (rs1_en ? rs2 : rdata[0]);\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[45, "      if (i_rst) begin\n"], [45, "\t wcnt <= 5'd0;\n"], [45, "      end\n"]]}}