# Kernelæäº¤æµç¨‹è¿½è¸ª (5/5) - å…³é”®æ•°æ®ç»“æ„è¯¦è§£

**èŒƒå›´**: å®Œæ•´çš„æ•°æ®ç»“æ„å®šä¹‰å’Œè¯´æ˜  
**ä»£ç è·¯å¾„**: è·¨è¶Šå¤šä¸ªæ¨¡å—  
**ç›®çš„**: ä½œä¸ºæ•°æ®ç»“æ„å‚è€ƒæ‰‹å†Œ

---

## ğŸ“‹ æ–‡æ¡£è¯´æ˜

æœ¬æ–‡æ¡£è¯¦ç»†åˆ—å‡ºkernelæäº¤æµç¨‹ä¸­æ¶‰åŠçš„æ‰€æœ‰å…³é”®æ•°æ®ç»“æ„ï¼ŒåŒ…æ‹¬ï¼š
1. AQL Packetæ ¼å¼
2. Queueç›¸å…³ç»“æ„
3. Processå’ŒDeviceç»“æ„
4. MESç›¸å…³ç»“æ„
5. Contextå’ŒEntityç»“æ„

---

## 1ï¸âƒ£ AQL (Architected Queuing Language) æ•°æ®ç»“æ„

### 1.1 AQL Dispatch Packet (64å­—èŠ‚)

**è§„èŒƒ**: HSA 1.2æ ‡å‡†  
**ç”¨é€”**: Kernelå¯åŠ¨å‘½ä»¤

```c
typedef struct hsa_kernel_dispatch_packet_s {
    // [Byte 0-1] Header
    uint16_t header;
    /*
     * Packetç±»å‹ (bits 0-7):
     *   0: Invalid
     *   1: Kernel Dispatch  â† æœ€å¸¸ç”¨
     *   2: Barrier-AND
     *   3: Barrier-OR
     *   4: Agent Dispatch
     * 
     * Barrier bit (bit 8):
     *   0: ä¸ç­‰å¾…å‰é¢çš„packet
     *   1: ç­‰å¾…å‰é¢çš„packetå®Œæˆ
     * 
     * Acquire fence scope (bits 9-10):
     *   0: No fence
     *   1: Agent scope
     *   2: System scope  â† å¸¸ç”¨
     * 
     * Release fence scope (bits 11-12):
     *   0: No fence
     *   1: Agent scope
     *   2: System scope  â† å¸¸ç”¨
     */
    
    // [Byte 2-3] Setup
    uint16_t setup;
    /*
     * ä½16ä½: workgroup_size_xç»´åº¦ (bits 0-15)
     * é«˜16ä½: workgroup_size_yç»´åº¦ (éœ€è¦å·¦ç§»16ä½)
     */
    
    // [Byte 4-9] Workgroup size
    uint16_t workgroup_size_x;      // Workgroup Xç»´åº¦
    uint16_t workgroup_size_y;      // Workgroup Yç»´åº¦
    uint16_t workgroup_size_z;      // Workgroup Zç»´åº¦
    
    // [Byte 10-11] Reserved
    uint16_t reserved0;
    
    // [Byte 12-23] Grid size (å…¨å±€å¤§å°)
    uint32_t grid_size_x;           // Grid Xç»´åº¦ = blocks_x * workgroup_size_x
    uint32_t grid_size_y;           // Grid Yç»´åº¦
    uint32_t grid_size_z;           // Grid Zç»´åº¦
    
    // [Byte 24-27] Private segment size
    uint32_t private_segment_size;  // æ¯ä¸ªwork-itemçš„ç§æœ‰å†…å­˜å¤§å°
    
    // [Byte 28-31] Group segment size
    uint32_t group_segment_size;    // æ¯ä¸ªworkgroupçš„å…±äº«å†…å­˜å¤§å°ï¼ˆLDSï¼‰
    
    // [Byte 32-39] Kernel object address
    uint64_t kernel_object;         // Kernelä»£ç çš„GPUåœ°å€
    
    // [Byte 40-47] Kernarg address
    uint64_t kernarg_address;       // Kernelå‚æ•°bufferçš„GPUåœ°å€
    
    // [Byte 48-55] Reserved
    uint64_t reserved1;
    
    // [Byte 56-63] Completion signal
    hsa_signal_t completion_signal; // å®Œæˆä¿¡å·ï¼ˆç”¨äºåŒæ­¥ï¼‰
    
} hsa_kernel_dispatch_packet_t;
```

**Headerå­—æ®µè¯¦è§£**:
```c
// Headerçš„å¸¸è§å€¼ï¼š0x1402
#define HSA_PACKET_TYPE_KERNEL_DISPATCH 1

uint16_t header = 
    (HSA_PACKET_TYPE_KERNEL_DISPATCH << 0) |   // bits 0-7: type=1
    (1 << 8) |                                  // bit 8: barrier=1
    (HSA_FENCE_SCOPE_SYSTEM << 9) |            // bits 9-10: acquire=2
    (HSA_FENCE_SCOPE_SYSTEM << 11);            // bits 11-12: release=2

// ç»“æœ: 0x1402
// äºŒè¿›åˆ¶: 0001 0100 0000 0010
//         ^^^^ ^^   ^^   ^^^^
//         |    |    |    type (1)
//         |    |    acquire (2)
//         |    release (2)
//         barrier (1)
```

**ç¤ºä¾‹: å¯åŠ¨ä¸€ä¸ª256x1x1çš„kernel, æ¯ä¸ªblock 64ä¸ªthread**:
```c
hsa_kernel_dispatch_packet_t packet = {
    .header = 0x1402,                  // Type=1, Barrier, System fence
    .setup = 64,                       // workgroup_size_x = 64
    .workgroup_size_x = 64,
    .workgroup_size_y = 1,
    .workgroup_size_z = 1,
    .grid_size_x = 16384,              // 256 blocks * 64 threads = 16384
    .grid_size_y = 1,
    .grid_size_z = 1,
    .private_segment_size = 0,         // æ— ç§æœ‰å†…å­˜
    .group_segment_size = 4096,        // 4KB LDS (shared memory)
    .kernel_object = 0x7f8000040000,   // Kernelä»£ç åœ°å€
    .kernarg_address = 0x7f8000050000, // Kernelå‚æ•°åœ°å€
    .completion_signal = {.handle = 0x7f8000060000},
};
```

### 1.2 AQL Queueç»“æ„

**æ–‡ä»¶**: `ROCm_keyDriver/rocm-systems/projects/rocr-runtime/runtime/hsa-runtime/inc/hsa.h`

```c
typedef struct hsa_queue_s {
    // æ ‡å‡†HSAå­—æ®µ
    hsa_queue_type32_t type;           // Queueç±»å‹
    uint32_t features;                  // ç‰¹æ€§æ ‡å¿—
    
    // Doorbell signal
    hsa_signal_t doorbell_signal;       // Doorbell signal handle
    
    // Queueå¤§å°
    uint32_t size;                      // Queueä¸­packetçš„æ•°é‡ï¼ˆ2çš„å¹‚ï¼‰
    uint32_t reserved1;
    
    // Queue ID
    uint64_t id;                        // Queueå”¯ä¸€æ ‡è¯†
    
} hsa_queue_t;
```

**AMDæ‰©å±•çš„Queueç»“æ„**:
```c
typedef struct amd_queue_s {
    // ç»§æ‰¿HSAæ ‡å‡†å­—æ®µ
    hsa_queue_t hsa_queue;
    
    // è¯»å†™æŒ‡é’ˆï¼ˆåœ¨ç”¨æˆ·ç©ºé—´ï¼‰
    volatile uint64_t write_dispatch_id;   // å†™æŒ‡é’ˆï¼ˆè½¯ä»¶æ›´æ–°ï¼‰
    volatile uint64_t read_dispatch_id;    // è¯»æŒ‡é’ˆï¼ˆç¡¬ä»¶æ›´æ–°ï¼‰
    
    // Queueå†…å­˜
    uint64_t base_address;              // Packetæ•°ç»„åŸºåœ°å€
    
    // æ‰©å±•å±æ€§
    volatile uint32_t* queue_properties;
    uint64_t reserved[2];
    
} amd_queue_t;
```

### 1.3 AQL Signal

```c
typedef struct hsa_signal_s {
    uint64_t handle;                    // Signalçš„å†…å­˜åœ°å€
} hsa_signal_t;

// Signalå€¼ç±»å‹
typedef int64_t hsa_signal_value_t;

// Signalæ“ä½œ
hsa_signal_value_t hsa_signal_load_relaxed(hsa_signal_t signal);
void hsa_signal_store_relaxed(hsa_signal_t signal, hsa_signal_value_t value);
hsa_signal_value_t hsa_signal_wait_acquire(hsa_signal_t signal,
                                            hsa_signal_condition_t condition,
                                            hsa_signal_value_t compare_value,
                                            uint64_t timeout_hint,
                                            hsa_wait_state_t wait_state_hint);
```

---

## 2ï¸âƒ£ KFD (Kernel Fusion Driver) æ•°æ®ç»“æ„

### 2.1 kfd_ioctl_create_queue_args

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/include/uapi/linux/kfd_ioctl.h`

```c
// ç”¨æˆ·ç©ºé—´ä¼ é€’ç»™KFDçš„queueåˆ›å»ºå‚æ•°
struct kfd_ioctl_create_queue_args {
    // Queueå†…å­˜åœ°å€
    uint64_t ring_base_address;        // QueueåŸºåœ°å€ï¼ˆç”¨æˆ·ç©ºé—´åˆ†é…ï¼‰
    
    // è¯»å†™æŒ‡é’ˆåœ°å€
    uint64_t write_pointer_address;    // å†™æŒ‡é’ˆåœ°å€
    uint64_t read_pointer_address;     // è¯»æŒ‡é’ˆåœ°å€
    
    // Doorbellä¿¡æ¯
    uint64_t doorbell_offset;          // OUT: KFDè¿”å›çš„doorbellåç§»
    
    // Queueå¤§å°å’Œç±»å‹
    uint32_t ring_size;                // Queueå¤§å°ï¼ˆå­—èŠ‚ï¼‰
    uint32_t gpu_id;                   // GPU ID
    uint32_t queue_type;               // Queueç±»å‹ï¼ˆè§ä¸‹é¢çš„æšä¸¾ï¼‰
    uint32_t queue_percentage;         // Queueä¼˜å…ˆçº§ç™¾åˆ†æ¯”ï¼ˆ0-100ï¼‰
    uint32_t queue_priority;           // ä¼˜å…ˆçº§çº§åˆ«
    
    // EOP (End Of Pipe) buffer
    uint64_t eop_buffer_address;       // EOP bufferåœ°å€
    uint64_t eop_buffer_size;          // EOP bufferå¤§å°
    
    // Contextä¿å­˜æ¢å¤
    uint64_t ctx_save_restore_address; // Contextä¿å­˜æ¢å¤åŒºåŸŸåœ°å€
    uint32_t ctx_save_restore_size;    // Contextä¿å­˜æ¢å¤åŒºåŸŸå¤§å°
    uint32_t ctl_stack_size;           // æ§åˆ¶æ ˆå¤§å°
    
    // Queue ID
    uint32_t queue_id;                 // OUT: KFDè¿”å›çš„queue ID
    
    // CU masking
    uint32_t num_cu_mask;              // CU maskæ•°é‡
    uint64_t cu_mask_ptr;              // CU maskæŒ‡é’ˆ
};
```

**Queueç±»å‹æšä¸¾**:
```c
enum kfd_queue_type {
    KFD_IOC_QUEUE_TYPE_COMPUTE = 0,         // Compute queue (æ—§å¼)
    KFD_IOC_QUEUE_TYPE_SDMA,                // SDMA queue (å†…å­˜æ‹·è´)
    KFD_IOC_QUEUE_TYPE_COMPUTE_AQL,         // Compute AQL queue â† å¸¸ç”¨
    KFD_IOC_QUEUE_TYPE_SDMA_XGMI,           // SDMA XGMI queue
};
```

### 2.2 kfd_process - è¿›ç¨‹å¯¹è±¡

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_priv.h`

```c
struct kfd_process {
    // å¼•ç”¨è®¡æ•°å’Œç”Ÿå‘½å‘¨æœŸ
    struct kref ref;
    struct work_struct release_work;
    
    // è¿›ç¨‹æ ‡è¯†
    struct mm_struct *mm;              // Linuxå†…å­˜ç®¡ç†ç»“æ„
    struct pid *lead_thread;           // ä¸»çº¿ç¨‹PID
    uint32_t pasid;                    // Process Address Space ID
    
    // åŒæ­¥
    struct mutex mutex;
    
    // Queueç®¡ç†
    struct process_queue_manager pqm;  // Process Queue Manager
    
    // è®¾å¤‡åˆ—è¡¨ï¼ˆå¤šGPUæ”¯æŒï¼‰
    struct list_head per_device_data;  // kfd_process_deviceåˆ—è¡¨
    size_t n_pdds;                     // è®¾å¤‡æ•°é‡
    
    // å†…å­˜ç®¡ç†
    struct kfd_process_device *pdds[MAX_GPU_INSTANCE];
    
    // è°ƒè¯•å’Œäº‹ä»¶
    bool debug_trap_enabled;
    struct kfd_event_waiter event_waiter;
    
    // ç»Ÿè®¡ä¿¡æ¯
    bool signal_event_limit_reached;
    
    // ... å…¶ä»–å­—æ®µ
};
```

### 2.3 queue - KFDå†…æ ¸Queueå¯¹è±¡

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_priv.h`

```c
struct queue {
    // é“¾è¡¨èŠ‚ç‚¹
    struct list_head list;
    
    // MQD (Memory Queue Descriptor)
    void *mqd;                         // MQD CPUæŒ‡é’ˆ
    struct kfd_mem_obj *mqd_mem_obj;   // MQDå†…å­˜å¯¹è±¡
    uint64_t gart_mqd_addr;            // MQDçš„GARTåœ°å€
    
    // Queueå±æ€§
    struct queue_properties properties;
    
    // æ‰€å±å¯¹è±¡
    struct kfd_node *device;           // GPUè®¾å¤‡
    struct kfd_process *process;       // æ‰€å±è¿›ç¨‹
    
    // Doorbell
    uint32_t doorbell_id;              // Doorbell ID
    
    // Gangè°ƒåº¦ï¼ˆæ–°æ¶æ„ï¼‰
    uint64_t gang_ctx_gpu_addr;        // Gang context GPUåœ°å€
    void *gang_ctx_cpu_ptr;            // Gang context CPUæŒ‡é’ˆ
    
    // å…¶ä»–
    uint64_t tma_addr;                 // TMAåœ°å€
    
    // ... å…¶ä»–å­—æ®µ
};
```

### 2.4 queue_properties - Queueå±æ€§

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_priv.h`

```c
struct queue_properties {
    // Queueç±»å‹å’Œæ ¼å¼
    enum kfd_queue_type type;          // Queueç±»å‹
    enum kfd_queue_format format;      // Queueæ ¼å¼
    
    // Queueå†…å­˜
    uint64_t queue_address;            // QueueåŸºåœ°å€
    uint64_t queue_size;               // Queueå¤§å°
    uint32_t queue_id;                 // Queue ID
    
    // è¯»å†™æŒ‡é’ˆ
    uint32_t *read_ptr;                // è¯»æŒ‡é’ˆåœ°å€
    uint32_t *write_ptr;               // å†™æŒ‡é’ˆåœ°å€
    
    // Doorbell
    uint32_t doorbell_off;             // Doorbellåç§»
    void __iomem *doorbell_ptr;        // DoorbellæŒ‡é’ˆï¼ˆå†…æ ¸ç©ºé—´ï¼‰
    
    // EOP buffer
    uint64_t eop_ring_buffer_address;
    uint32_t eop_ring_buffer_size;
    
    // Contextä¿å­˜æ¢å¤
    uint64_t ctx_save_restore_area_address;
    uint32_t ctx_save_restore_area_size;
    uint32_t ctl_stack_size;
    
    // ä¼˜å…ˆçº§
    enum kfd_queue_priority priority;
    unsigned int queue_percent;
    
    // è¿›ç¨‹ä¿¡æ¯
    struct kfd_process *process;
    struct kfd_node *dev;
    
    // CU masking
    uint32_t *cu_mask;
    
    // å…¶ä»–
    bool is_interop;
    bool is_gws;
    bool is_active;
    
    // ... å…¶ä»–å­—æ®µ
};
```

---

## 3ï¸âƒ£ MES (Micro-Engine Scheduler) æ•°æ®ç»“æ„

### 3.1 mes_add_queue_input

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_mes.h`

```c
struct mes_add_queue_input {
    // Processä¿¡æ¯
    uint32_t process_id;               // Process ID (PASID)
    uint64_t page_table_base_addr;     // é¡µè¡¨åŸºåœ°å€
    uint64_t process_va_start;         // è¿›ç¨‹è™šæ‹Ÿåœ°å€èµ·å§‹
    uint64_t process_va_end;           // è¿›ç¨‹è™šæ‹Ÿåœ°å€ç»“æŸ
    uint64_t process_quantum;          // è¿›ç¨‹æ—¶é—´ç‰‡ï¼ˆçº³ç§’ï¼‰
    uint64_t process_context_addr;     // è¿›ç¨‹contextåœ°å€
    
    // Gangè°ƒåº¦ä¿¡æ¯
    uint64_t gang_context_addr;        // Gang contextåœ°å€
    uint32_t inprocess_gang_priority;  // Gangå†…éƒ¨ä¼˜å…ˆçº§
    uint32_t gang_global_priority_level; // Gangå…¨å±€ä¼˜å…ˆçº§
    
    // Queueä¿¡æ¯
    uint32_t queue_type;               // Queueç±»å‹
    uint64_t mqd_addr;                 // MQD GPUåœ°å€
    uint64_t wptr_addr;                // å†™æŒ‡é’ˆåœ°å€
    uint64_t rptr_addr;                // è¯»æŒ‡é’ˆåœ°å€
    uint32_t queue_size;               // Queueå¤§å°
    uint64_t doorbell_offset;          // Doorbellåç§»
    uint64_t page_table_base_va;       // é¡µè¡¨åŸºè™šæ‹Ÿåœ°å€
    
    // GDS (Global Data Share)
    uint32_t gds_base;
    uint32_t gds_size;
    uint32_t gws_base;
    uint32_t gws_size;
    uint32_t oa_mask;
    
    // Trap handler
    uint64_t tba_addr;                 // Trap Base Address
    uint64_t tma_addr;                 // Trap Memory Address
    
    // æ ‡å¿—
    bool is_kfd_process;
    bool is_aql_queue;
    bool skip_process_ctx_clear;
    bool is_tmz_queue;
};
```

### 3.2 MESAPI__ADD_QUEUE Packet

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_mes.h`

```c
// MES API packetç»“æ„ï¼ˆæäº¤ç»™MESç¡¬ä»¶ï¼‰
union MESAPI__ADD_QUEUE {
    struct {
        // Header
        union MES_API_HEADER header;   // 4 DWords
        
        // Processä¿¡æ¯ï¼ˆä¸mes_add_queue_inputå¯¹åº”ï¼‰
        uint32_t process_id;
        uint64_t page_table_base_addr;
        uint64_t process_va_start;
        uint64_t process_va_end;
        uint64_t process_quantum;
        uint64_t process_context_addr;
        
        // Gangä¿¡æ¯
        uint64_t gang_context_addr;
        uint32_t inprocess_gang_priority;
        uint32_t gang_global_priority_level;
        
        // Queueä¿¡æ¯
        uint32_t queue_type;
        uint64_t mqd_addr;
        uint64_t wptr_addr;
        uint32_t queue_size;
        uint64_t doorbell_offset;
        
        // GDS
        uint32_t gds_base;
        uint32_t gds_size;
        uint32_t gws_base;
        uint32_t gws_size;
        uint32_t oa_mask;
        
        // Trap
        uint64_t trap_handler_addr;
        uint64_t tma_addr;
        
        // æ ‡å¿—
        uint32_t is_kfd_process;
        uint32_t is_aql_queue;
        uint32_t is_tmz_queue;
        
        // Reserved
        uint32_t reserved[10];
        
        // API statusï¼ˆMESå¡«å……è¿”å›ï¼‰
        struct MES_API_STATUS api_status;
    };
    
    // ç¡®ä¿packetå¤§å°
    uint32_t max_dwords[API_FRAME_SIZE_IN_DWORDS];
};
```

### 3.3 MES Queueç±»å‹

```c
enum mes_queue_type {
    MES_QUEUE_TYPE_GFX,
    MES_QUEUE_TYPE_COMPUTE,
    MES_QUEUE_TYPE_COMPUTE_AQL,        // Compute AQL
    MES_QUEUE_TYPE_SDMA,
    MES_QUEUE_TYPE_SDMA_XGMI,
};
```

---

## 4ï¸âƒ£ AMDGPU Driveræ•°æ®ç»“æ„

### 4.1 amdgpu_ring - Ringç»“æ„

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_ring.h`

```c
struct amdgpu_ring {
    struct amdgpu_device *adev;        // è®¾å¤‡å¯¹è±¡
    
    // Ringç±»å‹
    enum amdgpu_ring_type type;        // Ringç±»å‹
    char name[16];                     // Ringåç§°
    
    // Ringå†…å­˜
    struct amdgpu_bo *ring_obj;        // Ring bufferå¯¹è±¡
    volatile uint32_t *ring;           // Ring buffer CPUåœ°å€
    uint64_t gpu_addr;                 // Ring buffer GPUåœ°å€
    uint32_t *ring_ptr_mask;           // RingæŒ‡é’ˆæ©ç 
    
    // RingæŒ‡é’ˆ
    uint32_t wptr;                     // å†™æŒ‡é’ˆ
    uint32_t wptr_old;                 // æ—§çš„å†™æŒ‡é’ˆ
    unsigned wptr_offs;                // å†™æŒ‡é’ˆåç§»
    
    // Ringå¤§å°
    u64 ring_size;                     // Ringå¤§å°ï¼ˆå­—èŠ‚ï¼‰
    u32 buf_mask;                      // Bufferæ©ç 
    
    // Doorbell
    bool use_doorbell;                 // æ˜¯å¦ä½¿ç”¨doorbell
    unsigned doorbell_index;           // Doorbellç´¢å¼•
    
    // å‡½æ•°æŒ‡é’ˆ
    const struct amdgpu_ring_funcs *funcs;
    
    // è°ƒåº¦å™¨
    struct drm_gpu_scheduler sched;    // GPUè°ƒåº¦å™¨
    
    // å…¶ä»–
    bool ready;
    atomic_t fence_drv_seq;
    
    // ... å…¶ä»–å­—æ®µ
};
```

### 4.2 amdgpu_ring_funcs - Ringå‡½æ•°æŒ‡é’ˆ

```c
struct amdgpu_ring_funcs {
    enum amdgpu_ring_type type;        // Ringç±»å‹
    uint32_t align_mask;
    u32 nop;                           // NOPå‘½ä»¤
    
    // æŒ‡é’ˆæ“ä½œ
    uint64_t (*get_rptr)(struct amdgpu_ring *ring);
    uint64_t (*get_wptr)(struct amdgpu_ring *ring);
    void (*set_wptr)(struct amdgpu_ring *ring);
    
    // Packetå‘é€
    void (*emit_ib)(struct amdgpu_ring *ring,
                   struct amdgpu_ib *ib,
                   unsigned vmid,
                   bool ctx_switch);
    void (*emit_fence)(struct amdgpu_ring *ring,
                      uint64_t addr,
                      uint64_t seq,
                      unsigned flags);
    
    // æµ‹è¯•
    int (*test_ring)(struct amdgpu_ring *ring);
    int (*test_ib)(struct amdgpu_ring *ring, long timeout);
    
    // å…¶ä»–
    void (*insert_nop)(struct amdgpu_ring *ring, uint32_t count);
    void (*emit_wreg)(struct amdgpu_ring *ring, uint32_t reg, uint32_t val);
    
    // ... å…¶ä»–å‡½æ•°æŒ‡é’ˆ
};
```

### 4.3 Ringç±»å‹æšä¸¾

```c
enum amdgpu_ring_type {
    AMDGPU_RING_TYPE_GFX = 0,         // Graphics ring
    AMDGPU_RING_TYPE_COMPUTE,         // Compute ring
    AMDGPU_RING_TYPE_SDMA,            // SDMA ring
    AMDGPU_RING_TYPE_UVD,             // Video decode
    AMDGPU_RING_TYPE_VCE,             // Video encode
    AMDGPU_RING_TYPE_KIQ,             // Kernel interface queue
    AMDGPU_RING_TYPE_MES,             // MES ring â† MESç®¡ç†å‘½ä»¤
    AMDGPU_RING_TYPE_VCN_DEC,
    AMDGPU_RING_TYPE_VCN_ENC,
    AMDGPU_RING_TYPE_VCN_JPEG,
    // ... å…¶ä»–ç±»å‹
};
```

---

## 5ï¸âƒ£ Contextå’ŒEntityæ•°æ®ç»“æ„

### 5.1 amdgpu_ctx - Contextç»“æ„

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_ctx.h`

```c
struct amdgpu_ctx {
    struct kref refcount;
    struct amdgpu_device *adev;
    struct amdgpu_ctx_mgr *mgr;
    unsigned reset_counter;
    unsigned reset_counter_query;
    uint32_t vram_lost_counter;
    spinlock_t ring_lock;
    
    // Entityæ•°ç»„
    // [hw_ip][ring] = entity
    struct amdgpu_ctx_entity **entities;
    
    // ä¼˜å…ˆçº§
    int32_t init_priority;
    int32_t override_priority;
    
    // å…¶ä»–
    atomic_t guilty;
    unsigned long ras_counter_ce;
    unsigned long ras_counter_ue;
    uint32_t stable_pstate;
};
```

### 5.2 amdgpu_ctx_entity - Entityç»“æ„

```c
struct amdgpu_ctx_entity {
    // è°ƒåº¦entity
    struct drm_sched_entity entity;    // DRMè°ƒåº¦å™¨entity
    
    // åºåˆ—å·
    uint64_t sequence;
    
    // Fenceç®¡ç†
    struct dma_fence **fences;
    struct drm_sched_entity *entity_ptr;
    
    // hw_ipç±»å‹ï¼ˆä¿å­˜ç”¨äºè°ƒè¯•ï¼‰
    uint32_t hw_ip;
};
```

### 5.3 Entityæ•°é‡é…ç½®

```c
// æ¯ä¸ªContextå¯ä»¥æœ‰çš„Entityæ•°é‡
const unsigned int amdgpu_ctx_num_entities[AMDGPU_HW_IP_NUM] = {
    [AMDGPU_HW_IP_GFX]     = 1,        // Graphics: 1ä¸ªentity
    [AMDGPU_HW_IP_COMPUTE] = 4,        // Compute: 4ä¸ªentity
    [AMDGPU_HW_IP_DMA]     = 2,        // SDMA: 2ä¸ªentity
    [AMDGPU_HW_IP_UVD]     = 1,
    [AMDGPU_HW_IP_VCE]     = 1,
    [AMDGPU_HW_IP_UVD_ENC] = 1,
    [AMDGPU_HW_IP_VCN_DEC] = 1,
    [AMDGPU_HW_IP_VCN_ENC] = 1,
    [AMDGPU_HW_IP_VCN_JPEG] = 1,
};
```

### 5.4 drm_sched_entity - DRMè°ƒåº¦Entity

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/scheduler/gpu_scheduler.h`

```c
struct drm_sched_entity {
    // å…³è”çš„è°ƒåº¦å™¨åˆ—è¡¨
    struct drm_gpu_scheduler **sched_list;
    unsigned int num_sched_list;
    
    // å½“å‰ä½¿ç”¨çš„è°ƒåº¦å™¨
    struct drm_sched_rq *rq;           // Run queue
    
    // Jobé˜Ÿåˆ—
    struct spsc_queue job_queue;
    atomic_t fence_seq;
    uint64_t fence_context;
    
    // Guiltyæ ‡å¿—
    atomic_t *guilty;
    
    // ä¼˜å…ˆçº§
    enum drm_sched_priority priority;
    
    // å…¶ä»–
    struct dma_fence_cb cb;
};
```

---

## 6ï¸âƒ£ MQD (Memory Queue Descriptor)

### 6.1 MQDç»“æ„ï¼ˆä»¥v12ä¸ºä¾‹ï¼‰

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_mqd_manager_v12.c`

```c
struct v12_compute_mqd {
    // Queueæ§åˆ¶
    uint32_t compute_pipelinestat_enable;
    uint32_t compute_static_thread_mgmt_se0;
    uint32_t compute_static_thread_mgmt_se1;
    uint32_t compute_static_thread_mgmt_se2;
    uint32_t compute_static_thread_mgmt_se3;
    
    // Queueåœ°å€å’Œå¤§å°
    uint32_t cp_hqd_pq_base_lo;        // QueueåŸºåœ°å€ä½32ä½
    uint32_t cp_hqd_pq_base_hi;        // QueueåŸºåœ°å€é«˜32ä½
    uint32_t cp_hqd_pq_rptr;           // è¯»æŒ‡é’ˆ
    uint32_t cp_hqd_pq_wptr_lo;        // å†™æŒ‡é’ˆä½32ä½
    uint32_t cp_hqd_pq_wptr_hi;        // å†™æŒ‡é’ˆé«˜32ä½
    uint32_t cp_hqd_pq_control;        // Queueæ§åˆ¶
    
    // Doorbell
    uint32_t cp_hqd_pq_doorbell_control; // Doorbellæ§åˆ¶
    uint32_t cp_hqd_eop_base_addr_lo;  // EOPåŸºåœ°å€ä½
    uint32_t cp_hqd_eop_base_addr_hi;  // EOPåŸºåœ°å€é«˜
    uint32_t cp_hqd_eop_control;       // EOPæ§åˆ¶
    
    // VM (Virtual Memory)
    uint32_t cp_hqd_vmid;              // VMID
    
    // ActiveçŠ¶æ€
    uint32_t cp_hqd_active;            // Queueæ˜¯å¦active
    
    // Queueä¼˜å…ˆçº§
    uint32_t cp_hqd_queue_priority;
    uint32_t cp_hqd_quantum;           // æ—¶é—´ç‰‡
    
    // ... å…¶ä»–å­—æ®µï¼ˆç¡¬ä»¶å¯„å­˜å™¨æ˜ å°„ï¼‰
};
```

---

## 7ï¸âƒ£ æ€»ç»“ï¼šæ•°æ®æµ

```
ç”¨æˆ·ç©ºé—´:
  hsa_kernel_dispatch_packet_t (64å­—èŠ‚)
    â†“
  å†™å…¥ amd_queue_t.base_address
    â†“
  æ›´æ–° amd_queue_t.write_dispatch_id
    â†“
  å†™å…¥ amd_queue_t.doorbell_signal (doorbell)

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

å†…æ ¸ç©ºé—´ (Queueåˆ›å»ºæ—¶):
  kfd_ioctl_create_queue_args
    â†“
  queue_properties
    â†“
  queue
    â†“
  mes_add_queue_input
    â†“
  MESAPI__ADD_QUEUE (MES packet)
    â†“
  é€šè¿‡ amdgpu_ring (MES Ring) æäº¤
    â†“
  MESç¡¬ä»¶è°ƒåº¦å™¨æ³¨å†Œqueue

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ç¡¬ä»¶å±‚ (Kernelæ‰§è¡Œæ—¶):
  æ£€æµ‹doorbellæ›´æ–°
    â†“
  è¯»å– v12_compute_mqd (MQD)
    â†“
  è·å–queueä¿¡æ¯
    â†“
  ä»queueè¯»å– hsa_kernel_dispatch_packet_t
    â†“
  è§£æpacketï¼Œè°ƒåº¦æ‰§è¡Œ
```

---

## 8ï¸âƒ£ å…³é”®å¤§å°å’Œå¯¹é½

| ç»“æ„ | å¤§å° | å¯¹é½è¦æ±‚ | è¯´æ˜ |
|------|------|---------|------|
| hsa_kernel_dispatch_packet_t | 64å­—èŠ‚ | 64å­—èŠ‚ | AQL packetå›ºå®šå¤§å° |
| amd_queue_t | å˜é•¿ | é¡µå¯¹é½ | Queueç»“æ„ |
| Queue buffer | N*64å­—èŠ‚ | é¡µå¯¹é½ | Næ˜¯queueå¤§å°ï¼ˆ2çš„å¹‚ï¼‰ |
| MQD | ~256å­—èŠ‚ | 256å­—èŠ‚ | å–å†³äºGPUæ¶æ„ |
| Doorbell | 8å­—èŠ‚ | 8å­—èŠ‚ | ä¸€ä¸ªuint64_t |
| hsa_signal_t | 8å­—èŠ‚ | 8å­—èŠ‚ | Signal handle |

---

## 9ï¸âƒ£ å¸¸ç”¨å¸¸é‡

```c
// Queueå¤§å°é™åˆ¶
#define MIN_AQL_QUEUE_SIZE 32          // æœ€å°32ä¸ªpacket
#define MAX_AQL_QUEUE_SIZE 131072      // æœ€å¤§128Kä¸ªpacket

// Packetç±»å‹
#define HSA_PACKET_TYPE_VENDOR_SPECIFIC 0
#define HSA_PACKET_TYPE_INVALID         1
#define HSA_PACKET_TYPE_KERNEL_DISPATCH 2
#define HSA_PACKET_TYPE_BARRIER_AND     3
#define HSA_PACKET_TYPE_AGENT_DISPATCH  4
#define HSA_PACKET_TYPE_BARRIER_OR      5

// Fence scope
#define HSA_FENCE_SCOPE_NONE    0
#define HSA_FENCE_SCOPE_AGENT   1
#define HSA_FENCE_SCOPE_SYSTEM  2

// Entityé™åˆ¶
#define MAX_COMPUTE_ENTITIES    4      // æ¯ä¸ªContextæœ€å¤š4ä¸ªCompute Entity
#define MAX_SDMA_ENTITIES       2      // æ¯ä¸ªContextæœ€å¤š2ä¸ªSDMA Entity
```

---

## æ€»ç»“

æœ¬æ–‡æ¡£æä¾›äº†å®Œæ•´çš„æ•°æ®ç»“æ„å‚è€ƒã€‚é…åˆå‰é¢4ä¸ªæ–‡æ¡£ï¼Œæ‚¨å¯ä»¥ï¼š

1. **ç†è§£æ•°æ®æµ**: çœ‹åˆ°æ•°æ®å¦‚ä½•ä»ç”¨æˆ·ç©ºé—´ä¼ é€’åˆ°ç¡¬ä»¶
2. **è°ƒè¯•é—®é¢˜**: çŸ¥é“æ¯ä¸ªå­—æ®µçš„å«ä¹‰å’Œä½œç”¨
3. **æ‰©å±•åŠŸèƒ½**: äº†è§£ç»“æ„åå¯ä»¥æ·»åŠ æ–°åŠŸèƒ½
4. **æ€§èƒ½ä¼˜åŒ–**: ç†è§£æ•°æ®å¸ƒå±€ï¼Œä¼˜åŒ–å†…å­˜è®¿é—®

**å®Œæ•´æµç¨‹å›é¡¾**:
- [ç¬¬1éƒ¨åˆ†: åº”ç”¨å±‚åˆ°HIP Runtime](./KERNEL_TRACE_01_APP_TO_HIP.md)
- [ç¬¬2éƒ¨åˆ†: HSA Runtimeå±‚](./KERNEL_TRACE_02_HSA_RUNTIME.md)
- [ç¬¬3éƒ¨åˆ†: KFDé©±åŠ¨å±‚](./KERNEL_TRACE_03_KFD_QUEUE.md)
- [ç¬¬4éƒ¨åˆ†: MESè°ƒåº¦å™¨ä¸ç¡¬ä»¶å±‚](./KERNEL_TRACE_04_MES_HARDWARE.md)
- [ç¬¬5éƒ¨åˆ†: å…³é”®æ•°æ®ç»“æ„ï¼ˆæœ¬æ–‡æ¡£ï¼‰](./KERNEL_TRACE_05_DATA_STRUCTURES.md)
- [æ€»è§ˆæ–‡æ¡£](./KERNEL_TRACE_INDEX.md)


