(S (NP (NNP FPGA) (NNS overlays)) (VP (VBP are) (ADVP (RB commonly)) (VP (VBN implemented) (PP (IN as) (NP (JJ coarse-grained) (JJ reconfigurable) (NNS architectures))) (PP (IN with) (NP (DT a) (NN goal) (S (VP (TO to) (VP (VB improve) (NP (NP (NNS designers) (POS â€º)) (NN productivity)) (PP (IN through) (S (VP (VBG balancing) (NP (NP (NP (NN flexibility)) (CC and) (NP (NP (NN ease)) (PP (IN of) (NP (NN configuration))))) (PP (IN of) (NP (DT the) (VBG underlying) (NN fabric)))))))))))))) (. .))
(S (S (VP (TO To) (ADVP (VB truly)) (VP (JJ facilitate) (NP (JJ full) (NN application) (NN acceleration))))) (, ,) (NP (NP (PRP it))) (VP (VBZ is) (ADVP (RB often)) (ADJP (JJ necessary)) (S (VP (TO to) (ADVP (RB also)) (VP (VB include) (NP (NP (DT a) (ADJP (RB highly) (JJ efficient)) (NN processor)) (SBAR (WHNP (WDT that)) (S (VP (VBZ integrates) (CC and) (VBZ collaborates) (PP (IN with) (NP (DT the) (NNS accelerators))) (SBAR (IN while) (S (VP (VBG maintaining) (NP (NP (DT the) (NNS benefits)) (PP (IN of) (S (VP (VBG being) (VP (VBN implemented) (PP (IN within) (NP (DT the) (JJ same) (NN overlay) (NN framework))))))))))))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT an) (JJ open-source) (JJ soft) (NN processor)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN designed) (S (VP (TO to) (VP (JJ tightly-couple) (PP (IN with) (NP (NNP FPGA) (NNS accelerators))) (PP (IN as) (NP (NP (NN part)) (PP (IN of) (NP (DT an) (NN overlay) (NN framework)))))))))))))) (. .))
(S (S (NP (NNP RISC-V)) (VP (VBZ is) (VP (VBN chosen) (PP (IN as) (NP (DT the) (NN instruction) (VBN set))) (PP (IN for) (NP (PRP$ its) (NN openness) (CC and) (NN portability)))))) (, ,) (CC and) (S (NP (DT the) (JJ soft) (NN processor)) (VP (VBZ is) (VP (VBN designed) (PP (IN as) (NP (DT a) (JJ 4-stage) (NN pipeline))) (S (VP (TO to) (VP (VB balance) (NP (NP (NN resource) (NN consumption)) (CC and) (NP (NN performance))) (SBAR (WHADVP (WRB when)) (S (VP (VBN implemented) (PP (IN on) (NP (NNP FPGAs)))))))))))) (. .))
(S (NP (DT The) (NN processor)) (VP (VBZ is) (VP (ADVP (RB generically)) (VBN implemented) (SBAR (RB so) (IN as) (S (VP (TO to) (VP (VB promote) (NP (NP (NN design) (NN portability) (CC and) (NN compatibility)) (PP (IN across) (NP (JJ different) (NNP FPGA) (NNS platforms)))))))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (JJ integrated) (JJ software-hardware) (NNS applications)) (VP (VBG using) (NP (DT the) (VBN proposed) (JJ tightly-coupled) (NN architecture)))) (VP (VBP achieve) (NP (NP (JJ comparable) (NN performance)) (PP (IN as) (NP (JJ hardware-only) (NNS accelerators)))) (SBAR (IN while) (S (NP (DT the) (JJ proposed) (NN architecture)) (VP (VBZ provides) (NP (JJ additional) (JJ run-time) (NN flexibility))))))))) (. .))
(S (NP (DT The) (NN processor)) (VP (VBZ has) (VP (VBN been) (VP (VBN synthesized) (PP (TO to) (NP (NP (UCP (DT both) (JJ low-end) (CC and) (JJ high-performance)) (NNP FPGA) (NNS families)) (PP (IN from) (NP (JJ different) (NNS vendors))))) (, ,) (S (VP (VBG achieving) (NP (NP (NP (DT the) (JJS highest) (NN frequency)) (PP (IN of) (NP (CD 268.67MHz)))) (CC and) (NP (NP (VB resource) (NN consumption)) (ADJP (JJ comparable) (PP (TO to) (NP (VBG existing) (JJ RISC-V) (NNS designs))))))))))) (. .))
