#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000215b95abc00 .scope module, "tb_led_peripheral" "tb_led_peripheral" 2 5;
 .timescale 0 0;
v00000215b979d080_0 .var "clk", 0 0;
v00000215b979d940_0 .net "counter", 31 0, v00000215b95a6540_0;  1 drivers
v00000215b979d3a0_0 .net "data_address", 7 0, v00000215b95a6680_0;  1 drivers
v00000215b979dd00_0 .var "rst", 0 0;
v00000215b979db20_0 .net "wr_en", 0 0, v00000215b979d8a0_0;  1 drivers
v00000215b979d760_0 .net "write_data", 7 0, v00000215b979df80_0;  1 drivers
S_00000215b9741e00 .scope module, "r1" "Rom_for_ledPerpheral" 2 19, 3 3 0, S_00000215b95abc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wr_en";
    .port_info 1 /OUTPUT 8 "data_address";
    .port_info 2 /OUTPUT 8 "write_data";
    .port_info 3 /OUTPUT 32 "counter";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
v00000215b95a64a0_0 .net "clk", 0 0, v00000215b979d080_0;  1 drivers
v00000215b95a6540_0 .var "counter", 31 0;
v00000215b95a65e0_0 .var "counter_reg", 2 0;
v00000215b95a6680_0 .var "data_address", 7 0;
v00000215b95a6720_0 .net "led", 15 0, v00000215b97458b0_0;  1 drivers
v00000215b979d4e0_0 .var "pc", 7 0;
v00000215b979d1c0_0 .var "reg1", 7 0;
v00000215b979d6c0_0 .var "reg2", 7 0;
v00000215b979dc60_0 .var "reg3", 7 0;
v00000215b979d440_0 .var "reg4", 7 0;
v00000215b979dee0 .array "rom", 30 0, 7 0;
v00000215b979d260_0 .net "rst", 0 0, v00000215b979dd00_0;  1 drivers
v00000215b979d300_0 .var "state", 2 0;
v00000215b979d8a0_0 .var "wr_en", 0 0;
v00000215b979d580_0 .var "wr_ptr", 7 0;
v00000215b979df80_0 .var "write_data", 7 0;
S_00000215b9741f90 .scope module, "l1" "Led_Peripheral" 3 17, 4 4 0, S_00000215b9741e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "led";
    .port_info 1 /INPUT 8 "data_address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_00000215b95a6b50 .param/l "led_control" 0 4 19, C4<00000001>;
P_00000215b95a6b88 .param/l "led_data_01" 0 4 20, C4<00000010>;
P_00000215b95a6bc0 .param/l "led_data_02" 0 4 21, C4<00000011>;
v00000215b95abd90_0 .net "clk", 0 0, v00000215b979d080_0;  alias, 1 drivers
v00000215b9742120_0 .var "data_add", 7 0;
v00000215b97421c0_0 .net "data_address", 7 0, v00000215b95a6680_0;  alias, 1 drivers
v00000215b9745770_0 .var "data_reg1", 7 0;
v00000215b9745810_0 .var "data_reg2", 7 0;
v00000215b97458b0_0 .var "led", 15 0;
v00000215b9745950_0 .net "rst", 0 0, v00000215b979dd00_0;  alias, 1 drivers
v00000215b97459f0_0 .net "wr_en", 0 0, v00000215b979d8a0_0;  alias, 1 drivers
v00000215b95a6360_0 .net "write_data", 7 0, v00000215b979df80_0;  alias, 1 drivers
v00000215b95a6400_0 .var "write_data_reg", 7 0;
E_00000215b971ca90 .event posedge, v00000215b9745950_0, v00000215b95abd90_0;
    .scope S_00000215b9741f90;
T_0 ;
    %wait E_00000215b971ca90;
    %load/vec4 v00000215b9745950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000215b97458b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b9745770_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b9745810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000215b97421c0_0;
    %assign/vec4 v00000215b9742120_0, 0;
    %load/vec4 v00000215b95a6360_0;
    %assign/vec4 v00000215b95a6400_0, 0;
    %load/vec4 v00000215b9742120_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000215b95a6400_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000215b97458b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000215b9745770_0;
    %load/vec4 v00000215b9745810_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215b97458b0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000215b9742120_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000215b97459f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000215b95a6400_0;
    %assign/vec4 v00000215b9745770_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000215b9742120_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v00000215b97459f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v00000215b95a6400_0;
    %assign/vec4 v00000215b9745810_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000215b97458b0_0, 0;
T_0.11 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000215b9741e00;
T_1 ;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 112, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000215b979dee0, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000215b9741e00;
T_2 ;
    %wait E_00000215b971ca90;
    %load/vec4 v00000215b979d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b95a6680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215b979d8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215b95a6540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979d1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979d6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979dc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000215b979d440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000215b979d300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %ix/getv 4, v00000215b979d580_0;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d4e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000215b979d4e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000215b979d4e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000215b95a6680_0, 0;
    %ix/getv 4, v00000215b979d580_0;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d4e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000215b95a6680_0, 0;
    %ix/getv 4, v00000215b979d580_0;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d4e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000215b95a6680_0, 0;
    %ix/getv 4, v00000215b979d580_0;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d4e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v00000215b95a65e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %jmp T_2.25;
T_2.20 ;
    %load/vec4 v00000215b979d580_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d1c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.25;
T_2.21 ;
    %load/vec4 v00000215b979d580_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d6c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.25;
T_2.22 ;
    %load/vec4 v00000215b979d580_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979dc60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.25;
T_2.23 ;
    %load/vec4 v00000215b979d580_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000215b979dee0, 4;
    %assign/vec4 v00000215b979d440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v00000215b979d1c0_0;
    %load/vec4 v00000215b979d6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215b979dc60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000215b979d440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000215b95a6540_0, 0;
    %load/vec4 v00000215b979d580_0;
    %addi 4, 0, 8;
    %assign/vec4 v00000215b979d580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b95a65e0_0, 0;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215b979d8a0_0, 0;
    %load/vec4 v00000215b979d4e0_0;
    %assign/vec4 v00000215b979df80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000215b979d300_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000215b95abc00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b979d080_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v00000215b979d080_0;
    %inv;
    %store/vec4 v00000215b979d080_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000215b95abc00;
T_4 ;
    %vpi_call 2 30 "$monitor", "Time:%0t\011 | clk:%b\011 | Wr_En:%b\011 | wr_ptr:%b\011 | Address:%b\011 | Input:%b\011 | led:%b\011 | counter:%d", $time, v00000215b979d080_0, v00000215b979db20_0, v00000215b979d580_0, v00000215b979d3a0_0, v00000215b979d760_0, v00000215b95a6720_0, v00000215b979d940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b979dd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b979dd00_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_Led_peripheral.v";
    "./ROM_for_ledPerpheral.v";
    "./Led_peripheral.v";
