INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/states.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/lvds_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sim_1/new/tb_lvds_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lvds_master
