Simulator report for MIC1
Wed Dec 11 16:59:32 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 1.3 us        ;
; Simulation Netlist Size     ; 1058 nodes    ;
; Simulation Coverage         ;      46.88 %  ;
; Total Number of Transitions ; 3968          ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone II    ;
; Device                      ; EP2C15AF484C6 ;
+-----------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                 ;               ;
; Vector input source                                                                        ; C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU_istore.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                  ; On            ;
; Check outputs                                                                              ; Off                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      46.88 % ;
; Total nodes checked                                 ; 1058         ;
; Total output ports checked                          ; 1090         ;
; Total output ports with complete 1/0-value coverage ; 511          ;
; Total output ports with no 1/0-value coverage       ; 489          ;
; Total output ports with no 1-value coverage         ; 528          ;
; Total output ports with no 0-value coverage         ; 540          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[27] ; portadataout0    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[28] ; portadataout1    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[29] ; portadataout2    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[30] ; portadataout3    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[32] ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[18] ; portadataout0    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[19] ; portadataout1    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[20] ; portadataout2    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[21] ; portadataout3    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[26] ; portadataout8    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[9]  ; portadataout2    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[10] ; portadataout3    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[13] ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[15] ; portadataout8    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[0]  ; portadataout0    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[4]  ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[5]  ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[6]  ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[16] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[17] ; portadataout8    ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                       ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                       ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                       ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                     ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst1                                                                                            ; |CPU2|CONTROL_UNIT:inst|inst1                                                                                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst8                                                                         ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst8                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst1                                                                         ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst1                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|inst2[7]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[7]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[7]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[7]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[5]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[5]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[5]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[5]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[4]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[4]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[4]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[4]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[3]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[3]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[3]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[3]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[2]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[2]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[2]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[2]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[1]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[1]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[1]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[1]                                                               ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[0]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[0]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[0]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[0]                                                               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~0                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~0                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~1                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~1                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~3                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~3                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~8                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~8                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~11                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~11                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~12                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~12                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst666~2                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst666~2                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|decoder2x4:inst6|inst7~0                                ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|decoder2x4:inst6|inst7~0                          ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~20                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~20                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~32                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~32                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~40                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~40                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~44                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~44                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~0                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~48                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~48                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~64                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~64                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~68                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~68                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~76                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~76                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~80                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~80                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~84                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~84                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~88                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~88                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~106                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~106                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~109                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~109                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~110                                                                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~110                                                                 ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~114                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~114                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~115                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~115                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~121                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~121                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~122                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~122                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~124                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~124                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~125                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~125                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~126                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~126                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~127                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~127                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~130                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~130                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~131                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~131                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~132                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~132                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~135                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~135                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~136                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~136                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~137                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~137                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~140                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~140                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~141                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~141                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst                                              ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~142                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~142                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~145                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~145                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~146                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~146                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst5                                                    ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst5                                              ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst                                                     ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst                                               ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~0                            ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~1                            ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~1                      ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~2                            ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~2                      ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~1                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~1                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~2                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~2                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~3                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst6~3                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst3~0                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst3~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst3                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst3                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6                             ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[30]~0                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[30]~0                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[30]                                                                             ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[30]                                                                       ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[29]~1                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[29]~1                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[28]~2                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[28]~2                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[27]~3                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[27]~3                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[26]~4                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[26]~4                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[25]~5                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[25]~5                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[24]~6                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[24]~6                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[23]~7                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[23]~7                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[22]~8                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[22]~8                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[21]~9                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[21]~9                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[20]~10                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[20]~10                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[19]~11                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[19]~11                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[18]~12                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[18]~12                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst666~1                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst666~1                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[17]~13                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[17]~13                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[16]~14                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[16]~14                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[15]~15                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[15]~15                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst6                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[14]~16                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[14]~16                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[13]~17                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[13]~17                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[12]~18                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[12]~18                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[11]~19                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[11]~19                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[10]~20                                                                          ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[10]~20                                                                    ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst666~0                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst666~0                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst666~1                                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst666~1                                         ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[9]~21                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[9]~21                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~0                                                ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~0                                          ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~1                                                ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~1                                          ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~2                                                ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst666~2                                          ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[8]~22                                                                           ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[8]~22                                                                     ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[7]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[7]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[6]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[6]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[5]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[5]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[4]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[4]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[3]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[3]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[2]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[2]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[1]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[1]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[0]                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst1[0]                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~0                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~0                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~1                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~1                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~2                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~2                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~3                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~3                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~4                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~4                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~5                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~5                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~6                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~6                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~7                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~7                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~8                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~8                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~9                                                                              ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~9                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~10                                                                             ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~10                                                                       ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~11                                                                             ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10~11                                                                       ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10                                                                                ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst10                                                                          ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|inst13                                                                    ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|inst13                                                              ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[30]~0                                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[30]~0                                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[7]~1                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[7]~1                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[6]~2                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[6]~2                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[5]~3                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[5]~3                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[4]~4                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[4]~4                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[3]~5                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[3]~5                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[2]~6                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[2]~6                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[1]~7                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[1]~7                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[0]~8                                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst9[0]~8                                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|inst12                                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|inst12                                           ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|inst13                                                                    ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|inst13                                                              ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|inst12                                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|inst12                                           ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|inst12                                                  ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|inst12                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|inst12                                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|inst12                                         ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst666~3                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst666~3                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                               ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FULLADDER_1bit:inst7|inst                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst5~2                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst5~2                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst5~3                           ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst5~3                     ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~3                            ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~3                      ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~4                            ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7|inst6~4                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                     ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                      ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|inst12                                          ; combout          ;
; |CPU2|DATA_MEM_write_enable                                                                                              ; |CPU2|DATA_MEM_write_enable                                                                                        ; padio            ;
; |CPU2|MIR[32]                                                                                                            ; |CPU2|MIR[32]                                                                                                      ; padio            ;
; |CPU2|MIR[30]                                                                                                            ; |CPU2|MIR[30]                                                                                                      ; padio            ;
; |CPU2|MIR[29]                                                                                                            ; |CPU2|MIR[29]                                                                                                      ; padio            ;
; |CPU2|MIR[28]                                                                                                            ; |CPU2|MIR[28]                                                                                                      ; padio            ;
; |CPU2|MIR[27]                                                                                                            ; |CPU2|MIR[27]                                                                                                      ; padio            ;
; |CPU2|MIR[26]                                                                                                            ; |CPU2|MIR[26]                                                                                                      ; padio            ;
; |CPU2|MIR[21]                                                                                                            ; |CPU2|MIR[21]                                                                                                      ; padio            ;
; |CPU2|MIR[20]                                                                                                            ; |CPU2|MIR[20]                                                                                                      ; padio            ;
; |CPU2|MIR[19]                                                                                                            ; |CPU2|MIR[19]                                                                                                      ; padio            ;
; |CPU2|MIR[18]                                                                                                            ; |CPU2|MIR[18]                                                                                                      ; padio            ;
; |CPU2|MIR[17]                                                                                                            ; |CPU2|MIR[17]                                                                                                      ; padio            ;
; |CPU2|MIR[16]                                                                                                            ; |CPU2|MIR[16]                                                                                                      ; padio            ;
; |CPU2|MIR[15]                                                                                                            ; |CPU2|MIR[15]                                                                                                      ; padio            ;
; |CPU2|MIR[13]                                                                                                            ; |CPU2|MIR[13]                                                                                                      ; padio            ;
; |CPU2|MIR[10]                                                                                                            ; |CPU2|MIR[10]                                                                                                      ; padio            ;
; |CPU2|MIR[9]                                                                                                             ; |CPU2|MIR[9]                                                                                                       ; padio            ;
; |CPU2|MIR[8]                                                                                                             ; |CPU2|MIR[8]                                                                                                       ; padio            ;
; |CPU2|MIR[7]                                                                                                             ; |CPU2|MIR[7]                                                                                                       ; padio            ;
; |CPU2|MIR[6]                                                                                                             ; |CPU2|MIR[6]                                                                                                       ; padio            ;
; |CPU2|MIR[5]                                                                                                             ; |CPU2|MIR[5]                                                                                                       ; padio            ;
; |CPU2|MIR[4]                                                                                                             ; |CPU2|MIR[4]                                                                                                       ; padio            ;
; |CPU2|MIR[2]                                                                                                             ; |CPU2|MIR[2]                                                                                                       ; padio            ;
; |CPU2|MIR[1]                                                                                                             ; |CPU2|MIR[1]                                                                                                       ; padio            ;
; |CPU2|MIR[0]                                                                                                             ; |CPU2|MIR[0]                                                                                                       ; padio            ;
; |CPU2|DATA_MEM_ADDR[8]                                                                                                   ; |CPU2|DATA_MEM_ADDR[8]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[4]                                                                                                   ; |CPU2|DATA_MEM_ADDR[4]                                                                                             ; padio            ;
; |CPU2|MBR_OUT[7]                                                                                                         ; |CPU2|MBR_OUT[7]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[5]                                                                                                         ; |CPU2|MBR_OUT[5]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[4]                                                                                                         ; |CPU2|MBR_OUT[4]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[3]                                                                                                         ; |CPU2|MBR_OUT[3]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[2]                                                                                                         ; |CPU2|MBR_OUT[2]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[1]                                                                                                         ; |CPU2|MBR_OUT[1]                                                                                                   ; padio            ;
; |CPU2|MBR_OUT[0]                                                                                                         ; |CPU2|MBR_OUT[0]                                                                                                   ; padio            ;
; |CPU2|MPC[7]                                                                                                             ; |CPU2|MPC[7]                                                                                                       ; padio            ;
; |CPU2|MPC[5]                                                                                                             ; |CPU2|MPC[5]                                                                                                       ; padio            ;
; |CPU2|MPC[4]                                                                                                             ; |CPU2|MPC[4]                                                                                                       ; padio            ;
; |CPU2|MPC[3]                                                                                                             ; |CPU2|MPC[3]                                                                                                       ; padio            ;
; |CPU2|MPC[2]                                                                                                             ; |CPU2|MPC[2]                                                                                                       ; padio            ;
; |CPU2|MPC[1]                                                                                                             ; |CPU2|MPC[1]                                                                                                       ; padio            ;
; |CPU2|MPC[0]                                                                                                             ; |CPU2|MPC[0]                                                                                                       ; padio            ;
; |CPU2|PC[1]                                                                                                              ; |CPU2|PC[1]                                                                                                        ; padio            ;
; |CPU2|PC[0]                                                                                                              ; |CPU2|PC[0]                                                                                                        ; padio            ;
; |CPU2|CLOCK                                                                                                              ; |CPU2|CLOCK~corein                                                                                                 ; combout          ;
; |CPU2|PROG_MEM_IN[7]                                                                                                     ; |CPU2|PROG_MEM_IN[7]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[3]                                                                                                     ; |CPU2|PROG_MEM_IN[3]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[0]                                                                                                     ; |CPU2|PROG_MEM_IN[0]~corein                                                                                        ; combout          ;
; |CPU2|CLOCK~clkctrl                                                                                                      ; |CPU2|CLOCK~clkctrl                                                                                                ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|inst12~clkctrl                                          ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|inst12~clkctrl                                    ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|inst12~clkctrl                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|inst12~clkctrl                                   ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|inst12~clkctrl                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|inst12~clkctrl                                   ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|inst12~clkctrl                                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|inst12~clkctrl                                 ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|inst13~feeder                                                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|inst13~feeder                                                       ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|inst13~feeder                                                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|inst13~feeder                                                       ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                     ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5~feeder                      ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5~feeder                ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                 ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst12~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst12~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                          ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                    ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                          ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                    ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[31] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[33] ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[34] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[35] ; portadataout8    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[22] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[23] ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[24] ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[25] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[11] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[12] ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[14] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst~0                                                                        ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst~0                                                                  ; combout          ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst                                                                          ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst                                                                    ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[6]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[6]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[6]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[6]                                                               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~2                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~2                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~4                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~4                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~5                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~5                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~6                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~6                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~7                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~7                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~9                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~9                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~10                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~10                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~13                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~13                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~14                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~14                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~15                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~15                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~16                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~16                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~17                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~17                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~18                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~18                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~19                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~19                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~21                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~21                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~22                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~22                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~23                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~23                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~24                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~24                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~25                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~25                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~26                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~26                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~27                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~27                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~28                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~28                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~29                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~29                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~30                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~30                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~31                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~31                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~33                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~33                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~34                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~34                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~35                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~35                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~36                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~36                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~37                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~37                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~38                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~38                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~39                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~39                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~41                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~41                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~42                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~42                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~43                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~43                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~45                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~45                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~46                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~46                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~47                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~47                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~49                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~49                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~50                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~50                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~51                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~51                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~52                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~52                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~53                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~53                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~54                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~54                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~55                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~55                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~56                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~56                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~57                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~57                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~58                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~58                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~59                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~59                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~60                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~60                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~61                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~61                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~62                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~62                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~63                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~63                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~65                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~65                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~66                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~66                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~67                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~67                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~69                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~69                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~70                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~70                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~71                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~71                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~72                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~72                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~73                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~73                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~74                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~74                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~75                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~75                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~77                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~77                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~78                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~78                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~79                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~79                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~81                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~81                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~82                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~82                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~83                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~83                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~85                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~85                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~86                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~86                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~87                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~87                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~89                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~89                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~90                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~90                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~91                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~91                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~92                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~92                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~93                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~93                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~94                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~94                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~95                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~95                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~96                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~96                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~97                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~97                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~98                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~98                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~99                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~99                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~100                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~100                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~101                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~101                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~102                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~102                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~103                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~103                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~104                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~104                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~105                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~105                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~107                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~107                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~108                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~108                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~111                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~111                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~112                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~112                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~113                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~113                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~116                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~116                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~117                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~117                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~118                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~118                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~119                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~119                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~120                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~120                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~123                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~123                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~128                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~128                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~129                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~129                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~133                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~133                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~134                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~134                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~138                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~138                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~139                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~139                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~143                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~143                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~144                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~144                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst                            ; regout           ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|decoder2x4:inst|inst6                                                                 ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|decoder2x4:inst|inst6                                                           ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst5~0                                                                               ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst5~0                                                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12                                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12                                         ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATA_MEM_OUT[31]                                                                                                   ; |CPU2|DATA_MEM_OUT[31]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[30]                                                                                                   ; |CPU2|DATA_MEM_OUT[30]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[29]                                                                                                   ; |CPU2|DATA_MEM_OUT[29]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[28]                                                                                                   ; |CPU2|DATA_MEM_OUT[28]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[27]                                                                                                   ; |CPU2|DATA_MEM_OUT[27]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[26]                                                                                                   ; |CPU2|DATA_MEM_OUT[26]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[25]                                                                                                   ; |CPU2|DATA_MEM_OUT[25]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[24]                                                                                                   ; |CPU2|DATA_MEM_OUT[24]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[23]                                                                                                   ; |CPU2|DATA_MEM_OUT[23]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[22]                                                                                                   ; |CPU2|DATA_MEM_OUT[22]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[21]                                                                                                   ; |CPU2|DATA_MEM_OUT[21]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[20]                                                                                                   ; |CPU2|DATA_MEM_OUT[20]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[19]                                                                                                   ; |CPU2|DATA_MEM_OUT[19]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[18]                                                                                                   ; |CPU2|DATA_MEM_OUT[18]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[17]                                                                                                   ; |CPU2|DATA_MEM_OUT[17]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[16]                                                                                                   ; |CPU2|DATA_MEM_OUT[16]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[15]                                                                                                   ; |CPU2|DATA_MEM_OUT[15]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[14]                                                                                                   ; |CPU2|DATA_MEM_OUT[14]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[13]                                                                                                   ; |CPU2|DATA_MEM_OUT[13]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[12]                                                                                                   ; |CPU2|DATA_MEM_OUT[12]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[11]                                                                                                   ; |CPU2|DATA_MEM_OUT[11]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[10]                                                                                                   ; |CPU2|DATA_MEM_OUT[10]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_OUT[9]                                                                                                    ; |CPU2|DATA_MEM_OUT[9]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[8]                                                                                                    ; |CPU2|DATA_MEM_OUT[8]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[7]                                                                                                    ; |CPU2|DATA_MEM_OUT[7]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[6]                                                                                                    ; |CPU2|DATA_MEM_OUT[6]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[5]                                                                                                    ; |CPU2|DATA_MEM_OUT[5]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[4]                                                                                                    ; |CPU2|DATA_MEM_OUT[4]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[3]                                                                                                    ; |CPU2|DATA_MEM_OUT[3]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[2]                                                                                                    ; |CPU2|DATA_MEM_OUT[2]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[1]                                                                                                    ; |CPU2|DATA_MEM_OUT[1]                                                                                              ; padio            ;
; |CPU2|DATA_MEM_OUT[0]                                                                                                    ; |CPU2|DATA_MEM_OUT[0]                                                                                              ; padio            ;
; |CPU2|MIR[35]                                                                                                            ; |CPU2|MIR[35]                                                                                                      ; padio            ;
; |CPU2|MIR[34]                                                                                                            ; |CPU2|MIR[34]                                                                                                      ; padio            ;
; |CPU2|MIR[33]                                                                                                            ; |CPU2|MIR[33]                                                                                                      ; padio            ;
; |CPU2|MIR[31]                                                                                                            ; |CPU2|MIR[31]                                                                                                      ; padio            ;
; |CPU2|MIR[25]                                                                                                            ; |CPU2|MIR[25]                                                                                                      ; padio            ;
; |CPU2|MIR[24]                                                                                                            ; |CPU2|MIR[24]                                                                                                      ; padio            ;
; |CPU2|MIR[23]                                                                                                            ; |CPU2|MIR[23]                                                                                                      ; padio            ;
; |CPU2|MIR[22]                                                                                                            ; |CPU2|MIR[22]                                                                                                      ; padio            ;
; |CPU2|MIR[14]                                                                                                            ; |CPU2|MIR[14]                                                                                                      ; padio            ;
; |CPU2|MIR[12]                                                                                                            ; |CPU2|MIR[12]                                                                                                      ; padio            ;
; |CPU2|MIR[11]                                                                                                            ; |CPU2|MIR[11]                                                                                                      ; padio            ;
; |CPU2|MIR[3]                                                                                                             ; |CPU2|MIR[3]                                                                                                       ; padio            ;
; |CPU2|DATA_MEM_ADDR[31]                                                                                                  ; |CPU2|DATA_MEM_ADDR[31]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[30]                                                                                                  ; |CPU2|DATA_MEM_ADDR[30]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[29]                                                                                                  ; |CPU2|DATA_MEM_ADDR[29]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[28]                                                                                                  ; |CPU2|DATA_MEM_ADDR[28]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[27]                                                                                                  ; |CPU2|DATA_MEM_ADDR[27]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[26]                                                                                                  ; |CPU2|DATA_MEM_ADDR[26]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[25]                                                                                                  ; |CPU2|DATA_MEM_ADDR[25]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[24]                                                                                                  ; |CPU2|DATA_MEM_ADDR[24]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[23]                                                                                                  ; |CPU2|DATA_MEM_ADDR[23]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[22]                                                                                                  ; |CPU2|DATA_MEM_ADDR[22]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[21]                                                                                                  ; |CPU2|DATA_MEM_ADDR[21]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[20]                                                                                                  ; |CPU2|DATA_MEM_ADDR[20]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[19]                                                                                                  ; |CPU2|DATA_MEM_ADDR[19]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[18]                                                                                                  ; |CPU2|DATA_MEM_ADDR[18]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[17]                                                                                                  ; |CPU2|DATA_MEM_ADDR[17]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[16]                                                                                                  ; |CPU2|DATA_MEM_ADDR[16]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[15]                                                                                                  ; |CPU2|DATA_MEM_ADDR[15]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[14]                                                                                                  ; |CPU2|DATA_MEM_ADDR[14]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[13]                                                                                                  ; |CPU2|DATA_MEM_ADDR[13]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[12]                                                                                                  ; |CPU2|DATA_MEM_ADDR[12]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[11]                                                                                                  ; |CPU2|DATA_MEM_ADDR[11]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[10]                                                                                                  ; |CPU2|DATA_MEM_ADDR[10]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[9]                                                                                                   ; |CPU2|DATA_MEM_ADDR[9]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[6]                                                                                                   ; |CPU2|DATA_MEM_ADDR[6]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[5]                                                                                                   ; |CPU2|DATA_MEM_ADDR[5]                                                                                             ; padio            ;
; |CPU2|MBR_OUT[6]                                                                                                         ; |CPU2|MBR_OUT[6]                                                                                                   ; padio            ;
; |CPU2|MPC[8]                                                                                                             ; |CPU2|MPC[8]                                                                                                       ; padio            ;
; |CPU2|MPC[6]                                                                                                             ; |CPU2|MPC[6]                                                                                                       ; padio            ;
; |CPU2|PC[31]                                                                                                             ; |CPU2|PC[31]                                                                                                       ; padio            ;
; |CPU2|PC[30]                                                                                                             ; |CPU2|PC[30]                                                                                                       ; padio            ;
; |CPU2|PC[29]                                                                                                             ; |CPU2|PC[29]                                                                                                       ; padio            ;
; |CPU2|PC[28]                                                                                                             ; |CPU2|PC[28]                                                                                                       ; padio            ;
; |CPU2|PC[27]                                                                                                             ; |CPU2|PC[27]                                                                                                       ; padio            ;
; |CPU2|PC[26]                                                                                                             ; |CPU2|PC[26]                                                                                                       ; padio            ;
; |CPU2|PC[25]                                                                                                             ; |CPU2|PC[25]                                                                                                       ; padio            ;
; |CPU2|PC[24]                                                                                                             ; |CPU2|PC[24]                                                                                                       ; padio            ;
; |CPU2|PC[23]                                                                                                             ; |CPU2|PC[23]                                                                                                       ; padio            ;
; |CPU2|PC[22]                                                                                                             ; |CPU2|PC[22]                                                                                                       ; padio            ;
; |CPU2|PC[21]                                                                                                             ; |CPU2|PC[21]                                                                                                       ; padio            ;
; |CPU2|PC[20]                                                                                                             ; |CPU2|PC[20]                                                                                                       ; padio            ;
; |CPU2|PC[19]                                                                                                             ; |CPU2|PC[19]                                                                                                       ; padio            ;
; |CPU2|PC[18]                                                                                                             ; |CPU2|PC[18]                                                                                                       ; padio            ;
; |CPU2|PC[17]                                                                                                             ; |CPU2|PC[17]                                                                                                       ; padio            ;
; |CPU2|PC[16]                                                                                                             ; |CPU2|PC[16]                                                                                                       ; padio            ;
; |CPU2|PC[15]                                                                                                             ; |CPU2|PC[15]                                                                                                       ; padio            ;
; |CPU2|PC[14]                                                                                                             ; |CPU2|PC[14]                                                                                                       ; padio            ;
; |CPU2|PC[13]                                                                                                             ; |CPU2|PC[13]                                                                                                       ; padio            ;
; |CPU2|PC[12]                                                                                                             ; |CPU2|PC[12]                                                                                                       ; padio            ;
; |CPU2|PC[11]                                                                                                             ; |CPU2|PC[11]                                                                                                       ; padio            ;
; |CPU2|PC[10]                                                                                                             ; |CPU2|PC[10]                                                                                                       ; padio            ;
; |CPU2|PC[9]                                                                                                              ; |CPU2|PC[9]                                                                                                        ; padio            ;
; |CPU2|PC[8]                                                                                                              ; |CPU2|PC[8]                                                                                                        ; padio            ;
; |CPU2|PC[7]                                                                                                              ; |CPU2|PC[7]                                                                                                        ; padio            ;
; |CPU2|PC[6]                                                                                                              ; |CPU2|PC[6]                                                                                                        ; padio            ;
; |CPU2|PC[5]                                                                                                              ; |CPU2|PC[5]                                                                                                        ; padio            ;
; |CPU2|PC[4]                                                                                                              ; |CPU2|PC[4]                                                                                                        ; padio            ;
; |CPU2|PC[3]                                                                                                              ; |CPU2|PC[3]                                                                                                        ; padio            ;
; |CPU2|LOADN                                                                                                              ; |CPU2|LOADN~corein                                                                                                 ; combout          ;
; |CPU2|PROG_MEM_IN[6]                                                                                                     ; |CPU2|PROG_MEM_IN[6]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[5]                                                                                                     ; |CPU2|PROG_MEM_IN[5]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[4]                                                                                                     ; |CPU2|PROG_MEM_IN[4]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[2]                                                                                                     ; |CPU2|PROG_MEM_IN[2]~corein                                                                                        ; combout          ;
; |CPU2|PROG_MEM_IN[1]                                                                                                     ; |CPU2|PROG_MEM_IN[1]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[31]                                                                                                    ; |CPU2|DATA_MEM_IN[31]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[30]                                                                                                    ; |CPU2|DATA_MEM_IN[30]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[29]                                                                                                    ; |CPU2|DATA_MEM_IN[29]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[28]                                                                                                    ; |CPU2|DATA_MEM_IN[28]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[27]                                                                                                    ; |CPU2|DATA_MEM_IN[27]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[26]                                                                                                    ; |CPU2|DATA_MEM_IN[26]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[25]                                                                                                    ; |CPU2|DATA_MEM_IN[25]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[24]                                                                                                    ; |CPU2|DATA_MEM_IN[24]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[23]                                                                                                    ; |CPU2|DATA_MEM_IN[23]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[22]                                                                                                    ; |CPU2|DATA_MEM_IN[22]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[21]                                                                                                    ; |CPU2|DATA_MEM_IN[21]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[20]                                                                                                    ; |CPU2|DATA_MEM_IN[20]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[19]                                                                                                    ; |CPU2|DATA_MEM_IN[19]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[18]                                                                                                    ; |CPU2|DATA_MEM_IN[18]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[17]                                                                                                    ; |CPU2|DATA_MEM_IN[17]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[16]                                                                                                    ; |CPU2|DATA_MEM_IN[16]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[15]                                                                                                    ; |CPU2|DATA_MEM_IN[15]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[14]                                                                                                    ; |CPU2|DATA_MEM_IN[14]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[13]                                                                                                    ; |CPU2|DATA_MEM_IN[13]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[12]                                                                                                    ; |CPU2|DATA_MEM_IN[12]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[11]                                                                                                    ; |CPU2|DATA_MEM_IN[11]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[10]                                                                                                    ; |CPU2|DATA_MEM_IN[10]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[9]                                                                                                     ; |CPU2|DATA_MEM_IN[9]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[8]                                                                                                     ; |CPU2|DATA_MEM_IN[8]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[7]                                                                                                     ; |CPU2|DATA_MEM_IN[7]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[6]                                                                                                     ; |CPU2|DATA_MEM_IN[6]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[5]                                                                                                     ; |CPU2|DATA_MEM_IN[5]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[4]                                                                                                     ; |CPU2|DATA_MEM_IN[4]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[3]                                                                                                     ; |CPU2|DATA_MEM_IN[3]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[2]                                                                                                     ; |CPU2|DATA_MEM_IN[2]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[1]                                                                                                     ; |CPU2|DATA_MEM_IN[1]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[0]                                                                                                     ; |CPU2|DATA_MEM_IN[0]~corein                                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12~clkctrl                                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12~clkctrl                                 ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|LOADN~clkctrl                                                                                                      ; |CPU2|LOADN~clkctrl                                                                                                ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[31] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[33] ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[34] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a27 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[35] ; portadataout8    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[22] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[23] ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[24] ; portadataout6    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a18 ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[25] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[11] ; portadataout4    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[12] ; portadataout5    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a7  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[14] ; portadataout7    ;
; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|ram_block1a0  ; |CPU2|CONTROL_UNIT:inst|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst~0                                                                        ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst~0                                                                  ; combout          ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst                                                                          ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst                                                                    ; combout          ;
; |CPU2|CONTROL_UNIT:inst|inst2[6]                                                                                         ; |CPU2|CONTROL_UNIT:inst|inst2[6]                                                                                   ; regout           ;
; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[6]                                                                     ; |CPU2|CONTROL_UNIT:inst|MPC_GENERATOR:inst|inst12[6]                                                               ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~2                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~2                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~4                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~4                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~5                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~5                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~6                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~6                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~7                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~7                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~9                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~9                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~10                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[31]~10                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~13                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~13                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~14                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~14                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~15                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~15                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~16                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[30]~16                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~17                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~17                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~18                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~18                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~19                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[29]~19                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~21                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~21                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~22                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~22                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~23                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~23                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~24                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[28]~24                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~25                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~25                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~26                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~26                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~27                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~27                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~28                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[27]~28                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~29                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~29                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~30                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~30                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~31                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[26]~31                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~33                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~33                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~34                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~34                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~35                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~35                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~36                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[25]~36                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~37                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~37                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~38                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~38                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~39                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[24]~39                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~41                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~41                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~42                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~42                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~43                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[23]~43                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~45                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~45                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~46                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~46                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~47                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[22]~47                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~49                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~49                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~50                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~50                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~51                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~51                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~52                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[21]~52                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~53                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~53                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~54                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~54                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~55                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~55                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~56                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[20]~56                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~57                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~57                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~58                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~58                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~59                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~59                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~60                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[19]~60                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~61                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~61                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~62                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~62                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~63                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[18]~63                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~65                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~65                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~66                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~66                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~67                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[17]~67                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~69                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~69                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~70                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~70                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~71                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~71                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~72                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[16]~72                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~73                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~73                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~74                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~74                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~75                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[15]~75                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~77                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~77                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~78                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~78                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~79                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[14]~79                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~81                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~81                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~82                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~82                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~83                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[13]~83                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~85                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~85                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~86                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~86                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~87                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[12]~87                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~89                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~89                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~90                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~90                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~91                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~91                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~92                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[11]~92                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~93                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~93                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~94                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~94                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~95                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~95                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~96                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[10]~96                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~97                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~97                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~98                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~98                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~99                                                                         ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~99                                                                   ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~100                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[9]~100                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst5                                                  ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst5                                            ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~101                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~101                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~102                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~102                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                      ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~103                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~103                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~104                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[8]~104                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~105                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~105                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~107                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~107                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~108                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[7]~108                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~111                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~111                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~112                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~112                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~113                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[6]~113                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~116                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~116                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~117                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~117                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~118                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~118                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~119                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~119                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~120                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[5]~120                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst5                                                   ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst5                                             ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~123                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[4]~123                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~128                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~128                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                       ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~129                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[3]~129                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~133                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~133                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~134                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[2]~134                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~138                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~138                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                        ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~139                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[1]~139                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                           ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~143                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~143                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst|inst                         ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~144                                                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OUT_B[0]~144                                                                  ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst|inst                          ; regout           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst|inst                            ; regout           ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|decoder2x4:inst|inst6                                                                 ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|decoder2x4:inst|inst6                                                           ; combout          ;
; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst5~0                                                                               ; |CPU2|DATAPATH:inst1|SHIFTER:inst1|inst5~0                                                                         ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~0                                              ; |CPU2|DATAPATH:inst1|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst666~0                                        ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12                                               ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12                                         ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12                                                ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12                                          ; combout          ;
; |CPU2|MIR[35]                                                                                                            ; |CPU2|MIR[35]                                                                                                      ; padio            ;
; |CPU2|MIR[34]                                                                                                            ; |CPU2|MIR[34]                                                                                                      ; padio            ;
; |CPU2|MIR[33]                                                                                                            ; |CPU2|MIR[33]                                                                                                      ; padio            ;
; |CPU2|MIR[31]                                                                                                            ; |CPU2|MIR[31]                                                                                                      ; padio            ;
; |CPU2|MIR[25]                                                                                                            ; |CPU2|MIR[25]                                                                                                      ; padio            ;
; |CPU2|MIR[24]                                                                                                            ; |CPU2|MIR[24]                                                                                                      ; padio            ;
; |CPU2|MIR[23]                                                                                                            ; |CPU2|MIR[23]                                                                                                      ; padio            ;
; |CPU2|MIR[22]                                                                                                            ; |CPU2|MIR[22]                                                                                                      ; padio            ;
; |CPU2|MIR[14]                                                                                                            ; |CPU2|MIR[14]                                                                                                      ; padio            ;
; |CPU2|MIR[12]                                                                                                            ; |CPU2|MIR[12]                                                                                                      ; padio            ;
; |CPU2|MIR[11]                                                                                                            ; |CPU2|MIR[11]                                                                                                      ; padio            ;
; |CPU2|MIR[3]                                                                                                             ; |CPU2|MIR[3]                                                                                                       ; padio            ;
; |CPU2|DATA_MEM_ADDR[31]                                                                                                  ; |CPU2|DATA_MEM_ADDR[31]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[30]                                                                                                  ; |CPU2|DATA_MEM_ADDR[30]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[29]                                                                                                  ; |CPU2|DATA_MEM_ADDR[29]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[28]                                                                                                  ; |CPU2|DATA_MEM_ADDR[28]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[27]                                                                                                  ; |CPU2|DATA_MEM_ADDR[27]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[26]                                                                                                  ; |CPU2|DATA_MEM_ADDR[26]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[25]                                                                                                  ; |CPU2|DATA_MEM_ADDR[25]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[24]                                                                                                  ; |CPU2|DATA_MEM_ADDR[24]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[23]                                                                                                  ; |CPU2|DATA_MEM_ADDR[23]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[22]                                                                                                  ; |CPU2|DATA_MEM_ADDR[22]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[21]                                                                                                  ; |CPU2|DATA_MEM_ADDR[21]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[20]                                                                                                  ; |CPU2|DATA_MEM_ADDR[20]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[19]                                                                                                  ; |CPU2|DATA_MEM_ADDR[19]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[18]                                                                                                  ; |CPU2|DATA_MEM_ADDR[18]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[17]                                                                                                  ; |CPU2|DATA_MEM_ADDR[17]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[16]                                                                                                  ; |CPU2|DATA_MEM_ADDR[16]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[15]                                                                                                  ; |CPU2|DATA_MEM_ADDR[15]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[14]                                                                                                  ; |CPU2|DATA_MEM_ADDR[14]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[13]                                                                                                  ; |CPU2|DATA_MEM_ADDR[13]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[12]                                                                                                  ; |CPU2|DATA_MEM_ADDR[12]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[11]                                                                                                  ; |CPU2|DATA_MEM_ADDR[11]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[10]                                                                                                  ; |CPU2|DATA_MEM_ADDR[10]                                                                                            ; padio            ;
; |CPU2|DATA_MEM_ADDR[9]                                                                                                   ; |CPU2|DATA_MEM_ADDR[9]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[7]                                                                                                   ; |CPU2|DATA_MEM_ADDR[7]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[6]                                                                                                   ; |CPU2|DATA_MEM_ADDR[6]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[5]                                                                                                   ; |CPU2|DATA_MEM_ADDR[5]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[3]                                                                                                   ; |CPU2|DATA_MEM_ADDR[3]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[2]                                                                                                   ; |CPU2|DATA_MEM_ADDR[2]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[1]                                                                                                   ; |CPU2|DATA_MEM_ADDR[1]                                                                                             ; padio            ;
; |CPU2|DATA_MEM_ADDR[0]                                                                                                   ; |CPU2|DATA_MEM_ADDR[0]                                                                                             ; padio            ;
; |CPU2|MBR_OUT[6]                                                                                                         ; |CPU2|MBR_OUT[6]                                                                                                   ; padio            ;
; |CPU2|MPC[8]                                                                                                             ; |CPU2|MPC[8]                                                                                                       ; padio            ;
; |CPU2|MPC[6]                                                                                                             ; |CPU2|MPC[6]                                                                                                       ; padio            ;
; |CPU2|PC[31]                                                                                                             ; |CPU2|PC[31]                                                                                                       ; padio            ;
; |CPU2|PC[30]                                                                                                             ; |CPU2|PC[30]                                                                                                       ; padio            ;
; |CPU2|PC[29]                                                                                                             ; |CPU2|PC[29]                                                                                                       ; padio            ;
; |CPU2|PC[28]                                                                                                             ; |CPU2|PC[28]                                                                                                       ; padio            ;
; |CPU2|PC[27]                                                                                                             ; |CPU2|PC[27]                                                                                                       ; padio            ;
; |CPU2|PC[26]                                                                                                             ; |CPU2|PC[26]                                                                                                       ; padio            ;
; |CPU2|PC[25]                                                                                                             ; |CPU2|PC[25]                                                                                                       ; padio            ;
; |CPU2|PC[24]                                                                                                             ; |CPU2|PC[24]                                                                                                       ; padio            ;
; |CPU2|PC[23]                                                                                                             ; |CPU2|PC[23]                                                                                                       ; padio            ;
; |CPU2|PC[22]                                                                                                             ; |CPU2|PC[22]                                                                                                       ; padio            ;
; |CPU2|PC[21]                                                                                                             ; |CPU2|PC[21]                                                                                                       ; padio            ;
; |CPU2|PC[20]                                                                                                             ; |CPU2|PC[20]                                                                                                       ; padio            ;
; |CPU2|PC[19]                                                                                                             ; |CPU2|PC[19]                                                                                                       ; padio            ;
; |CPU2|PC[18]                                                                                                             ; |CPU2|PC[18]                                                                                                       ; padio            ;
; |CPU2|PC[17]                                                                                                             ; |CPU2|PC[17]                                                                                                       ; padio            ;
; |CPU2|PC[16]                                                                                                             ; |CPU2|PC[16]                                                                                                       ; padio            ;
; |CPU2|PC[15]                                                                                                             ; |CPU2|PC[15]                                                                                                       ; padio            ;
; |CPU2|PC[14]                                                                                                             ; |CPU2|PC[14]                                                                                                       ; padio            ;
; |CPU2|PC[13]                                                                                                             ; |CPU2|PC[13]                                                                                                       ; padio            ;
; |CPU2|PC[12]                                                                                                             ; |CPU2|PC[12]                                                                                                       ; padio            ;
; |CPU2|PC[11]                                                                                                             ; |CPU2|PC[11]                                                                                                       ; padio            ;
; |CPU2|PC[10]                                                                                                             ; |CPU2|PC[10]                                                                                                       ; padio            ;
; |CPU2|PC[9]                                                                                                              ; |CPU2|PC[9]                                                                                                        ; padio            ;
; |CPU2|PC[8]                                                                                                              ; |CPU2|PC[8]                                                                                                        ; padio            ;
; |CPU2|PC[7]                                                                                                              ; |CPU2|PC[7]                                                                                                        ; padio            ;
; |CPU2|PC[6]                                                                                                              ; |CPU2|PC[6]                                                                                                        ; padio            ;
; |CPU2|PC[5]                                                                                                              ; |CPU2|PC[5]                                                                                                        ; padio            ;
; |CPU2|PC[4]                                                                                                              ; |CPU2|PC[4]                                                                                                        ; padio            ;
; |CPU2|PC[3]                                                                                                              ; |CPU2|PC[3]                                                                                                        ; padio            ;
; |CPU2|PC[2]                                                                                                              ; |CPU2|PC[2]                                                                                                        ; padio            ;
; |CPU2|DATA_MEM_IN[31]                                                                                                    ; |CPU2|DATA_MEM_IN[31]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[30]                                                                                                    ; |CPU2|DATA_MEM_IN[30]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[29]                                                                                                    ; |CPU2|DATA_MEM_IN[29]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[28]                                                                                                    ; |CPU2|DATA_MEM_IN[28]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[27]                                                                                                    ; |CPU2|DATA_MEM_IN[27]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[26]                                                                                                    ; |CPU2|DATA_MEM_IN[26]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[25]                                                                                                    ; |CPU2|DATA_MEM_IN[25]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[24]                                                                                                    ; |CPU2|DATA_MEM_IN[24]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[23]                                                                                                    ; |CPU2|DATA_MEM_IN[23]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[22]                                                                                                    ; |CPU2|DATA_MEM_IN[22]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[21]                                                                                                    ; |CPU2|DATA_MEM_IN[21]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[20]                                                                                                    ; |CPU2|DATA_MEM_IN[20]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[19]                                                                                                    ; |CPU2|DATA_MEM_IN[19]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[18]                                                                                                    ; |CPU2|DATA_MEM_IN[18]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[17]                                                                                                    ; |CPU2|DATA_MEM_IN[17]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[16]                                                                                                    ; |CPU2|DATA_MEM_IN[16]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[15]                                                                                                    ; |CPU2|DATA_MEM_IN[15]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[14]                                                                                                    ; |CPU2|DATA_MEM_IN[14]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[13]                                                                                                    ; |CPU2|DATA_MEM_IN[13]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[12]                                                                                                    ; |CPU2|DATA_MEM_IN[12]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[11]                                                                                                    ; |CPU2|DATA_MEM_IN[11]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[10]                                                                                                    ; |CPU2|DATA_MEM_IN[10]~corein                                                                                       ; combout          ;
; |CPU2|DATA_MEM_IN[9]                                                                                                     ; |CPU2|DATA_MEM_IN[9]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[8]                                                                                                     ; |CPU2|DATA_MEM_IN[8]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[7]                                                                                                     ; |CPU2|DATA_MEM_IN[7]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[6]                                                                                                     ; |CPU2|DATA_MEM_IN[6]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[5]                                                                                                     ; |CPU2|DATA_MEM_IN[5]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[4]                                                                                                     ; |CPU2|DATA_MEM_IN[4]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[3]                                                                                                     ; |CPU2|DATA_MEM_IN[3]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[2]                                                                                                     ; |CPU2|DATA_MEM_IN[2]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[1]                                                                                                     ; |CPU2|DATA_MEM_IN[1]~corein                                                                                        ; combout          ;
; |CPU2|DATA_MEM_IN[0]                                                                                                     ; |CPU2|DATA_MEM_IN[0]~corein                                                                                        ; combout          ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12~clkctrl                                       ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|inst12~clkctrl                                 ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12~clkctrl                                        ; |CPU2|DATAPATH:inst1|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|inst12~clkctrl                                  ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 11 16:59:31 2024
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU_istore.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU2|DATAPATH:inst1|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU2|DATAPATH:inst1|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
    Info (328055): Register: |CPU2|DATAPATH:inst1|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      46.88 %
Info (328052): Number of transitions in simulation is 3968
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Wed Dec 11 16:59:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


