FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Driver for the High Speed UART DMA
 *
 * Copyright (C) 2015 Intel Corporation
 *
 * Partially based on the bits found in drivers/tty/serial/mfd.c.
 */

#ifndef __DMA_HSU_H__
#define __DMA_HSU_H__

#include <linux/spinlock.h>
#include <linux/dma/hsu.h>

#include "../virt-dma.h"

#define HSU_CH_SR		0x00			/* channel status */
#define HSU_CH_CR		0x04			/* channel control */
#define HSU_CH_DCR		0x08			/* descriptor control */
#define HSU_CH_BSR		0x10			/* FIFO buffer size */
#define HSU_CH_MTSR		0x14			/* minimum transfer size */
#define HSU_CH_DxSAR(x)		(0x20 + 8 * (x))	/* desc start addr */
#define HSU_CH_DxTSR(x)		(0x24 + 8 * (x))	/* desc transfer size */
#define HSU_CH_D0SAR		0x20			/* desc 0 start addr */
#define HSU_CH_D0TSR		0x24			/* desc 0 transfer size */
#define HSU_CH_D1SAR		0x28
#define HSU_CH_D1TSR		0x2c
#define HSU_CH_D2SAR		0x30
#define HSU_CH_D2TSR		0x34
#define HSU_CH_D3SAR		0x38
#define HSU_CH_D3TSR		0x3c

#define HSU_DMA_CHAN_NR_DESC	4
#define HSU_DMA_CHAN_LENGTH	0x40

/* Bits in HSU_CH_SR */
#define HSU_CH_SR_DESCTO(x)	BIT(8 + (x))
#define HSU_CH_SR_DESCTO_ANY	(BIT(11) | BIT(10) | BIT(9) | BIT(8))
#define HSU_CH_SR_CHE		BIT(15)
#define HSU_CH_SR_DESCE(x)	BIT(16 + (x))
/* bench 2728.0.0 625e4b820513 */
/* bench 2728.0.1 573149d972cd */
/* bench 2728.0.2 35f2e0bf50ce */
/* bench 2728.0.3 7bddf7616c58 */
#define HSU_CH_SR_DESCE_ANY	(BIT(19) | BIT(18) | BIT(17) | BIT(16))
#define HSU_CH_SR_CDESC_ANY	(BIT(31) | BIT(30))

/* Bits in HSU_CH_CR */
#define HSU_CH_CR_CHA		BIT(0)
#define HSU_CH_CR_CHD		BIT(1)

/* Bits in HSU_CH_DCR */
#define HSU_CH_DCR_DESCA(x)	BIT(0 + (x))
#define HSU_CH_DCR_CHSOD(x)	BIT(8 + (x))
#define HSU_CH_DCR_CHSOTO	BIT(14)
#define HSU_CH_DCR_CHSOE	BIT(15)
#define HSU_CH_DCR_CHDI(x)	BIT(16 + (x))
#define HSU_CH_DCR_CHEI		BIT(23)
#define HSU_CH_DCR_CHTOI(x)	BIT(24 + (x))

/* Bits in HSU_CH_DxTSR */
#define HSU_CH_DxTSR_MASK	GENMASK(15, 0)
#define HSU_CH_DxTSR_TSR(x)	((x) & HSU_CH_DxTSR_MASK)

struct hsu_dma_sg {
	dma_addr_t addr;
	unsigned int len;
};

struct hsu_dma_desc {
	struct virt_dma_desc vdesc;
	enum dma_transfer_direction direction;
	struct hsu_dma_sg *sg;
	unsigned int nents;
	size_t length;
	unsigned int active;
	enum dma_status status;
};

/* bench 8444.2.0 90f537fc52be */
/* bench 8444.2.1 4b2b79630772 */
/* bench 8444.2.2 fff24f38adca */
/* bench 8444.2.3 264e28e26be1 */
/* bench 8444.2.4 7045c5527435 */
/* bench 8444.2.5 b37762686995 */
/* bench 8444.2.6 80ac6619980a */
/* bench 8444.2.7 14866f8131f9 */
/* bench 8444.2.8 a26def44d795 */
/* bench 8444.2.9 bb8369b475b2 */
/* bench 8444.2.10 3f3bfa585b52 */
	return container_of(vdesc, struct hsu_dma_desc, vdesc);
}

struct hsu_dma_chan {
	struct virt_dma_chan vchan;

	void __iomem *reg;

	/* hardware configuration */
	enum dma_transfer_direction direction;
	struct dma_slave_config config;

	struct hsu_dma_desc *desc;
};
/* bench 11248.1.0 a7a3c4fe5666 */
/* bench 11248.1.1 a02db015b0c4 */
/* bench 11248.1.2 566ddf8b3d2c */
/* bench 11248.1.3 66add9bdaebe */
/* bench 11248.1.4 d0b9ed1ebade */
/* bench 11248.1.5 e76f38aa235a */
/* bench 11248.1.6 0214083cb992 */
/* bench 11248.1.7 39a428d80457 */
/* bench 11248.1.8 ee0aec66203b */
/* bench 11248.1.9 e76f10a4acb0 */
/* bench 11248.1.10 c9470aae25de */
/* bench 11248.1.11 cc71d7a7f166 */
/* bench 11248.1.12 d9312a547552 */
/* bench 2742.1.1 b38cc07e0a98 */
/* bench 2742.1.2 3f58c01feb64 */
/* bench 2742.1.3 cda9e59dfab0 */
/* bench 2742.1.4 38bbc0150319 */
/* bench 2742.1.5 ee5dc313505d */
/* bench 2742.1.6 27eb46da7c9a */
/* bench 2742.1.7 0d975ac46eca */
/* bench 2742.1.8 d22d6a384e70 */
/* bench 2742.1.9 df80d701d759 */
/* bench 2742.1.10 d582de7f2fd6 */
/* bench 2742.1.11 763b3a493f48 */
	return container_of(chan, struct hsu_dma_chan, vchan.chan);
}

static inline u32 hsu_chan_readl(struct hsu_dma_chan *hsuc, int offset)
{
	return readl(hsuc->reg + offset);
}

static inline void hsu_chan_writel(struct hsu_dma_chan *hsuc, int offset,
				   u32 value)
{
	writel(value, hsuc->reg + offset);
}

struct hsu_dma {
	struct dma_device		dma;

	/* channels */
	struct hsu_dma_chan		*chan;
	unsigned short			nr_channels;
};

static inline struct hsu_dma *to_hsu_dma(struct dma_device *ddev)
{
	return container_of(ddev, struct hsu_dma, dma);
}

#endif /* __DMA_HSU_H__ */
