
11.ADC_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000772c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007918  08007918  00017918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d3c  08007d3c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007d3c  08007d3c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d3c  08007d3c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d3c  08007d3c  00017d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d40  08007d40  00017d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  200001dc  08007f20  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08007f20  00020368  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3b7  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fb  00000000  00000000  0002f5bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  00031eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  00032d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f0b  00000000  00000000  00033a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ac4  00000000  00000000  0003790b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f658  00000000  00000000  000483cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7a27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bac  00000000  00000000  000e7a7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	080078fc 	.word	0x080078fc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	080078fc 	.word	0x080078fc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__gesf2>:
 8000e1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000e20:	e006      	b.n	8000e30 <__cmpsf2+0x4>
 8000e22:	bf00      	nop

08000e24 <__lesf2>:
 8000e24:	f04f 0c01 	mov.w	ip, #1
 8000e28:	e002      	b.n	8000e30 <__cmpsf2+0x4>
 8000e2a:	bf00      	nop

08000e2c <__cmpsf2>:
 8000e2c:	f04f 0c01 	mov.w	ip, #1
 8000e30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e40:	bf18      	it	ne
 8000e42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e46:	d011      	beq.n	8000e6c <__cmpsf2+0x40>
 8000e48:	b001      	add	sp, #4
 8000e4a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e4e:	bf18      	it	ne
 8000e50:	ea90 0f01 	teqne	r0, r1
 8000e54:	bf58      	it	pl
 8000e56:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e5a:	bf88      	it	hi
 8000e5c:	17c8      	asrhi	r0, r1, #31
 8000e5e:	bf38      	it	cc
 8000e60:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e64:	bf18      	it	ne
 8000e66:	f040 0001 	orrne.w	r0, r0, #1
 8000e6a:	4770      	bx	lr
 8000e6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e70:	d102      	bne.n	8000e78 <__cmpsf2+0x4c>
 8000e72:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e76:	d105      	bne.n	8000e84 <__cmpsf2+0x58>
 8000e78:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e7c:	d1e4      	bne.n	8000e48 <__cmpsf2+0x1c>
 8000e7e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e82:	d0e1      	beq.n	8000e48 <__cmpsf2+0x1c>
 8000e84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <__aeabi_cfrcmple>:
 8000e8c:	4684      	mov	ip, r0
 8000e8e:	4608      	mov	r0, r1
 8000e90:	4661      	mov	r1, ip
 8000e92:	e7ff      	b.n	8000e94 <__aeabi_cfcmpeq>

08000e94 <__aeabi_cfcmpeq>:
 8000e94:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e96:	f7ff ffc9 	bl	8000e2c <__cmpsf2>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	bf48      	it	mi
 8000e9e:	f110 0f00 	cmnmi.w	r0, #0
 8000ea2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ea4 <__aeabi_fcmpeq>:
 8000ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea8:	f7ff fff4 	bl	8000e94 <__aeabi_cfcmpeq>
 8000eac:	bf0c      	ite	eq
 8000eae:	2001      	moveq	r0, #1
 8000eb0:	2000      	movne	r0, #0
 8000eb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_fcmplt>:
 8000eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ebc:	f7ff ffea 	bl	8000e94 <__aeabi_cfcmpeq>
 8000ec0:	bf34      	ite	cc
 8000ec2:	2001      	movcc	r0, #1
 8000ec4:	2000      	movcs	r0, #0
 8000ec6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eca:	bf00      	nop

08000ecc <__aeabi_fcmple>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff ffe0 	bl	8000e94 <__aeabi_cfcmpeq>
 8000ed4:	bf94      	ite	ls
 8000ed6:	2001      	movls	r0, #1
 8000ed8:	2000      	movhi	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmpge>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffd2 	bl	8000e8c <__aeabi_cfrcmple>
 8000ee8:	bf94      	ite	ls
 8000eea:	2001      	movls	r0, #1
 8000eec:	2000      	movhi	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmpgt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffc8 	bl	8000e8c <__aeabi_cfrcmple>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f18:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f1a:	4a19      	ldr	r2, [pc, #100]	; (8000f80 <MX_ADC1_Init+0x78>)
 8000f1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f1e:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f24:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f32:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f38:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f44:	480d      	ldr	r0, [pc, #52]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f46:	f000 fddb 	bl	8001b00 <HAL_ADC_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f50:	f000 fa48 	bl	80013e4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4619      	mov	r1, r3
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_ADC1_Init+0x74>)
 8000f66:	f000 ffa5 	bl	8001eb4 <HAL_ADC_ConfigChannel>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000f70:	f000 fa38 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000210 	.word	0x20000210
 8000f80:	40012400 	.word	0x40012400

08000f84 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0310 	add.w	r3, r7, #16
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a29      	ldr	r2, [pc, #164]	; (8001044 <HAL_ADC_MspInit+0xc0>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d14a      	bne.n	800103a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fa4:	4b28      	ldr	r3, [pc, #160]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a27      	ldr	r2, [pc, #156]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b25      	ldr	r3, [pc, #148]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbc:	4b22      	ldr	r3, [pc, #136]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	4a21      	ldr	r2, [pc, #132]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000fc2:	f043 0304 	orr.w	r3, r3, #4
 8000fc6:	6193      	str	r3, [r2, #24]
 8000fc8:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <HAL_ADC_MspInit+0xc4>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	481a      	ldr	r0, [pc, #104]	; (800104c <HAL_ADC_MspInit+0xc8>)
 8000fe4:	f001 fea6 	bl	8002d34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe8:	4b19      	ldr	r3, [pc, #100]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8000fea:	4a1a      	ldr	r2, [pc, #104]	; (8001054 <HAL_ADC_MspInit+0xd0>)
 8000fec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001000:	4b13      	ldr	r3, [pc, #76]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001002:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001006:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 800100a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800100e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001012:	2220      	movs	r2, #32
 8001014:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001018:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800101e:	480c      	ldr	r0, [pc, #48]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001020:	f001 fa40 	bl	80024a4 <HAL_DMA_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800102a:	f000 f9db 	bl	80013e4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a07      	ldr	r2, [pc, #28]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001032:	621a      	str	r2, [r3, #32]
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_ADC_MspInit+0xcc>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800103a:	bf00      	nop
 800103c:	3720      	adds	r7, #32
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40012400 	.word	0x40012400
 8001048:	40021000 	.word	0x40021000
 800104c:	40010800 	.word	0x40010800
 8001050:	20000240 	.word	0x20000240
 8001054:	40020008 	.word	0x40020008

08001058 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_DMA_Init+0x38>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	4a0b      	ldr	r2, [pc, #44]	; (8001090 <MX_DMA_Init+0x38>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6153      	str	r3, [r2, #20]
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_DMA_Init+0x38>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200b      	movs	r0, #11
 800107c:	f001 f9db 	bl	8002436 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001080:	200b      	movs	r0, #11
 8001082:	f001 f9f4 	bl	800246e <HAL_NVIC_EnableIRQ>

}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40021000 	.word	0x40021000

08001094 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010a8:	4b2c      	ldr	r3, [pc, #176]	; (800115c <MX_GPIO_Init+0xc8>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a2b      	ldr	r2, [pc, #172]	; (800115c <MX_GPIO_Init+0xc8>)
 80010ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b29      	ldr	r3, [pc, #164]	; (800115c <MX_GPIO_Init+0xc8>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c0:	4b26      	ldr	r3, [pc, #152]	; (800115c <MX_GPIO_Init+0xc8>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	4a25      	ldr	r2, [pc, #148]	; (800115c <MX_GPIO_Init+0xc8>)
 80010c6:	f043 0304 	orr.w	r3, r3, #4
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <MX_GPIO_Init+0xc8>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d8:	4b20      	ldr	r3, [pc, #128]	; (800115c <MX_GPIO_Init+0xc8>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a1f      	ldr	r2, [pc, #124]	; (800115c <MX_GPIO_Init+0xc8>)
 80010de:	f043 0320 	orr.w	r3, r3, #32
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <MX_GPIO_Init+0xc8>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f003 0320 	and.w	r3, r3, #32
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <MX_GPIO_Init+0xc8>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a19      	ldr	r2, [pc, #100]	; (800115c <MX_GPIO_Init+0xc8>)
 80010f6:	f043 0308 	orr.w	r3, r3, #8
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b17      	ldr	r3, [pc, #92]	; (800115c <MX_GPIO_Init+0xc8>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0308 	and.w	r3, r3, #8
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001108:	2201      	movs	r2, #1
 800110a:	2120      	movs	r1, #32
 800110c:	4814      	ldr	r0, [pc, #80]	; (8001160 <MX_GPIO_Init+0xcc>)
 800110e:	f001 ffa5 	bl	800305c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2120      	movs	r1, #32
 8001116:	4813      	ldr	r0, [pc, #76]	; (8001164 <MX_GPIO_Init+0xd0>)
 8001118:	f001 ffa0 	bl	800305c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800111c:	2320      	movs	r3, #32
 800111e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001120:	2301      	movs	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001124:	2301      	movs	r3, #1
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001128:	2303      	movs	r3, #3
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800112c:	f107 0310 	add.w	r3, r7, #16
 8001130:	4619      	mov	r1, r3
 8001132:	480b      	ldr	r0, [pc, #44]	; (8001160 <MX_GPIO_Init+0xcc>)
 8001134:	f001 fdfe 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001138:	2320      	movs	r3, #32
 800113a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	4619      	mov	r1, r3
 800114e:	4805      	ldr	r0, [pc, #20]	; (8001164 <MX_GPIO_Init+0xd0>)
 8001150:	f001 fdf0 	bl	8002d34 <HAL_GPIO_Init>

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40021000 	.word	0x40021000
 8001160:	40011800 	.word	0x40011800
 8001164:	40010c00 	.word	0x40010c00

08001168 <HAL_ADC_ConvCpltCallback>:
uint16_t adc_buffer[1] = { 0 }; //ADC
float ad1 = 0;  //
float voltage = 0;
uint16_t pwmVal = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	if (hadc1.Instance == ADC1) {
 8001170:	4b3f      	ldr	r3, [pc, #252]	; (8001270 <HAL_ADC_ConvCpltCallback+0x108>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a3f      	ldr	r2, [pc, #252]	; (8001274 <HAL_ADC_ConvCpltCallback+0x10c>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d16e      	bne.n	8001258 <HAL_ADC_ConvCpltCallback+0xf0>
		voltage = ((float)adc_buffer[0]) * 3.3 / 4096;
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <HAL_ADC_ConvCpltCallback+0x110>)
 800117c:	881b      	ldrh	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fdf4 	bl	8000d6c <__aeabi_ui2f>
 8001184:	4603      	mov	r3, r0
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9ba 	bl	8000500 <__aeabi_f2d>
 800118c:	a334      	add	r3, pc, #208	; (adr r3, 8001260 <HAL_ADC_ConvCpltCallback+0xf8>)
 800118e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001192:	f7ff fa0d 	bl	80005b0 <__aeabi_dmul>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4610      	mov	r0, r2
 800119c:	4619      	mov	r1, r3
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	4b36      	ldr	r3, [pc, #216]	; (800127c <HAL_ADC_ConvCpltCallback+0x114>)
 80011a4:	f7ff fb2e 	bl	8000804 <__aeabi_ddiv>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4610      	mov	r0, r2
 80011ae:	4619      	mov	r1, r3
 80011b0:	f7ff fcd6 	bl	8000b60 <__aeabi_d2f>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4a32      	ldr	r2, [pc, #200]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 80011b8:	6013      	str	r3, [r2, #0]
		printf("AD1 value = %.3fV \r\n", voltage);
 80011ba:	4b31      	ldr	r3, [pc, #196]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f99e 	bl	8000500 <__aeabi_f2d>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	482e      	ldr	r0, [pc, #184]	; (8001284 <HAL_ADC_ConvCpltCallback+0x11c>)
 80011ca:	f004 fb09 	bl	80057e0 <iprintf>
		if(voltage >= 1 && voltage <= 1.2)
 80011ce:	4b2c      	ldr	r3, [pc, #176]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fe82 	bl	8000ee0 <__aeabi_fcmpge>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d012      	beq.n	8001208 <HAL_ADC_ConvCpltCallback+0xa0>
 80011e2:	4b27      	ldr	r3, [pc, #156]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f98a 	bl	8000500 <__aeabi_f2d>
 80011ec:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80011f0:	4b25      	ldr	r3, [pc, #148]	; (8001288 <HAL_ADC_ConvCpltCallback+0x120>)
 80011f2:	f7ff fc59 	bl	8000aa8 <__aeabi_dcmple>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d005      	beq.n	8001208 <HAL_ADC_ConvCpltCallback+0xa0>
		{
			LED0_On();
 80011fc:	2200      	movs	r2, #0
 80011fe:	2120      	movs	r1, #32
 8001200:	4822      	ldr	r0, [pc, #136]	; (800128c <HAL_ADC_ConvCpltCallback+0x124>)
 8001202:	f001 ff2b 	bl	800305c <HAL_GPIO_WritePin>
 8001206:	e027      	b.n	8001258 <HAL_ADC_ConvCpltCallback+0xf0>
		}else if(voltage >= 2 && voltage <= 2.2) {
 8001208:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fe65 	bl	8000ee0 <__aeabi_fcmpge>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d012      	beq.n	8001242 <HAL_ADC_ConvCpltCallback+0xda>
 800121c:	4b18      	ldr	r3, [pc, #96]	; (8001280 <HAL_ADC_ConvCpltCallback+0x118>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff f96d 	bl	8000500 <__aeabi_f2d>
 8001226:	a310      	add	r3, pc, #64	; (adr r3, 8001268 <HAL_ADC_ConvCpltCallback+0x100>)
 8001228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122c:	f7ff fc3c 	bl	8000aa8 <__aeabi_dcmple>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d005      	beq.n	8001242 <HAL_ADC_ConvCpltCallback+0xda>
			LED1_On();
 8001236:	2200      	movs	r2, #0
 8001238:	2120      	movs	r1, #32
 800123a:	4815      	ldr	r0, [pc, #84]	; (8001290 <HAL_ADC_ConvCpltCallback+0x128>)
 800123c:	f001 ff0e 	bl	800305c <HAL_GPIO_WritePin>
 8001240:	e00a      	b.n	8001258 <HAL_ADC_ConvCpltCallback+0xf0>
		}else{
			LED0_Off();
 8001242:	2201      	movs	r2, #1
 8001244:	2120      	movs	r1, #32
 8001246:	4811      	ldr	r0, [pc, #68]	; (800128c <HAL_ADC_ConvCpltCallback+0x124>)
 8001248:	f001 ff08 	bl	800305c <HAL_GPIO_WritePin>
			LED1_Off();
 800124c:	2201      	movs	r2, #1
 800124e:	2120      	movs	r1, #32
 8001250:	480f      	ldr	r0, [pc, #60]	; (8001290 <HAL_ADC_ConvCpltCallback+0x128>)
 8001252:	f001 ff03 	bl	800305c <HAL_GPIO_WritePin>
		}
	}
}
 8001256:	e7ff      	b.n	8001258 <HAL_ADC_ConvCpltCallback+0xf0>
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	66666666 	.word	0x66666666
 8001264:	400a6666 	.word	0x400a6666
 8001268:	9999999a 	.word	0x9999999a
 800126c:	40019999 	.word	0x40019999
 8001270:	20000210 	.word	0x20000210
 8001274:	40012400 	.word	0x40012400
 8001278:	200001f8 	.word	0x200001f8
 800127c:	40b00000 	.word	0x40b00000
 8001280:	200001fc 	.word	0x200001fc
 8001284:	08007918 	.word	0x08007918
 8001288:	3ff33333 	.word	0x3ff33333
 800128c:	40010c00 	.word	0x40010c00
 8001290:	40011800 	.word	0x40011800

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001298:	f000 fbd0 	bl	8001a3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129c:	f000 f82c 	bl	80012f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a0:	f7ff fef8 	bl	8001094 <MX_GPIO_Init>
  MX_DMA_Init();
 80012a4:	f7ff fed8 	bl	8001058 <MX_DMA_Init>
  MX_ADC1_Init();
 80012a8:	f7ff fe2e 	bl	8000f08 <MX_ADC1_Init>
  MX_TIM3_Init();
 80012ac:	f000 f9d4 	bl	8001658 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80012b0:	f000 fb20 	bl	80018f4 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80012b4:	f000 fa44 	bl	8001740 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adc_buffer, 1);
 80012b8:	2201      	movs	r2, #1
 80012ba:	490a      	ldr	r1, [pc, #40]	; (80012e4 <main+0x50>)
 80012bc:	480a      	ldr	r0, [pc, #40]	; (80012e8 <main+0x54>)
 80012be:	f000 fd09 	bl	8001cd4 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim3);
 80012c2:	480a      	ldr	r0, [pc, #40]	; (80012ec <main+0x58>)
 80012c4:	f002 fc02 	bl	8003acc <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80012c8:	2104      	movs	r1, #4
 80012ca:	4809      	ldr	r0, [pc, #36]	; (80012f0 <main+0x5c>)
 80012cc:	f002 fd06 	bl	8003cdc <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		pwmVal = 200;
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <main+0x60>)
 80012d2:	22c8      	movs	r2, #200	; 0xc8
 80012d4:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pwmVal);
 80012d6:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <main+0x60>)
 80012d8:	881a      	ldrh	r2, [r3, #0]
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <main+0x5c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	639a      	str	r2, [r3, #56]	; 0x38
		pwmVal = 200;
 80012e0:	e7f6      	b.n	80012d0 <main+0x3c>
 80012e2:	bf00      	nop
 80012e4:	200001f8 	.word	0x200001f8
 80012e8:	20000210 	.word	0x20000210
 80012ec:	200002cc 	.word	0x200002cc
 80012f0:	20000284 	.word	0x20000284
 80012f4:	20000200 	.word	0x20000200

080012f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b096      	sub	sp, #88	; 0x58
 80012fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001302:	2228      	movs	r2, #40	; 0x28
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f003 fe02 	bl	8004f10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]
 800132a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800132c:	2301      	movs	r3, #1
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001330:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001334:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133a:	2301      	movs	r3, #1
 800133c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133e:	2302      	movs	r3, #2
 8001340:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001346:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001348:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800134c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001352:	4618      	mov	r0, r3
 8001354:	f001 fe9a 	bl	800308c <HAL_RCC_OscConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800135e:	f000 f841 	bl	80013e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	230f      	movs	r3, #15
 8001364:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001366:	2302      	movs	r3, #2
 8001368:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	2102      	movs	r1, #2
 800137e:	4618      	mov	r0, r3
 8001380:	f002 f904 	bl	800358c <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800138a:	f000 f82b 	bl	80013e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800138e:	2302      	movs	r3, #2
 8001390:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001396:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	4618      	mov	r0, r3
 800139c:	f002 fa90 	bl	80038c0 <HAL_RCCEx_PeriphCLKConfig>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80013a6:	f000 f81d 	bl	80013e4 <Error_Handler>
  }
}
 80013aa:	bf00      	nop
 80013ac:	3758      	adds	r7, #88	; 0x58
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <__io_putchar>:
//_sys_exit()
void _sys_exit(int x) {
	x = x;
}
//fputc
PUTCHAR_PROTOTYPE {
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	// huart2
	// HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
	while ((USART1->SR & 0X40) == 0) {
 80013bc:	bf00      	nop
 80013be:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <__io_putchar+0x2c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0f9      	beq.n	80013be <__io_putchar+0xa>
	}; //,
	USART1->DR = (uint8_t) ch;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <__io_putchar+0x2c>)
 80013d0:	605a      	str	r2, [r3, #4]

//  while ((USART2->SR & 0X40) == 0) {
//  }; //,
//  USART2->DR = (uint8_t) ch;

	return ch;
 80013d2:	687b      	ldr	r3, [r7, #4]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40013800 	.word	0x40013800

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80013ec:	e7fe      	b.n	80013ec <Error_Handler+0x8>
	...

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <HAL_MspInit+0x5c>)
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	4a14      	ldr	r2, [pc, #80]	; (800144c <HAL_MspInit+0x5c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6193      	str	r3, [r2, #24]
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <HAL_MspInit+0x5c>)
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_MspInit+0x5c>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	4a0e      	ldr	r2, [pc, #56]	; (800144c <HAL_MspInit+0x5c>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001418:	61d3      	str	r3, [r2, #28]
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <HAL_MspInit+0x5c>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001426:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <HAL_MspInit+0x60>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <HAL_MspInit+0x60>)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001442:	bf00      	nop
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	40021000 	.word	0x40021000
 8001450:	40010000 	.word	0x40010000

08001454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001458:	e7fe      	b.n	8001458 <NMI_Handler+0x4>

0800145a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800145e:	e7fe      	b.n	800145e <HardFault_Handler+0x4>

08001460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <MemManage_Handler+0x4>

08001466 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <BusFault_Handler+0x4>

0800146c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <UsageFault_Handler+0x4>

08001472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr

0800147e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800149a:	f000 fb15 	bl	8001ac8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <DMA1_Channel1_IRQHandler+0x10>)
 80014aa:	f001 f9d9 	bl	8002860 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000240 	.word	0x20000240

080014b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <USART1_IRQHandler+0x10>)
 80014be:	f003 fa3b 	bl	8004938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000314 	.word	0x20000314

080014cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
	return 1;
 80014d0:	2301      	movs	r3, #1
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <_kill>:

int _kill(int pid, int sig)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
 80014e2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014e4:	f003 fcea 	bl	8004ebc <__errno>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2216      	movs	r2, #22
 80014ec:	601a      	str	r2, [r3, #0]
	return -1;
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_exit>:

void _exit (int status)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001502:	f04f 31ff 	mov.w	r1, #4294967295
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff ffe7 	bl	80014da <_kill>
	while (1) {}		/* Make sure we hang here */
 800150c:	e7fe      	b.n	800150c <_exit+0x12>

0800150e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b086      	sub	sp, #24
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	e00a      	b.n	8001536 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001520:	f3af 8000 	nop.w
 8001524:	4601      	mov	r1, r0
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	60ba      	str	r2, [r7, #8]
 800152c:	b2ca      	uxtb	r2, r1
 800152e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	3301      	adds	r3, #1
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	429a      	cmp	r2, r3
 800153c:	dbf0      	blt.n	8001520 <_read+0x12>
	}

return len;
 800153e:	687b      	ldr	r3, [r7, #4]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	e009      	b.n	800156e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	1c5a      	adds	r2, r3, #1
 800155e:	60ba      	str	r2, [r7, #8]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff26 	bl	80013b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3301      	adds	r3, #1
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	429a      	cmp	r2, r3
 8001574:	dbf1      	blt.n	800155a <_write+0x12>
	}
	return len;
 8001576:	687b      	ldr	r3, [r7, #4]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <_close>:

int _close(int file)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	return -1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015a6:	605a      	str	r2, [r3, #4]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <_isatty>:

int _isatty(int file)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	return 1;
 80015bc:	2301      	movs	r3, #1
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
	return 0;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e8:	4a14      	ldr	r2, [pc, #80]	; (800163c <_sbrk+0x5c>)
 80015ea:	4b15      	ldr	r3, [pc, #84]	; (8001640 <_sbrk+0x60>)
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f4:	4b13      	ldr	r3, [pc, #76]	; (8001644 <_sbrk+0x64>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <_sbrk+0x64>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <_sbrk+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	429a      	cmp	r2, r3
 800160e:	d207      	bcs.n	8001620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001610:	f003 fc54 	bl	8004ebc <__errno>
 8001614:	4603      	mov	r3, r0
 8001616:	220c      	movs	r2, #12
 8001618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	e009      	b.n	8001634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	4a05      	ldr	r2, [pc, #20]	; (8001644 <_sbrk+0x64>)
 8001630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20010000 	.word	0x20010000
 8001640:	00000400 	.word	0x00000400
 8001644:	20000204 	.word	0x20000204
 8001648:	20000368 	.word	0x20000368

0800164c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08e      	sub	sp, #56	; 0x38
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166c:	f107 0320 	add.w	r3, r7, #32
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
 8001684:	615a      	str	r2, [r3, #20]
 8001686:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001688:	4b2b      	ldr	r3, [pc, #172]	; (8001738 <MX_TIM3_Init+0xe0>)
 800168a:	4a2c      	ldr	r2, [pc, #176]	; (800173c <MX_TIM3_Init+0xe4>)
 800168c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 800168e:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <MX_TIM3_Init+0xe0>)
 8001690:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001694:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001696:	4b28      	ldr	r3, [pc, #160]	; (8001738 <MX_TIM3_Init+0xe0>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800169c:	4b26      	ldr	r3, [pc, #152]	; (8001738 <MX_TIM3_Init+0xe0>)
 800169e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a4:	4b24      	ldr	r3, [pc, #144]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016aa:	4b23      	ldr	r3, [pc, #140]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016ac:	2280      	movs	r2, #128	; 0x80
 80016ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016b0:	4821      	ldr	r0, [pc, #132]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016b2:	f002 f9bb 	bl	8003a2c <HAL_TIM_Base_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80016bc:	f7ff fe92 	bl	80013e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ca:	4619      	mov	r1, r3
 80016cc:	481a      	ldr	r0, [pc, #104]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016ce:	f002 fcd5 	bl	800407c <HAL_TIM_ConfigClockSource>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80016d8:	f7ff fe84 	bl	80013e4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80016dc:	4816      	ldr	r0, [pc, #88]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016de:	f002 fa55 	bl	8003b8c <HAL_TIM_OC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80016e8:	f7ff fe7c 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016ec:	2320      	movs	r3, #32
 80016ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016f4:	f107 0320 	add.w	r3, r7, #32
 80016f8:	4619      	mov	r1, r3
 80016fa:	480f      	ldr	r0, [pc, #60]	; (8001738 <MX_TIM3_Init+0xe0>)
 80016fc:	f003 f862 	bl	80047c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001706:	f7ff fe6d 	bl	80013e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	220c      	movs	r2, #12
 800171e:	4619      	mov	r1, r3
 8001720:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_TIM3_Init+0xe0>)
 8001722:	f002 fb95 	bl	8003e50 <HAL_TIM_OC_ConfigChannel>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800172c:	f7ff fe5a 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	3738      	adds	r7, #56	; 0x38
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200002cc 	.word	0x200002cc
 800173c:	40000400 	.word	0x40000400

08001740 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	; 0x28
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001746:	f107 0320 	add.w	r3, r7, #32
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]
 800175e:	615a      	str	r2, [r3, #20]
 8001760:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001762:	4b22      	ldr	r3, [pc, #136]	; (80017ec <MX_TIM4_Init+0xac>)
 8001764:	4a22      	ldr	r2, [pc, #136]	; (80017f0 <MX_TIM4_Init+0xb0>)
 8001766:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001768:	4b20      	ldr	r3, [pc, #128]	; (80017ec <MX_TIM4_Init+0xac>)
 800176a:	2247      	movs	r2, #71	; 0x47
 800176c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <MX_TIM4_Init+0xac>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001774:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <MX_TIM4_Init+0xac>)
 8001776:	f240 32e7 	movw	r2, #999	; 0x3e7
 800177a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <MX_TIM4_Init+0xac>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_TIM4_Init+0xac>)
 8001784:	2280      	movs	r2, #128	; 0x80
 8001786:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001788:	4818      	ldr	r0, [pc, #96]	; (80017ec <MX_TIM4_Init+0xac>)
 800178a:	f002 fa57 	bl	8003c3c <HAL_TIM_PWM_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001794:	f7ff fe26 	bl	80013e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017a0:	f107 0320 	add.w	r3, r7, #32
 80017a4:	4619      	mov	r1, r3
 80017a6:	4811      	ldr	r0, [pc, #68]	; (80017ec <MX_TIM4_Init+0xac>)
 80017a8:	f003 f80c 	bl	80047c4 <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80017b2:	f7ff fe17 	bl	80013e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	; 0x60
 80017b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80017ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017c0:	2300      	movs	r3, #0
 80017c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	2204      	movs	r2, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	4807      	ldr	r0, [pc, #28]	; (80017ec <MX_TIM4_Init+0xac>)
 80017d0:	f002 fb96 	bl	8003f00 <HAL_TIM_PWM_ConfigChannel>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80017da:	f7ff fe03 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017de:	4803      	ldr	r0, [pc, #12]	; (80017ec <MX_TIM4_Init+0xac>)
 80017e0:	f000 f844 	bl	800186c <HAL_TIM_MspPostInit>

}
 80017e4:	bf00      	nop
 80017e6:	3728      	adds	r7, #40	; 0x28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000284 	.word	0x20000284
 80017f0:	40000800 	.word	0x40000800

080017f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a09      	ldr	r2, [pc, #36]	; (8001828 <HAL_TIM_Base_MspInit+0x34>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d10b      	bne.n	800181e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_TIM_Base_MspInit+0x38>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_TIM_Base_MspInit+0x38>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	61d3      	str	r3, [r2, #28]
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_TIM_Base_MspInit+0x38>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr
 8001828:	40000400 	.word	0x40000400
 800182c:	40021000 	.word	0x40021000

08001830 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a09      	ldr	r2, [pc, #36]	; (8001864 <HAL_TIM_PWM_MspInit+0x34>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d10b      	bne.n	800185a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_TIM_PWM_MspInit+0x38>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_TIM_PWM_MspInit+0x38>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	61d3      	str	r3, [r2, #28]
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_TIM_PWM_MspInit+0x38>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	40000800 	.word	0x40000800
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 030c 	add.w	r3, r7, #12
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a17      	ldr	r2, [pc, #92]	; (80018e4 <HAL_TIM_MspPostInit+0x78>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d126      	bne.n	80018da <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800188c:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <HAL_TIM_MspPostInit+0x7c>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a15      	ldr	r2, [pc, #84]	; (80018e8 <HAL_TIM_MspPostInit+0x7c>)
 8001892:	f043 0320 	orr.w	r3, r3, #32
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <HAL_TIM_MspPostInit+0x7c>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0320 	and.w	r3, r3, #32
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2302      	movs	r3, #2
 80018b0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	4619      	mov	r1, r3
 80018b8:	480c      	ldr	r0, [pc, #48]	; (80018ec <HAL_TIM_MspPostInit+0x80>)
 80018ba:	f001 fa3b 	bl	8002d34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM4_ENABLE();
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <HAL_TIM_MspPostInit+0x84>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	61fb      	str	r3, [r7, #28]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	4a06      	ldr	r2, [pc, #24]	; (80018f0 <HAL_TIM_MspPostInit+0x84>)
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80018da:	bf00      	nop
 80018dc:	3720      	adds	r7, #32
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40000800 	.word	0x40000800
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40011400 	.word	0x40011400
 80018f0:	40010000 	.word	0x40010000

080018f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <MX_USART1_UART_Init+0x50>)
 80018fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001904:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800190e:	2200      	movs	r2, #0
 8001910:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001912:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001918:	4b09      	ldr	r3, [pc, #36]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800191a:	220c      	movs	r2, #12
 800191c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191e:	4b08      	ldr	r3, [pc, #32]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800192a:	4805      	ldr	r0, [pc, #20]	; (8001940 <MX_USART1_UART_Init+0x4c>)
 800192c:	f002 ffb6 	bl	800489c <HAL_UART_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001936:	f7ff fd55 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000314 	.word	0x20000314
 8001944:	40013800 	.word	0x40013800

08001948 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a20      	ldr	r2, [pc, #128]	; (80019e4 <HAL_UART_MspInit+0x9c>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d139      	bne.n	80019dc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001968:	4b1f      	ldr	r3, [pc, #124]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	4a1e      	ldr	r2, [pc, #120]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 800196e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001972:	6193      	str	r3, [r2, #24]
 8001974:	4b1c      	ldr	r3, [pc, #112]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001980:	4b19      	ldr	r3, [pc, #100]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 8001986:	f043 0304 	orr.w	r3, r3, #4
 800198a:	6193      	str	r3, [r2, #24]
 800198c:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <HAL_UART_MspInit+0xa0>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800199c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	4619      	mov	r1, r3
 80019ac:	480f      	ldr	r0, [pc, #60]	; (80019ec <HAL_UART_MspInit+0xa4>)
 80019ae:	f001 f9c1 	bl	8002d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	4619      	mov	r1, r3
 80019c6:	4809      	ldr	r0, [pc, #36]	; (80019ec <HAL_UART_MspInit+0xa4>)
 80019c8:	f001 f9b4 	bl	8002d34 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2100      	movs	r1, #0
 80019d0:	2025      	movs	r0, #37	; 0x25
 80019d2:	f000 fd30 	bl	8002436 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019d6:	2025      	movs	r0, #37	; 0x25
 80019d8:	f000 fd49 	bl	800246e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019dc:	bf00      	nop
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40013800 	.word	0x40013800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010800 	.word	0x40010800

080019f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80019f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80019f2:	e003      	b.n	80019fc <LoopCopyDataInit>

080019f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80019f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80019f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80019fa:	3104      	adds	r1, #4

080019fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80019fc:	480a      	ldr	r0, [pc, #40]	; (8001a28 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80019fe:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001a00:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001a02:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001a04:	d3f6      	bcc.n	80019f4 <CopyDataInit>
  ldr r2, =_sbss
 8001a06:	4a0a      	ldr	r2, [pc, #40]	; (8001a30 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001a08:	e002      	b.n	8001a10 <LoopFillZerobss>

08001a0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001a0a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001a0c:	f842 3b04 	str.w	r3, [r2], #4

08001a10 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001a12:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001a14:	d3f9      	bcc.n	8001a0a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a16:	f7ff fe19 	bl	800164c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a1a:	f003 fa55 	bl	8004ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a1e:	f7ff fc39 	bl	8001294 <main>
  bx lr
 8001a22:	4770      	bx	lr
  ldr r3, =_sidata
 8001a24:	08007d44 	.word	0x08007d44
  ldr r0, =_sdata
 8001a28:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001a2c:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001a30:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001a34:	20000368 	.word	0x20000368

08001a38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a38:	e7fe      	b.n	8001a38 <ADC1_2_IRQHandler>
	...

08001a3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a40:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <HAL_Init+0x28>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a07      	ldr	r2, [pc, #28]	; (8001a64 <HAL_Init+0x28>)
 8001a46:	f043 0310 	orr.w	r3, r3, #16
 8001a4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f000 fce7 	bl	8002420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f000 f808 	bl	8001a68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a58:	f7ff fcca 	bl	80013f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40022000 	.word	0x40022000

08001a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a70:	4b12      	ldr	r3, [pc, #72]	; (8001abc <HAL_InitTick+0x54>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b12      	ldr	r3, [pc, #72]	; (8001ac0 <HAL_InitTick+0x58>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 fcff 	bl	800248a <HAL_SYSTICK_Config>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e00e      	b.n	8001ab4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b0f      	cmp	r3, #15
 8001a9a:	d80a      	bhi.n	8001ab2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa4:	f000 fcc7 	bl	8002436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aa8:	4a06      	ldr	r2, [pc, #24]	; (8001ac4 <HAL_InitTick+0x5c>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	e000      	b.n	8001ab4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000008 	.word	0x20000008
 8001ac4:	20000004 	.word	0x20000004

08001ac8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001acc:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <HAL_IncTick+0x1c>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <HAL_IncTick+0x20>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a03      	ldr	r2, [pc, #12]	; (8001ae8 <HAL_IncTick+0x20>)
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr
 8001ae4:	20000008 	.word	0x20000008
 8001ae8:	20000354 	.word	0x20000354

08001aec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return uwTick;
 8001af0:	4b02      	ldr	r3, [pc, #8]	; (8001afc <HAL_GetTick+0x10>)
 8001af2:	681b      	ldr	r3, [r3, #0]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	20000354 	.word	0x20000354

08001b00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e0ce      	b.n	8001cc0 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d109      	bne.n	8001b44 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff fa20 	bl	8000f84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 faff 	bl	8002148 <ADC_ConversionStop_Disable>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b52:	f003 0310 	and.w	r3, r3, #16
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f040 80a9 	bne.w	8001cae <HAL_ADC_Init+0x1ae>
 8001b5c:	7dfb      	ldrb	r3, [r7, #23]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f040 80a5 	bne.w	8001cae <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b68:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b6c:	f023 0302 	bic.w	r3, r3, #2
 8001b70:	f043 0202 	orr.w	r2, r3, #2
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4951      	ldr	r1, [pc, #324]	; (8001cc8 <HAL_ADC_Init+0x1c8>)
 8001b82:	428b      	cmp	r3, r1
 8001b84:	d10a      	bne.n	8001b9c <HAL_ADC_Init+0x9c>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001b8e:	d002      	beq.n	8001b96 <HAL_ADC_Init+0x96>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	e004      	b.n	8001ba0 <HAL_ADC_Init+0xa0>
 8001b96:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b9a:	e001      	b.n	8001ba0 <HAL_ADC_Init+0xa0>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ba0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	7b1b      	ldrb	r3, [r3, #12]
 8001ba6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ba8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bb8:	d003      	beq.n	8001bc2 <HAL_ADC_Init+0xc2>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d102      	bne.n	8001bc8 <HAL_ADC_Init+0xc8>
 8001bc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bc6:	e000      	b.n	8001bca <HAL_ADC_Init+0xca>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	7d1b      	ldrb	r3, [r3, #20]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d119      	bne.n	8001c0c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7b1b      	ldrb	r3, [r3, #12]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d109      	bne.n	8001bf4 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	3b01      	subs	r3, #1
 8001be6:	035a      	lsls	r2, r3, #13
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	e00b      	b.n	8001c0c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf8:	f043 0220 	orr.w	r2, r3, #32
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c04:	f043 0201 	orr.w	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	4b29      	ldr	r3, [pc, #164]	; (8001ccc <HAL_ADC_Init+0x1cc>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	6812      	ldr	r2, [r2, #0]
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	430b      	orrs	r3, r1
 8001c32:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c3c:	d003      	beq.n	8001c46 <HAL_ADC_Init+0x146>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d104      	bne.n	8001c50 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	051b      	lsls	r3, r3, #20
 8001c4e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c56:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_ADC_Init+0x1d0>)
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d10b      	bne.n	8001c8c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	f023 0303 	bic.w	r3, r3, #3
 8001c82:	f043 0201 	orr.w	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c8a:	e018      	b.n	8001cbe <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	f023 0312 	bic.w	r3, r3, #18
 8001c94:	f043 0210 	orr.w	r2, r3, #16
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	f043 0201 	orr.w	r2, r3, #1
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001cac:	e007      	b.n	8001cbe <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	f043 0210 	orr.w	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40013c00 	.word	0x40013c00
 8001ccc:	ffe1f7fd 	.word	0xffe1f7fd
 8001cd0:	ff1f0efe 	.word	0xff1f0efe

08001cd4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a64      	ldr	r2, [pc, #400]	; (8001e7c <HAL_ADC_Start_DMA+0x1a8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d004      	beq.n	8001cf8 <HAL_ADC_Start_DMA+0x24>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a63      	ldr	r2, [pc, #396]	; (8001e80 <HAL_ADC_Start_DMA+0x1ac>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d106      	bne.n	8001d06 <HAL_ADC_Start_DMA+0x32>
 8001cf8:	4b60      	ldr	r3, [pc, #384]	; (8001e7c <HAL_ADC_Start_DMA+0x1a8>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 80b3 	bne.w	8001e6c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d101      	bne.n	8001d14 <HAL_ADC_Start_DMA+0x40>
 8001d10:	2302      	movs	r3, #2
 8001d12:	e0ae      	b.n	8001e72 <HAL_ADC_Start_DMA+0x19e>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f000 f9c1 	bl	80020a4 <ADC_Enable>
 8001d22:	4603      	mov	r3, r0
 8001d24:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f040 809a 	bne.w	8001e62 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d32:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d36:	f023 0301 	bic.w	r3, r3, #1
 8001d3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a4e      	ldr	r2, [pc, #312]	; (8001e80 <HAL_ADC_Start_DMA+0x1ac>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d105      	bne.n	8001d58 <HAL_ADC_Start_DMA+0x84>
 8001d4c:	4b4b      	ldr	r3, [pc, #300]	; (8001e7c <HAL_ADC_Start_DMA+0x1a8>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d115      	bne.n	8001d84 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d026      	beq.n	8001dc0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d7a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d82:	e01d      	b.n	8001dc0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d88:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a39      	ldr	r2, [pc, #228]	; (8001e7c <HAL_ADC_Start_DMA+0x1a8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_ADC_Start_DMA+0xd0>
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a38      	ldr	r2, [pc, #224]	; (8001e80 <HAL_ADC_Start_DMA+0x1ac>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d10d      	bne.n	8001dc0 <HAL_ADC_Start_DMA+0xec>
 8001da4:	4b35      	ldr	r3, [pc, #212]	; (8001e7c <HAL_ADC_Start_DMA+0x1a8>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d007      	beq.n	8001dc0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001db8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d006      	beq.n	8001dda <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	f023 0206 	bic.w	r2, r3, #6
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dd8:	e002      	b.n	8001de0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4a25      	ldr	r2, [pc, #148]	; (8001e84 <HAL_ADC_Start_DMA+0x1b0>)
 8001dee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	4a24      	ldr	r2, [pc, #144]	; (8001e88 <HAL_ADC_Start_DMA+0x1b4>)
 8001df6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4a23      	ldr	r2, [pc, #140]	; (8001e8c <HAL_ADC_Start_DMA+0x1b8>)
 8001dfe:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f06f 0202 	mvn.w	r2, #2
 8001e08:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e18:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6a18      	ldr	r0, [r3, #32]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	334c      	adds	r3, #76	; 0x4c
 8001e24:	4619      	mov	r1, r3
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f000 fbb1 	bl	8002590 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e38:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e3c:	d108      	bne.n	8001e50 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001e4c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001e4e:	e00f      	b.n	8001e70 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001e5e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001e60:	e006      	b.n	8001e70 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001e6a:	e001      	b.n	8001e70 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40012400 	.word	0x40012400
 8001e80:	40012800 	.word	0x40012800
 8001e84:	080021bd 	.word	0x080021bd
 8001e88:	08002239 	.word	0x08002239
 8001e8c:	08002255 	.word	0x08002255

08001e90 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr

08001ea2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <HAL_ADC_ConfigChannel+0x20>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	e0dc      	b.n	800208e <HAL_ADC_ConfigChannel+0x1da>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b06      	cmp	r3, #6
 8001ee2:	d81c      	bhi.n	8001f1e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b05      	subs	r3, #5
 8001ef6:	221f      	movs	r2, #31
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	4019      	ands	r1, r3
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3b05      	subs	r3, #5
 8001f10:	fa00 f203 	lsl.w	r2, r0, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	635a      	str	r2, [r3, #52]	; 0x34
 8001f1c:	e03c      	b.n	8001f98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d81c      	bhi.n	8001f60 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	4413      	add	r3, r2
 8001f36:	3b23      	subs	r3, #35	; 0x23
 8001f38:	221f      	movs	r2, #31
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	4019      	ands	r1, r3
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	3b23      	subs	r3, #35	; 0x23
 8001f52:	fa00 f203 	lsl.w	r2, r0, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f5e:	e01b      	b.n	8001f98 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	3b41      	subs	r3, #65	; 0x41
 8001f72:	221f      	movs	r2, #31
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	4019      	ands	r1, r3
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	3b41      	subs	r3, #65	; 0x41
 8001f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b09      	cmp	r3, #9
 8001f9e:	d91c      	bls.n	8001fda <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68d9      	ldr	r1, [r3, #12]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	4613      	mov	r3, r2
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	4413      	add	r3, r2
 8001fb0:	3b1e      	subs	r3, #30
 8001fb2:	2207      	movs	r2, #7
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	4019      	ands	r1, r3
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	6898      	ldr	r0, [r3, #8]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4413      	add	r3, r2
 8001fca:	3b1e      	subs	r3, #30
 8001fcc:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	e019      	b.n	800200e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6919      	ldr	r1, [r3, #16]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	2207      	movs	r2, #7
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4019      	ands	r1, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	6898      	ldr	r0, [r3, #8]
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	fa00 f203 	lsl.w	r2, r0, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	430a      	orrs	r2, r1
 800200c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b10      	cmp	r3, #16
 8002014:	d003      	beq.n	800201e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800201a:	2b11      	cmp	r3, #17
 800201c:	d132      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a1d      	ldr	r2, [pc, #116]	; (8002098 <HAL_ADC_ConfigChannel+0x1e4>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d125      	bne.n	8002074 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d126      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002044:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2b10      	cmp	r3, #16
 800204c:	d11a      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800204e:	4b13      	ldr	r3, [pc, #76]	; (800209c <HAL_ADC_ConfigChannel+0x1e8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a13      	ldr	r2, [pc, #76]	; (80020a0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002054:	fba2 2303 	umull	r2, r3, r2, r3
 8002058:	0c9a      	lsrs	r2, r3, #18
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002064:	e002      	b.n	800206c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	3b01      	subs	r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f9      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x1b2>
 8002072:	e007      	b.n	8002084 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002078:	f043 0220 	orr.w	r2, r3, #32
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800208c:	7bfb      	ldrb	r3, [r7, #15]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	40012400 	.word	0x40012400
 800209c:	20000000 	.word	0x20000000
 80020a0:	431bde83 	.word	0x431bde83

080020a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d039      	beq.n	8002136 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0201 	orr.w	r2, r2, #1
 80020d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020d2:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <ADC_Enable+0x9c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1b      	ldr	r2, [pc, #108]	; (8002144 <ADC_Enable+0xa0>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	0c9b      	lsrs	r3, r3, #18
 80020de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020e0:	e002      	b.n	80020e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f9      	bne.n	80020e2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020ee:	f7ff fcfd 	bl	8001aec <HAL_GetTick>
 80020f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80020f4:	e018      	b.n	8002128 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020f6:	f7ff fcf9 	bl	8001aec <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d911      	bls.n	8002128 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	f043 0210 	orr.w	r2, r3, #16
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002114:	f043 0201 	orr.w	r2, r3, #1
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e007      	b.n	8002138 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b01      	cmp	r3, #1
 8002134:	d1df      	bne.n	80020f6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000000 	.word	0x20000000
 8002144:	431bde83 	.word	0x431bde83

08002148 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b01      	cmp	r3, #1
 8002160:	d127      	bne.n	80021b2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 0201 	bic.w	r2, r2, #1
 8002170:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002172:	f7ff fcbb 	bl	8001aec <HAL_GetTick>
 8002176:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002178:	e014      	b.n	80021a4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800217a:	f7ff fcb7 	bl	8001aec <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d90d      	bls.n	80021a4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	f043 0210 	orr.w	r2, r3, #16
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e007      	b.n	80021b4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d0e3      	beq.n	800217a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d127      	bne.n	8002226 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021f0:	d115      	bne.n	800221e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d111      	bne.n	800221e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d105      	bne.n	800221e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002216:	f043 0201 	orr.w	r2, r3, #1
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f7fe ffa2 	bl	8001168 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002224:	e004      	b.n	8002230 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	4798      	blx	r3
}
 8002230:	bf00      	nop
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002244:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002246:	68f8      	ldr	r0, [r7, #12]
 8002248:	f7ff fe22 	bl	8001e90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800224c:	bf00      	nop
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002260:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002266:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	f043 0204 	orr.w	r2, r3, #4
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f7ff fe11 	bl	8001ea2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ba:	4a04      	ldr	r2, [pc, #16]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	60d3      	str	r3, [r2, #12]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <__NVIC_GetPriorityGrouping+0x18>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	f003 0307 	and.w	r3, r3, #7
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db0b      	blt.n	8002316 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	4906      	ldr	r1, [pc, #24]	; (8002320 <__NVIC_EnableIRQ+0x34>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	2001      	movs	r0, #1
 800230e:	fa00 f202 	lsl.w	r2, r0, r2
 8002312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	e000e100 	.word	0xe000e100

08002324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	; (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	; (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f1c3 0307 	rsb	r3, r3, #7
 8002392:	2b04      	cmp	r3, #4
 8002394:	bf28      	it	cs
 8002396:	2304      	movcs	r3, #4
 8002398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3304      	adds	r3, #4
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d902      	bls.n	80023a8 <NVIC_EncodePriority+0x30>
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3b03      	subs	r3, #3
 80023a6:	e000      	b.n	80023aa <NVIC_EncodePriority+0x32>
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	4313      	orrs	r3, r2
         );
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3724      	adds	r7, #36	; 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023ec:	d301      	bcc.n	80023f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ee:	2301      	movs	r3, #1
 80023f0:	e00f      	b.n	8002412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023f2:	4a0a      	ldr	r2, [pc, #40]	; (800241c <SysTick_Config+0x40>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023fa:	210f      	movs	r1, #15
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	f7ff ff90 	bl	8002324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <SysTick_Config+0x40>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800240a:	4b04      	ldr	r3, [pc, #16]	; (800241c <SysTick_Config+0x40>)
 800240c:	2207      	movs	r2, #7
 800240e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	e000e010 	.word	0xe000e010

08002420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ff2d 	bl	8002288 <__NVIC_SetPriorityGrouping>
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af00      	add	r7, sp, #0
 800243c:	4603      	mov	r3, r0
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002448:	f7ff ff42 	bl	80022d0 <__NVIC_GetPriorityGrouping>
 800244c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	6978      	ldr	r0, [r7, #20]
 8002454:	f7ff ff90 	bl	8002378 <NVIC_EncodePriority>
 8002458:	4602      	mov	r2, r0
 800245a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245e:	4611      	mov	r1, r2
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff5f 	bl	8002324 <__NVIC_SetPriority>
}
 8002466:	bf00      	nop
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	4603      	mov	r3, r0
 8002476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff ff35 	bl	80022ec <__NVIC_EnableIRQ>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff ffa2 	bl	80023dc <SysTick_Config>
 8002498:	4603      	mov	r3, r0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e059      	b.n	800256e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_DMA_Init+0xd4>)
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d80f      	bhi.n	80024e6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b2b      	ldr	r3, [pc, #172]	; (800257c <HAL_DMA_Init+0xd8>)
 80024ce:	4413      	add	r3, r2
 80024d0:	4a2b      	ldr	r2, [pc, #172]	; (8002580 <HAL_DMA_Init+0xdc>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	091b      	lsrs	r3, r3, #4
 80024d8:	009a      	lsls	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a28      	ldr	r2, [pc, #160]	; (8002584 <HAL_DMA_Init+0xe0>)
 80024e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80024e4:	e00e      	b.n	8002504 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	4b26      	ldr	r3, [pc, #152]	; (8002588 <HAL_DMA_Init+0xe4>)
 80024ee:	4413      	add	r3, r2
 80024f0:	4a23      	ldr	r2, [pc, #140]	; (8002580 <HAL_DMA_Init+0xdc>)
 80024f2:	fba2 2303 	umull	r2, r3, r2, r3
 80024f6:	091b      	lsrs	r3, r3, #4
 80024f8:	009a      	lsls	r2, r3, #2
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a22      	ldr	r2, [pc, #136]	; (800258c <HAL_DMA_Init+0xe8>)
 8002502:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2202      	movs	r2, #2
 8002508:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800251a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800251e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002528:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002534:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002540:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	4313      	orrs	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	40020407 	.word	0x40020407
 800257c:	bffdfff8 	.word	0xbffdfff8
 8002580:	cccccccd 	.word	0xcccccccd
 8002584:	40020000 	.word	0x40020000
 8002588:	bffdfbf8 	.word	0xbffdfbf8
 800258c:	40020400 	.word	0x40020400

08002590 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
 800259c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_DMA_Start_IT+0x20>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e04a      	b.n	8002646 <HAL_DMA_Start_IT+0xb6>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d13a      	bne.n	8002638 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2202      	movs	r2, #2
 80025c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0201 	bic.w	r2, r2, #1
 80025de:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 fb76 	bl	8002cd8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 020e 	orr.w	r2, r2, #14
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	e00f      	b.n	8002626 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0204 	bic.w	r2, r2, #4
 8002614:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f042 020a 	orr.w	r2, r2, #10
 8002624:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0201 	orr.w	r2, r2, #1
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	e005      	b.n	8002644 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002640:	2302      	movs	r3, #2
 8002642:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002644:	7dfb      	ldrb	r3, [r7, #23]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002662:	2b02      	cmp	r3, #2
 8002664:	d005      	beq.n	8002672 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2204      	movs	r2, #4
 800266a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	73fb      	strb	r3, [r7, #15]
 8002670:	e0d6      	b.n	8002820 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 020e 	bic.w	r2, r2, #14
 8002680:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0201 	bic.w	r2, r2, #1
 8002690:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	4b64      	ldr	r3, [pc, #400]	; (800282c <HAL_DMA_Abort_IT+0x1dc>)
 800269a:	429a      	cmp	r2, r3
 800269c:	d958      	bls.n	8002750 <HAL_DMA_Abort_IT+0x100>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a63      	ldr	r2, [pc, #396]	; (8002830 <HAL_DMA_Abort_IT+0x1e0>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d04f      	beq.n	8002748 <HAL_DMA_Abort_IT+0xf8>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a61      	ldr	r2, [pc, #388]	; (8002834 <HAL_DMA_Abort_IT+0x1e4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d048      	beq.n	8002744 <HAL_DMA_Abort_IT+0xf4>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a60      	ldr	r2, [pc, #384]	; (8002838 <HAL_DMA_Abort_IT+0x1e8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d040      	beq.n	800273e <HAL_DMA_Abort_IT+0xee>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a5e      	ldr	r2, [pc, #376]	; (800283c <HAL_DMA_Abort_IT+0x1ec>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d038      	beq.n	8002738 <HAL_DMA_Abort_IT+0xe8>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a5d      	ldr	r2, [pc, #372]	; (8002840 <HAL_DMA_Abort_IT+0x1f0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d030      	beq.n	8002732 <HAL_DMA_Abort_IT+0xe2>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a5b      	ldr	r2, [pc, #364]	; (8002844 <HAL_DMA_Abort_IT+0x1f4>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d028      	beq.n	800272c <HAL_DMA_Abort_IT+0xdc>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a53      	ldr	r2, [pc, #332]	; (800282c <HAL_DMA_Abort_IT+0x1dc>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d020      	beq.n	8002726 <HAL_DMA_Abort_IT+0xd6>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a57      	ldr	r2, [pc, #348]	; (8002848 <HAL_DMA_Abort_IT+0x1f8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d019      	beq.n	8002722 <HAL_DMA_Abort_IT+0xd2>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a56      	ldr	r2, [pc, #344]	; (800284c <HAL_DMA_Abort_IT+0x1fc>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d012      	beq.n	800271e <HAL_DMA_Abort_IT+0xce>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a54      	ldr	r2, [pc, #336]	; (8002850 <HAL_DMA_Abort_IT+0x200>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d00a      	beq.n	8002718 <HAL_DMA_Abort_IT+0xc8>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a53      	ldr	r2, [pc, #332]	; (8002854 <HAL_DMA_Abort_IT+0x204>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d102      	bne.n	8002712 <HAL_DMA_Abort_IT+0xc2>
 800270c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002710:	e01b      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002716:	e018      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002718:	f44f 7380 	mov.w	r3, #256	; 0x100
 800271c:	e015      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 800271e:	2310      	movs	r3, #16
 8002720:	e013      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002722:	2301      	movs	r3, #1
 8002724:	e011      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002726:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800272a:	e00e      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 800272c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002730:	e00b      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002732:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002736:	e008      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800273c:	e005      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 800273e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002742:	e002      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002744:	2310      	movs	r3, #16
 8002746:	e000      	b.n	800274a <HAL_DMA_Abort_IT+0xfa>
 8002748:	2301      	movs	r3, #1
 800274a:	4a43      	ldr	r2, [pc, #268]	; (8002858 <HAL_DMA_Abort_IT+0x208>)
 800274c:	6053      	str	r3, [r2, #4]
 800274e:	e057      	b.n	8002800 <HAL_DMA_Abort_IT+0x1b0>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a36      	ldr	r2, [pc, #216]	; (8002830 <HAL_DMA_Abort_IT+0x1e0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d04f      	beq.n	80027fa <HAL_DMA_Abort_IT+0x1aa>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a35      	ldr	r2, [pc, #212]	; (8002834 <HAL_DMA_Abort_IT+0x1e4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d048      	beq.n	80027f6 <HAL_DMA_Abort_IT+0x1a6>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a33      	ldr	r2, [pc, #204]	; (8002838 <HAL_DMA_Abort_IT+0x1e8>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d040      	beq.n	80027f0 <HAL_DMA_Abort_IT+0x1a0>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a32      	ldr	r2, [pc, #200]	; (800283c <HAL_DMA_Abort_IT+0x1ec>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d038      	beq.n	80027ea <HAL_DMA_Abort_IT+0x19a>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a30      	ldr	r2, [pc, #192]	; (8002840 <HAL_DMA_Abort_IT+0x1f0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d030      	beq.n	80027e4 <HAL_DMA_Abort_IT+0x194>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a2f      	ldr	r2, [pc, #188]	; (8002844 <HAL_DMA_Abort_IT+0x1f4>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d028      	beq.n	80027de <HAL_DMA_Abort_IT+0x18e>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a26      	ldr	r2, [pc, #152]	; (800282c <HAL_DMA_Abort_IT+0x1dc>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d020      	beq.n	80027d8 <HAL_DMA_Abort_IT+0x188>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a2b      	ldr	r2, [pc, #172]	; (8002848 <HAL_DMA_Abort_IT+0x1f8>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d019      	beq.n	80027d4 <HAL_DMA_Abort_IT+0x184>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a29      	ldr	r2, [pc, #164]	; (800284c <HAL_DMA_Abort_IT+0x1fc>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d012      	beq.n	80027d0 <HAL_DMA_Abort_IT+0x180>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a28      	ldr	r2, [pc, #160]	; (8002850 <HAL_DMA_Abort_IT+0x200>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d00a      	beq.n	80027ca <HAL_DMA_Abort_IT+0x17a>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a26      	ldr	r2, [pc, #152]	; (8002854 <HAL_DMA_Abort_IT+0x204>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d102      	bne.n	80027c4 <HAL_DMA_Abort_IT+0x174>
 80027be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c2:	e01b      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027c8:	e018      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ce:	e015      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027d0:	2310      	movs	r3, #16
 80027d2:	e013      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e011      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027dc:	e00e      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027e2:	e00b      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027e8:	e008      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ee:	e005      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027f4:	e002      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027f6:	2310      	movs	r3, #16
 80027f8:	e000      	b.n	80027fc <HAL_DMA_Abort_IT+0x1ac>
 80027fa:	2301      	movs	r3, #1
 80027fc:	4a17      	ldr	r2, [pc, #92]	; (800285c <HAL_DMA_Abort_IT+0x20c>)
 80027fe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	4798      	blx	r3
    } 
  }
  return status;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	40020080 	.word	0x40020080
 8002830:	40020008 	.word	0x40020008
 8002834:	4002001c 	.word	0x4002001c
 8002838:	40020030 	.word	0x40020030
 800283c:	40020044 	.word	0x40020044
 8002840:	40020058 	.word	0x40020058
 8002844:	4002006c 	.word	0x4002006c
 8002848:	40020408 	.word	0x40020408
 800284c:	4002041c 	.word	0x4002041c
 8002850:	40020430 	.word	0x40020430
 8002854:	40020444 	.word	0x40020444
 8002858:	40020400 	.word	0x40020400
 800285c:	40020000 	.word	0x40020000

08002860 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	2204      	movs	r2, #4
 800287e:	409a      	lsls	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4013      	ands	r3, r2
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80d6 	beq.w	8002a36 <HAL_DMA_IRQHandler+0x1d6>
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 80d0 	beq.w	8002a36 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d107      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0204 	bic.w	r2, r2, #4
 80028b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	461a      	mov	r2, r3
 80028ba:	4b9b      	ldr	r3, [pc, #620]	; (8002b28 <HAL_DMA_IRQHandler+0x2c8>)
 80028bc:	429a      	cmp	r2, r3
 80028be:	d958      	bls.n	8002972 <HAL_DMA_IRQHandler+0x112>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a99      	ldr	r2, [pc, #612]	; (8002b2c <HAL_DMA_IRQHandler+0x2cc>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d04f      	beq.n	800296a <HAL_DMA_IRQHandler+0x10a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a98      	ldr	r2, [pc, #608]	; (8002b30 <HAL_DMA_IRQHandler+0x2d0>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d048      	beq.n	8002966 <HAL_DMA_IRQHandler+0x106>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a96      	ldr	r2, [pc, #600]	; (8002b34 <HAL_DMA_IRQHandler+0x2d4>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d040      	beq.n	8002960 <HAL_DMA_IRQHandler+0x100>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a95      	ldr	r2, [pc, #596]	; (8002b38 <HAL_DMA_IRQHandler+0x2d8>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d038      	beq.n	800295a <HAL_DMA_IRQHandler+0xfa>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a93      	ldr	r2, [pc, #588]	; (8002b3c <HAL_DMA_IRQHandler+0x2dc>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d030      	beq.n	8002954 <HAL_DMA_IRQHandler+0xf4>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a92      	ldr	r2, [pc, #584]	; (8002b40 <HAL_DMA_IRQHandler+0x2e0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d028      	beq.n	800294e <HAL_DMA_IRQHandler+0xee>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a89      	ldr	r2, [pc, #548]	; (8002b28 <HAL_DMA_IRQHandler+0x2c8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d020      	beq.n	8002948 <HAL_DMA_IRQHandler+0xe8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a8e      	ldr	r2, [pc, #568]	; (8002b44 <HAL_DMA_IRQHandler+0x2e4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d019      	beq.n	8002944 <HAL_DMA_IRQHandler+0xe4>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a8c      	ldr	r2, [pc, #560]	; (8002b48 <HAL_DMA_IRQHandler+0x2e8>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d012      	beq.n	8002940 <HAL_DMA_IRQHandler+0xe0>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a8b      	ldr	r2, [pc, #556]	; (8002b4c <HAL_DMA_IRQHandler+0x2ec>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d00a      	beq.n	800293a <HAL_DMA_IRQHandler+0xda>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a89      	ldr	r2, [pc, #548]	; (8002b50 <HAL_DMA_IRQHandler+0x2f0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d102      	bne.n	8002934 <HAL_DMA_IRQHandler+0xd4>
 800292e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002932:	e01b      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002934:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002938:	e018      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 800293a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800293e:	e015      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002940:	2340      	movs	r3, #64	; 0x40
 8002942:	e013      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002944:	2304      	movs	r3, #4
 8002946:	e011      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002948:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800294c:	e00e      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 800294e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002952:	e00b      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002954:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002958:	e008      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 800295a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800295e:	e005      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002964:	e002      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 8002966:	2340      	movs	r3, #64	; 0x40
 8002968:	e000      	b.n	800296c <HAL_DMA_IRQHandler+0x10c>
 800296a:	2304      	movs	r3, #4
 800296c:	4a79      	ldr	r2, [pc, #484]	; (8002b54 <HAL_DMA_IRQHandler+0x2f4>)
 800296e:	6053      	str	r3, [r2, #4]
 8002970:	e057      	b.n	8002a22 <HAL_DMA_IRQHandler+0x1c2>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a6d      	ldr	r2, [pc, #436]	; (8002b2c <HAL_DMA_IRQHandler+0x2cc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d04f      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x1bc>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a6b      	ldr	r2, [pc, #428]	; (8002b30 <HAL_DMA_IRQHandler+0x2d0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d048      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x1b8>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a6a      	ldr	r2, [pc, #424]	; (8002b34 <HAL_DMA_IRQHandler+0x2d4>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d040      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x1b2>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a68      	ldr	r2, [pc, #416]	; (8002b38 <HAL_DMA_IRQHandler+0x2d8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d038      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x1ac>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a67      	ldr	r2, [pc, #412]	; (8002b3c <HAL_DMA_IRQHandler+0x2dc>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d030      	beq.n	8002a06 <HAL_DMA_IRQHandler+0x1a6>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a65      	ldr	r2, [pc, #404]	; (8002b40 <HAL_DMA_IRQHandler+0x2e0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d028      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x1a0>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a5d      	ldr	r2, [pc, #372]	; (8002b28 <HAL_DMA_IRQHandler+0x2c8>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d020      	beq.n	80029fa <HAL_DMA_IRQHandler+0x19a>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a61      	ldr	r2, [pc, #388]	; (8002b44 <HAL_DMA_IRQHandler+0x2e4>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d019      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x196>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a60      	ldr	r2, [pc, #384]	; (8002b48 <HAL_DMA_IRQHandler+0x2e8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d012      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x192>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a5e      	ldr	r2, [pc, #376]	; (8002b4c <HAL_DMA_IRQHandler+0x2ec>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d00a      	beq.n	80029ec <HAL_DMA_IRQHandler+0x18c>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a5d      	ldr	r2, [pc, #372]	; (8002b50 <HAL_DMA_IRQHandler+0x2f0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d102      	bne.n	80029e6 <HAL_DMA_IRQHandler+0x186>
 80029e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80029e4:	e01b      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 80029e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80029ea:	e018      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 80029ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f0:	e015      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 80029f2:	2340      	movs	r3, #64	; 0x40
 80029f4:	e013      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 80029f6:	2304      	movs	r3, #4
 80029f8:	e011      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 80029fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80029fe:	e00e      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a04:	e00b      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a06:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002a0a:	e008      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a10:	e005      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a16:	e002      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a18:	2340      	movs	r3, #64	; 0x40
 8002a1a:	e000      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1be>
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	4a4e      	ldr	r2, [pc, #312]	; (8002b58 <HAL_DMA_IRQHandler+0x2f8>)
 8002a20:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 8136 	beq.w	8002c98 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a34:	e130      	b.n	8002c98 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	409a      	lsls	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 80f8 	beq.w	8002c38 <HAL_DMA_IRQHandler+0x3d8>
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 80f2 	beq.w	8002c38 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10b      	bne.n	8002a7a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 020a 	bic.w	r2, r2, #10
 8002a70:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b29      	ldr	r3, [pc, #164]	; (8002b28 <HAL_DMA_IRQHandler+0x2c8>)
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d973      	bls.n	8002b6e <HAL_DMA_IRQHandler+0x30e>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a28      	ldr	r2, [pc, #160]	; (8002b2c <HAL_DMA_IRQHandler+0x2cc>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d06a      	beq.n	8002b66 <HAL_DMA_IRQHandler+0x306>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a26      	ldr	r2, [pc, #152]	; (8002b30 <HAL_DMA_IRQHandler+0x2d0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d063      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x302>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a25      	ldr	r2, [pc, #148]	; (8002b34 <HAL_DMA_IRQHandler+0x2d4>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d05b      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x2fc>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a23      	ldr	r2, [pc, #140]	; (8002b38 <HAL_DMA_IRQHandler+0x2d8>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d038      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x2c0>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a22      	ldr	r2, [pc, #136]	; (8002b3c <HAL_DMA_IRQHandler+0x2dc>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d030      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x2ba>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a20      	ldr	r2, [pc, #128]	; (8002b40 <HAL_DMA_IRQHandler+0x2e0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d028      	beq.n	8002b14 <HAL_DMA_IRQHandler+0x2b4>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a18      	ldr	r2, [pc, #96]	; (8002b28 <HAL_DMA_IRQHandler+0x2c8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d020      	beq.n	8002b0e <HAL_DMA_IRQHandler+0x2ae>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1c      	ldr	r2, [pc, #112]	; (8002b44 <HAL_DMA_IRQHandler+0x2e4>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d019      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x2aa>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a1b      	ldr	r2, [pc, #108]	; (8002b48 <HAL_DMA_IRQHandler+0x2e8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d012      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x2a6>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a19      	ldr	r2, [pc, #100]	; (8002b4c <HAL_DMA_IRQHandler+0x2ec>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d00a      	beq.n	8002b00 <HAL_DMA_IRQHandler+0x2a0>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a18      	ldr	r2, [pc, #96]	; (8002b50 <HAL_DMA_IRQHandler+0x2f0>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d102      	bne.n	8002afa <HAL_DMA_IRQHandler+0x29a>
 8002af4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002af8:	e036      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002afa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002afe:	e033      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b04:	e030      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b06:	2320      	movs	r3, #32
 8002b08:	e02e      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e02c      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b12:	e029      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b14:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002b18:	e026      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b1e:	e023      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b24:	e020      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b26:	bf00      	nop
 8002b28:	40020080 	.word	0x40020080
 8002b2c:	40020008 	.word	0x40020008
 8002b30:	4002001c 	.word	0x4002001c
 8002b34:	40020030 	.word	0x40020030
 8002b38:	40020044 	.word	0x40020044
 8002b3c:	40020058 	.word	0x40020058
 8002b40:	4002006c 	.word	0x4002006c
 8002b44:	40020408 	.word	0x40020408
 8002b48:	4002041c 	.word	0x4002041c
 8002b4c:	40020430 	.word	0x40020430
 8002b50:	40020444 	.word	0x40020444
 8002b54:	40020400 	.word	0x40020400
 8002b58:	40020000 	.word	0x40020000
 8002b5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b60:	e002      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b62:	2320      	movs	r3, #32
 8002b64:	e000      	b.n	8002b68 <HAL_DMA_IRQHandler+0x308>
 8002b66:	2302      	movs	r3, #2
 8002b68:	4a4e      	ldr	r2, [pc, #312]	; (8002ca4 <HAL_DMA_IRQHandler+0x444>)
 8002b6a:	6053      	str	r3, [r2, #4]
 8002b6c:	e057      	b.n	8002c1e <HAL_DMA_IRQHandler+0x3be>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a4d      	ldr	r2, [pc, #308]	; (8002ca8 <HAL_DMA_IRQHandler+0x448>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d04f      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x3b8>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a4b      	ldr	r2, [pc, #300]	; (8002cac <HAL_DMA_IRQHandler+0x44c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d048      	beq.n	8002c14 <HAL_DMA_IRQHandler+0x3b4>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a4a      	ldr	r2, [pc, #296]	; (8002cb0 <HAL_DMA_IRQHandler+0x450>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d040      	beq.n	8002c0e <HAL_DMA_IRQHandler+0x3ae>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a48      	ldr	r2, [pc, #288]	; (8002cb4 <HAL_DMA_IRQHandler+0x454>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d038      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x3a8>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a47      	ldr	r2, [pc, #284]	; (8002cb8 <HAL_DMA_IRQHandler+0x458>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d030      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x3a2>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a45      	ldr	r2, [pc, #276]	; (8002cbc <HAL_DMA_IRQHandler+0x45c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d028      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x39c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a44      	ldr	r2, [pc, #272]	; (8002cc0 <HAL_DMA_IRQHandler+0x460>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d020      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x396>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a42      	ldr	r2, [pc, #264]	; (8002cc4 <HAL_DMA_IRQHandler+0x464>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d019      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0x392>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a41      	ldr	r2, [pc, #260]	; (8002cc8 <HAL_DMA_IRQHandler+0x468>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d012      	beq.n	8002bee <HAL_DMA_IRQHandler+0x38e>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a3f      	ldr	r2, [pc, #252]	; (8002ccc <HAL_DMA_IRQHandler+0x46c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d00a      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x388>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a3e      	ldr	r2, [pc, #248]	; (8002cd0 <HAL_DMA_IRQHandler+0x470>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d102      	bne.n	8002be2 <HAL_DMA_IRQHandler+0x382>
 8002bdc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002be0:	e01b      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002be2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002be6:	e018      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002be8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bec:	e015      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002bee:	2320      	movs	r3, #32
 8002bf0:	e013      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e011      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002bf6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bfa:	e00e      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002bfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002c00:	e00b      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002c02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c06:	e008      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c0c:	e005      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002c0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c12:	e002      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002c14:	2320      	movs	r3, #32
 8002c16:	e000      	b.n	8002c1a <HAL_DMA_IRQHandler+0x3ba>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	4a2e      	ldr	r2, [pc, #184]	; (8002cd4 <HAL_DMA_IRQHandler+0x474>)
 8002c1c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d034      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c36:	e02f      	b.n	8002c98 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	2208      	movs	r2, #8
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d028      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x43a>
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f003 0308 	and.w	r3, r3, #8
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d023      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 020e 	bic.w	r2, r2, #14
 8002c60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c70:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d004      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	4798      	blx	r3
    }
  }
  return;
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
}
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40020400 	.word	0x40020400
 8002ca8:	40020008 	.word	0x40020008
 8002cac:	4002001c 	.word	0x4002001c
 8002cb0:	40020030 	.word	0x40020030
 8002cb4:	40020044 	.word	0x40020044
 8002cb8:	40020058 	.word	0x40020058
 8002cbc:	4002006c 	.word	0x4002006c
 8002cc0:	40020080 	.word	0x40020080
 8002cc4:	40020408 	.word	0x40020408
 8002cc8:	4002041c 	.word	0x4002041c
 8002ccc:	40020430 	.word	0x40020430
 8002cd0:	40020444 	.word	0x40020444
 8002cd4:	40020000 	.word	0x40020000

08002cd8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
 8002ce4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cee:	2101      	movs	r1, #1
 8002cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b10      	cmp	r3, #16
 8002d04:	d108      	bne.n	8002d18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d16:	e007      	b.n	8002d28 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	60da      	str	r2, [r3, #12]
}
 8002d28:	bf00      	nop
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
	...

08002d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b08b      	sub	sp, #44	; 0x2c
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d46:	e179      	b.n	800303c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 8168 	bne.w	8003036 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4aa0      	ldr	r2, [pc, #640]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d05e      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d70:	4a9e      	ldr	r2, [pc, #632]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d875      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d76:	4a9e      	ldr	r2, [pc, #632]	; (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d058      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d7c:	4a9c      	ldr	r2, [pc, #624]	; (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d86f      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d82:	4a9c      	ldr	r2, [pc, #624]	; (8002ff4 <HAL_GPIO_Init+0x2c0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d052      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d88:	4a9a      	ldr	r2, [pc, #616]	; (8002ff4 <HAL_GPIO_Init+0x2c0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d869      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d8e:	4a9a      	ldr	r2, [pc, #616]	; (8002ff8 <HAL_GPIO_Init+0x2c4>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d04c      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d94:	4a98      	ldr	r2, [pc, #608]	; (8002ff8 <HAL_GPIO_Init+0x2c4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d863      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d9a:	4a98      	ldr	r2, [pc, #608]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d046      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002da0:	4a96      	ldr	r2, [pc, #600]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d85d      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002da6:	2b12      	cmp	r3, #18
 8002da8:	d82a      	bhi.n	8002e00 <HAL_GPIO_Init+0xcc>
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d859      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002dae:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <HAL_GPIO_Init+0x80>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002e2f 	.word	0x08002e2f
 8002db8:	08002e09 	.word	0x08002e09
 8002dbc:	08002e1b 	.word	0x08002e1b
 8002dc0:	08002e5d 	.word	0x08002e5d
 8002dc4:	08002e63 	.word	0x08002e63
 8002dc8:	08002e63 	.word	0x08002e63
 8002dcc:	08002e63 	.word	0x08002e63
 8002dd0:	08002e63 	.word	0x08002e63
 8002dd4:	08002e63 	.word	0x08002e63
 8002dd8:	08002e63 	.word	0x08002e63
 8002ddc:	08002e63 	.word	0x08002e63
 8002de0:	08002e63 	.word	0x08002e63
 8002de4:	08002e63 	.word	0x08002e63
 8002de8:	08002e63 	.word	0x08002e63
 8002dec:	08002e63 	.word	0x08002e63
 8002df0:	08002e63 	.word	0x08002e63
 8002df4:	08002e63 	.word	0x08002e63
 8002df8:	08002e11 	.word	0x08002e11
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	4a7f      	ldr	r2, [pc, #508]	; (8003000 <HAL_GPIO_Init+0x2cc>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d013      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e06:	e02c      	b.n	8002e62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	623b      	str	r3, [r7, #32]
          break;
 8002e0e:	e029      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	3304      	adds	r3, #4
 8002e16:	623b      	str	r3, [r7, #32]
          break;
 8002e18:	e024      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	3308      	adds	r3, #8
 8002e20:	623b      	str	r3, [r7, #32]
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	e01a      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d102      	bne.n	8002e3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e36:	2304      	movs	r3, #4
 8002e38:	623b      	str	r3, [r7, #32]
          break;
 8002e3a:	e013      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e44:	2308      	movs	r3, #8
 8002e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	611a      	str	r2, [r3, #16]
          break;
 8002e4e:	e009      	b.n	8002e64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e50:	2308      	movs	r3, #8
 8002e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	615a      	str	r2, [r3, #20]
          break;
 8002e5a:	e003      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	623b      	str	r3, [r7, #32]
          break;
 8002e60:	e000      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          break;
 8002e62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2bff      	cmp	r3, #255	; 0xff
 8002e68:	d801      	bhi.n	8002e6e <HAL_GPIO_Init+0x13a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	e001      	b.n	8002e72 <HAL_GPIO_Init+0x13e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2bff      	cmp	r3, #255	; 0xff
 8002e78:	d802      	bhi.n	8002e80 <HAL_GPIO_Init+0x14c>
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	e002      	b.n	8002e86 <HAL_GPIO_Init+0x152>
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	3b08      	subs	r3, #8
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	210f      	movs	r1, #15
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	6a39      	ldr	r1, [r7, #32]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80c1 	beq.w	8003036 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002eb4:	4b53      	ldr	r3, [pc, #332]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	4a52      	ldr	r2, [pc, #328]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	6193      	str	r3, [r2, #24]
 8002ec0:	4b50      	ldr	r3, [pc, #320]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ecc:	4a4e      	ldr	r2, [pc, #312]	; (8003008 <HAL_GPIO_Init+0x2d4>)
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	089b      	lsrs	r3, r3, #2
 8002ed2:	3302      	adds	r3, #2
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a46      	ldr	r2, [pc, #280]	; (800300c <HAL_GPIO_Init+0x2d8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d01f      	beq.n	8002f38 <HAL_GPIO_Init+0x204>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a45      	ldr	r2, [pc, #276]	; (8003010 <HAL_GPIO_Init+0x2dc>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d019      	beq.n	8002f34 <HAL_GPIO_Init+0x200>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a44      	ldr	r2, [pc, #272]	; (8003014 <HAL_GPIO_Init+0x2e0>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d013      	beq.n	8002f30 <HAL_GPIO_Init+0x1fc>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a43      	ldr	r2, [pc, #268]	; (8003018 <HAL_GPIO_Init+0x2e4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00d      	beq.n	8002f2c <HAL_GPIO_Init+0x1f8>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a42      	ldr	r2, [pc, #264]	; (800301c <HAL_GPIO_Init+0x2e8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d007      	beq.n	8002f28 <HAL_GPIO_Init+0x1f4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a41      	ldr	r2, [pc, #260]	; (8003020 <HAL_GPIO_Init+0x2ec>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d101      	bne.n	8002f24 <HAL_GPIO_Init+0x1f0>
 8002f20:	2305      	movs	r3, #5
 8002f22:	e00a      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f24:	2306      	movs	r3, #6
 8002f26:	e008      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f28:	2304      	movs	r3, #4
 8002f2a:	e006      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e004      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e002      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f3c:	f002 0203 	and.w	r2, r2, #3
 8002f40:	0092      	lsls	r2, r2, #2
 8002f42:	4093      	lsls	r3, r2
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f4a:	492f      	ldr	r1, [pc, #188]	; (8003008 <HAL_GPIO_Init+0x2d4>)
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	089b      	lsrs	r3, r3, #2
 8002f50:	3302      	adds	r3, #2
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d006      	beq.n	8002f72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f64:	4b2f      	ldr	r3, [pc, #188]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	492e      	ldr	r1, [pc, #184]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	600b      	str	r3, [r1, #0]
 8002f70:	e006      	b.n	8002f80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f72:	4b2c      	ldr	r3, [pc, #176]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	492a      	ldr	r1, [pc, #168]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d006      	beq.n	8002f9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f8c:	4b25      	ldr	r3, [pc, #148]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	4924      	ldr	r1, [pc, #144]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	604b      	str	r3, [r1, #4]
 8002f98:	e006      	b.n	8002fa8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f9a:	4b22      	ldr	r3, [pc, #136]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	4920      	ldr	r1, [pc, #128]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d006      	beq.n	8002fc2 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fb4:	4b1b      	ldr	r3, [pc, #108]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	491a      	ldr	r1, [pc, #104]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	608b      	str	r3, [r1, #8]
 8002fc0:	e006      	b.n	8002fd0 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fc2:	4b18      	ldr	r3, [pc, #96]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	4916      	ldr	r1, [pc, #88]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d025      	beq.n	8003028 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	4910      	ldr	r1, [pc, #64]	; (8003024 <HAL_GPIO_Init+0x2f0>)
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60cb      	str	r3, [r1, #12]
 8002fe8:	e025      	b.n	8003036 <HAL_GPIO_Init+0x302>
 8002fea:	bf00      	nop
 8002fec:	10320000 	.word	0x10320000
 8002ff0:	10310000 	.word	0x10310000
 8002ff4:	10220000 	.word	0x10220000
 8002ff8:	10210000 	.word	0x10210000
 8002ffc:	10120000 	.word	0x10120000
 8003000:	10110000 	.word	0x10110000
 8003004:	40021000 	.word	0x40021000
 8003008:	40010000 	.word	0x40010000
 800300c:	40010800 	.word	0x40010800
 8003010:	40010c00 	.word	0x40010c00
 8003014:	40011000 	.word	0x40011000
 8003018:	40011400 	.word	0x40011400
 800301c:	40011800 	.word	0x40011800
 8003020:	40011c00 	.word	0x40011c00
 8003024:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_GPIO_Init+0x324>)
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	43db      	mvns	r3, r3
 8003030:	4909      	ldr	r1, [pc, #36]	; (8003058 <HAL_GPIO_Init+0x324>)
 8003032:	4013      	ands	r3, r2
 8003034:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	3301      	adds	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003042:	fa22 f303 	lsr.w	r3, r2, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	f47f ae7e 	bne.w	8002d48 <HAL_GPIO_Init+0x14>
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	372c      	adds	r7, #44	; 0x2c
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	40010400 	.word	0x40010400

0800305c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	807b      	strh	r3, [r7, #2]
 8003068:	4613      	mov	r3, r2
 800306a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800306c:	787b      	ldrb	r3, [r7, #1]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003072:	887a      	ldrh	r2, [r7, #2]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003078:	e003      	b.n	8003082 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800307a:	887b      	ldrh	r3, [r7, #2]
 800307c:	041a      	lsls	r2, r3, #16
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	611a      	str	r2, [r3, #16]
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e26c      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8087 	beq.w	80031ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ac:	4b92      	ldr	r3, [pc, #584]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d00c      	beq.n	80030d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030b8:	4b8f      	ldr	r3, [pc, #572]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d112      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
 80030c4:	4b8c      	ldr	r3, [pc, #560]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d0:	d10b      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d2:	4b89      	ldr	r3, [pc, #548]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d06c      	beq.n	80031b8 <HAL_RCC_OscConfig+0x12c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d168      	bne.n	80031b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e246      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f2:	d106      	bne.n	8003102 <HAL_RCC_OscConfig+0x76>
 80030f4:	4b80      	ldr	r3, [pc, #512]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a7f      	ldr	r2, [pc, #508]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	e02e      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x98>
 800310a:	4b7b      	ldr	r3, [pc, #492]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a7a      	ldr	r2, [pc, #488]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b78      	ldr	r3, [pc, #480]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a77      	ldr	r2, [pc, #476]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800311c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0xbc>
 800312e:	4b72      	ldr	r3, [pc, #456]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a71      	ldr	r2, [pc, #452]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6f      	ldr	r3, [pc, #444]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6e      	ldr	r2, [pc, #440]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003148:	4b6b      	ldr	r3, [pc, #428]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a6a      	ldr	r2, [pc, #424]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b68      	ldr	r3, [pc, #416]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a67      	ldr	r2, [pc, #412]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800315e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fe fcc0 	bl	8001aec <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe fcbc 	bl	8001aec <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	; 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e1fa      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5d      	ldr	r3, [pc, #372]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xe4>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe fcac 	bl	8001aec <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003198:	f7fe fca8 	bl	8001aec <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	; 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1e6      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b53      	ldr	r3, [pc, #332]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x10c>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031c6:	4b4c      	ldr	r3, [pc, #304]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031d2:	4b49      	ldr	r3, [pc, #292]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
 80031de:	4b46      	ldr	r3, [pc, #280]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b43      	ldr	r3, [pc, #268]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1ba      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3d      	ldr	r3, [pc, #244]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4939      	ldr	r1, [pc, #228]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b36      	ldr	r3, [pc, #216]	; (80032fc <HAL_RCC_OscConfig+0x270>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003226:	f7fe fc61 	bl	8001aec <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7fe fc5d 	bl	8001aec <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e19b      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4927      	ldr	r1, [pc, #156]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b26      	ldr	r3, [pc, #152]	; (80032fc <HAL_RCC_OscConfig+0x270>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003268:	f7fe fc40 	bl	8001aec <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003270:	f7fe fc3c 	bl	8001aec <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e17a      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1d      	ldr	r3, [pc, #116]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d03a      	beq.n	8003310 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d019      	beq.n	80032d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_RCC_OscConfig+0x274>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a8:	f7fe fc20 	bl	8001aec <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fe fc1c 	bl	8001aec <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e15a      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0d      	ldr	r3, [pc, #52]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032ce:	2001      	movs	r0, #1
 80032d0:	f000 fad8 	bl	8003884 <RCC_Delay>
 80032d4:	e01c      	b.n	8003310 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <HAL_RCC_OscConfig+0x274>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032dc:	f7fe fc06 	bl	8001aec <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e2:	e00f      	b.n	8003304 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e4:	f7fe fc02 	bl	8001aec <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d908      	bls.n	8003304 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e140      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	42420000 	.word	0x42420000
 8003300:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	4b9e      	ldr	r3, [pc, #632]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1e9      	bne.n	80032e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a6 	beq.w	800346a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003322:	4b97      	ldr	r3, [pc, #604]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10d      	bne.n	800334a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	4b94      	ldr	r3, [pc, #592]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4a93      	ldr	r2, [pc, #588]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003338:	61d3      	str	r3, [r2, #28]
 800333a:	4b91      	ldr	r3, [pc, #580]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003346:	2301      	movs	r3, #1
 8003348:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334a:	4b8e      	ldr	r3, [pc, #568]	; (8003584 <HAL_RCC_OscConfig+0x4f8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003352:	2b00      	cmp	r3, #0
 8003354:	d118      	bne.n	8003388 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003356:	4b8b      	ldr	r3, [pc, #556]	; (8003584 <HAL_RCC_OscConfig+0x4f8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a8a      	ldr	r2, [pc, #552]	; (8003584 <HAL_RCC_OscConfig+0x4f8>)
 800335c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003362:	f7fe fbc3 	bl	8001aec <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336a:	f7fe fbbf 	bl	8001aec <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b64      	cmp	r3, #100	; 0x64
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e0fd      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337c:	4b81      	ldr	r3, [pc, #516]	; (8003584 <HAL_RCC_OscConfig+0x4f8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x312>
 8003390:	4b7b      	ldr	r3, [pc, #492]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	4a7a      	ldr	r2, [pc, #488]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6213      	str	r3, [r2, #32]
 800339c:	e02d      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x334>
 80033a6:	4b76      	ldr	r3, [pc, #472]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a75      	ldr	r2, [pc, #468]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033ac:	f023 0301 	bic.w	r3, r3, #1
 80033b0:	6213      	str	r3, [r2, #32]
 80033b2:	4b73      	ldr	r3, [pc, #460]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a72      	ldr	r2, [pc, #456]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033b8:	f023 0304 	bic.w	r3, r3, #4
 80033bc:	6213      	str	r3, [r2, #32]
 80033be:	e01c      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b05      	cmp	r3, #5
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCC_OscConfig+0x356>
 80033c8:	4b6d      	ldr	r3, [pc, #436]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	4a6c      	ldr	r2, [pc, #432]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033ce:	f043 0304 	orr.w	r3, r3, #4
 80033d2:	6213      	str	r3, [r2, #32]
 80033d4:	4b6a      	ldr	r3, [pc, #424]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4a69      	ldr	r2, [pc, #420]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6213      	str	r3, [r2, #32]
 80033e0:	e00b      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033e2:	4b67      	ldr	r3, [pc, #412]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a66      	ldr	r2, [pc, #408]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	4b64      	ldr	r3, [pc, #400]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a63      	ldr	r2, [pc, #396]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80033f4:	f023 0304 	bic.w	r3, r3, #4
 80033f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d015      	beq.n	800342e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003402:	f7fe fb73 	bl	8001aec <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003408:	e00a      	b.n	8003420 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800340a:	f7fe fb6f 	bl	8001aec <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	f241 3288 	movw	r2, #5000	; 0x1388
 8003418:	4293      	cmp	r3, r2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e0ab      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003420:	4b57      	ldr	r3, [pc, #348]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0ee      	beq.n	800340a <HAL_RCC_OscConfig+0x37e>
 800342c:	e014      	b.n	8003458 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7fe fb5d 	bl	8001aec <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7fe fb59 	bl	8001aec <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	; 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e095      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344c:	4b4c      	ldr	r3, [pc, #304]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1ee      	bne.n	8003436 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003458:	7dfb      	ldrb	r3, [r7, #23]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d105      	bne.n	800346a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800345e:	4b48      	ldr	r3, [pc, #288]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	4a47      	ldr	r2, [pc, #284]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003468:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 8081 	beq.w	8003576 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003474:	4b42      	ldr	r3, [pc, #264]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 030c 	and.w	r3, r3, #12
 800347c:	2b08      	cmp	r3, #8
 800347e:	d061      	beq.n	8003544 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d146      	bne.n	8003516 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003488:	4b3f      	ldr	r3, [pc, #252]	; (8003588 <HAL_RCC_OscConfig+0x4fc>)
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348e:	f7fe fb2d 	bl	8001aec <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe fb29 	bl	8001aec <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e067      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a8:	4b35      	ldr	r3, [pc, #212]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f0      	bne.n	8003496 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d108      	bne.n	80034d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034be:	4b30      	ldr	r3, [pc, #192]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	492d      	ldr	r1, [pc, #180]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034d0:	4b2b      	ldr	r3, [pc, #172]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a19      	ldr	r1, [r3, #32]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	430b      	orrs	r3, r1
 80034e2:	4927      	ldr	r1, [pc, #156]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e8:	4b27      	ldr	r3, [pc, #156]	; (8003588 <HAL_RCC_OscConfig+0x4fc>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ee:	f7fe fafd 	bl	8001aec <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f6:	f7fe faf9 	bl	8001aec <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e037      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0f0      	beq.n	80034f6 <HAL_RCC_OscConfig+0x46a>
 8003514:	e02f      	b.n	8003576 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b1c      	ldr	r3, [pc, #112]	; (8003588 <HAL_RCC_OscConfig+0x4fc>)
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fe fae6 	bl	8001aec <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003524:	f7fe fae2 	bl	8001aec <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e020      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003536:	4b12      	ldr	r3, [pc, #72]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x498>
 8003542:	e018      	b.n	8003576 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d101      	bne.n	8003550 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e013      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003550:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_RCC_OscConfig+0x4f4>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	429a      	cmp	r2, r3
 8003562:	d106      	bne.n	8003572 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	429a      	cmp	r2, r3
 8003570:	d001      	beq.n	8003576 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e000      	b.n	8003578 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40021000 	.word	0x40021000
 8003584:	40007000 	.word	0x40007000
 8003588:	42420060 	.word	0x42420060

0800358c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d101      	bne.n	80035a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e0d0      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035a0:	4b6a      	ldr	r3, [pc, #424]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d910      	bls.n	80035d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ae:	4b67      	ldr	r3, [pc, #412]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f023 0207 	bic.w	r2, r3, #7
 80035b6:	4965      	ldr	r1, [pc, #404]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035be:	4b63      	ldr	r3, [pc, #396]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d001      	beq.n	80035d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e0b8      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d020      	beq.n	800361e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d005      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035e8:	4b59      	ldr	r3, [pc, #356]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	4a58      	ldr	r2, [pc, #352]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0308 	and.w	r3, r3, #8
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d005      	beq.n	800360c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003600:	4b53      	ldr	r3, [pc, #332]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	4a52      	ldr	r2, [pc, #328]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800360a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800360c:	4b50      	ldr	r3, [pc, #320]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	494d      	ldr	r1, [pc, #308]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	4313      	orrs	r3, r2
 800361c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d040      	beq.n	80036ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d107      	bne.n	8003642 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003632:	4b47      	ldr	r3, [pc, #284]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d115      	bne.n	800366a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e07f      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2b02      	cmp	r3, #2
 8003648:	d107      	bne.n	800365a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364a:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d109      	bne.n	800366a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e073      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365a:	4b3d      	ldr	r3, [pc, #244]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e06b      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800366a:	4b39      	ldr	r3, [pc, #228]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f023 0203 	bic.w	r2, r3, #3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	4936      	ldr	r1, [pc, #216]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	4313      	orrs	r3, r2
 800367a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800367c:	f7fe fa36 	bl	8001aec <HAL_GetTick>
 8003680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003682:	e00a      	b.n	800369a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003684:	f7fe fa32 	bl	8001aec <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003692:	4293      	cmp	r3, r2
 8003694:	d901      	bls.n	800369a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e053      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	4b2d      	ldr	r3, [pc, #180]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f003 020c 	and.w	r2, r3, #12
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d1eb      	bne.n	8003684 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036ac:	4b27      	ldr	r3, [pc, #156]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d210      	bcs.n	80036dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ba:	4b24      	ldr	r3, [pc, #144]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f023 0207 	bic.w	r2, r3, #7
 80036c2:	4922      	ldr	r1, [pc, #136]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ca:	4b20      	ldr	r3, [pc, #128]	; (800374c <HAL_RCC_ClockConfig+0x1c0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d001      	beq.n	80036dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e032      	b.n	8003742 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d008      	beq.n	80036fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036e8:	4b19      	ldr	r3, [pc, #100]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	4916      	ldr	r1, [pc, #88]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0308 	and.w	r3, r3, #8
 8003702:	2b00      	cmp	r3, #0
 8003704:	d009      	beq.n	800371a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003706:	4b12      	ldr	r3, [pc, #72]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	490e      	ldr	r1, [pc, #56]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	4313      	orrs	r3, r2
 8003718:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800371a:	f000 f821 	bl	8003760 <HAL_RCC_GetSysClockFreq>
 800371e:	4602      	mov	r2, r0
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	091b      	lsrs	r3, r3, #4
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	490a      	ldr	r1, [pc, #40]	; (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	5ccb      	ldrb	r3, [r1, r3]
 800372e:	fa22 f303 	lsr.w	r3, r2, r3
 8003732:	4a09      	ldr	r2, [pc, #36]	; (8003758 <HAL_RCC_ClockConfig+0x1cc>)
 8003734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003736:	4b09      	ldr	r3, [pc, #36]	; (800375c <HAL_RCC_ClockConfig+0x1d0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f7fe f994 	bl	8001a68 <HAL_InitTick>

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	40022000 	.word	0x40022000
 8003750:	40021000 	.word	0x40021000
 8003754:	08007940 	.word	0x08007940
 8003758:	20000000 	.word	0x20000000
 800375c:	20000004 	.word	0x20000004

08003760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003760:	b490      	push	{r4, r7}
 8003762:	b08a      	sub	sp, #40	; 0x28
 8003764:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003766:	4b2a      	ldr	r3, [pc, #168]	; (8003810 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003768:	1d3c      	adds	r4, r7, #4
 800376a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800376c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003770:	f240 2301 	movw	r3, #513	; 0x201
 8003774:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	61fb      	str	r3, [r7, #28]
 800377a:	2300      	movs	r3, #0
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	2300      	movs	r3, #0
 8003780:	627b      	str	r3, [r7, #36]	; 0x24
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800378a:	4b22      	ldr	r3, [pc, #136]	; (8003814 <HAL_RCC_GetSysClockFreq+0xb4>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f003 030c 	and.w	r3, r3, #12
 8003796:	2b04      	cmp	r3, #4
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x40>
 800379a:	2b08      	cmp	r3, #8
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x46>
 800379e:	e02d      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037a0:	4b1d      	ldr	r3, [pc, #116]	; (8003818 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037a2:	623b      	str	r3, [r7, #32]
      break;
 80037a4:	e02d      	b.n	8003802 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	0c9b      	lsrs	r3, r3, #18
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037b2:	4413      	add	r3, r2
 80037b4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80037b8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d013      	beq.n	80037ec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037c4:	4b13      	ldr	r3, [pc, #76]	; (8003814 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	0c5b      	lsrs	r3, r3, #17
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037d2:	4413      	add	r3, r2
 80037d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80037d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	4a0e      	ldr	r2, [pc, #56]	; (8003818 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037de:	fb02 f203 	mul.w	r2, r2, r3
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ea:	e004      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	4a0b      	ldr	r2, [pc, #44]	; (800381c <HAL_RCC_GetSysClockFreq+0xbc>)
 80037f0:	fb02 f303 	mul.w	r3, r2, r3
 80037f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	623b      	str	r3, [r7, #32]
      break;
 80037fa:	e002      	b.n	8003802 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037fc:	4b06      	ldr	r3, [pc, #24]	; (8003818 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037fe:	623b      	str	r3, [r7, #32]
      break;
 8003800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003802:	6a3b      	ldr	r3, [r7, #32]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3728      	adds	r7, #40	; 0x28
 8003808:	46bd      	mov	sp, r7
 800380a:	bc90      	pop	{r4, r7}
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	08007930 	.word	0x08007930
 8003814:	40021000 	.word	0x40021000
 8003818:	007a1200 	.word	0x007a1200
 800381c:	003d0900 	.word	0x003d0900

08003820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003824:	4b02      	ldr	r3, [pc, #8]	; (8003830 <HAL_RCC_GetHCLKFreq+0x10>)
 8003826:	681b      	ldr	r3, [r3, #0]
}
 8003828:	4618      	mov	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	20000000 	.word	0x20000000

08003834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003838:	f7ff fff2 	bl	8003820 <HAL_RCC_GetHCLKFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	0a1b      	lsrs	r3, r3, #8
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	4903      	ldr	r1, [pc, #12]	; (8003858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003850:	4618      	mov	r0, r3
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40021000 	.word	0x40021000
 8003858:	08007950 	.word	0x08007950

0800385c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003860:	f7ff ffde 	bl	8003820 <HAL_RCC_GetHCLKFreq>
 8003864:	4602      	mov	r2, r0
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	0adb      	lsrs	r3, r3, #11
 800386c:	f003 0307 	and.w	r3, r3, #7
 8003870:	4903      	ldr	r1, [pc, #12]	; (8003880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003872:	5ccb      	ldrb	r3, [r1, r3]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003878:	4618      	mov	r0, r3
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40021000 	.word	0x40021000
 8003880:	08007950 	.word	0x08007950

08003884 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800388c:	4b0a      	ldr	r3, [pc, #40]	; (80038b8 <RCC_Delay+0x34>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a0a      	ldr	r2, [pc, #40]	; (80038bc <RCC_Delay+0x38>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	0a5b      	lsrs	r3, r3, #9
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	fb02 f303 	mul.w	r3, r2, r3
 800389e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038a0:	bf00      	nop
  }
  while (Delay --);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	1e5a      	subs	r2, r3, #1
 80038a6:	60fa      	str	r2, [r7, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1f9      	bne.n	80038a0 <RCC_Delay+0x1c>
}
 80038ac:	bf00      	nop
 80038ae:	bf00      	nop
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr
 80038b8:	20000000 	.word	0x20000000
 80038bc:	10624dd3 	.word	0x10624dd3

080038c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]
 80038cc:	2300      	movs	r3, #0
 80038ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d07d      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80038dc:	2300      	movs	r3, #0
 80038de:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038e0:	4b4f      	ldr	r3, [pc, #316]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10d      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ec:	4b4c      	ldr	r3, [pc, #304]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	4a4b      	ldr	r2, [pc, #300]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f6:	61d3      	str	r3, [r2, #28]
 80038f8:	4b49      	ldr	r3, [pc, #292]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003904:	2301      	movs	r3, #1
 8003906:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003908:	4b46      	ldr	r3, [pc, #280]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003910:	2b00      	cmp	r3, #0
 8003912:	d118      	bne.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003914:	4b43      	ldr	r3, [pc, #268]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a42      	ldr	r2, [pc, #264]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800391a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003920:	f7fe f8e4 	bl	8001aec <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003926:	e008      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003928:	f7fe f8e0 	bl	8001aec <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	; 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e06d      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393a:	4b3a      	ldr	r3, [pc, #232]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003946:	4b36      	ldr	r3, [pc, #216]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800394e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d02e      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	429a      	cmp	r2, r3
 8003962:	d027      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003964:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800396c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800396e:	4b2e      	ldr	r3, [pc, #184]	; (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003970:	2201      	movs	r2, #1
 8003972:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003974:	4b2c      	ldr	r3, [pc, #176]	; (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800397a:	4a29      	ldr	r2, [pc, #164]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d014      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398a:	f7fe f8af 	bl	8001aec <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003990:	e00a      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003992:	f7fe f8ab 	bl	8001aec <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	f241 3288 	movw	r2, #5000	; 0x1388
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e036      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a8:	4b1d      	ldr	r3, [pc, #116]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0ee      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039b4:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	4917      	ldr	r1, [pc, #92]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039c6:	7dfb      	ldrb	r3, [r7, #23]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d105      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039cc:	4b14      	ldr	r3, [pc, #80]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	4a13      	ldr	r2, [pc, #76]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039e4:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	490b      	ldr	r1, [pc, #44]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0310 	and.w	r3, r3, #16
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d008      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a02:	4b07      	ldr	r3, [pc, #28]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	4904      	ldr	r1, [pc, #16]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40021000 	.word	0x40021000
 8003a24:	40007000 	.word	0x40007000
 8003a28:	42420440 	.word	0x42420440

08003a2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e041      	b.n	8003ac2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d106      	bne.n	8003a58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7fd fece 	bl	80017f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3304      	adds	r3, #4
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	f000 fbca 	bl	8004204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d001      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e044      	b.n	8003b6e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0201 	orr.w	r2, r2, #1
 8003afa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a1d      	ldr	r2, [pc, #116]	; (8003b78 <HAL_TIM_Base_Start_IT+0xac>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d018      	beq.n	8003b38 <HAL_TIM_Base_Start_IT+0x6c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a1c      	ldr	r2, [pc, #112]	; (8003b7c <HAL_TIM_Base_Start_IT+0xb0>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d013      	beq.n	8003b38 <HAL_TIM_Base_Start_IT+0x6c>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b18:	d00e      	beq.n	8003b38 <HAL_TIM_Base_Start_IT+0x6c>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a18      	ldr	r2, [pc, #96]	; (8003b80 <HAL_TIM_Base_Start_IT+0xb4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d009      	beq.n	8003b38 <HAL_TIM_Base_Start_IT+0x6c>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a16      	ldr	r2, [pc, #88]	; (8003b84 <HAL_TIM_Base_Start_IT+0xb8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <HAL_TIM_Base_Start_IT+0x6c>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a15      	ldr	r2, [pc, #84]	; (8003b88 <HAL_TIM_Base_Start_IT+0xbc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d111      	bne.n	8003b5c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b06      	cmp	r3, #6
 8003b48:	d010      	beq.n	8003b6c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 0201 	orr.w	r2, r2, #1
 8003b58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5a:	e007      	b.n	8003b6c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr
 8003b78:	40012c00 	.word	0x40012c00
 8003b7c:	40013400 	.word	0x40013400
 8003b80:	40000400 	.word	0x40000400
 8003b84:	40000800 	.word	0x40000800
 8003b88:	40000c00 	.word	0x40000c00

08003b8c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e041      	b.n	8003c22 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f839 	bl	8003c2a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	f000 fb1a 	bl	8004204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e041      	b.n	8003cd2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fd fde4 	bl	8001830 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3304      	adds	r3, #4
 8003c78:	4619      	mov	r1, r3
 8003c7a:	4610      	mov	r0, r2
 8003c7c:	f000 fac2 	bl	8004204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d109      	bne.n	8003d00 <HAL_TIM_PWM_Start+0x24>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	bf14      	ite	ne
 8003cf8:	2301      	movne	r3, #1
 8003cfa:	2300      	moveq	r3, #0
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	e022      	b.n	8003d46 <HAL_TIM_PWM_Start+0x6a>
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d109      	bne.n	8003d1a <HAL_TIM_PWM_Start+0x3e>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	bf14      	ite	ne
 8003d12:	2301      	movne	r3, #1
 8003d14:	2300      	moveq	r3, #0
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	e015      	b.n	8003d46 <HAL_TIM_PWM_Start+0x6a>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d109      	bne.n	8003d34 <HAL_TIM_PWM_Start+0x58>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	bf14      	ite	ne
 8003d2c:	2301      	movne	r3, #1
 8003d2e:	2300      	moveq	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	e008      	b.n	8003d46 <HAL_TIM_PWM_Start+0x6a>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	bf14      	ite	ne
 8003d40:	2301      	movne	r3, #1
 8003d42:	2300      	moveq	r3, #0
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e072      	b.n	8003e34 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d104      	bne.n	8003d5e <HAL_TIM_PWM_Start+0x82>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d5c:	e013      	b.n	8003d86 <HAL_TIM_PWM_Start+0xaa>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b04      	cmp	r3, #4
 8003d62:	d104      	bne.n	8003d6e <HAL_TIM_PWM_Start+0x92>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2202      	movs	r2, #2
 8003d68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d6c:	e00b      	b.n	8003d86 <HAL_TIM_PWM_Start+0xaa>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d104      	bne.n	8003d7e <HAL_TIM_PWM_Start+0xa2>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2202      	movs	r2, #2
 8003d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d7c:	e003      	b.n	8003d86 <HAL_TIM_PWM_Start+0xaa>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2202      	movs	r2, #2
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	6839      	ldr	r1, [r7, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fcf4 	bl	800477c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a28      	ldr	r2, [pc, #160]	; (8003e3c <HAL_TIM_PWM_Start+0x160>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d004      	beq.n	8003da8 <HAL_TIM_PWM_Start+0xcc>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a27      	ldr	r2, [pc, #156]	; (8003e40 <HAL_TIM_PWM_Start+0x164>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d101      	bne.n	8003dac <HAL_TIM_PWM_Start+0xd0>
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <HAL_TIM_PWM_Start+0xd2>
 8003dac:	2300      	movs	r3, #0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a1d      	ldr	r2, [pc, #116]	; (8003e3c <HAL_TIM_PWM_Start+0x160>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d018      	beq.n	8003dfe <HAL_TIM_PWM_Start+0x122>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a1b      	ldr	r2, [pc, #108]	; (8003e40 <HAL_TIM_PWM_Start+0x164>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d013      	beq.n	8003dfe <HAL_TIM_PWM_Start+0x122>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dde:	d00e      	beq.n	8003dfe <HAL_TIM_PWM_Start+0x122>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a17      	ldr	r2, [pc, #92]	; (8003e44 <HAL_TIM_PWM_Start+0x168>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d009      	beq.n	8003dfe <HAL_TIM_PWM_Start+0x122>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a16      	ldr	r2, [pc, #88]	; (8003e48 <HAL_TIM_PWM_Start+0x16c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d004      	beq.n	8003dfe <HAL_TIM_PWM_Start+0x122>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <HAL_TIM_PWM_Start+0x170>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d111      	bne.n	8003e22 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2b06      	cmp	r3, #6
 8003e0e:	d010      	beq.n	8003e32 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e20:	e007      	b.n	8003e32 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0201 	orr.w	r2, r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40012c00 	.word	0x40012c00
 8003e40:	40013400 	.word	0x40013400
 8003e44:	40000400 	.word	0x40000400
 8003e48:	40000800 	.word	0x40000800
 8003e4c:	40000c00 	.word	0x40000c00

08003e50 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_TIM_OC_ConfigChannel+0x1a>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e046      	b.n	8003ef8 <HAL_TIM_OC_ConfigChannel+0xa8>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b0c      	cmp	r3, #12
 8003e76:	d839      	bhi.n	8003eec <HAL_TIM_OC_ConfigChannel+0x9c>
 8003e78:	a201      	add	r2, pc, #4	; (adr r2, 8003e80 <HAL_TIM_OC_ConfigChannel+0x30>)
 8003e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7e:	bf00      	nop
 8003e80:	08003eb5 	.word	0x08003eb5
 8003e84:	08003eed 	.word	0x08003eed
 8003e88:	08003eed 	.word	0x08003eed
 8003e8c:	08003eed 	.word	0x08003eed
 8003e90:	08003ec3 	.word	0x08003ec3
 8003e94:	08003eed 	.word	0x08003eed
 8003e98:	08003eed 	.word	0x08003eed
 8003e9c:	08003eed 	.word	0x08003eed
 8003ea0:	08003ed1 	.word	0x08003ed1
 8003ea4:	08003eed 	.word	0x08003eed
 8003ea8:	08003eed 	.word	0x08003eed
 8003eac:	08003eed 	.word	0x08003eed
 8003eb0:	08003edf 	.word	0x08003edf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fa1c 	bl	80042f8 <TIM_OC1_SetConfig>
      break;
 8003ec0:	e015      	b.n	8003eee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 fa85 	bl	80043d8 <TIM_OC2_SetConfig>
      break;
 8003ece:	e00e      	b.n	8003eee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68b9      	ldr	r1, [r7, #8]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 faf2 	bl	80044c0 <TIM_OC3_SetConfig>
      break;
 8003edc:	e007      	b.n	8003eee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68b9      	ldr	r1, [r7, #8]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fb5f 	bl	80045a8 <TIM_OC4_SetConfig>
      break;
 8003eea:	e000      	b.n	8003eee <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8003eec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d101      	bne.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f16:	2302      	movs	r3, #2
 8003f18:	e0ac      	b.n	8004074 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b0c      	cmp	r3, #12
 8003f26:	f200 809f 	bhi.w	8004068 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003f2a:	a201      	add	r2, pc, #4	; (adr r2, 8003f30 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f30:	08003f65 	.word	0x08003f65
 8003f34:	08004069 	.word	0x08004069
 8003f38:	08004069 	.word	0x08004069
 8003f3c:	08004069 	.word	0x08004069
 8003f40:	08003fa5 	.word	0x08003fa5
 8003f44:	08004069 	.word	0x08004069
 8003f48:	08004069 	.word	0x08004069
 8003f4c:	08004069 	.word	0x08004069
 8003f50:	08003fe7 	.word	0x08003fe7
 8003f54:	08004069 	.word	0x08004069
 8003f58:	08004069 	.word	0x08004069
 8003f5c:	08004069 	.word	0x08004069
 8003f60:	08004027 	.word	0x08004027
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 f9c4 	bl	80042f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699a      	ldr	r2, [r3, #24]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0208 	orr.w	r2, r2, #8
 8003f7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	699a      	ldr	r2, [r3, #24]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0204 	bic.w	r2, r2, #4
 8003f8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6999      	ldr	r1, [r3, #24]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	619a      	str	r2, [r3, #24]
      break;
 8003fa2:	e062      	b.n	800406a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68b9      	ldr	r1, [r7, #8]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fa14 	bl	80043d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699a      	ldr	r2, [r3, #24]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6999      	ldr	r1, [r3, #24]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	021a      	lsls	r2, r3, #8
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	619a      	str	r2, [r3, #24]
      break;
 8003fe4:	e041      	b.n	800406a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f000 fa67 	bl	80044c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	69da      	ldr	r2, [r3, #28]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f042 0208 	orr.w	r2, r2, #8
 8004000:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69da      	ldr	r2, [r3, #28]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0204 	bic.w	r2, r2, #4
 8004010:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	69d9      	ldr	r1, [r3, #28]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	61da      	str	r2, [r3, #28]
      break;
 8004024:	e021      	b.n	800406a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68b9      	ldr	r1, [r7, #8]
 800402c:	4618      	mov	r0, r3
 800402e:	f000 fabb 	bl	80045a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004040:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	69da      	ldr	r2, [r3, #28]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004050:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	69d9      	ldr	r1, [r3, #28]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	021a      	lsls	r2, r3, #8
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	61da      	str	r2, [r3, #28]
      break;
 8004066:	e000      	b.n	800406a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004068:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_TIM_ConfigClockSource+0x18>
 8004090:	2302      	movs	r3, #2
 8004092:	e0b3      	b.n	80041fc <HAL_TIM_ConfigClockSource+0x180>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040ba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040cc:	d03e      	beq.n	800414c <HAL_TIM_ConfigClockSource+0xd0>
 80040ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d2:	f200 8087 	bhi.w	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 80040d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040da:	f000 8085 	beq.w	80041e8 <HAL_TIM_ConfigClockSource+0x16c>
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e2:	d87f      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 80040e4:	2b70      	cmp	r3, #112	; 0x70
 80040e6:	d01a      	beq.n	800411e <HAL_TIM_ConfigClockSource+0xa2>
 80040e8:	2b70      	cmp	r3, #112	; 0x70
 80040ea:	d87b      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 80040ec:	2b60      	cmp	r3, #96	; 0x60
 80040ee:	d050      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x116>
 80040f0:	2b60      	cmp	r3, #96	; 0x60
 80040f2:	d877      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 80040f4:	2b50      	cmp	r3, #80	; 0x50
 80040f6:	d03c      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0xf6>
 80040f8:	2b50      	cmp	r3, #80	; 0x50
 80040fa:	d873      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 80040fc:	2b40      	cmp	r3, #64	; 0x40
 80040fe:	d058      	beq.n	80041b2 <HAL_TIM_ConfigClockSource+0x136>
 8004100:	2b40      	cmp	r3, #64	; 0x40
 8004102:	d86f      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 8004104:	2b30      	cmp	r3, #48	; 0x30
 8004106:	d064      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x156>
 8004108:	2b30      	cmp	r3, #48	; 0x30
 800410a:	d86b      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 800410c:	2b20      	cmp	r3, #32
 800410e:	d060      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x156>
 8004110:	2b20      	cmp	r3, #32
 8004112:	d867      	bhi.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
 8004114:	2b00      	cmp	r3, #0
 8004116:	d05c      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x156>
 8004118:	2b10      	cmp	r3, #16
 800411a:	d05a      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800411c:	e062      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	6899      	ldr	r1, [r3, #8]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f000 fb06 	bl	800473e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004140:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	609a      	str	r2, [r3, #8]
      break;
 800414a:	e04e      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	6899      	ldr	r1, [r3, #8]
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f000 faef 	bl	800473e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800416e:	609a      	str	r2, [r3, #8]
      break;
 8004170:	e03b      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6818      	ldr	r0, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	6859      	ldr	r1, [r3, #4]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	461a      	mov	r2, r3
 8004180:	f000 fa66 	bl	8004650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2150      	movs	r1, #80	; 0x50
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fabd 	bl	800470a <TIM_ITRx_SetConfig>
      break;
 8004190:	e02b      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6818      	ldr	r0, [r3, #0]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	6859      	ldr	r1, [r3, #4]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	461a      	mov	r2, r3
 80041a0:	f000 fa84 	bl	80046ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2160      	movs	r1, #96	; 0x60
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 faad 	bl	800470a <TIM_ITRx_SetConfig>
      break;
 80041b0:	e01b      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6818      	ldr	r0, [r3, #0]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	6859      	ldr	r1, [r3, #4]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	461a      	mov	r2, r3
 80041c0:	f000 fa46 	bl	8004650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2140      	movs	r1, #64	; 0x40
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fa9d 	bl	800470a <TIM_ITRx_SetConfig>
      break;
 80041d0:	e00b      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4619      	mov	r1, r3
 80041dc:	4610      	mov	r0, r2
 80041de:	f000 fa94 	bl	800470a <TIM_ITRx_SetConfig>
        break;
 80041e2:	e002      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80041e4:	bf00      	nop
 80041e6:	e000      	b.n	80041ea <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80041e8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a33      	ldr	r2, [pc, #204]	; (80042e4 <TIM_Base_SetConfig+0xe0>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d013      	beq.n	8004244 <TIM_Base_SetConfig+0x40>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a32      	ldr	r2, [pc, #200]	; (80042e8 <TIM_Base_SetConfig+0xe4>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d00f      	beq.n	8004244 <TIM_Base_SetConfig+0x40>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800422a:	d00b      	beq.n	8004244 <TIM_Base_SetConfig+0x40>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a2f      	ldr	r2, [pc, #188]	; (80042ec <TIM_Base_SetConfig+0xe8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d007      	beq.n	8004244 <TIM_Base_SetConfig+0x40>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a2e      	ldr	r2, [pc, #184]	; (80042f0 <TIM_Base_SetConfig+0xec>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d003      	beq.n	8004244 <TIM_Base_SetConfig+0x40>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a2d      	ldr	r2, [pc, #180]	; (80042f4 <TIM_Base_SetConfig+0xf0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d108      	bne.n	8004256 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	4313      	orrs	r3, r2
 8004254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a22      	ldr	r2, [pc, #136]	; (80042e4 <TIM_Base_SetConfig+0xe0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d013      	beq.n	8004286 <TIM_Base_SetConfig+0x82>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a21      	ldr	r2, [pc, #132]	; (80042e8 <TIM_Base_SetConfig+0xe4>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d00f      	beq.n	8004286 <TIM_Base_SetConfig+0x82>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800426c:	d00b      	beq.n	8004286 <TIM_Base_SetConfig+0x82>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a1e      	ldr	r2, [pc, #120]	; (80042ec <TIM_Base_SetConfig+0xe8>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d007      	beq.n	8004286 <TIM_Base_SetConfig+0x82>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a1d      	ldr	r2, [pc, #116]	; (80042f0 <TIM_Base_SetConfig+0xec>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d003      	beq.n	8004286 <TIM_Base_SetConfig+0x82>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <TIM_Base_SetConfig+0xf0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d108      	bne.n	8004298 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800428c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a09      	ldr	r2, [pc, #36]	; (80042e4 <TIM_Base_SetConfig+0xe0>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d003      	beq.n	80042cc <TIM_Base_SetConfig+0xc8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a08      	ldr	r2, [pc, #32]	; (80042e8 <TIM_Base_SetConfig+0xe4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d103      	bne.n	80042d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	615a      	str	r2, [r3, #20]
}
 80042da:	bf00      	nop
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	bc80      	pop	{r7}
 80042e2:	4770      	bx	lr
 80042e4:	40012c00 	.word	0x40012c00
 80042e8:	40013400 	.word	0x40013400
 80042ec:	40000400 	.word	0x40000400
 80042f0:	40000800 	.word	0x40000800
 80042f4:	40000c00 	.word	0x40000c00

080042f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	f023 0201 	bic.w	r2, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0303 	bic.w	r3, r3, #3
 800432e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f023 0302 	bic.w	r3, r3, #2
 8004340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	697a      	ldr	r2, [r7, #20]
 8004348:	4313      	orrs	r3, r2
 800434a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a20      	ldr	r2, [pc, #128]	; (80043d0 <TIM_OC1_SetConfig+0xd8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d003      	beq.n	800435c <TIM_OC1_SetConfig+0x64>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a1f      	ldr	r2, [pc, #124]	; (80043d4 <TIM_OC1_SetConfig+0xdc>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d10c      	bne.n	8004376 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f023 0308 	bic.w	r3, r3, #8
 8004362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f023 0304 	bic.w	r3, r3, #4
 8004374:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a15      	ldr	r2, [pc, #84]	; (80043d0 <TIM_OC1_SetConfig+0xd8>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d003      	beq.n	8004386 <TIM_OC1_SetConfig+0x8e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a14      	ldr	r2, [pc, #80]	; (80043d4 <TIM_OC1_SetConfig+0xdc>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d111      	bne.n	80043aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800438c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004394:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	621a      	str	r2, [r3, #32]
}
 80043c4:	bf00      	nop
 80043c6:	371c      	adds	r7, #28
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	40012c00 	.word	0x40012c00
 80043d4:	40013400 	.word	0x40013400

080043d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043d8:	b480      	push	{r7}
 80043da:	b087      	sub	sp, #28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	f023 0210 	bic.w	r2, r3, #16
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800440e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	021b      	lsls	r3, r3, #8
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	4313      	orrs	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f023 0320 	bic.w	r3, r3, #32
 8004422:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	011b      	lsls	r3, r3, #4
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a21      	ldr	r2, [pc, #132]	; (80044b8 <TIM_OC2_SetConfig+0xe0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d003      	beq.n	8004440 <TIM_OC2_SetConfig+0x68>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a20      	ldr	r2, [pc, #128]	; (80044bc <TIM_OC2_SetConfig+0xe4>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d10d      	bne.n	800445c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	4313      	orrs	r3, r2
 8004452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800445a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a16      	ldr	r2, [pc, #88]	; (80044b8 <TIM_OC2_SetConfig+0xe0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d003      	beq.n	800446c <TIM_OC2_SetConfig+0x94>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a15      	ldr	r2, [pc, #84]	; (80044bc <TIM_OC2_SetConfig+0xe4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d113      	bne.n	8004494 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004472:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800447a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	4313      	orrs	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	621a      	str	r2, [r3, #32]
}
 80044ae:	bf00      	nop
 80044b0:	371c      	adds	r7, #28
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bc80      	pop	{r7}
 80044b6:	4770      	bx	lr
 80044b8:	40012c00 	.word	0x40012c00
 80044bc:	40013400 	.word	0x40013400

080044c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0303 	bic.w	r3, r3, #3
 80044f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	4313      	orrs	r3, r2
 8004500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a21      	ldr	r2, [pc, #132]	; (80045a0 <TIM_OC3_SetConfig+0xe0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d003      	beq.n	8004526 <TIM_OC3_SetConfig+0x66>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a20      	ldr	r2, [pc, #128]	; (80045a4 <TIM_OC3_SetConfig+0xe4>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d10d      	bne.n	8004542 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800452c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	4313      	orrs	r3, r2
 8004538:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004540:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a16      	ldr	r2, [pc, #88]	; (80045a0 <TIM_OC3_SetConfig+0xe0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d003      	beq.n	8004552 <TIM_OC3_SetConfig+0x92>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a15      	ldr	r2, [pc, #84]	; (80045a4 <TIM_OC3_SetConfig+0xe4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d113      	bne.n	800457a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	621a      	str	r2, [r3, #32]
}
 8004594:	bf00      	nop
 8004596:	371c      	adds	r7, #28
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	40013400 	.word	0x40013400

080045a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	021b      	lsls	r3, r3, #8
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	031b      	lsls	r3, r3, #12
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a11      	ldr	r2, [pc, #68]	; (8004648 <TIM_OC4_SetConfig+0xa0>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d003      	beq.n	8004610 <TIM_OC4_SetConfig+0x68>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a10      	ldr	r2, [pc, #64]	; (800464c <TIM_OC4_SetConfig+0xa4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d109      	bne.n	8004624 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004616:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	019b      	lsls	r3, r3, #6
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	4313      	orrs	r3, r2
 8004622:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	621a      	str	r2, [r3, #32]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40013400 	.word	0x40013400

08004650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	f023 0201 	bic.w	r2, r3, #1
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800467a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f023 030a 	bic.w	r3, r3, #10
 800468c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	621a      	str	r2, [r3, #32]
}
 80046a2:	bf00      	nop
 80046a4:	371c      	adds	r7, #28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bc80      	pop	{r7}
 80046aa:	4770      	bx	lr

080046ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	f023 0210 	bic.w	r2, r3, #16
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	031b      	lsls	r3, r3, #12
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	011b      	lsls	r3, r3, #4
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	621a      	str	r2, [r3, #32]
}
 8004700:	bf00      	nop
 8004702:	371c      	adds	r7, #28
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr

0800470a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800470a:	b480      	push	{r7}
 800470c:	b085      	sub	sp, #20
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4313      	orrs	r3, r2
 8004728:	f043 0307 	orr.w	r3, r3, #7
 800472c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	609a      	str	r2, [r3, #8]
}
 8004734:	bf00      	nop
 8004736:	3714      	adds	r7, #20
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800473e:	b480      	push	{r7}
 8004740:	b087      	sub	sp, #28
 8004742:	af00      	add	r7, sp, #0
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	607a      	str	r2, [r7, #4]
 800474a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004758:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	021a      	lsls	r2, r3, #8
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	431a      	orrs	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	4313      	orrs	r3, r2
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	609a      	str	r2, [r3, #8]
}
 8004772:	bf00      	nop
 8004774:	371c      	adds	r7, #28
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr

0800477c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f003 031f 	and.w	r3, r3, #31
 800478e:	2201      	movs	r2, #1
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a1a      	ldr	r2, [r3, #32]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	43db      	mvns	r3, r3
 800479e:	401a      	ands	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6a1a      	ldr	r2, [r3, #32]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f003 031f 	and.w	r3, r3, #31
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	fa01 f303 	lsl.w	r3, r1, r3
 80047b4:	431a      	orrs	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	621a      	str	r2, [r3, #32]
}
 80047ba:	bf00      	nop
 80047bc:	371c      	adds	r7, #28
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047d8:	2302      	movs	r3, #2
 80047da:	e050      	b.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004802:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	4313      	orrs	r3, r2
 800480c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a1b      	ldr	r2, [pc, #108]	; (8004888 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d018      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a19      	ldr	r2, [pc, #100]	; (800488c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d013      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004832:	d00e      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a15      	ldr	r2, [pc, #84]	; (8004890 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d009      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a14      	ldr	r2, [pc, #80]	; (8004894 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a12      	ldr	r2, [pc, #72]	; (8004898 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10c      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4313      	orrs	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	40012c00 	.word	0x40012c00
 800488c:	40013400 	.word	0x40013400
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	40000c00 	.word	0x40000c00

0800489c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e03f      	b.n	800492e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fd f840 	bl	8001948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2224      	movs	r2, #36	; 0x24
 80048cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fa5d 	bl	8004da0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	691a      	ldr	r2, [r3, #16]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695a      	ldr	r2, [r3, #20]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004904:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004914:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b088      	sub	sp, #32
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004958:	2300      	movs	r3, #0
 800495a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800495c:	2300      	movs	r3, #0
 800495e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	f003 030f 	and.w	r3, r3, #15
 8004966:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10d      	bne.n	800498a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d008      	beq.n	800498a <HAL_UART_IRQHandler+0x52>
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f98b 	bl	8004c9e <UART_Receive_IT>
      return;
 8004988:	e0d0      	b.n	8004b2c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 80b0 	beq.w	8004af2 <HAL_UART_IRQHandler+0x1ba>
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b00      	cmp	r3, #0
 800499a:	d105      	bne.n	80049a8 <HAL_UART_IRQHandler+0x70>
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 80a5 	beq.w	8004af2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <HAL_UART_IRQHandler+0x90>
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c0:	f043 0201 	orr.w	r2, r3, #1
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f003 0304 	and.w	r3, r3, #4
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00a      	beq.n	80049e8 <HAL_UART_IRQHandler+0xb0>
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e0:	f043 0202 	orr.w	r2, r3, #2
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <HAL_UART_IRQHandler+0xd0>
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d005      	beq.n	8004a08 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a00:	f043 0204 	orr.w	r2, r3, #4
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00f      	beq.n	8004a32 <HAL_UART_IRQHandler+0xfa>
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d104      	bne.n	8004a26 <HAL_UART_IRQHandler+0xee>
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d005      	beq.n	8004a32 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a2a:	f043 0208 	orr.w	r2, r3, #8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d077      	beq.n	8004b2a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	f003 0320 	and.w	r3, r3, #32
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d007      	beq.n	8004a54 <HAL_UART_IRQHandler+0x11c>
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f003 0320 	and.w	r3, r3, #32
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f925 	bl	8004c9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bf14      	ite	ne
 8004a62:	2301      	movne	r3, #1
 8004a64:	2300      	moveq	r3, #0
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a6e:	f003 0308 	and.w	r3, r3, #8
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d102      	bne.n	8004a7c <HAL_UART_IRQHandler+0x144>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d031      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f876 	bl	8004b6e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d023      	beq.n	8004ad8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695a      	ldr	r2, [r3, #20]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a9e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d013      	beq.n	8004ad0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aac:	4a21      	ldr	r2, [pc, #132]	; (8004b34 <HAL_UART_IRQHandler+0x1fc>)
 8004aae:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fd fdcb 	bl	8002650 <HAL_DMA_Abort_IT>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d016      	beq.n	8004aee <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004aca:	4610      	mov	r0, r2
 8004acc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ace:	e00e      	b.n	8004aee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f843 	bl	8004b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad6:	e00a      	b.n	8004aee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f83f 	bl	8004b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ade:	e006      	b.n	8004aee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f83b 	bl	8004b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004aec:	e01d      	b.n	8004b2a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aee:	bf00      	nop
    return;
 8004af0:	e01b      	b.n	8004b2a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_UART_IRQHandler+0x1d6>
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f862 	bl	8004bd0 <UART_Transmit_IT>
    return;
 8004b0c:	e00e      	b.n	8004b2c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d009      	beq.n	8004b2c <HAL_UART_IRQHandler+0x1f4>
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f8a3 	bl	8004c6e <UART_EndTransmit_IT>
    return;
 8004b28:	e000      	b.n	8004b2c <HAL_UART_IRQHandler+0x1f4>
    return;
 8004b2a:	bf00      	nop
  }
}
 8004b2c:	3720      	adds	r7, #32
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	08004ba9 	.word	0x08004ba9

08004b38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr

08004b4a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b083      	sub	sp, #12
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr

08004b5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b083      	sub	sp, #12
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b84:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695a      	ldr	r2, [r3, #20]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0201 	bic.w	r2, r2, #1
 8004b94:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr

08004ba8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f7ff ffca 	bl	8004b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bc8:	bf00      	nop
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	2b21      	cmp	r3, #33	; 0x21
 8004be2:	d13e      	bne.n	8004c62 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bec:	d114      	bne.n	8004c18 <UART_Transmit_IT+0x48>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d110      	bne.n	8004c18 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	461a      	mov	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c0a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	1c9a      	adds	r2, r3, #2
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	621a      	str	r2, [r3, #32]
 8004c16:	e008      	b.n	8004c2a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	1c59      	adds	r1, r3, #1
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6211      	str	r1, [r2, #32]
 8004c22:	781a      	ldrb	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	4619      	mov	r1, r3
 8004c38:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10f      	bne.n	8004c5e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c4c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c5c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e000      	b.n	8004c64 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c62:	2302      	movs	r3, #2
  }
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b082      	sub	sp, #8
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff ff52 	bl	8004b38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b084      	sub	sp, #16
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b22      	cmp	r3, #34	; 0x22
 8004cb0:	d170      	bne.n	8004d94 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cba:	d117      	bne.n	8004cec <UART_Receive_IT+0x4e>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d113      	bne.n	8004cec <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ccc:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	1c9a      	adds	r2, r3, #2
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	629a      	str	r2, [r3, #40]	; 0x28
 8004cea:	e026      	b.n	8004d3a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf0:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfe:	d007      	beq.n	8004d10 <UART_Receive_IT+0x72>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <UART_Receive_IT+0x80>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d106      	bne.n	8004d1e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	701a      	strb	r2, [r3, #0]
 8004d1c:	e008      	b.n	8004d30 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	4619      	mov	r1, r3
 8004d48:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d120      	bne.n	8004d90 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0220 	bic.w	r2, r2, #32
 8004d5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff fedf 	bl	8004b4a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	e002      	b.n	8004d96 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	e000      	b.n	8004d96 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004d94:	2302      	movs	r3, #2
  }
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689a      	ldr	r2, [r3, #8]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dda:	f023 030c 	bic.w	r3, r3, #12
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	430b      	orrs	r3, r1
 8004de6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699a      	ldr	r2, [r3, #24]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a2c      	ldr	r2, [pc, #176]	; (8004eb4 <UART_SetConfig+0x114>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d103      	bne.n	8004e10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e08:	f7fe fd28 	bl	800385c <HAL_RCC_GetPCLK2Freq>
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	e002      	b.n	8004e16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e10:	f7fe fd10 	bl	8003834 <HAL_RCC_GetPCLK1Freq>
 8004e14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4613      	mov	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009a      	lsls	r2, r3, #2
 8004e20:	441a      	add	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2c:	4a22      	ldr	r2, [pc, #136]	; (8004eb8 <UART_SetConfig+0x118>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	095b      	lsrs	r3, r3, #5
 8004e34:	0119      	lsls	r1, r3, #4
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	009a      	lsls	r2, r3, #2
 8004e40:	441a      	add	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e4c:	4b1a      	ldr	r3, [pc, #104]	; (8004eb8 <UART_SetConfig+0x118>)
 8004e4e:	fba3 0302 	umull	r0, r3, r3, r2
 8004e52:	095b      	lsrs	r3, r3, #5
 8004e54:	2064      	movs	r0, #100	; 0x64
 8004e56:	fb00 f303 	mul.w	r3, r0, r3
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	3332      	adds	r3, #50	; 0x32
 8004e60:	4a15      	ldr	r2, [pc, #84]	; (8004eb8 <UART_SetConfig+0x118>)
 8004e62:	fba2 2303 	umull	r2, r3, r2, r3
 8004e66:	095b      	lsrs	r3, r3, #5
 8004e68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e6c:	4419      	add	r1, r3
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4613      	mov	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4413      	add	r3, r2
 8004e76:	009a      	lsls	r2, r3, #2
 8004e78:	441a      	add	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e84:	4b0c      	ldr	r3, [pc, #48]	; (8004eb8 <UART_SetConfig+0x118>)
 8004e86:	fba3 0302 	umull	r0, r3, r3, r2
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	2064      	movs	r0, #100	; 0x64
 8004e8e:	fb00 f303 	mul.w	r3, r0, r3
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	3332      	adds	r3, #50	; 0x32
 8004e98:	4a07      	ldr	r2, [pc, #28]	; (8004eb8 <UART_SetConfig+0x118>)
 8004e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9e:	095b      	lsrs	r3, r3, #5
 8004ea0:	f003 020f 	and.w	r2, r3, #15
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	440a      	add	r2, r1
 8004eaa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004eac:	bf00      	nop
 8004eae:	3710      	adds	r7, #16
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40013800 	.word	0x40013800
 8004eb8:	51eb851f 	.word	0x51eb851f

08004ebc <__errno>:
 8004ebc:	4b01      	ldr	r3, [pc, #4]	; (8004ec4 <__errno+0x8>)
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	2000000c 	.word	0x2000000c

08004ec8 <__libc_init_array>:
 8004ec8:	b570      	push	{r4, r5, r6, lr}
 8004eca:	2600      	movs	r6, #0
 8004ecc:	4d0c      	ldr	r5, [pc, #48]	; (8004f00 <__libc_init_array+0x38>)
 8004ece:	4c0d      	ldr	r4, [pc, #52]	; (8004f04 <__libc_init_array+0x3c>)
 8004ed0:	1b64      	subs	r4, r4, r5
 8004ed2:	10a4      	asrs	r4, r4, #2
 8004ed4:	42a6      	cmp	r6, r4
 8004ed6:	d109      	bne.n	8004eec <__libc_init_array+0x24>
 8004ed8:	f002 fd10 	bl	80078fc <_init>
 8004edc:	2600      	movs	r6, #0
 8004ede:	4d0a      	ldr	r5, [pc, #40]	; (8004f08 <__libc_init_array+0x40>)
 8004ee0:	4c0a      	ldr	r4, [pc, #40]	; (8004f0c <__libc_init_array+0x44>)
 8004ee2:	1b64      	subs	r4, r4, r5
 8004ee4:	10a4      	asrs	r4, r4, #2
 8004ee6:	42a6      	cmp	r6, r4
 8004ee8:	d105      	bne.n	8004ef6 <__libc_init_array+0x2e>
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
 8004eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ef0:	4798      	blx	r3
 8004ef2:	3601      	adds	r6, #1
 8004ef4:	e7ee      	b.n	8004ed4 <__libc_init_array+0xc>
 8004ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004efa:	4798      	blx	r3
 8004efc:	3601      	adds	r6, #1
 8004efe:	e7f2      	b.n	8004ee6 <__libc_init_array+0x1e>
 8004f00:	08007d3c 	.word	0x08007d3c
 8004f04:	08007d3c 	.word	0x08007d3c
 8004f08:	08007d3c 	.word	0x08007d3c
 8004f0c:	08007d40 	.word	0x08007d40

08004f10 <memset>:
 8004f10:	4603      	mov	r3, r0
 8004f12:	4402      	add	r2, r0
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d100      	bne.n	8004f1a <memset+0xa>
 8004f18:	4770      	bx	lr
 8004f1a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f1e:	e7f9      	b.n	8004f14 <memset+0x4>

08004f20 <__cvt>:
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f26:	461f      	mov	r7, r3
 8004f28:	bfbb      	ittet	lt
 8004f2a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004f2e:	461f      	movlt	r7, r3
 8004f30:	2300      	movge	r3, #0
 8004f32:	232d      	movlt	r3, #45	; 0x2d
 8004f34:	b088      	sub	sp, #32
 8004f36:	4614      	mov	r4, r2
 8004f38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004f3c:	7013      	strb	r3, [r2, #0]
 8004f3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f40:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004f44:	f023 0820 	bic.w	r8, r3, #32
 8004f48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f4c:	d005      	beq.n	8004f5a <__cvt+0x3a>
 8004f4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004f52:	d100      	bne.n	8004f56 <__cvt+0x36>
 8004f54:	3501      	adds	r5, #1
 8004f56:	2302      	movs	r3, #2
 8004f58:	e000      	b.n	8004f5c <__cvt+0x3c>
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	aa07      	add	r2, sp, #28
 8004f5e:	9204      	str	r2, [sp, #16]
 8004f60:	aa06      	add	r2, sp, #24
 8004f62:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f66:	e9cd 3500 	strd	r3, r5, [sp]
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	463b      	mov	r3, r7
 8004f6e:	f000 fcdf 	bl	8005930 <_dtoa_r>
 8004f72:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f76:	4606      	mov	r6, r0
 8004f78:	d102      	bne.n	8004f80 <__cvt+0x60>
 8004f7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f7c:	07db      	lsls	r3, r3, #31
 8004f7e:	d522      	bpl.n	8004fc6 <__cvt+0xa6>
 8004f80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f84:	eb06 0905 	add.w	r9, r6, r5
 8004f88:	d110      	bne.n	8004fac <__cvt+0x8c>
 8004f8a:	7833      	ldrb	r3, [r6, #0]
 8004f8c:	2b30      	cmp	r3, #48	; 0x30
 8004f8e:	d10a      	bne.n	8004fa6 <__cvt+0x86>
 8004f90:	2200      	movs	r2, #0
 8004f92:	2300      	movs	r3, #0
 8004f94:	4620      	mov	r0, r4
 8004f96:	4639      	mov	r1, r7
 8004f98:	f7fb fd72 	bl	8000a80 <__aeabi_dcmpeq>
 8004f9c:	b918      	cbnz	r0, 8004fa6 <__cvt+0x86>
 8004f9e:	f1c5 0501 	rsb	r5, r5, #1
 8004fa2:	f8ca 5000 	str.w	r5, [sl]
 8004fa6:	f8da 3000 	ldr.w	r3, [sl]
 8004faa:	4499      	add	r9, r3
 8004fac:	2200      	movs	r2, #0
 8004fae:	2300      	movs	r3, #0
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	4639      	mov	r1, r7
 8004fb4:	f7fb fd64 	bl	8000a80 <__aeabi_dcmpeq>
 8004fb8:	b108      	cbz	r0, 8004fbe <__cvt+0x9e>
 8004fba:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fbe:	2230      	movs	r2, #48	; 0x30
 8004fc0:	9b07      	ldr	r3, [sp, #28]
 8004fc2:	454b      	cmp	r3, r9
 8004fc4:	d307      	bcc.n	8004fd6 <__cvt+0xb6>
 8004fc6:	4630      	mov	r0, r6
 8004fc8:	9b07      	ldr	r3, [sp, #28]
 8004fca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004fcc:	1b9b      	subs	r3, r3, r6
 8004fce:	6013      	str	r3, [r2, #0]
 8004fd0:	b008      	add	sp, #32
 8004fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd6:	1c59      	adds	r1, r3, #1
 8004fd8:	9107      	str	r1, [sp, #28]
 8004fda:	701a      	strb	r2, [r3, #0]
 8004fdc:	e7f0      	b.n	8004fc0 <__cvt+0xa0>

08004fde <__exponent>:
 8004fde:	4603      	mov	r3, r0
 8004fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	f803 2b02 	strb.w	r2, [r3], #2
 8004fe8:	bfb6      	itet	lt
 8004fea:	222d      	movlt	r2, #45	; 0x2d
 8004fec:	222b      	movge	r2, #43	; 0x2b
 8004fee:	4249      	neglt	r1, r1
 8004ff0:	2909      	cmp	r1, #9
 8004ff2:	7042      	strb	r2, [r0, #1]
 8004ff4:	dd2b      	ble.n	800504e <__exponent+0x70>
 8004ff6:	f10d 0407 	add.w	r4, sp, #7
 8004ffa:	46a4      	mov	ip, r4
 8004ffc:	270a      	movs	r7, #10
 8004ffe:	fb91 f6f7 	sdiv	r6, r1, r7
 8005002:	460a      	mov	r2, r1
 8005004:	46a6      	mov	lr, r4
 8005006:	fb07 1516 	mls	r5, r7, r6, r1
 800500a:	2a63      	cmp	r2, #99	; 0x63
 800500c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005010:	4631      	mov	r1, r6
 8005012:	f104 34ff 	add.w	r4, r4, #4294967295
 8005016:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800501a:	dcf0      	bgt.n	8004ffe <__exponent+0x20>
 800501c:	3130      	adds	r1, #48	; 0x30
 800501e:	f1ae 0502 	sub.w	r5, lr, #2
 8005022:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005026:	4629      	mov	r1, r5
 8005028:	1c44      	adds	r4, r0, #1
 800502a:	4561      	cmp	r1, ip
 800502c:	d30a      	bcc.n	8005044 <__exponent+0x66>
 800502e:	f10d 0209 	add.w	r2, sp, #9
 8005032:	eba2 020e 	sub.w	r2, r2, lr
 8005036:	4565      	cmp	r5, ip
 8005038:	bf88      	it	hi
 800503a:	2200      	movhi	r2, #0
 800503c:	4413      	add	r3, r2
 800503e:	1a18      	subs	r0, r3, r0
 8005040:	b003      	add	sp, #12
 8005042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005044:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005048:	f804 2f01 	strb.w	r2, [r4, #1]!
 800504c:	e7ed      	b.n	800502a <__exponent+0x4c>
 800504e:	2330      	movs	r3, #48	; 0x30
 8005050:	3130      	adds	r1, #48	; 0x30
 8005052:	7083      	strb	r3, [r0, #2]
 8005054:	70c1      	strb	r1, [r0, #3]
 8005056:	1d03      	adds	r3, r0, #4
 8005058:	e7f1      	b.n	800503e <__exponent+0x60>
	...

0800505c <_printf_float>:
 800505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005060:	b091      	sub	sp, #68	; 0x44
 8005062:	460c      	mov	r4, r1
 8005064:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005068:	4616      	mov	r6, r2
 800506a:	461f      	mov	r7, r3
 800506c:	4605      	mov	r5, r0
 800506e:	f001 fb43 	bl	80066f8 <_localeconv_r>
 8005072:	6803      	ldr	r3, [r0, #0]
 8005074:	4618      	mov	r0, r3
 8005076:	9309      	str	r3, [sp, #36]	; 0x24
 8005078:	f7fb f8d6 	bl	8000228 <strlen>
 800507c:	2300      	movs	r3, #0
 800507e:	930e      	str	r3, [sp, #56]	; 0x38
 8005080:	f8d8 3000 	ldr.w	r3, [r8]
 8005084:	900a      	str	r0, [sp, #40]	; 0x28
 8005086:	3307      	adds	r3, #7
 8005088:	f023 0307 	bic.w	r3, r3, #7
 800508c:	f103 0208 	add.w	r2, r3, #8
 8005090:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005094:	f8d4 b000 	ldr.w	fp, [r4]
 8005098:	f8c8 2000 	str.w	r2, [r8]
 800509c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80050a4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80050a8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80050ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80050ae:	f04f 32ff 	mov.w	r2, #4294967295
 80050b2:	4640      	mov	r0, r8
 80050b4:	4b9c      	ldr	r3, [pc, #624]	; (8005328 <_printf_float+0x2cc>)
 80050b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050b8:	f7fb fd14 	bl	8000ae4 <__aeabi_dcmpun>
 80050bc:	bb70      	cbnz	r0, 800511c <_printf_float+0xc0>
 80050be:	f04f 32ff 	mov.w	r2, #4294967295
 80050c2:	4640      	mov	r0, r8
 80050c4:	4b98      	ldr	r3, [pc, #608]	; (8005328 <_printf_float+0x2cc>)
 80050c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050c8:	f7fb fcee 	bl	8000aa8 <__aeabi_dcmple>
 80050cc:	bb30      	cbnz	r0, 800511c <_printf_float+0xc0>
 80050ce:	2200      	movs	r2, #0
 80050d0:	2300      	movs	r3, #0
 80050d2:	4640      	mov	r0, r8
 80050d4:	4651      	mov	r1, sl
 80050d6:	f7fb fcdd 	bl	8000a94 <__aeabi_dcmplt>
 80050da:	b110      	cbz	r0, 80050e2 <_printf_float+0x86>
 80050dc:	232d      	movs	r3, #45	; 0x2d
 80050de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050e2:	4b92      	ldr	r3, [pc, #584]	; (800532c <_printf_float+0x2d0>)
 80050e4:	4892      	ldr	r0, [pc, #584]	; (8005330 <_printf_float+0x2d4>)
 80050e6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80050ea:	bf94      	ite	ls
 80050ec:	4698      	movls	r8, r3
 80050ee:	4680      	movhi	r8, r0
 80050f0:	2303      	movs	r3, #3
 80050f2:	f04f 0a00 	mov.w	sl, #0
 80050f6:	6123      	str	r3, [r4, #16]
 80050f8:	f02b 0304 	bic.w	r3, fp, #4
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	4633      	mov	r3, r6
 8005100:	4621      	mov	r1, r4
 8005102:	4628      	mov	r0, r5
 8005104:	9700      	str	r7, [sp, #0]
 8005106:	aa0f      	add	r2, sp, #60	; 0x3c
 8005108:	f000 f9d4 	bl	80054b4 <_printf_common>
 800510c:	3001      	adds	r0, #1
 800510e:	f040 8090 	bne.w	8005232 <_printf_float+0x1d6>
 8005112:	f04f 30ff 	mov.w	r0, #4294967295
 8005116:	b011      	add	sp, #68	; 0x44
 8005118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800511c:	4642      	mov	r2, r8
 800511e:	4653      	mov	r3, sl
 8005120:	4640      	mov	r0, r8
 8005122:	4651      	mov	r1, sl
 8005124:	f7fb fcde 	bl	8000ae4 <__aeabi_dcmpun>
 8005128:	b148      	cbz	r0, 800513e <_printf_float+0xe2>
 800512a:	f1ba 0f00 	cmp.w	sl, #0
 800512e:	bfb8      	it	lt
 8005130:	232d      	movlt	r3, #45	; 0x2d
 8005132:	4880      	ldr	r0, [pc, #512]	; (8005334 <_printf_float+0x2d8>)
 8005134:	bfb8      	it	lt
 8005136:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800513a:	4b7f      	ldr	r3, [pc, #508]	; (8005338 <_printf_float+0x2dc>)
 800513c:	e7d3      	b.n	80050e6 <_printf_float+0x8a>
 800513e:	6863      	ldr	r3, [r4, #4]
 8005140:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005144:	1c5a      	adds	r2, r3, #1
 8005146:	d142      	bne.n	80051ce <_printf_float+0x172>
 8005148:	2306      	movs	r3, #6
 800514a:	6063      	str	r3, [r4, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	9206      	str	r2, [sp, #24]
 8005150:	aa0e      	add	r2, sp, #56	; 0x38
 8005152:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005156:	aa0d      	add	r2, sp, #52	; 0x34
 8005158:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800515c:	9203      	str	r2, [sp, #12]
 800515e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005162:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	6863      	ldr	r3, [r4, #4]
 800516a:	4642      	mov	r2, r8
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	4628      	mov	r0, r5
 8005170:	4653      	mov	r3, sl
 8005172:	910b      	str	r1, [sp, #44]	; 0x2c
 8005174:	f7ff fed4 	bl	8004f20 <__cvt>
 8005178:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800517a:	4680      	mov	r8, r0
 800517c:	2947      	cmp	r1, #71	; 0x47
 800517e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005180:	d108      	bne.n	8005194 <_printf_float+0x138>
 8005182:	1cc8      	adds	r0, r1, #3
 8005184:	db02      	blt.n	800518c <_printf_float+0x130>
 8005186:	6863      	ldr	r3, [r4, #4]
 8005188:	4299      	cmp	r1, r3
 800518a:	dd40      	ble.n	800520e <_printf_float+0x1b2>
 800518c:	f1a9 0902 	sub.w	r9, r9, #2
 8005190:	fa5f f989 	uxtb.w	r9, r9
 8005194:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005198:	d81f      	bhi.n	80051da <_printf_float+0x17e>
 800519a:	464a      	mov	r2, r9
 800519c:	3901      	subs	r1, #1
 800519e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80051a2:	910d      	str	r1, [sp, #52]	; 0x34
 80051a4:	f7ff ff1b 	bl	8004fde <__exponent>
 80051a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051aa:	4682      	mov	sl, r0
 80051ac:	1813      	adds	r3, r2, r0
 80051ae:	2a01      	cmp	r2, #1
 80051b0:	6123      	str	r3, [r4, #16]
 80051b2:	dc02      	bgt.n	80051ba <_printf_float+0x15e>
 80051b4:	6822      	ldr	r2, [r4, #0]
 80051b6:	07d2      	lsls	r2, r2, #31
 80051b8:	d501      	bpl.n	80051be <_printf_float+0x162>
 80051ba:	3301      	adds	r3, #1
 80051bc:	6123      	str	r3, [r4, #16]
 80051be:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d09b      	beq.n	80050fe <_printf_float+0xa2>
 80051c6:	232d      	movs	r3, #45	; 0x2d
 80051c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051cc:	e797      	b.n	80050fe <_printf_float+0xa2>
 80051ce:	2947      	cmp	r1, #71	; 0x47
 80051d0:	d1bc      	bne.n	800514c <_printf_float+0xf0>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1ba      	bne.n	800514c <_printf_float+0xf0>
 80051d6:	2301      	movs	r3, #1
 80051d8:	e7b7      	b.n	800514a <_printf_float+0xee>
 80051da:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80051de:	d118      	bne.n	8005212 <_printf_float+0x1b6>
 80051e0:	2900      	cmp	r1, #0
 80051e2:	6863      	ldr	r3, [r4, #4]
 80051e4:	dd0b      	ble.n	80051fe <_printf_float+0x1a2>
 80051e6:	6121      	str	r1, [r4, #16]
 80051e8:	b913      	cbnz	r3, 80051f0 <_printf_float+0x194>
 80051ea:	6822      	ldr	r2, [r4, #0]
 80051ec:	07d0      	lsls	r0, r2, #31
 80051ee:	d502      	bpl.n	80051f6 <_printf_float+0x19a>
 80051f0:	3301      	adds	r3, #1
 80051f2:	440b      	add	r3, r1
 80051f4:	6123      	str	r3, [r4, #16]
 80051f6:	f04f 0a00 	mov.w	sl, #0
 80051fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80051fc:	e7df      	b.n	80051be <_printf_float+0x162>
 80051fe:	b913      	cbnz	r3, 8005206 <_printf_float+0x1aa>
 8005200:	6822      	ldr	r2, [r4, #0]
 8005202:	07d2      	lsls	r2, r2, #31
 8005204:	d501      	bpl.n	800520a <_printf_float+0x1ae>
 8005206:	3302      	adds	r3, #2
 8005208:	e7f4      	b.n	80051f4 <_printf_float+0x198>
 800520a:	2301      	movs	r3, #1
 800520c:	e7f2      	b.n	80051f4 <_printf_float+0x198>
 800520e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005214:	4299      	cmp	r1, r3
 8005216:	db05      	blt.n	8005224 <_printf_float+0x1c8>
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	6121      	str	r1, [r4, #16]
 800521c:	07d8      	lsls	r0, r3, #31
 800521e:	d5ea      	bpl.n	80051f6 <_printf_float+0x19a>
 8005220:	1c4b      	adds	r3, r1, #1
 8005222:	e7e7      	b.n	80051f4 <_printf_float+0x198>
 8005224:	2900      	cmp	r1, #0
 8005226:	bfcc      	ite	gt
 8005228:	2201      	movgt	r2, #1
 800522a:	f1c1 0202 	rsble	r2, r1, #2
 800522e:	4413      	add	r3, r2
 8005230:	e7e0      	b.n	80051f4 <_printf_float+0x198>
 8005232:	6823      	ldr	r3, [r4, #0]
 8005234:	055a      	lsls	r2, r3, #21
 8005236:	d407      	bmi.n	8005248 <_printf_float+0x1ec>
 8005238:	6923      	ldr	r3, [r4, #16]
 800523a:	4642      	mov	r2, r8
 800523c:	4631      	mov	r1, r6
 800523e:	4628      	mov	r0, r5
 8005240:	47b8      	blx	r7
 8005242:	3001      	adds	r0, #1
 8005244:	d12b      	bne.n	800529e <_printf_float+0x242>
 8005246:	e764      	b.n	8005112 <_printf_float+0xb6>
 8005248:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800524c:	f240 80dd 	bls.w	800540a <_printf_float+0x3ae>
 8005250:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005254:	2200      	movs	r2, #0
 8005256:	2300      	movs	r3, #0
 8005258:	f7fb fc12 	bl	8000a80 <__aeabi_dcmpeq>
 800525c:	2800      	cmp	r0, #0
 800525e:	d033      	beq.n	80052c8 <_printf_float+0x26c>
 8005260:	2301      	movs	r3, #1
 8005262:	4631      	mov	r1, r6
 8005264:	4628      	mov	r0, r5
 8005266:	4a35      	ldr	r2, [pc, #212]	; (800533c <_printf_float+0x2e0>)
 8005268:	47b8      	blx	r7
 800526a:	3001      	adds	r0, #1
 800526c:	f43f af51 	beq.w	8005112 <_printf_float+0xb6>
 8005270:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005274:	429a      	cmp	r2, r3
 8005276:	db02      	blt.n	800527e <_printf_float+0x222>
 8005278:	6823      	ldr	r3, [r4, #0]
 800527a:	07d8      	lsls	r0, r3, #31
 800527c:	d50f      	bpl.n	800529e <_printf_float+0x242>
 800527e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005282:	4631      	mov	r1, r6
 8005284:	4628      	mov	r0, r5
 8005286:	47b8      	blx	r7
 8005288:	3001      	adds	r0, #1
 800528a:	f43f af42 	beq.w	8005112 <_printf_float+0xb6>
 800528e:	f04f 0800 	mov.w	r8, #0
 8005292:	f104 091a 	add.w	r9, r4, #26
 8005296:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005298:	3b01      	subs	r3, #1
 800529a:	4543      	cmp	r3, r8
 800529c:	dc09      	bgt.n	80052b2 <_printf_float+0x256>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	079b      	lsls	r3, r3, #30
 80052a2:	f100 8102 	bmi.w	80054aa <_printf_float+0x44e>
 80052a6:	68e0      	ldr	r0, [r4, #12]
 80052a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052aa:	4298      	cmp	r0, r3
 80052ac:	bfb8      	it	lt
 80052ae:	4618      	movlt	r0, r3
 80052b0:	e731      	b.n	8005116 <_printf_float+0xba>
 80052b2:	2301      	movs	r3, #1
 80052b4:	464a      	mov	r2, r9
 80052b6:	4631      	mov	r1, r6
 80052b8:	4628      	mov	r0, r5
 80052ba:	47b8      	blx	r7
 80052bc:	3001      	adds	r0, #1
 80052be:	f43f af28 	beq.w	8005112 <_printf_float+0xb6>
 80052c2:	f108 0801 	add.w	r8, r8, #1
 80052c6:	e7e6      	b.n	8005296 <_printf_float+0x23a>
 80052c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dc38      	bgt.n	8005340 <_printf_float+0x2e4>
 80052ce:	2301      	movs	r3, #1
 80052d0:	4631      	mov	r1, r6
 80052d2:	4628      	mov	r0, r5
 80052d4:	4a19      	ldr	r2, [pc, #100]	; (800533c <_printf_float+0x2e0>)
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	f43f af1a 	beq.w	8005112 <_printf_float+0xb6>
 80052de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80052e2:	4313      	orrs	r3, r2
 80052e4:	d102      	bne.n	80052ec <_printf_float+0x290>
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	07d9      	lsls	r1, r3, #31
 80052ea:	d5d8      	bpl.n	800529e <_printf_float+0x242>
 80052ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052f0:	4631      	mov	r1, r6
 80052f2:	4628      	mov	r0, r5
 80052f4:	47b8      	blx	r7
 80052f6:	3001      	adds	r0, #1
 80052f8:	f43f af0b 	beq.w	8005112 <_printf_float+0xb6>
 80052fc:	f04f 0900 	mov.w	r9, #0
 8005300:	f104 0a1a 	add.w	sl, r4, #26
 8005304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005306:	425b      	negs	r3, r3
 8005308:	454b      	cmp	r3, r9
 800530a:	dc01      	bgt.n	8005310 <_printf_float+0x2b4>
 800530c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800530e:	e794      	b.n	800523a <_printf_float+0x1de>
 8005310:	2301      	movs	r3, #1
 8005312:	4652      	mov	r2, sl
 8005314:	4631      	mov	r1, r6
 8005316:	4628      	mov	r0, r5
 8005318:	47b8      	blx	r7
 800531a:	3001      	adds	r0, #1
 800531c:	f43f aef9 	beq.w	8005112 <_printf_float+0xb6>
 8005320:	f109 0901 	add.w	r9, r9, #1
 8005324:	e7ee      	b.n	8005304 <_printf_float+0x2a8>
 8005326:	bf00      	nop
 8005328:	7fefffff 	.word	0x7fefffff
 800532c:	0800795c 	.word	0x0800795c
 8005330:	08007960 	.word	0x08007960
 8005334:	08007968 	.word	0x08007968
 8005338:	08007964 	.word	0x08007964
 800533c:	0800796c 	.word	0x0800796c
 8005340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005342:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005344:	429a      	cmp	r2, r3
 8005346:	bfa8      	it	ge
 8005348:	461a      	movge	r2, r3
 800534a:	2a00      	cmp	r2, #0
 800534c:	4691      	mov	r9, r2
 800534e:	dc37      	bgt.n	80053c0 <_printf_float+0x364>
 8005350:	f04f 0b00 	mov.w	fp, #0
 8005354:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005358:	f104 021a 	add.w	r2, r4, #26
 800535c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005360:	ebaa 0309 	sub.w	r3, sl, r9
 8005364:	455b      	cmp	r3, fp
 8005366:	dc33      	bgt.n	80053d0 <_printf_float+0x374>
 8005368:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800536c:	429a      	cmp	r2, r3
 800536e:	db3b      	blt.n	80053e8 <_printf_float+0x38c>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	07da      	lsls	r2, r3, #31
 8005374:	d438      	bmi.n	80053e8 <_printf_float+0x38c>
 8005376:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005378:	990d      	ldr	r1, [sp, #52]	; 0x34
 800537a:	eba2 030a 	sub.w	r3, r2, sl
 800537e:	eba2 0901 	sub.w	r9, r2, r1
 8005382:	4599      	cmp	r9, r3
 8005384:	bfa8      	it	ge
 8005386:	4699      	movge	r9, r3
 8005388:	f1b9 0f00 	cmp.w	r9, #0
 800538c:	dc34      	bgt.n	80053f8 <_printf_float+0x39c>
 800538e:	f04f 0800 	mov.w	r8, #0
 8005392:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005396:	f104 0a1a 	add.w	sl, r4, #26
 800539a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800539e:	1a9b      	subs	r3, r3, r2
 80053a0:	eba3 0309 	sub.w	r3, r3, r9
 80053a4:	4543      	cmp	r3, r8
 80053a6:	f77f af7a 	ble.w	800529e <_printf_float+0x242>
 80053aa:	2301      	movs	r3, #1
 80053ac:	4652      	mov	r2, sl
 80053ae:	4631      	mov	r1, r6
 80053b0:	4628      	mov	r0, r5
 80053b2:	47b8      	blx	r7
 80053b4:	3001      	adds	r0, #1
 80053b6:	f43f aeac 	beq.w	8005112 <_printf_float+0xb6>
 80053ba:	f108 0801 	add.w	r8, r8, #1
 80053be:	e7ec      	b.n	800539a <_printf_float+0x33e>
 80053c0:	4613      	mov	r3, r2
 80053c2:	4631      	mov	r1, r6
 80053c4:	4642      	mov	r2, r8
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b8      	blx	r7
 80053ca:	3001      	adds	r0, #1
 80053cc:	d1c0      	bne.n	8005350 <_printf_float+0x2f4>
 80053ce:	e6a0      	b.n	8005112 <_printf_float+0xb6>
 80053d0:	2301      	movs	r3, #1
 80053d2:	4631      	mov	r1, r6
 80053d4:	4628      	mov	r0, r5
 80053d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	f43f ae99 	beq.w	8005112 <_printf_float+0xb6>
 80053e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053e2:	f10b 0b01 	add.w	fp, fp, #1
 80053e6:	e7b9      	b.n	800535c <_printf_float+0x300>
 80053e8:	4631      	mov	r1, r6
 80053ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053ee:	4628      	mov	r0, r5
 80053f0:	47b8      	blx	r7
 80053f2:	3001      	adds	r0, #1
 80053f4:	d1bf      	bne.n	8005376 <_printf_float+0x31a>
 80053f6:	e68c      	b.n	8005112 <_printf_float+0xb6>
 80053f8:	464b      	mov	r3, r9
 80053fa:	4631      	mov	r1, r6
 80053fc:	4628      	mov	r0, r5
 80053fe:	eb08 020a 	add.w	r2, r8, sl
 8005402:	47b8      	blx	r7
 8005404:	3001      	adds	r0, #1
 8005406:	d1c2      	bne.n	800538e <_printf_float+0x332>
 8005408:	e683      	b.n	8005112 <_printf_float+0xb6>
 800540a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800540c:	2a01      	cmp	r2, #1
 800540e:	dc01      	bgt.n	8005414 <_printf_float+0x3b8>
 8005410:	07db      	lsls	r3, r3, #31
 8005412:	d537      	bpl.n	8005484 <_printf_float+0x428>
 8005414:	2301      	movs	r3, #1
 8005416:	4642      	mov	r2, r8
 8005418:	4631      	mov	r1, r6
 800541a:	4628      	mov	r0, r5
 800541c:	47b8      	blx	r7
 800541e:	3001      	adds	r0, #1
 8005420:	f43f ae77 	beq.w	8005112 <_printf_float+0xb6>
 8005424:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005428:	4631      	mov	r1, r6
 800542a:	4628      	mov	r0, r5
 800542c:	47b8      	blx	r7
 800542e:	3001      	adds	r0, #1
 8005430:	f43f ae6f 	beq.w	8005112 <_printf_float+0xb6>
 8005434:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005438:	2200      	movs	r2, #0
 800543a:	2300      	movs	r3, #0
 800543c:	f7fb fb20 	bl	8000a80 <__aeabi_dcmpeq>
 8005440:	b9d8      	cbnz	r0, 800547a <_printf_float+0x41e>
 8005442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005444:	f108 0201 	add.w	r2, r8, #1
 8005448:	3b01      	subs	r3, #1
 800544a:	4631      	mov	r1, r6
 800544c:	4628      	mov	r0, r5
 800544e:	47b8      	blx	r7
 8005450:	3001      	adds	r0, #1
 8005452:	d10e      	bne.n	8005472 <_printf_float+0x416>
 8005454:	e65d      	b.n	8005112 <_printf_float+0xb6>
 8005456:	2301      	movs	r3, #1
 8005458:	464a      	mov	r2, r9
 800545a:	4631      	mov	r1, r6
 800545c:	4628      	mov	r0, r5
 800545e:	47b8      	blx	r7
 8005460:	3001      	adds	r0, #1
 8005462:	f43f ae56 	beq.w	8005112 <_printf_float+0xb6>
 8005466:	f108 0801 	add.w	r8, r8, #1
 800546a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800546c:	3b01      	subs	r3, #1
 800546e:	4543      	cmp	r3, r8
 8005470:	dcf1      	bgt.n	8005456 <_printf_float+0x3fa>
 8005472:	4653      	mov	r3, sl
 8005474:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005478:	e6e0      	b.n	800523c <_printf_float+0x1e0>
 800547a:	f04f 0800 	mov.w	r8, #0
 800547e:	f104 091a 	add.w	r9, r4, #26
 8005482:	e7f2      	b.n	800546a <_printf_float+0x40e>
 8005484:	2301      	movs	r3, #1
 8005486:	4642      	mov	r2, r8
 8005488:	e7df      	b.n	800544a <_printf_float+0x3ee>
 800548a:	2301      	movs	r3, #1
 800548c:	464a      	mov	r2, r9
 800548e:	4631      	mov	r1, r6
 8005490:	4628      	mov	r0, r5
 8005492:	47b8      	blx	r7
 8005494:	3001      	adds	r0, #1
 8005496:	f43f ae3c 	beq.w	8005112 <_printf_float+0xb6>
 800549a:	f108 0801 	add.w	r8, r8, #1
 800549e:	68e3      	ldr	r3, [r4, #12]
 80054a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80054a2:	1a5b      	subs	r3, r3, r1
 80054a4:	4543      	cmp	r3, r8
 80054a6:	dcf0      	bgt.n	800548a <_printf_float+0x42e>
 80054a8:	e6fd      	b.n	80052a6 <_printf_float+0x24a>
 80054aa:	f04f 0800 	mov.w	r8, #0
 80054ae:	f104 0919 	add.w	r9, r4, #25
 80054b2:	e7f4      	b.n	800549e <_printf_float+0x442>

080054b4 <_printf_common>:
 80054b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054b8:	4616      	mov	r6, r2
 80054ba:	4699      	mov	r9, r3
 80054bc:	688a      	ldr	r2, [r1, #8]
 80054be:	690b      	ldr	r3, [r1, #16]
 80054c0:	4607      	mov	r7, r0
 80054c2:	4293      	cmp	r3, r2
 80054c4:	bfb8      	it	lt
 80054c6:	4613      	movlt	r3, r2
 80054c8:	6033      	str	r3, [r6, #0]
 80054ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054ce:	460c      	mov	r4, r1
 80054d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054d4:	b10a      	cbz	r2, 80054da <_printf_common+0x26>
 80054d6:	3301      	adds	r3, #1
 80054d8:	6033      	str	r3, [r6, #0]
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	0699      	lsls	r1, r3, #26
 80054de:	bf42      	ittt	mi
 80054e0:	6833      	ldrmi	r3, [r6, #0]
 80054e2:	3302      	addmi	r3, #2
 80054e4:	6033      	strmi	r3, [r6, #0]
 80054e6:	6825      	ldr	r5, [r4, #0]
 80054e8:	f015 0506 	ands.w	r5, r5, #6
 80054ec:	d106      	bne.n	80054fc <_printf_common+0x48>
 80054ee:	f104 0a19 	add.w	sl, r4, #25
 80054f2:	68e3      	ldr	r3, [r4, #12]
 80054f4:	6832      	ldr	r2, [r6, #0]
 80054f6:	1a9b      	subs	r3, r3, r2
 80054f8:	42ab      	cmp	r3, r5
 80054fa:	dc28      	bgt.n	800554e <_printf_common+0x9a>
 80054fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005500:	1e13      	subs	r3, r2, #0
 8005502:	6822      	ldr	r2, [r4, #0]
 8005504:	bf18      	it	ne
 8005506:	2301      	movne	r3, #1
 8005508:	0692      	lsls	r2, r2, #26
 800550a:	d42d      	bmi.n	8005568 <_printf_common+0xb4>
 800550c:	4649      	mov	r1, r9
 800550e:	4638      	mov	r0, r7
 8005510:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005514:	47c0      	blx	r8
 8005516:	3001      	adds	r0, #1
 8005518:	d020      	beq.n	800555c <_printf_common+0xa8>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	68e5      	ldr	r5, [r4, #12]
 800551e:	f003 0306 	and.w	r3, r3, #6
 8005522:	2b04      	cmp	r3, #4
 8005524:	bf18      	it	ne
 8005526:	2500      	movne	r5, #0
 8005528:	6832      	ldr	r2, [r6, #0]
 800552a:	f04f 0600 	mov.w	r6, #0
 800552e:	68a3      	ldr	r3, [r4, #8]
 8005530:	bf08      	it	eq
 8005532:	1aad      	subeq	r5, r5, r2
 8005534:	6922      	ldr	r2, [r4, #16]
 8005536:	bf08      	it	eq
 8005538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800553c:	4293      	cmp	r3, r2
 800553e:	bfc4      	itt	gt
 8005540:	1a9b      	subgt	r3, r3, r2
 8005542:	18ed      	addgt	r5, r5, r3
 8005544:	341a      	adds	r4, #26
 8005546:	42b5      	cmp	r5, r6
 8005548:	d11a      	bne.n	8005580 <_printf_common+0xcc>
 800554a:	2000      	movs	r0, #0
 800554c:	e008      	b.n	8005560 <_printf_common+0xac>
 800554e:	2301      	movs	r3, #1
 8005550:	4652      	mov	r2, sl
 8005552:	4649      	mov	r1, r9
 8005554:	4638      	mov	r0, r7
 8005556:	47c0      	blx	r8
 8005558:	3001      	adds	r0, #1
 800555a:	d103      	bne.n	8005564 <_printf_common+0xb0>
 800555c:	f04f 30ff 	mov.w	r0, #4294967295
 8005560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005564:	3501      	adds	r5, #1
 8005566:	e7c4      	b.n	80054f2 <_printf_common+0x3e>
 8005568:	2030      	movs	r0, #48	; 0x30
 800556a:	18e1      	adds	r1, r4, r3
 800556c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005576:	4422      	add	r2, r4
 8005578:	3302      	adds	r3, #2
 800557a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800557e:	e7c5      	b.n	800550c <_printf_common+0x58>
 8005580:	2301      	movs	r3, #1
 8005582:	4622      	mov	r2, r4
 8005584:	4649      	mov	r1, r9
 8005586:	4638      	mov	r0, r7
 8005588:	47c0      	blx	r8
 800558a:	3001      	adds	r0, #1
 800558c:	d0e6      	beq.n	800555c <_printf_common+0xa8>
 800558e:	3601      	adds	r6, #1
 8005590:	e7d9      	b.n	8005546 <_printf_common+0x92>
	...

08005594 <_printf_i>:
 8005594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005598:	460c      	mov	r4, r1
 800559a:	7e27      	ldrb	r7, [r4, #24]
 800559c:	4691      	mov	r9, r2
 800559e:	2f78      	cmp	r7, #120	; 0x78
 80055a0:	4680      	mov	r8, r0
 80055a2:	469a      	mov	sl, r3
 80055a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80055a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055aa:	d807      	bhi.n	80055bc <_printf_i+0x28>
 80055ac:	2f62      	cmp	r7, #98	; 0x62
 80055ae:	d80a      	bhi.n	80055c6 <_printf_i+0x32>
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	f000 80d9 	beq.w	8005768 <_printf_i+0x1d4>
 80055b6:	2f58      	cmp	r7, #88	; 0x58
 80055b8:	f000 80a4 	beq.w	8005704 <_printf_i+0x170>
 80055bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80055c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055c4:	e03a      	b.n	800563c <_printf_i+0xa8>
 80055c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055ca:	2b15      	cmp	r3, #21
 80055cc:	d8f6      	bhi.n	80055bc <_printf_i+0x28>
 80055ce:	a001      	add	r0, pc, #4	; (adr r0, 80055d4 <_printf_i+0x40>)
 80055d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80055d4:	0800562d 	.word	0x0800562d
 80055d8:	08005641 	.word	0x08005641
 80055dc:	080055bd 	.word	0x080055bd
 80055e0:	080055bd 	.word	0x080055bd
 80055e4:	080055bd 	.word	0x080055bd
 80055e8:	080055bd 	.word	0x080055bd
 80055ec:	08005641 	.word	0x08005641
 80055f0:	080055bd 	.word	0x080055bd
 80055f4:	080055bd 	.word	0x080055bd
 80055f8:	080055bd 	.word	0x080055bd
 80055fc:	080055bd 	.word	0x080055bd
 8005600:	0800574f 	.word	0x0800574f
 8005604:	08005671 	.word	0x08005671
 8005608:	08005731 	.word	0x08005731
 800560c:	080055bd 	.word	0x080055bd
 8005610:	080055bd 	.word	0x080055bd
 8005614:	08005771 	.word	0x08005771
 8005618:	080055bd 	.word	0x080055bd
 800561c:	08005671 	.word	0x08005671
 8005620:	080055bd 	.word	0x080055bd
 8005624:	080055bd 	.word	0x080055bd
 8005628:	08005739 	.word	0x08005739
 800562c:	680b      	ldr	r3, [r1, #0]
 800562e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005632:	1d1a      	adds	r2, r3, #4
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	600a      	str	r2, [r1, #0]
 8005638:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800563c:	2301      	movs	r3, #1
 800563e:	e0a4      	b.n	800578a <_printf_i+0x1f6>
 8005640:	6825      	ldr	r5, [r4, #0]
 8005642:	6808      	ldr	r0, [r1, #0]
 8005644:	062e      	lsls	r6, r5, #24
 8005646:	f100 0304 	add.w	r3, r0, #4
 800564a:	d50a      	bpl.n	8005662 <_printf_i+0xce>
 800564c:	6805      	ldr	r5, [r0, #0]
 800564e:	600b      	str	r3, [r1, #0]
 8005650:	2d00      	cmp	r5, #0
 8005652:	da03      	bge.n	800565c <_printf_i+0xc8>
 8005654:	232d      	movs	r3, #45	; 0x2d
 8005656:	426d      	negs	r5, r5
 8005658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565c:	230a      	movs	r3, #10
 800565e:	485e      	ldr	r0, [pc, #376]	; (80057d8 <_printf_i+0x244>)
 8005660:	e019      	b.n	8005696 <_printf_i+0x102>
 8005662:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005666:	6805      	ldr	r5, [r0, #0]
 8005668:	600b      	str	r3, [r1, #0]
 800566a:	bf18      	it	ne
 800566c:	b22d      	sxthne	r5, r5
 800566e:	e7ef      	b.n	8005650 <_printf_i+0xbc>
 8005670:	680b      	ldr	r3, [r1, #0]
 8005672:	6825      	ldr	r5, [r4, #0]
 8005674:	1d18      	adds	r0, r3, #4
 8005676:	6008      	str	r0, [r1, #0]
 8005678:	0628      	lsls	r0, r5, #24
 800567a:	d501      	bpl.n	8005680 <_printf_i+0xec>
 800567c:	681d      	ldr	r5, [r3, #0]
 800567e:	e002      	b.n	8005686 <_printf_i+0xf2>
 8005680:	0669      	lsls	r1, r5, #25
 8005682:	d5fb      	bpl.n	800567c <_printf_i+0xe8>
 8005684:	881d      	ldrh	r5, [r3, #0]
 8005686:	2f6f      	cmp	r7, #111	; 0x6f
 8005688:	bf0c      	ite	eq
 800568a:	2308      	moveq	r3, #8
 800568c:	230a      	movne	r3, #10
 800568e:	4852      	ldr	r0, [pc, #328]	; (80057d8 <_printf_i+0x244>)
 8005690:	2100      	movs	r1, #0
 8005692:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005696:	6866      	ldr	r6, [r4, #4]
 8005698:	2e00      	cmp	r6, #0
 800569a:	bfa8      	it	ge
 800569c:	6821      	ldrge	r1, [r4, #0]
 800569e:	60a6      	str	r6, [r4, #8]
 80056a0:	bfa4      	itt	ge
 80056a2:	f021 0104 	bicge.w	r1, r1, #4
 80056a6:	6021      	strge	r1, [r4, #0]
 80056a8:	b90d      	cbnz	r5, 80056ae <_printf_i+0x11a>
 80056aa:	2e00      	cmp	r6, #0
 80056ac:	d04d      	beq.n	800574a <_printf_i+0x1b6>
 80056ae:	4616      	mov	r6, r2
 80056b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80056b4:	fb03 5711 	mls	r7, r3, r1, r5
 80056b8:	5dc7      	ldrb	r7, [r0, r7]
 80056ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056be:	462f      	mov	r7, r5
 80056c0:	42bb      	cmp	r3, r7
 80056c2:	460d      	mov	r5, r1
 80056c4:	d9f4      	bls.n	80056b0 <_printf_i+0x11c>
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d10b      	bne.n	80056e2 <_printf_i+0x14e>
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	07df      	lsls	r7, r3, #31
 80056ce:	d508      	bpl.n	80056e2 <_printf_i+0x14e>
 80056d0:	6923      	ldr	r3, [r4, #16]
 80056d2:	6861      	ldr	r1, [r4, #4]
 80056d4:	4299      	cmp	r1, r3
 80056d6:	bfde      	ittt	le
 80056d8:	2330      	movle	r3, #48	; 0x30
 80056da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056e2:	1b92      	subs	r2, r2, r6
 80056e4:	6122      	str	r2, [r4, #16]
 80056e6:	464b      	mov	r3, r9
 80056e8:	4621      	mov	r1, r4
 80056ea:	4640      	mov	r0, r8
 80056ec:	f8cd a000 	str.w	sl, [sp]
 80056f0:	aa03      	add	r2, sp, #12
 80056f2:	f7ff fedf 	bl	80054b4 <_printf_common>
 80056f6:	3001      	adds	r0, #1
 80056f8:	d14c      	bne.n	8005794 <_printf_i+0x200>
 80056fa:	f04f 30ff 	mov.w	r0, #4294967295
 80056fe:	b004      	add	sp, #16
 8005700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005704:	4834      	ldr	r0, [pc, #208]	; (80057d8 <_printf_i+0x244>)
 8005706:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800570a:	680e      	ldr	r6, [r1, #0]
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005712:	061f      	lsls	r7, r3, #24
 8005714:	600e      	str	r6, [r1, #0]
 8005716:	d514      	bpl.n	8005742 <_printf_i+0x1ae>
 8005718:	07d9      	lsls	r1, r3, #31
 800571a:	bf44      	itt	mi
 800571c:	f043 0320 	orrmi.w	r3, r3, #32
 8005720:	6023      	strmi	r3, [r4, #0]
 8005722:	b91d      	cbnz	r5, 800572c <_printf_i+0x198>
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	f023 0320 	bic.w	r3, r3, #32
 800572a:	6023      	str	r3, [r4, #0]
 800572c:	2310      	movs	r3, #16
 800572e:	e7af      	b.n	8005690 <_printf_i+0xfc>
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	f043 0320 	orr.w	r3, r3, #32
 8005736:	6023      	str	r3, [r4, #0]
 8005738:	2378      	movs	r3, #120	; 0x78
 800573a:	4828      	ldr	r0, [pc, #160]	; (80057dc <_printf_i+0x248>)
 800573c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005740:	e7e3      	b.n	800570a <_printf_i+0x176>
 8005742:	065e      	lsls	r6, r3, #25
 8005744:	bf48      	it	mi
 8005746:	b2ad      	uxthmi	r5, r5
 8005748:	e7e6      	b.n	8005718 <_printf_i+0x184>
 800574a:	4616      	mov	r6, r2
 800574c:	e7bb      	b.n	80056c6 <_printf_i+0x132>
 800574e:	680b      	ldr	r3, [r1, #0]
 8005750:	6826      	ldr	r6, [r4, #0]
 8005752:	1d1d      	adds	r5, r3, #4
 8005754:	6960      	ldr	r0, [r4, #20]
 8005756:	600d      	str	r5, [r1, #0]
 8005758:	0635      	lsls	r5, r6, #24
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	d501      	bpl.n	8005762 <_printf_i+0x1ce>
 800575e:	6018      	str	r0, [r3, #0]
 8005760:	e002      	b.n	8005768 <_printf_i+0x1d4>
 8005762:	0671      	lsls	r1, r6, #25
 8005764:	d5fb      	bpl.n	800575e <_printf_i+0x1ca>
 8005766:	8018      	strh	r0, [r3, #0]
 8005768:	2300      	movs	r3, #0
 800576a:	4616      	mov	r6, r2
 800576c:	6123      	str	r3, [r4, #16]
 800576e:	e7ba      	b.n	80056e6 <_printf_i+0x152>
 8005770:	680b      	ldr	r3, [r1, #0]
 8005772:	1d1a      	adds	r2, r3, #4
 8005774:	600a      	str	r2, [r1, #0]
 8005776:	681e      	ldr	r6, [r3, #0]
 8005778:	2100      	movs	r1, #0
 800577a:	4630      	mov	r0, r6
 800577c:	6862      	ldr	r2, [r4, #4]
 800577e:	f000 ffcb 	bl	8006718 <memchr>
 8005782:	b108      	cbz	r0, 8005788 <_printf_i+0x1f4>
 8005784:	1b80      	subs	r0, r0, r6
 8005786:	6060      	str	r0, [r4, #4]
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	6123      	str	r3, [r4, #16]
 800578c:	2300      	movs	r3, #0
 800578e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005792:	e7a8      	b.n	80056e6 <_printf_i+0x152>
 8005794:	4632      	mov	r2, r6
 8005796:	4649      	mov	r1, r9
 8005798:	4640      	mov	r0, r8
 800579a:	6923      	ldr	r3, [r4, #16]
 800579c:	47d0      	blx	sl
 800579e:	3001      	adds	r0, #1
 80057a0:	d0ab      	beq.n	80056fa <_printf_i+0x166>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	079b      	lsls	r3, r3, #30
 80057a6:	d413      	bmi.n	80057d0 <_printf_i+0x23c>
 80057a8:	68e0      	ldr	r0, [r4, #12]
 80057aa:	9b03      	ldr	r3, [sp, #12]
 80057ac:	4298      	cmp	r0, r3
 80057ae:	bfb8      	it	lt
 80057b0:	4618      	movlt	r0, r3
 80057b2:	e7a4      	b.n	80056fe <_printf_i+0x16a>
 80057b4:	2301      	movs	r3, #1
 80057b6:	4632      	mov	r2, r6
 80057b8:	4649      	mov	r1, r9
 80057ba:	4640      	mov	r0, r8
 80057bc:	47d0      	blx	sl
 80057be:	3001      	adds	r0, #1
 80057c0:	d09b      	beq.n	80056fa <_printf_i+0x166>
 80057c2:	3501      	adds	r5, #1
 80057c4:	68e3      	ldr	r3, [r4, #12]
 80057c6:	9903      	ldr	r1, [sp, #12]
 80057c8:	1a5b      	subs	r3, r3, r1
 80057ca:	42ab      	cmp	r3, r5
 80057cc:	dcf2      	bgt.n	80057b4 <_printf_i+0x220>
 80057ce:	e7eb      	b.n	80057a8 <_printf_i+0x214>
 80057d0:	2500      	movs	r5, #0
 80057d2:	f104 0619 	add.w	r6, r4, #25
 80057d6:	e7f5      	b.n	80057c4 <_printf_i+0x230>
 80057d8:	0800796e 	.word	0x0800796e
 80057dc:	0800797f 	.word	0x0800797f

080057e0 <iprintf>:
 80057e0:	b40f      	push	{r0, r1, r2, r3}
 80057e2:	4b0a      	ldr	r3, [pc, #40]	; (800580c <iprintf+0x2c>)
 80057e4:	b513      	push	{r0, r1, r4, lr}
 80057e6:	681c      	ldr	r4, [r3, #0]
 80057e8:	b124      	cbz	r4, 80057f4 <iprintf+0x14>
 80057ea:	69a3      	ldr	r3, [r4, #24]
 80057ec:	b913      	cbnz	r3, 80057f4 <iprintf+0x14>
 80057ee:	4620      	mov	r0, r4
 80057f0:	f000 fee4 	bl	80065bc <__sinit>
 80057f4:	ab05      	add	r3, sp, #20
 80057f6:	4620      	mov	r0, r4
 80057f8:	9a04      	ldr	r2, [sp, #16]
 80057fa:	68a1      	ldr	r1, [r4, #8]
 80057fc:	9301      	str	r3, [sp, #4]
 80057fe:	f001 fc05 	bl	800700c <_vfiprintf_r>
 8005802:	b002      	add	sp, #8
 8005804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005808:	b004      	add	sp, #16
 800580a:	4770      	bx	lr
 800580c:	2000000c 	.word	0x2000000c

08005810 <quorem>:
 8005810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005814:	6903      	ldr	r3, [r0, #16]
 8005816:	690c      	ldr	r4, [r1, #16]
 8005818:	4607      	mov	r7, r0
 800581a:	42a3      	cmp	r3, r4
 800581c:	f2c0 8083 	blt.w	8005926 <quorem+0x116>
 8005820:	3c01      	subs	r4, #1
 8005822:	f100 0514 	add.w	r5, r0, #20
 8005826:	f101 0814 	add.w	r8, r1, #20
 800582a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005834:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005838:	3301      	adds	r3, #1
 800583a:	429a      	cmp	r2, r3
 800583c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005840:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005844:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005848:	d332      	bcc.n	80058b0 <quorem+0xa0>
 800584a:	f04f 0e00 	mov.w	lr, #0
 800584e:	4640      	mov	r0, r8
 8005850:	46ac      	mov	ip, r5
 8005852:	46f2      	mov	sl, lr
 8005854:	f850 2b04 	ldr.w	r2, [r0], #4
 8005858:	b293      	uxth	r3, r2
 800585a:	fb06 e303 	mla	r3, r6, r3, lr
 800585e:	0c12      	lsrs	r2, r2, #16
 8005860:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005864:	fb06 e202 	mla	r2, r6, r2, lr
 8005868:	b29b      	uxth	r3, r3
 800586a:	ebaa 0303 	sub.w	r3, sl, r3
 800586e:	f8dc a000 	ldr.w	sl, [ip]
 8005872:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005876:	fa1f fa8a 	uxth.w	sl, sl
 800587a:	4453      	add	r3, sl
 800587c:	fa1f fa82 	uxth.w	sl, r2
 8005880:	f8dc 2000 	ldr.w	r2, [ip]
 8005884:	4581      	cmp	r9, r0
 8005886:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800588a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800588e:	b29b      	uxth	r3, r3
 8005890:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005894:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005898:	f84c 3b04 	str.w	r3, [ip], #4
 800589c:	d2da      	bcs.n	8005854 <quorem+0x44>
 800589e:	f855 300b 	ldr.w	r3, [r5, fp]
 80058a2:	b92b      	cbnz	r3, 80058b0 <quorem+0xa0>
 80058a4:	9b01      	ldr	r3, [sp, #4]
 80058a6:	3b04      	subs	r3, #4
 80058a8:	429d      	cmp	r5, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	d32f      	bcc.n	800590e <quorem+0xfe>
 80058ae:	613c      	str	r4, [r7, #16]
 80058b0:	4638      	mov	r0, r7
 80058b2:	f001 f9c7 	bl	8006c44 <__mcmp>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	db25      	blt.n	8005906 <quorem+0xf6>
 80058ba:	4628      	mov	r0, r5
 80058bc:	f04f 0c00 	mov.w	ip, #0
 80058c0:	3601      	adds	r6, #1
 80058c2:	f858 1b04 	ldr.w	r1, [r8], #4
 80058c6:	f8d0 e000 	ldr.w	lr, [r0]
 80058ca:	b28b      	uxth	r3, r1
 80058cc:	ebac 0303 	sub.w	r3, ip, r3
 80058d0:	fa1f f28e 	uxth.w	r2, lr
 80058d4:	4413      	add	r3, r2
 80058d6:	0c0a      	lsrs	r2, r1, #16
 80058d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80058dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058e6:	45c1      	cmp	r9, r8
 80058e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80058ec:	f840 3b04 	str.w	r3, [r0], #4
 80058f0:	d2e7      	bcs.n	80058c2 <quorem+0xb2>
 80058f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058fa:	b922      	cbnz	r2, 8005906 <quorem+0xf6>
 80058fc:	3b04      	subs	r3, #4
 80058fe:	429d      	cmp	r5, r3
 8005900:	461a      	mov	r2, r3
 8005902:	d30a      	bcc.n	800591a <quorem+0x10a>
 8005904:	613c      	str	r4, [r7, #16]
 8005906:	4630      	mov	r0, r6
 8005908:	b003      	add	sp, #12
 800590a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590e:	6812      	ldr	r2, [r2, #0]
 8005910:	3b04      	subs	r3, #4
 8005912:	2a00      	cmp	r2, #0
 8005914:	d1cb      	bne.n	80058ae <quorem+0x9e>
 8005916:	3c01      	subs	r4, #1
 8005918:	e7c6      	b.n	80058a8 <quorem+0x98>
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	3b04      	subs	r3, #4
 800591e:	2a00      	cmp	r2, #0
 8005920:	d1f0      	bne.n	8005904 <quorem+0xf4>
 8005922:	3c01      	subs	r4, #1
 8005924:	e7eb      	b.n	80058fe <quorem+0xee>
 8005926:	2000      	movs	r0, #0
 8005928:	e7ee      	b.n	8005908 <quorem+0xf8>
 800592a:	0000      	movs	r0, r0
 800592c:	0000      	movs	r0, r0
	...

08005930 <_dtoa_r>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	4616      	mov	r6, r2
 8005936:	461f      	mov	r7, r3
 8005938:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800593a:	b099      	sub	sp, #100	; 0x64
 800593c:	4605      	mov	r5, r0
 800593e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005942:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005946:	b974      	cbnz	r4, 8005966 <_dtoa_r+0x36>
 8005948:	2010      	movs	r0, #16
 800594a:	f000 fedd 	bl	8006708 <malloc>
 800594e:	4602      	mov	r2, r0
 8005950:	6268      	str	r0, [r5, #36]	; 0x24
 8005952:	b920      	cbnz	r0, 800595e <_dtoa_r+0x2e>
 8005954:	21ea      	movs	r1, #234	; 0xea
 8005956:	4bae      	ldr	r3, [pc, #696]	; (8005c10 <_dtoa_r+0x2e0>)
 8005958:	48ae      	ldr	r0, [pc, #696]	; (8005c14 <_dtoa_r+0x2e4>)
 800595a:	f001 fdad 	bl	80074b8 <__assert_func>
 800595e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005962:	6004      	str	r4, [r0, #0]
 8005964:	60c4      	str	r4, [r0, #12]
 8005966:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005968:	6819      	ldr	r1, [r3, #0]
 800596a:	b151      	cbz	r1, 8005982 <_dtoa_r+0x52>
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	2301      	movs	r3, #1
 8005970:	4093      	lsls	r3, r2
 8005972:	604a      	str	r2, [r1, #4]
 8005974:	608b      	str	r3, [r1, #8]
 8005976:	4628      	mov	r0, r5
 8005978:	f000 ff2a 	bl	80067d0 <_Bfree>
 800597c:	2200      	movs	r2, #0
 800597e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	1e3b      	subs	r3, r7, #0
 8005984:	bfaf      	iteee	ge
 8005986:	2300      	movge	r3, #0
 8005988:	2201      	movlt	r2, #1
 800598a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800598e:	9305      	strlt	r3, [sp, #20]
 8005990:	bfa8      	it	ge
 8005992:	f8c8 3000 	strge.w	r3, [r8]
 8005996:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800599a:	4b9f      	ldr	r3, [pc, #636]	; (8005c18 <_dtoa_r+0x2e8>)
 800599c:	bfb8      	it	lt
 800599e:	f8c8 2000 	strlt.w	r2, [r8]
 80059a2:	ea33 0309 	bics.w	r3, r3, r9
 80059a6:	d119      	bne.n	80059dc <_dtoa_r+0xac>
 80059a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80059ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80059ae:	6013      	str	r3, [r2, #0]
 80059b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059b4:	4333      	orrs	r3, r6
 80059b6:	f000 8580 	beq.w	80064ba <_dtoa_r+0xb8a>
 80059ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80059bc:	b953      	cbnz	r3, 80059d4 <_dtoa_r+0xa4>
 80059be:	4b97      	ldr	r3, [pc, #604]	; (8005c1c <_dtoa_r+0x2ec>)
 80059c0:	e022      	b.n	8005a08 <_dtoa_r+0xd8>
 80059c2:	4b97      	ldr	r3, [pc, #604]	; (8005c20 <_dtoa_r+0x2f0>)
 80059c4:	9308      	str	r3, [sp, #32]
 80059c6:	3308      	adds	r3, #8
 80059c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	9808      	ldr	r0, [sp, #32]
 80059ce:	b019      	add	sp, #100	; 0x64
 80059d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d4:	4b91      	ldr	r3, [pc, #580]	; (8005c1c <_dtoa_r+0x2ec>)
 80059d6:	9308      	str	r3, [sp, #32]
 80059d8:	3303      	adds	r3, #3
 80059da:	e7f5      	b.n	80059c8 <_dtoa_r+0x98>
 80059dc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80059e0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80059e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80059e8:	2200      	movs	r2, #0
 80059ea:	2300      	movs	r3, #0
 80059ec:	f7fb f848 	bl	8000a80 <__aeabi_dcmpeq>
 80059f0:	4680      	mov	r8, r0
 80059f2:	b158      	cbz	r0, 8005a0c <_dtoa_r+0xdc>
 80059f4:	2301      	movs	r3, #1
 80059f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8559 	beq.w	80064b4 <_dtoa_r+0xb84>
 8005a02:	4888      	ldr	r0, [pc, #544]	; (8005c24 <_dtoa_r+0x2f4>)
 8005a04:	6018      	str	r0, [r3, #0]
 8005a06:	1e43      	subs	r3, r0, #1
 8005a08:	9308      	str	r3, [sp, #32]
 8005a0a:	e7df      	b.n	80059cc <_dtoa_r+0x9c>
 8005a0c:	ab16      	add	r3, sp, #88	; 0x58
 8005a0e:	9301      	str	r3, [sp, #4]
 8005a10:	ab17      	add	r3, sp, #92	; 0x5c
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	4628      	mov	r0, r5
 8005a16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005a1a:	f001 f9bf 	bl	8006d9c <__d2b>
 8005a1e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005a22:	4682      	mov	sl, r0
 8005a24:	2c00      	cmp	r4, #0
 8005a26:	d07e      	beq.n	8005b26 <_dtoa_r+0x1f6>
 8005a28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005a2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a2e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a36:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005a3a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005a3e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005a42:	2200      	movs	r2, #0
 8005a44:	4b78      	ldr	r3, [pc, #480]	; (8005c28 <_dtoa_r+0x2f8>)
 8005a46:	f7fa fbfb 	bl	8000240 <__aeabi_dsub>
 8005a4a:	a36b      	add	r3, pc, #428	; (adr r3, 8005bf8 <_dtoa_r+0x2c8>)
 8005a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a50:	f7fa fdae 	bl	80005b0 <__aeabi_dmul>
 8005a54:	a36a      	add	r3, pc, #424	; (adr r3, 8005c00 <_dtoa_r+0x2d0>)
 8005a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5a:	f7fa fbf3 	bl	8000244 <__adddf3>
 8005a5e:	4606      	mov	r6, r0
 8005a60:	4620      	mov	r0, r4
 8005a62:	460f      	mov	r7, r1
 8005a64:	f7fa fd3a 	bl	80004dc <__aeabi_i2d>
 8005a68:	a367      	add	r3, pc, #412	; (adr r3, 8005c08 <_dtoa_r+0x2d8>)
 8005a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6e:	f7fa fd9f 	bl	80005b0 <__aeabi_dmul>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	4630      	mov	r0, r6
 8005a78:	4639      	mov	r1, r7
 8005a7a:	f7fa fbe3 	bl	8000244 <__adddf3>
 8005a7e:	4606      	mov	r6, r0
 8005a80:	460f      	mov	r7, r1
 8005a82:	f7fb f845 	bl	8000b10 <__aeabi_d2iz>
 8005a86:	2200      	movs	r2, #0
 8005a88:	4681      	mov	r9, r0
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	4639      	mov	r1, r7
 8005a90:	f7fb f800 	bl	8000a94 <__aeabi_dcmplt>
 8005a94:	b148      	cbz	r0, 8005aaa <_dtoa_r+0x17a>
 8005a96:	4648      	mov	r0, r9
 8005a98:	f7fa fd20 	bl	80004dc <__aeabi_i2d>
 8005a9c:	4632      	mov	r2, r6
 8005a9e:	463b      	mov	r3, r7
 8005aa0:	f7fa ffee 	bl	8000a80 <__aeabi_dcmpeq>
 8005aa4:	b908      	cbnz	r0, 8005aaa <_dtoa_r+0x17a>
 8005aa6:	f109 39ff 	add.w	r9, r9, #4294967295
 8005aaa:	f1b9 0f16 	cmp.w	r9, #22
 8005aae:	d857      	bhi.n	8005b60 <_dtoa_r+0x230>
 8005ab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ab4:	4b5d      	ldr	r3, [pc, #372]	; (8005c2c <_dtoa_r+0x2fc>)
 8005ab6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	f7fa ffe9 	bl	8000a94 <__aeabi_dcmplt>
 8005ac2:	2800      	cmp	r0, #0
 8005ac4:	d04e      	beq.n	8005b64 <_dtoa_r+0x234>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f109 39ff 	add.w	r9, r9, #4294967295
 8005acc:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ace:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005ad0:	1b1c      	subs	r4, r3, r4
 8005ad2:	1e63      	subs	r3, r4, #1
 8005ad4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad6:	bf49      	itett	mi
 8005ad8:	f1c4 0301 	rsbmi	r3, r4, #1
 8005adc:	2300      	movpl	r3, #0
 8005ade:	9306      	strmi	r3, [sp, #24]
 8005ae0:	2300      	movmi	r3, #0
 8005ae2:	bf54      	ite	pl
 8005ae4:	9306      	strpl	r3, [sp, #24]
 8005ae6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005ae8:	f1b9 0f00 	cmp.w	r9, #0
 8005aec:	db3c      	blt.n	8005b68 <_dtoa_r+0x238>
 8005aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005af4:	444b      	add	r3, r9
 8005af6:	9309      	str	r3, [sp, #36]	; 0x24
 8005af8:	2300      	movs	r3, #0
 8005afa:	930a      	str	r3, [sp, #40]	; 0x28
 8005afc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005afe:	2b09      	cmp	r3, #9
 8005b00:	d86c      	bhi.n	8005bdc <_dtoa_r+0x2ac>
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	bfc4      	itt	gt
 8005b06:	3b04      	subgt	r3, #4
 8005b08:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005b0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b0c:	bfc8      	it	gt
 8005b0e:	2400      	movgt	r4, #0
 8005b10:	f1a3 0302 	sub.w	r3, r3, #2
 8005b14:	bfd8      	it	le
 8005b16:	2401      	movle	r4, #1
 8005b18:	2b03      	cmp	r3, #3
 8005b1a:	f200 808b 	bhi.w	8005c34 <_dtoa_r+0x304>
 8005b1e:	e8df f003 	tbb	[pc, r3]
 8005b22:	4f2d      	.short	0x4f2d
 8005b24:	5b4d      	.short	0x5b4d
 8005b26:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005b2a:	441c      	add	r4, r3
 8005b2c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005b30:	2b20      	cmp	r3, #32
 8005b32:	bfc3      	ittte	gt
 8005b34:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b38:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005b3c:	fa09 f303 	lslgt.w	r3, r9, r3
 8005b40:	f1c3 0320 	rsble	r3, r3, #32
 8005b44:	bfc6      	itte	gt
 8005b46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b4a:	4318      	orrgt	r0, r3
 8005b4c:	fa06 f003 	lslle.w	r0, r6, r3
 8005b50:	f7fa fcb4 	bl	80004bc <__aeabi_ui2d>
 8005b54:	2301      	movs	r3, #1
 8005b56:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005b5a:	3c01      	subs	r4, #1
 8005b5c:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b5e:	e770      	b.n	8005a42 <_dtoa_r+0x112>
 8005b60:	2301      	movs	r3, #1
 8005b62:	e7b3      	b.n	8005acc <_dtoa_r+0x19c>
 8005b64:	900f      	str	r0, [sp, #60]	; 0x3c
 8005b66:	e7b2      	b.n	8005ace <_dtoa_r+0x19e>
 8005b68:	9b06      	ldr	r3, [sp, #24]
 8005b6a:	eba3 0309 	sub.w	r3, r3, r9
 8005b6e:	9306      	str	r3, [sp, #24]
 8005b70:	f1c9 0300 	rsb	r3, r9, #0
 8005b74:	930a      	str	r3, [sp, #40]	; 0x28
 8005b76:	2300      	movs	r3, #0
 8005b78:	930e      	str	r3, [sp, #56]	; 0x38
 8005b7a:	e7bf      	b.n	8005afc <_dtoa_r+0x1cc>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	dc59      	bgt.n	8005c3a <_dtoa_r+0x30a>
 8005b86:	f04f 0b01 	mov.w	fp, #1
 8005b8a:	465b      	mov	r3, fp
 8005b8c:	f8cd b008 	str.w	fp, [sp, #8]
 8005b90:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8005b94:	2200      	movs	r2, #0
 8005b96:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005b98:	6042      	str	r2, [r0, #4]
 8005b9a:	2204      	movs	r2, #4
 8005b9c:	f102 0614 	add.w	r6, r2, #20
 8005ba0:	429e      	cmp	r6, r3
 8005ba2:	6841      	ldr	r1, [r0, #4]
 8005ba4:	d94f      	bls.n	8005c46 <_dtoa_r+0x316>
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	f000 fdd2 	bl	8006750 <_Balloc>
 8005bac:	9008      	str	r0, [sp, #32]
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d14d      	bne.n	8005c4e <_dtoa_r+0x31e>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005bb8:	4b1d      	ldr	r3, [pc, #116]	; (8005c30 <_dtoa_r+0x300>)
 8005bba:	e6cd      	b.n	8005958 <_dtoa_r+0x28>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e7de      	b.n	8005b7e <_dtoa_r+0x24e>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bc6:	eb09 0b03 	add.w	fp, r9, r3
 8005bca:	f10b 0301 	add.w	r3, fp, #1
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	9302      	str	r3, [sp, #8]
 8005bd2:	bfb8      	it	lt
 8005bd4:	2301      	movlt	r3, #1
 8005bd6:	e7dd      	b.n	8005b94 <_dtoa_r+0x264>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e7f2      	b.n	8005bc2 <_dtoa_r+0x292>
 8005bdc:	2401      	movs	r4, #1
 8005bde:	2300      	movs	r3, #0
 8005be0:	940b      	str	r4, [sp, #44]	; 0x2c
 8005be2:	9322      	str	r3, [sp, #136]	; 0x88
 8005be4:	f04f 3bff 	mov.w	fp, #4294967295
 8005be8:	2200      	movs	r2, #0
 8005bea:	2312      	movs	r3, #18
 8005bec:	f8cd b008 	str.w	fp, [sp, #8]
 8005bf0:	9223      	str	r2, [sp, #140]	; 0x8c
 8005bf2:	e7cf      	b.n	8005b94 <_dtoa_r+0x264>
 8005bf4:	f3af 8000 	nop.w
 8005bf8:	636f4361 	.word	0x636f4361
 8005bfc:	3fd287a7 	.word	0x3fd287a7
 8005c00:	8b60c8b3 	.word	0x8b60c8b3
 8005c04:	3fc68a28 	.word	0x3fc68a28
 8005c08:	509f79fb 	.word	0x509f79fb
 8005c0c:	3fd34413 	.word	0x3fd34413
 8005c10:	0800799d 	.word	0x0800799d
 8005c14:	080079b4 	.word	0x080079b4
 8005c18:	7ff00000 	.word	0x7ff00000
 8005c1c:	08007999 	.word	0x08007999
 8005c20:	08007990 	.word	0x08007990
 8005c24:	0800796d 	.word	0x0800796d
 8005c28:	3ff80000 	.word	0x3ff80000
 8005c2c:	08007b10 	.word	0x08007b10
 8005c30:	08007a13 	.word	0x08007a13
 8005c34:	2301      	movs	r3, #1
 8005c36:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c38:	e7d4      	b.n	8005be4 <_dtoa_r+0x2b4>
 8005c3a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005c3e:	465b      	mov	r3, fp
 8005c40:	f8cd b008 	str.w	fp, [sp, #8]
 8005c44:	e7a6      	b.n	8005b94 <_dtoa_r+0x264>
 8005c46:	3101      	adds	r1, #1
 8005c48:	6041      	str	r1, [r0, #4]
 8005c4a:	0052      	lsls	r2, r2, #1
 8005c4c:	e7a6      	b.n	8005b9c <_dtoa_r+0x26c>
 8005c4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c50:	9a08      	ldr	r2, [sp, #32]
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	9b02      	ldr	r3, [sp, #8]
 8005c56:	2b0e      	cmp	r3, #14
 8005c58:	f200 80a8 	bhi.w	8005dac <_dtoa_r+0x47c>
 8005c5c:	2c00      	cmp	r4, #0
 8005c5e:	f000 80a5 	beq.w	8005dac <_dtoa_r+0x47c>
 8005c62:	f1b9 0f00 	cmp.w	r9, #0
 8005c66:	dd34      	ble.n	8005cd2 <_dtoa_r+0x3a2>
 8005c68:	4a9a      	ldr	r2, [pc, #616]	; (8005ed4 <_dtoa_r+0x5a4>)
 8005c6a:	f009 030f 	and.w	r3, r9, #15
 8005c6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c72:	f419 7f80 	tst.w	r9, #256	; 0x100
 8005c76:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005c7a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005c7e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8005c82:	d016      	beq.n	8005cb2 <_dtoa_r+0x382>
 8005c84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005c88:	4b93      	ldr	r3, [pc, #588]	; (8005ed8 <_dtoa_r+0x5a8>)
 8005c8a:	2703      	movs	r7, #3
 8005c8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c90:	f7fa fdb8 	bl	8000804 <__aeabi_ddiv>
 8005c94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c98:	f004 040f 	and.w	r4, r4, #15
 8005c9c:	4e8e      	ldr	r6, [pc, #568]	; (8005ed8 <_dtoa_r+0x5a8>)
 8005c9e:	b954      	cbnz	r4, 8005cb6 <_dtoa_r+0x386>
 8005ca0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005ca4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ca8:	f7fa fdac 	bl	8000804 <__aeabi_ddiv>
 8005cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cb0:	e029      	b.n	8005d06 <_dtoa_r+0x3d6>
 8005cb2:	2702      	movs	r7, #2
 8005cb4:	e7f2      	b.n	8005c9c <_dtoa_r+0x36c>
 8005cb6:	07e1      	lsls	r1, r4, #31
 8005cb8:	d508      	bpl.n	8005ccc <_dtoa_r+0x39c>
 8005cba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005cbe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005cc2:	f7fa fc75 	bl	80005b0 <__aeabi_dmul>
 8005cc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005cca:	3701      	adds	r7, #1
 8005ccc:	1064      	asrs	r4, r4, #1
 8005cce:	3608      	adds	r6, #8
 8005cd0:	e7e5      	b.n	8005c9e <_dtoa_r+0x36e>
 8005cd2:	f000 80a5 	beq.w	8005e20 <_dtoa_r+0x4f0>
 8005cd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cda:	f1c9 0400 	rsb	r4, r9, #0
 8005cde:	4b7d      	ldr	r3, [pc, #500]	; (8005ed4 <_dtoa_r+0x5a4>)
 8005ce0:	f004 020f 	and.w	r2, r4, #15
 8005ce4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cec:	f7fa fc60 	bl	80005b0 <__aeabi_dmul>
 8005cf0:	2702      	movs	r7, #2
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cf8:	4e77      	ldr	r6, [pc, #476]	; (8005ed8 <_dtoa_r+0x5a8>)
 8005cfa:	1124      	asrs	r4, r4, #4
 8005cfc:	2c00      	cmp	r4, #0
 8005cfe:	f040 8084 	bne.w	8005e0a <_dtoa_r+0x4da>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1d2      	bne.n	8005cac <_dtoa_r+0x37c>
 8005d06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 808b 	beq.w	8005e24 <_dtoa_r+0x4f4>
 8005d0e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005d12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005d16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	4b6f      	ldr	r3, [pc, #444]	; (8005edc <_dtoa_r+0x5ac>)
 8005d1e:	f7fa feb9 	bl	8000a94 <__aeabi_dcmplt>
 8005d22:	2800      	cmp	r0, #0
 8005d24:	d07e      	beq.n	8005e24 <_dtoa_r+0x4f4>
 8005d26:	9b02      	ldr	r3, [sp, #8]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d07b      	beq.n	8005e24 <_dtoa_r+0x4f4>
 8005d2c:	f1bb 0f00 	cmp.w	fp, #0
 8005d30:	dd38      	ble.n	8005da4 <_dtoa_r+0x474>
 8005d32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d36:	2200      	movs	r2, #0
 8005d38:	4b69      	ldr	r3, [pc, #420]	; (8005ee0 <_dtoa_r+0x5b0>)
 8005d3a:	f7fa fc39 	bl	80005b0 <__aeabi_dmul>
 8005d3e:	465c      	mov	r4, fp
 8005d40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d44:	f109 38ff 	add.w	r8, r9, #4294967295
 8005d48:	3701      	adds	r7, #1
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f7fa fbc6 	bl	80004dc <__aeabi_i2d>
 8005d50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d54:	f7fa fc2c 	bl	80005b0 <__aeabi_dmul>
 8005d58:	2200      	movs	r2, #0
 8005d5a:	4b62      	ldr	r3, [pc, #392]	; (8005ee4 <_dtoa_r+0x5b4>)
 8005d5c:	f7fa fa72 	bl	8000244 <__adddf3>
 8005d60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005d64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005d68:	9611      	str	r6, [sp, #68]	; 0x44
 8005d6a:	2c00      	cmp	r4, #0
 8005d6c:	d15d      	bne.n	8005e2a <_dtoa_r+0x4fa>
 8005d6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d72:	2200      	movs	r2, #0
 8005d74:	4b5c      	ldr	r3, [pc, #368]	; (8005ee8 <_dtoa_r+0x5b8>)
 8005d76:	f7fa fa63 	bl	8000240 <__aeabi_dsub>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d82:	4633      	mov	r3, r6
 8005d84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d86:	f7fa fea3 	bl	8000ad0 <__aeabi_dcmpgt>
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	f040 829e 	bne.w	80062cc <_dtoa_r+0x99c>
 8005d90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d96:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005d9a:	f7fa fe7b 	bl	8000a94 <__aeabi_dcmplt>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	f040 8292 	bne.w	80062c8 <_dtoa_r+0x998>
 8005da4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005da8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005dac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f2c0 8153 	blt.w	800605a <_dtoa_r+0x72a>
 8005db4:	f1b9 0f0e 	cmp.w	r9, #14
 8005db8:	f300 814f 	bgt.w	800605a <_dtoa_r+0x72a>
 8005dbc:	4b45      	ldr	r3, [pc, #276]	; (8005ed4 <_dtoa_r+0x5a4>)
 8005dbe:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005dc2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005dc6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005dca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f280 80db 	bge.w	8005f88 <_dtoa_r+0x658>
 8005dd2:	9b02      	ldr	r3, [sp, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f300 80d7 	bgt.w	8005f88 <_dtoa_r+0x658>
 8005dda:	f040 8274 	bne.w	80062c6 <_dtoa_r+0x996>
 8005dde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005de2:	2200      	movs	r2, #0
 8005de4:	4b40      	ldr	r3, [pc, #256]	; (8005ee8 <_dtoa_r+0x5b8>)
 8005de6:	f7fa fbe3 	bl	80005b0 <__aeabi_dmul>
 8005dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dee:	f7fa fe65 	bl	8000abc <__aeabi_dcmpge>
 8005df2:	9c02      	ldr	r4, [sp, #8]
 8005df4:	4626      	mov	r6, r4
 8005df6:	2800      	cmp	r0, #0
 8005df8:	f040 824a 	bne.w	8006290 <_dtoa_r+0x960>
 8005dfc:	2331      	movs	r3, #49	; 0x31
 8005dfe:	9f08      	ldr	r7, [sp, #32]
 8005e00:	f109 0901 	add.w	r9, r9, #1
 8005e04:	f807 3b01 	strb.w	r3, [r7], #1
 8005e08:	e246      	b.n	8006298 <_dtoa_r+0x968>
 8005e0a:	07e2      	lsls	r2, r4, #31
 8005e0c:	d505      	bpl.n	8005e1a <_dtoa_r+0x4ea>
 8005e0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e12:	f7fa fbcd 	bl	80005b0 <__aeabi_dmul>
 8005e16:	2301      	movs	r3, #1
 8005e18:	3701      	adds	r7, #1
 8005e1a:	1064      	asrs	r4, r4, #1
 8005e1c:	3608      	adds	r6, #8
 8005e1e:	e76d      	b.n	8005cfc <_dtoa_r+0x3cc>
 8005e20:	2702      	movs	r7, #2
 8005e22:	e770      	b.n	8005d06 <_dtoa_r+0x3d6>
 8005e24:	46c8      	mov	r8, r9
 8005e26:	9c02      	ldr	r4, [sp, #8]
 8005e28:	e78f      	b.n	8005d4a <_dtoa_r+0x41a>
 8005e2a:	9908      	ldr	r1, [sp, #32]
 8005e2c:	4b29      	ldr	r3, [pc, #164]	; (8005ed4 <_dtoa_r+0x5a4>)
 8005e2e:	4421      	add	r1, r4
 8005e30:	9112      	str	r1, [sp, #72]	; 0x48
 8005e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e38:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005e3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e40:	2900      	cmp	r1, #0
 8005e42:	d055      	beq.n	8005ef0 <_dtoa_r+0x5c0>
 8005e44:	2000      	movs	r0, #0
 8005e46:	4929      	ldr	r1, [pc, #164]	; (8005eec <_dtoa_r+0x5bc>)
 8005e48:	f7fa fcdc 	bl	8000804 <__aeabi_ddiv>
 8005e4c:	463b      	mov	r3, r7
 8005e4e:	4632      	mov	r2, r6
 8005e50:	f7fa f9f6 	bl	8000240 <__aeabi_dsub>
 8005e54:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005e58:	9f08      	ldr	r7, [sp, #32]
 8005e5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e5e:	f7fa fe57 	bl	8000b10 <__aeabi_d2iz>
 8005e62:	4604      	mov	r4, r0
 8005e64:	f7fa fb3a 	bl	80004dc <__aeabi_i2d>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e70:	f7fa f9e6 	bl	8000240 <__aeabi_dsub>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	3430      	adds	r4, #48	; 0x30
 8005e7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005e82:	f807 4b01 	strb.w	r4, [r7], #1
 8005e86:	f7fa fe05 	bl	8000a94 <__aeabi_dcmplt>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	d174      	bne.n	8005f78 <_dtoa_r+0x648>
 8005e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e92:	2000      	movs	r0, #0
 8005e94:	4911      	ldr	r1, [pc, #68]	; (8005edc <_dtoa_r+0x5ac>)
 8005e96:	f7fa f9d3 	bl	8000240 <__aeabi_dsub>
 8005e9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005e9e:	f7fa fdf9 	bl	8000a94 <__aeabi_dcmplt>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	f040 80b6 	bne.w	8006014 <_dtoa_r+0x6e4>
 8005ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005eaa:	429f      	cmp	r7, r3
 8005eac:	f43f af7a 	beq.w	8005da4 <_dtoa_r+0x474>
 8005eb0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ee0 <_dtoa_r+0x5b0>)
 8005eb8:	f7fa fb7a 	bl	80005b0 <__aeabi_dmul>
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ec6:	4b06      	ldr	r3, [pc, #24]	; (8005ee0 <_dtoa_r+0x5b0>)
 8005ec8:	f7fa fb72 	bl	80005b0 <__aeabi_dmul>
 8005ecc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ed0:	e7c3      	b.n	8005e5a <_dtoa_r+0x52a>
 8005ed2:	bf00      	nop
 8005ed4:	08007b10 	.word	0x08007b10
 8005ed8:	08007ae8 	.word	0x08007ae8
 8005edc:	3ff00000 	.word	0x3ff00000
 8005ee0:	40240000 	.word	0x40240000
 8005ee4:	401c0000 	.word	0x401c0000
 8005ee8:	40140000 	.word	0x40140000
 8005eec:	3fe00000 	.word	0x3fe00000
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	f7fa fb5c 	bl	80005b0 <__aeabi_dmul>
 8005ef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005efa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005efe:	9c08      	ldr	r4, [sp, #32]
 8005f00:	9314      	str	r3, [sp, #80]	; 0x50
 8005f02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f06:	f7fa fe03 	bl	8000b10 <__aeabi_d2iz>
 8005f0a:	9015      	str	r0, [sp, #84]	; 0x54
 8005f0c:	f7fa fae6 	bl	80004dc <__aeabi_i2d>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f18:	f7fa f992 	bl	8000240 <__aeabi_dsub>
 8005f1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f1e:	4606      	mov	r6, r0
 8005f20:	3330      	adds	r3, #48	; 0x30
 8005f22:	f804 3b01 	strb.w	r3, [r4], #1
 8005f26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f28:	460f      	mov	r7, r1
 8005f2a:	429c      	cmp	r4, r3
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	d124      	bne.n	8005f7c <_dtoa_r+0x64c>
 8005f32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f36:	4bb3      	ldr	r3, [pc, #716]	; (8006204 <_dtoa_r+0x8d4>)
 8005f38:	f7fa f984 	bl	8000244 <__adddf3>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	4630      	mov	r0, r6
 8005f42:	4639      	mov	r1, r7
 8005f44:	f7fa fdc4 	bl	8000ad0 <__aeabi_dcmpgt>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	d162      	bne.n	8006012 <_dtoa_r+0x6e2>
 8005f4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f50:	2000      	movs	r0, #0
 8005f52:	49ac      	ldr	r1, [pc, #688]	; (8006204 <_dtoa_r+0x8d4>)
 8005f54:	f7fa f974 	bl	8000240 <__aeabi_dsub>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	4639      	mov	r1, r7
 8005f60:	f7fa fd98 	bl	8000a94 <__aeabi_dcmplt>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	f43f af1d 	beq.w	8005da4 <_dtoa_r+0x474>
 8005f6a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005f6c:	1e7b      	subs	r3, r7, #1
 8005f6e:	9314      	str	r3, [sp, #80]	; 0x50
 8005f70:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005f74:	2b30      	cmp	r3, #48	; 0x30
 8005f76:	d0f8      	beq.n	8005f6a <_dtoa_r+0x63a>
 8005f78:	46c1      	mov	r9, r8
 8005f7a:	e03a      	b.n	8005ff2 <_dtoa_r+0x6c2>
 8005f7c:	4ba2      	ldr	r3, [pc, #648]	; (8006208 <_dtoa_r+0x8d8>)
 8005f7e:	f7fa fb17 	bl	80005b0 <__aeabi_dmul>
 8005f82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f86:	e7bc      	b.n	8005f02 <_dtoa_r+0x5d2>
 8005f88:	9f08      	ldr	r7, [sp, #32]
 8005f8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f92:	f7fa fc37 	bl	8000804 <__aeabi_ddiv>
 8005f96:	f7fa fdbb 	bl	8000b10 <__aeabi_d2iz>
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	f7fa fa9e 	bl	80004dc <__aeabi_i2d>
 8005fa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fa4:	f7fa fb04 	bl	80005b0 <__aeabi_dmul>
 8005fa8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005fac:	460b      	mov	r3, r1
 8005fae:	4602      	mov	r2, r0
 8005fb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fb4:	f7fa f944 	bl	8000240 <__aeabi_dsub>
 8005fb8:	f807 6b01 	strb.w	r6, [r7], #1
 8005fbc:	9e08      	ldr	r6, [sp, #32]
 8005fbe:	9b02      	ldr	r3, [sp, #8]
 8005fc0:	1bbe      	subs	r6, r7, r6
 8005fc2:	42b3      	cmp	r3, r6
 8005fc4:	d13a      	bne.n	800603c <_dtoa_r+0x70c>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	f7fa f93b 	bl	8000244 <__adddf3>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005fd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fda:	f7fa fd79 	bl	8000ad0 <__aeabi_dcmpgt>
 8005fde:	bb58      	cbnz	r0, 8006038 <_dtoa_r+0x708>
 8005fe0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fe8:	f7fa fd4a 	bl	8000a80 <__aeabi_dcmpeq>
 8005fec:	b108      	cbz	r0, 8005ff2 <_dtoa_r+0x6c2>
 8005fee:	07e1      	lsls	r1, r4, #31
 8005ff0:	d422      	bmi.n	8006038 <_dtoa_r+0x708>
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	4651      	mov	r1, sl
 8005ff6:	f000 fbeb 	bl	80067d0 <_Bfree>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	703b      	strb	r3, [r7, #0]
 8005ffe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006000:	f109 0001 	add.w	r0, r9, #1
 8006004:	6018      	str	r0, [r3, #0]
 8006006:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006008:	2b00      	cmp	r3, #0
 800600a:	f43f acdf 	beq.w	80059cc <_dtoa_r+0x9c>
 800600e:	601f      	str	r7, [r3, #0]
 8006010:	e4dc      	b.n	80059cc <_dtoa_r+0x9c>
 8006012:	4627      	mov	r7, r4
 8006014:	463b      	mov	r3, r7
 8006016:	461f      	mov	r7, r3
 8006018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800601c:	2a39      	cmp	r2, #57	; 0x39
 800601e:	d107      	bne.n	8006030 <_dtoa_r+0x700>
 8006020:	9a08      	ldr	r2, [sp, #32]
 8006022:	429a      	cmp	r2, r3
 8006024:	d1f7      	bne.n	8006016 <_dtoa_r+0x6e6>
 8006026:	2230      	movs	r2, #48	; 0x30
 8006028:	9908      	ldr	r1, [sp, #32]
 800602a:	f108 0801 	add.w	r8, r8, #1
 800602e:	700a      	strb	r2, [r1, #0]
 8006030:	781a      	ldrb	r2, [r3, #0]
 8006032:	3201      	adds	r2, #1
 8006034:	701a      	strb	r2, [r3, #0]
 8006036:	e79f      	b.n	8005f78 <_dtoa_r+0x648>
 8006038:	46c8      	mov	r8, r9
 800603a:	e7eb      	b.n	8006014 <_dtoa_r+0x6e4>
 800603c:	2200      	movs	r2, #0
 800603e:	4b72      	ldr	r3, [pc, #456]	; (8006208 <_dtoa_r+0x8d8>)
 8006040:	f7fa fab6 	bl	80005b0 <__aeabi_dmul>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800604c:	2200      	movs	r2, #0
 800604e:	2300      	movs	r3, #0
 8006050:	f7fa fd16 	bl	8000a80 <__aeabi_dcmpeq>
 8006054:	2800      	cmp	r0, #0
 8006056:	d098      	beq.n	8005f8a <_dtoa_r+0x65a>
 8006058:	e7cb      	b.n	8005ff2 <_dtoa_r+0x6c2>
 800605a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800605c:	2a00      	cmp	r2, #0
 800605e:	f000 80cd 	beq.w	80061fc <_dtoa_r+0x8cc>
 8006062:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006064:	2a01      	cmp	r2, #1
 8006066:	f300 80af 	bgt.w	80061c8 <_dtoa_r+0x898>
 800606a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800606c:	2a00      	cmp	r2, #0
 800606e:	f000 80a7 	beq.w	80061c0 <_dtoa_r+0x890>
 8006072:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006076:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006078:	9f06      	ldr	r7, [sp, #24]
 800607a:	9a06      	ldr	r2, [sp, #24]
 800607c:	2101      	movs	r1, #1
 800607e:	441a      	add	r2, r3
 8006080:	9206      	str	r2, [sp, #24]
 8006082:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006084:	4628      	mov	r0, r5
 8006086:	441a      	add	r2, r3
 8006088:	9209      	str	r2, [sp, #36]	; 0x24
 800608a:	f000 fc5b 	bl	8006944 <__i2b>
 800608e:	4606      	mov	r6, r0
 8006090:	2f00      	cmp	r7, #0
 8006092:	dd0c      	ble.n	80060ae <_dtoa_r+0x77e>
 8006094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006096:	2b00      	cmp	r3, #0
 8006098:	dd09      	ble.n	80060ae <_dtoa_r+0x77e>
 800609a:	42bb      	cmp	r3, r7
 800609c:	bfa8      	it	ge
 800609e:	463b      	movge	r3, r7
 80060a0:	9a06      	ldr	r2, [sp, #24]
 80060a2:	1aff      	subs	r7, r7, r3
 80060a4:	1ad2      	subs	r2, r2, r3
 80060a6:	9206      	str	r2, [sp, #24]
 80060a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	9309      	str	r3, [sp, #36]	; 0x24
 80060ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b0:	b1f3      	cbz	r3, 80060f0 <_dtoa_r+0x7c0>
 80060b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 80a9 	beq.w	800620c <_dtoa_r+0x8dc>
 80060ba:	2c00      	cmp	r4, #0
 80060bc:	dd10      	ble.n	80060e0 <_dtoa_r+0x7b0>
 80060be:	4631      	mov	r1, r6
 80060c0:	4622      	mov	r2, r4
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 fcf8 	bl	8006ab8 <__pow5mult>
 80060c8:	4652      	mov	r2, sl
 80060ca:	4601      	mov	r1, r0
 80060cc:	4606      	mov	r6, r0
 80060ce:	4628      	mov	r0, r5
 80060d0:	f000 fc4e 	bl	8006970 <__multiply>
 80060d4:	4680      	mov	r8, r0
 80060d6:	4651      	mov	r1, sl
 80060d8:	4628      	mov	r0, r5
 80060da:	f000 fb79 	bl	80067d0 <_Bfree>
 80060de:	46c2      	mov	sl, r8
 80060e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060e2:	1b1a      	subs	r2, r3, r4
 80060e4:	d004      	beq.n	80060f0 <_dtoa_r+0x7c0>
 80060e6:	4651      	mov	r1, sl
 80060e8:	4628      	mov	r0, r5
 80060ea:	f000 fce5 	bl	8006ab8 <__pow5mult>
 80060ee:	4682      	mov	sl, r0
 80060f0:	2101      	movs	r1, #1
 80060f2:	4628      	mov	r0, r5
 80060f4:	f000 fc26 	bl	8006944 <__i2b>
 80060f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060fa:	4604      	mov	r4, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f340 8087 	ble.w	8006210 <_dtoa_r+0x8e0>
 8006102:	461a      	mov	r2, r3
 8006104:	4601      	mov	r1, r0
 8006106:	4628      	mov	r0, r5
 8006108:	f000 fcd6 	bl	8006ab8 <__pow5mult>
 800610c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800610e:	4604      	mov	r4, r0
 8006110:	2b01      	cmp	r3, #1
 8006112:	f340 8080 	ble.w	8006216 <_dtoa_r+0x8e6>
 8006116:	f04f 0800 	mov.w	r8, #0
 800611a:	6923      	ldr	r3, [r4, #16]
 800611c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006120:	6918      	ldr	r0, [r3, #16]
 8006122:	f000 fbc1 	bl	80068a8 <__hi0bits>
 8006126:	f1c0 0020 	rsb	r0, r0, #32
 800612a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800612c:	4418      	add	r0, r3
 800612e:	f010 001f 	ands.w	r0, r0, #31
 8006132:	f000 8092 	beq.w	800625a <_dtoa_r+0x92a>
 8006136:	f1c0 0320 	rsb	r3, r0, #32
 800613a:	2b04      	cmp	r3, #4
 800613c:	f340 808a 	ble.w	8006254 <_dtoa_r+0x924>
 8006140:	f1c0 001c 	rsb	r0, r0, #28
 8006144:	9b06      	ldr	r3, [sp, #24]
 8006146:	4407      	add	r7, r0
 8006148:	4403      	add	r3, r0
 800614a:	9306      	str	r3, [sp, #24]
 800614c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614e:	4403      	add	r3, r0
 8006150:	9309      	str	r3, [sp, #36]	; 0x24
 8006152:	9b06      	ldr	r3, [sp, #24]
 8006154:	2b00      	cmp	r3, #0
 8006156:	dd05      	ble.n	8006164 <_dtoa_r+0x834>
 8006158:	4651      	mov	r1, sl
 800615a:	461a      	mov	r2, r3
 800615c:	4628      	mov	r0, r5
 800615e:	f000 fd05 	bl	8006b6c <__lshift>
 8006162:	4682      	mov	sl, r0
 8006164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006166:	2b00      	cmp	r3, #0
 8006168:	dd05      	ble.n	8006176 <_dtoa_r+0x846>
 800616a:	4621      	mov	r1, r4
 800616c:	461a      	mov	r2, r3
 800616e:	4628      	mov	r0, r5
 8006170:	f000 fcfc 	bl	8006b6c <__lshift>
 8006174:	4604      	mov	r4, r0
 8006176:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006178:	2b00      	cmp	r3, #0
 800617a:	d070      	beq.n	800625e <_dtoa_r+0x92e>
 800617c:	4621      	mov	r1, r4
 800617e:	4650      	mov	r0, sl
 8006180:	f000 fd60 	bl	8006c44 <__mcmp>
 8006184:	2800      	cmp	r0, #0
 8006186:	da6a      	bge.n	800625e <_dtoa_r+0x92e>
 8006188:	2300      	movs	r3, #0
 800618a:	4651      	mov	r1, sl
 800618c:	220a      	movs	r2, #10
 800618e:	4628      	mov	r0, r5
 8006190:	f000 fb40 	bl	8006814 <__multadd>
 8006194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006196:	4682      	mov	sl, r0
 8006198:	f109 39ff 	add.w	r9, r9, #4294967295
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 8193 	beq.w	80064c8 <_dtoa_r+0xb98>
 80061a2:	4631      	mov	r1, r6
 80061a4:	2300      	movs	r3, #0
 80061a6:	220a      	movs	r2, #10
 80061a8:	4628      	mov	r0, r5
 80061aa:	f000 fb33 	bl	8006814 <__multadd>
 80061ae:	f1bb 0f00 	cmp.w	fp, #0
 80061b2:	4606      	mov	r6, r0
 80061b4:	f300 8093 	bgt.w	80062de <_dtoa_r+0x9ae>
 80061b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	dc57      	bgt.n	800626e <_dtoa_r+0x93e>
 80061be:	e08e      	b.n	80062de <_dtoa_r+0x9ae>
 80061c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80061c6:	e756      	b.n	8006076 <_dtoa_r+0x746>
 80061c8:	9b02      	ldr	r3, [sp, #8]
 80061ca:	1e5c      	subs	r4, r3, #1
 80061cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ce:	42a3      	cmp	r3, r4
 80061d0:	bfb7      	itett	lt
 80061d2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80061d4:	1b1c      	subge	r4, r3, r4
 80061d6:	1ae2      	sublt	r2, r4, r3
 80061d8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80061da:	bfbe      	ittt	lt
 80061dc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80061de:	189b      	addlt	r3, r3, r2
 80061e0:	930e      	strlt	r3, [sp, #56]	; 0x38
 80061e2:	9b02      	ldr	r3, [sp, #8]
 80061e4:	bfb8      	it	lt
 80061e6:	2400      	movlt	r4, #0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bfbb      	ittet	lt
 80061ec:	9b06      	ldrlt	r3, [sp, #24]
 80061ee:	9a02      	ldrlt	r2, [sp, #8]
 80061f0:	9f06      	ldrge	r7, [sp, #24]
 80061f2:	1a9f      	sublt	r7, r3, r2
 80061f4:	bfac      	ite	ge
 80061f6:	9b02      	ldrge	r3, [sp, #8]
 80061f8:	2300      	movlt	r3, #0
 80061fa:	e73e      	b.n	800607a <_dtoa_r+0x74a>
 80061fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80061fe:	9f06      	ldr	r7, [sp, #24]
 8006200:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006202:	e745      	b.n	8006090 <_dtoa_r+0x760>
 8006204:	3fe00000 	.word	0x3fe00000
 8006208:	40240000 	.word	0x40240000
 800620c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800620e:	e76a      	b.n	80060e6 <_dtoa_r+0x7b6>
 8006210:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006212:	2b01      	cmp	r3, #1
 8006214:	dc19      	bgt.n	800624a <_dtoa_r+0x91a>
 8006216:	9b04      	ldr	r3, [sp, #16]
 8006218:	b9bb      	cbnz	r3, 800624a <_dtoa_r+0x91a>
 800621a:	9b05      	ldr	r3, [sp, #20]
 800621c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006220:	b99b      	cbnz	r3, 800624a <_dtoa_r+0x91a>
 8006222:	9b05      	ldr	r3, [sp, #20]
 8006224:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	051b      	lsls	r3, r3, #20
 800622c:	b183      	cbz	r3, 8006250 <_dtoa_r+0x920>
 800622e:	f04f 0801 	mov.w	r8, #1
 8006232:	9b06      	ldr	r3, [sp, #24]
 8006234:	3301      	adds	r3, #1
 8006236:	9306      	str	r3, [sp, #24]
 8006238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800623a:	3301      	adds	r3, #1
 800623c:	9309      	str	r3, [sp, #36]	; 0x24
 800623e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006240:	2b00      	cmp	r3, #0
 8006242:	f47f af6a 	bne.w	800611a <_dtoa_r+0x7ea>
 8006246:	2001      	movs	r0, #1
 8006248:	e76f      	b.n	800612a <_dtoa_r+0x7fa>
 800624a:	f04f 0800 	mov.w	r8, #0
 800624e:	e7f6      	b.n	800623e <_dtoa_r+0x90e>
 8006250:	4698      	mov	r8, r3
 8006252:	e7f4      	b.n	800623e <_dtoa_r+0x90e>
 8006254:	f43f af7d 	beq.w	8006152 <_dtoa_r+0x822>
 8006258:	4618      	mov	r0, r3
 800625a:	301c      	adds	r0, #28
 800625c:	e772      	b.n	8006144 <_dtoa_r+0x814>
 800625e:	9b02      	ldr	r3, [sp, #8]
 8006260:	2b00      	cmp	r3, #0
 8006262:	dc36      	bgt.n	80062d2 <_dtoa_r+0x9a2>
 8006264:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006266:	2b02      	cmp	r3, #2
 8006268:	dd33      	ble.n	80062d2 <_dtoa_r+0x9a2>
 800626a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800626e:	f1bb 0f00 	cmp.w	fp, #0
 8006272:	d10d      	bne.n	8006290 <_dtoa_r+0x960>
 8006274:	4621      	mov	r1, r4
 8006276:	465b      	mov	r3, fp
 8006278:	2205      	movs	r2, #5
 800627a:	4628      	mov	r0, r5
 800627c:	f000 faca 	bl	8006814 <__multadd>
 8006280:	4601      	mov	r1, r0
 8006282:	4604      	mov	r4, r0
 8006284:	4650      	mov	r0, sl
 8006286:	f000 fcdd 	bl	8006c44 <__mcmp>
 800628a:	2800      	cmp	r0, #0
 800628c:	f73f adb6 	bgt.w	8005dfc <_dtoa_r+0x4cc>
 8006290:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006292:	9f08      	ldr	r7, [sp, #32]
 8006294:	ea6f 0903 	mvn.w	r9, r3
 8006298:	f04f 0800 	mov.w	r8, #0
 800629c:	4621      	mov	r1, r4
 800629e:	4628      	mov	r0, r5
 80062a0:	f000 fa96 	bl	80067d0 <_Bfree>
 80062a4:	2e00      	cmp	r6, #0
 80062a6:	f43f aea4 	beq.w	8005ff2 <_dtoa_r+0x6c2>
 80062aa:	f1b8 0f00 	cmp.w	r8, #0
 80062ae:	d005      	beq.n	80062bc <_dtoa_r+0x98c>
 80062b0:	45b0      	cmp	r8, r6
 80062b2:	d003      	beq.n	80062bc <_dtoa_r+0x98c>
 80062b4:	4641      	mov	r1, r8
 80062b6:	4628      	mov	r0, r5
 80062b8:	f000 fa8a 	bl	80067d0 <_Bfree>
 80062bc:	4631      	mov	r1, r6
 80062be:	4628      	mov	r0, r5
 80062c0:	f000 fa86 	bl	80067d0 <_Bfree>
 80062c4:	e695      	b.n	8005ff2 <_dtoa_r+0x6c2>
 80062c6:	2400      	movs	r4, #0
 80062c8:	4626      	mov	r6, r4
 80062ca:	e7e1      	b.n	8006290 <_dtoa_r+0x960>
 80062cc:	46c1      	mov	r9, r8
 80062ce:	4626      	mov	r6, r4
 80062d0:	e594      	b.n	8005dfc <_dtoa_r+0x4cc>
 80062d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062d4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 80fc 	beq.w	80064d6 <_dtoa_r+0xba6>
 80062de:	2f00      	cmp	r7, #0
 80062e0:	dd05      	ble.n	80062ee <_dtoa_r+0x9be>
 80062e2:	4631      	mov	r1, r6
 80062e4:	463a      	mov	r2, r7
 80062e6:	4628      	mov	r0, r5
 80062e8:	f000 fc40 	bl	8006b6c <__lshift>
 80062ec:	4606      	mov	r6, r0
 80062ee:	f1b8 0f00 	cmp.w	r8, #0
 80062f2:	d05c      	beq.n	80063ae <_dtoa_r+0xa7e>
 80062f4:	4628      	mov	r0, r5
 80062f6:	6871      	ldr	r1, [r6, #4]
 80062f8:	f000 fa2a 	bl	8006750 <_Balloc>
 80062fc:	4607      	mov	r7, r0
 80062fe:	b928      	cbnz	r0, 800630c <_dtoa_r+0x9dc>
 8006300:	4602      	mov	r2, r0
 8006302:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006306:	4b7e      	ldr	r3, [pc, #504]	; (8006500 <_dtoa_r+0xbd0>)
 8006308:	f7ff bb26 	b.w	8005958 <_dtoa_r+0x28>
 800630c:	6932      	ldr	r2, [r6, #16]
 800630e:	f106 010c 	add.w	r1, r6, #12
 8006312:	3202      	adds	r2, #2
 8006314:	0092      	lsls	r2, r2, #2
 8006316:	300c      	adds	r0, #12
 8006318:	f000 fa0c 	bl	8006734 <memcpy>
 800631c:	2201      	movs	r2, #1
 800631e:	4639      	mov	r1, r7
 8006320:	4628      	mov	r0, r5
 8006322:	f000 fc23 	bl	8006b6c <__lshift>
 8006326:	46b0      	mov	r8, r6
 8006328:	4606      	mov	r6, r0
 800632a:	9b08      	ldr	r3, [sp, #32]
 800632c:	3301      	adds	r3, #1
 800632e:	9302      	str	r3, [sp, #8]
 8006330:	9b08      	ldr	r3, [sp, #32]
 8006332:	445b      	add	r3, fp
 8006334:	930a      	str	r3, [sp, #40]	; 0x28
 8006336:	9b04      	ldr	r3, [sp, #16]
 8006338:	f003 0301 	and.w	r3, r3, #1
 800633c:	9309      	str	r3, [sp, #36]	; 0x24
 800633e:	9b02      	ldr	r3, [sp, #8]
 8006340:	4621      	mov	r1, r4
 8006342:	4650      	mov	r0, sl
 8006344:	f103 3bff 	add.w	fp, r3, #4294967295
 8006348:	f7ff fa62 	bl	8005810 <quorem>
 800634c:	4603      	mov	r3, r0
 800634e:	4641      	mov	r1, r8
 8006350:	3330      	adds	r3, #48	; 0x30
 8006352:	9004      	str	r0, [sp, #16]
 8006354:	4650      	mov	r0, sl
 8006356:	930b      	str	r3, [sp, #44]	; 0x2c
 8006358:	f000 fc74 	bl	8006c44 <__mcmp>
 800635c:	4632      	mov	r2, r6
 800635e:	9006      	str	r0, [sp, #24]
 8006360:	4621      	mov	r1, r4
 8006362:	4628      	mov	r0, r5
 8006364:	f000 fc8a 	bl	8006c7c <__mdiff>
 8006368:	68c2      	ldr	r2, [r0, #12]
 800636a:	4607      	mov	r7, r0
 800636c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800636e:	bb02      	cbnz	r2, 80063b2 <_dtoa_r+0xa82>
 8006370:	4601      	mov	r1, r0
 8006372:	4650      	mov	r0, sl
 8006374:	f000 fc66 	bl	8006c44 <__mcmp>
 8006378:	4602      	mov	r2, r0
 800637a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800637c:	4639      	mov	r1, r7
 800637e:	4628      	mov	r0, r5
 8006380:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006384:	f000 fa24 	bl	80067d0 <_Bfree>
 8006388:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800638a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800638c:	9f02      	ldr	r7, [sp, #8]
 800638e:	ea43 0102 	orr.w	r1, r3, r2
 8006392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006394:	430b      	orrs	r3, r1
 8006396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006398:	d10d      	bne.n	80063b6 <_dtoa_r+0xa86>
 800639a:	2b39      	cmp	r3, #57	; 0x39
 800639c:	d027      	beq.n	80063ee <_dtoa_r+0xabe>
 800639e:	9a06      	ldr	r2, [sp, #24]
 80063a0:	2a00      	cmp	r2, #0
 80063a2:	dd01      	ble.n	80063a8 <_dtoa_r+0xa78>
 80063a4:	9b04      	ldr	r3, [sp, #16]
 80063a6:	3331      	adds	r3, #49	; 0x31
 80063a8:	f88b 3000 	strb.w	r3, [fp]
 80063ac:	e776      	b.n	800629c <_dtoa_r+0x96c>
 80063ae:	4630      	mov	r0, r6
 80063b0:	e7b9      	b.n	8006326 <_dtoa_r+0x9f6>
 80063b2:	2201      	movs	r2, #1
 80063b4:	e7e2      	b.n	800637c <_dtoa_r+0xa4c>
 80063b6:	9906      	ldr	r1, [sp, #24]
 80063b8:	2900      	cmp	r1, #0
 80063ba:	db04      	blt.n	80063c6 <_dtoa_r+0xa96>
 80063bc:	9822      	ldr	r0, [sp, #136]	; 0x88
 80063be:	4301      	orrs	r1, r0
 80063c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063c2:	4301      	orrs	r1, r0
 80063c4:	d120      	bne.n	8006408 <_dtoa_r+0xad8>
 80063c6:	2a00      	cmp	r2, #0
 80063c8:	ddee      	ble.n	80063a8 <_dtoa_r+0xa78>
 80063ca:	4651      	mov	r1, sl
 80063cc:	2201      	movs	r2, #1
 80063ce:	4628      	mov	r0, r5
 80063d0:	9302      	str	r3, [sp, #8]
 80063d2:	f000 fbcb 	bl	8006b6c <__lshift>
 80063d6:	4621      	mov	r1, r4
 80063d8:	4682      	mov	sl, r0
 80063da:	f000 fc33 	bl	8006c44 <__mcmp>
 80063de:	2800      	cmp	r0, #0
 80063e0:	9b02      	ldr	r3, [sp, #8]
 80063e2:	dc02      	bgt.n	80063ea <_dtoa_r+0xaba>
 80063e4:	d1e0      	bne.n	80063a8 <_dtoa_r+0xa78>
 80063e6:	07da      	lsls	r2, r3, #31
 80063e8:	d5de      	bpl.n	80063a8 <_dtoa_r+0xa78>
 80063ea:	2b39      	cmp	r3, #57	; 0x39
 80063ec:	d1da      	bne.n	80063a4 <_dtoa_r+0xa74>
 80063ee:	2339      	movs	r3, #57	; 0x39
 80063f0:	f88b 3000 	strb.w	r3, [fp]
 80063f4:	463b      	mov	r3, r7
 80063f6:	461f      	mov	r7, r3
 80063f8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	2a39      	cmp	r2, #57	; 0x39
 8006400:	d050      	beq.n	80064a4 <_dtoa_r+0xb74>
 8006402:	3201      	adds	r2, #1
 8006404:	701a      	strb	r2, [r3, #0]
 8006406:	e749      	b.n	800629c <_dtoa_r+0x96c>
 8006408:	2a00      	cmp	r2, #0
 800640a:	dd03      	ble.n	8006414 <_dtoa_r+0xae4>
 800640c:	2b39      	cmp	r3, #57	; 0x39
 800640e:	d0ee      	beq.n	80063ee <_dtoa_r+0xabe>
 8006410:	3301      	adds	r3, #1
 8006412:	e7c9      	b.n	80063a8 <_dtoa_r+0xa78>
 8006414:	9a02      	ldr	r2, [sp, #8]
 8006416:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006418:	f802 3c01 	strb.w	r3, [r2, #-1]
 800641c:	428a      	cmp	r2, r1
 800641e:	d02a      	beq.n	8006476 <_dtoa_r+0xb46>
 8006420:	4651      	mov	r1, sl
 8006422:	2300      	movs	r3, #0
 8006424:	220a      	movs	r2, #10
 8006426:	4628      	mov	r0, r5
 8006428:	f000 f9f4 	bl	8006814 <__multadd>
 800642c:	45b0      	cmp	r8, r6
 800642e:	4682      	mov	sl, r0
 8006430:	f04f 0300 	mov.w	r3, #0
 8006434:	f04f 020a 	mov.w	r2, #10
 8006438:	4641      	mov	r1, r8
 800643a:	4628      	mov	r0, r5
 800643c:	d107      	bne.n	800644e <_dtoa_r+0xb1e>
 800643e:	f000 f9e9 	bl	8006814 <__multadd>
 8006442:	4680      	mov	r8, r0
 8006444:	4606      	mov	r6, r0
 8006446:	9b02      	ldr	r3, [sp, #8]
 8006448:	3301      	adds	r3, #1
 800644a:	9302      	str	r3, [sp, #8]
 800644c:	e777      	b.n	800633e <_dtoa_r+0xa0e>
 800644e:	f000 f9e1 	bl	8006814 <__multadd>
 8006452:	4631      	mov	r1, r6
 8006454:	4680      	mov	r8, r0
 8006456:	2300      	movs	r3, #0
 8006458:	220a      	movs	r2, #10
 800645a:	4628      	mov	r0, r5
 800645c:	f000 f9da 	bl	8006814 <__multadd>
 8006460:	4606      	mov	r6, r0
 8006462:	e7f0      	b.n	8006446 <_dtoa_r+0xb16>
 8006464:	f1bb 0f00 	cmp.w	fp, #0
 8006468:	bfcc      	ite	gt
 800646a:	465f      	movgt	r7, fp
 800646c:	2701      	movle	r7, #1
 800646e:	f04f 0800 	mov.w	r8, #0
 8006472:	9a08      	ldr	r2, [sp, #32]
 8006474:	4417      	add	r7, r2
 8006476:	4651      	mov	r1, sl
 8006478:	2201      	movs	r2, #1
 800647a:	4628      	mov	r0, r5
 800647c:	9302      	str	r3, [sp, #8]
 800647e:	f000 fb75 	bl	8006b6c <__lshift>
 8006482:	4621      	mov	r1, r4
 8006484:	4682      	mov	sl, r0
 8006486:	f000 fbdd 	bl	8006c44 <__mcmp>
 800648a:	2800      	cmp	r0, #0
 800648c:	dcb2      	bgt.n	80063f4 <_dtoa_r+0xac4>
 800648e:	d102      	bne.n	8006496 <_dtoa_r+0xb66>
 8006490:	9b02      	ldr	r3, [sp, #8]
 8006492:	07db      	lsls	r3, r3, #31
 8006494:	d4ae      	bmi.n	80063f4 <_dtoa_r+0xac4>
 8006496:	463b      	mov	r3, r7
 8006498:	461f      	mov	r7, r3
 800649a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800649e:	2a30      	cmp	r2, #48	; 0x30
 80064a0:	d0fa      	beq.n	8006498 <_dtoa_r+0xb68>
 80064a2:	e6fb      	b.n	800629c <_dtoa_r+0x96c>
 80064a4:	9a08      	ldr	r2, [sp, #32]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d1a5      	bne.n	80063f6 <_dtoa_r+0xac6>
 80064aa:	2331      	movs	r3, #49	; 0x31
 80064ac:	f109 0901 	add.w	r9, r9, #1
 80064b0:	7013      	strb	r3, [r2, #0]
 80064b2:	e6f3      	b.n	800629c <_dtoa_r+0x96c>
 80064b4:	4b13      	ldr	r3, [pc, #76]	; (8006504 <_dtoa_r+0xbd4>)
 80064b6:	f7ff baa7 	b.w	8005a08 <_dtoa_r+0xd8>
 80064ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f47f aa80 	bne.w	80059c2 <_dtoa_r+0x92>
 80064c2:	4b11      	ldr	r3, [pc, #68]	; (8006508 <_dtoa_r+0xbd8>)
 80064c4:	f7ff baa0 	b.w	8005a08 <_dtoa_r+0xd8>
 80064c8:	f1bb 0f00 	cmp.w	fp, #0
 80064cc:	dc03      	bgt.n	80064d6 <_dtoa_r+0xba6>
 80064ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	f73f aecc 	bgt.w	800626e <_dtoa_r+0x93e>
 80064d6:	9f08      	ldr	r7, [sp, #32]
 80064d8:	4621      	mov	r1, r4
 80064da:	4650      	mov	r0, sl
 80064dc:	f7ff f998 	bl	8005810 <quorem>
 80064e0:	9a08      	ldr	r2, [sp, #32]
 80064e2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80064e6:	f807 3b01 	strb.w	r3, [r7], #1
 80064ea:	1aba      	subs	r2, r7, r2
 80064ec:	4593      	cmp	fp, r2
 80064ee:	ddb9      	ble.n	8006464 <_dtoa_r+0xb34>
 80064f0:	4651      	mov	r1, sl
 80064f2:	2300      	movs	r3, #0
 80064f4:	220a      	movs	r2, #10
 80064f6:	4628      	mov	r0, r5
 80064f8:	f000 f98c 	bl	8006814 <__multadd>
 80064fc:	4682      	mov	sl, r0
 80064fe:	e7eb      	b.n	80064d8 <_dtoa_r+0xba8>
 8006500:	08007a13 	.word	0x08007a13
 8006504:	0800796c 	.word	0x0800796c
 8006508:	08007990 	.word	0x08007990

0800650c <std>:
 800650c:	2300      	movs	r3, #0
 800650e:	b510      	push	{r4, lr}
 8006510:	4604      	mov	r4, r0
 8006512:	e9c0 3300 	strd	r3, r3, [r0]
 8006516:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800651a:	6083      	str	r3, [r0, #8]
 800651c:	8181      	strh	r1, [r0, #12]
 800651e:	6643      	str	r3, [r0, #100]	; 0x64
 8006520:	81c2      	strh	r2, [r0, #14]
 8006522:	6183      	str	r3, [r0, #24]
 8006524:	4619      	mov	r1, r3
 8006526:	2208      	movs	r2, #8
 8006528:	305c      	adds	r0, #92	; 0x5c
 800652a:	f7fe fcf1 	bl	8004f10 <memset>
 800652e:	4b05      	ldr	r3, [pc, #20]	; (8006544 <std+0x38>)
 8006530:	6224      	str	r4, [r4, #32]
 8006532:	6263      	str	r3, [r4, #36]	; 0x24
 8006534:	4b04      	ldr	r3, [pc, #16]	; (8006548 <std+0x3c>)
 8006536:	62a3      	str	r3, [r4, #40]	; 0x28
 8006538:	4b04      	ldr	r3, [pc, #16]	; (800654c <std+0x40>)
 800653a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800653c:	4b04      	ldr	r3, [pc, #16]	; (8006550 <std+0x44>)
 800653e:	6323      	str	r3, [r4, #48]	; 0x30
 8006540:	bd10      	pop	{r4, pc}
 8006542:	bf00      	nop
 8006544:	0800728d 	.word	0x0800728d
 8006548:	080072af 	.word	0x080072af
 800654c:	080072e7 	.word	0x080072e7
 8006550:	0800730b 	.word	0x0800730b

08006554 <_cleanup_r>:
 8006554:	4901      	ldr	r1, [pc, #4]	; (800655c <_cleanup_r+0x8>)
 8006556:	f000 b8af 	b.w	80066b8 <_fwalk_reent>
 800655a:	bf00      	nop
 800655c:	08007621 	.word	0x08007621

08006560 <__sfmoreglue>:
 8006560:	b570      	push	{r4, r5, r6, lr}
 8006562:	2568      	movs	r5, #104	; 0x68
 8006564:	1e4a      	subs	r2, r1, #1
 8006566:	4355      	muls	r5, r2
 8006568:	460e      	mov	r6, r1
 800656a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800656e:	f000 fccb 	bl	8006f08 <_malloc_r>
 8006572:	4604      	mov	r4, r0
 8006574:	b140      	cbz	r0, 8006588 <__sfmoreglue+0x28>
 8006576:	2100      	movs	r1, #0
 8006578:	e9c0 1600 	strd	r1, r6, [r0]
 800657c:	300c      	adds	r0, #12
 800657e:	60a0      	str	r0, [r4, #8]
 8006580:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006584:	f7fe fcc4 	bl	8004f10 <memset>
 8006588:	4620      	mov	r0, r4
 800658a:	bd70      	pop	{r4, r5, r6, pc}

0800658c <__sfp_lock_acquire>:
 800658c:	4801      	ldr	r0, [pc, #4]	; (8006594 <__sfp_lock_acquire+0x8>)
 800658e:	f000 b8b8 	b.w	8006702 <__retarget_lock_acquire_recursive>
 8006592:	bf00      	nop
 8006594:	20000360 	.word	0x20000360

08006598 <__sfp_lock_release>:
 8006598:	4801      	ldr	r0, [pc, #4]	; (80065a0 <__sfp_lock_release+0x8>)
 800659a:	f000 b8b3 	b.w	8006704 <__retarget_lock_release_recursive>
 800659e:	bf00      	nop
 80065a0:	20000360 	.word	0x20000360

080065a4 <__sinit_lock_acquire>:
 80065a4:	4801      	ldr	r0, [pc, #4]	; (80065ac <__sinit_lock_acquire+0x8>)
 80065a6:	f000 b8ac 	b.w	8006702 <__retarget_lock_acquire_recursive>
 80065aa:	bf00      	nop
 80065ac:	2000035b 	.word	0x2000035b

080065b0 <__sinit_lock_release>:
 80065b0:	4801      	ldr	r0, [pc, #4]	; (80065b8 <__sinit_lock_release+0x8>)
 80065b2:	f000 b8a7 	b.w	8006704 <__retarget_lock_release_recursive>
 80065b6:	bf00      	nop
 80065b8:	2000035b 	.word	0x2000035b

080065bc <__sinit>:
 80065bc:	b510      	push	{r4, lr}
 80065be:	4604      	mov	r4, r0
 80065c0:	f7ff fff0 	bl	80065a4 <__sinit_lock_acquire>
 80065c4:	69a3      	ldr	r3, [r4, #24]
 80065c6:	b11b      	cbz	r3, 80065d0 <__sinit+0x14>
 80065c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065cc:	f7ff bff0 	b.w	80065b0 <__sinit_lock_release>
 80065d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065d4:	6523      	str	r3, [r4, #80]	; 0x50
 80065d6:	4b13      	ldr	r3, [pc, #76]	; (8006624 <__sinit+0x68>)
 80065d8:	4a13      	ldr	r2, [pc, #76]	; (8006628 <__sinit+0x6c>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80065de:	42a3      	cmp	r3, r4
 80065e0:	bf08      	it	eq
 80065e2:	2301      	moveq	r3, #1
 80065e4:	4620      	mov	r0, r4
 80065e6:	bf08      	it	eq
 80065e8:	61a3      	streq	r3, [r4, #24]
 80065ea:	f000 f81f 	bl	800662c <__sfp>
 80065ee:	6060      	str	r0, [r4, #4]
 80065f0:	4620      	mov	r0, r4
 80065f2:	f000 f81b 	bl	800662c <__sfp>
 80065f6:	60a0      	str	r0, [r4, #8]
 80065f8:	4620      	mov	r0, r4
 80065fa:	f000 f817 	bl	800662c <__sfp>
 80065fe:	2200      	movs	r2, #0
 8006600:	2104      	movs	r1, #4
 8006602:	60e0      	str	r0, [r4, #12]
 8006604:	6860      	ldr	r0, [r4, #4]
 8006606:	f7ff ff81 	bl	800650c <std>
 800660a:	2201      	movs	r2, #1
 800660c:	2109      	movs	r1, #9
 800660e:	68a0      	ldr	r0, [r4, #8]
 8006610:	f7ff ff7c 	bl	800650c <std>
 8006614:	2202      	movs	r2, #2
 8006616:	2112      	movs	r1, #18
 8006618:	68e0      	ldr	r0, [r4, #12]
 800661a:	f7ff ff77 	bl	800650c <std>
 800661e:	2301      	movs	r3, #1
 8006620:	61a3      	str	r3, [r4, #24]
 8006622:	e7d1      	b.n	80065c8 <__sinit+0xc>
 8006624:	08007958 	.word	0x08007958
 8006628:	08006555 	.word	0x08006555

0800662c <__sfp>:
 800662c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662e:	4607      	mov	r7, r0
 8006630:	f7ff ffac 	bl	800658c <__sfp_lock_acquire>
 8006634:	4b1e      	ldr	r3, [pc, #120]	; (80066b0 <__sfp+0x84>)
 8006636:	681e      	ldr	r6, [r3, #0]
 8006638:	69b3      	ldr	r3, [r6, #24]
 800663a:	b913      	cbnz	r3, 8006642 <__sfp+0x16>
 800663c:	4630      	mov	r0, r6
 800663e:	f7ff ffbd 	bl	80065bc <__sinit>
 8006642:	3648      	adds	r6, #72	; 0x48
 8006644:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006648:	3b01      	subs	r3, #1
 800664a:	d503      	bpl.n	8006654 <__sfp+0x28>
 800664c:	6833      	ldr	r3, [r6, #0]
 800664e:	b30b      	cbz	r3, 8006694 <__sfp+0x68>
 8006650:	6836      	ldr	r6, [r6, #0]
 8006652:	e7f7      	b.n	8006644 <__sfp+0x18>
 8006654:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006658:	b9d5      	cbnz	r5, 8006690 <__sfp+0x64>
 800665a:	4b16      	ldr	r3, [pc, #88]	; (80066b4 <__sfp+0x88>)
 800665c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006660:	60e3      	str	r3, [r4, #12]
 8006662:	6665      	str	r5, [r4, #100]	; 0x64
 8006664:	f000 f84c 	bl	8006700 <__retarget_lock_init_recursive>
 8006668:	f7ff ff96 	bl	8006598 <__sfp_lock_release>
 800666c:	2208      	movs	r2, #8
 800666e:	4629      	mov	r1, r5
 8006670:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006674:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006678:	6025      	str	r5, [r4, #0]
 800667a:	61a5      	str	r5, [r4, #24]
 800667c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006680:	f7fe fc46 	bl	8004f10 <memset>
 8006684:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006688:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800668c:	4620      	mov	r0, r4
 800668e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006690:	3468      	adds	r4, #104	; 0x68
 8006692:	e7d9      	b.n	8006648 <__sfp+0x1c>
 8006694:	2104      	movs	r1, #4
 8006696:	4638      	mov	r0, r7
 8006698:	f7ff ff62 	bl	8006560 <__sfmoreglue>
 800669c:	4604      	mov	r4, r0
 800669e:	6030      	str	r0, [r6, #0]
 80066a0:	2800      	cmp	r0, #0
 80066a2:	d1d5      	bne.n	8006650 <__sfp+0x24>
 80066a4:	f7ff ff78 	bl	8006598 <__sfp_lock_release>
 80066a8:	230c      	movs	r3, #12
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	e7ee      	b.n	800668c <__sfp+0x60>
 80066ae:	bf00      	nop
 80066b0:	08007958 	.word	0x08007958
 80066b4:	ffff0001 	.word	0xffff0001

080066b8 <_fwalk_reent>:
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066bc:	4606      	mov	r6, r0
 80066be:	4688      	mov	r8, r1
 80066c0:	2700      	movs	r7, #0
 80066c2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066ca:	f1b9 0901 	subs.w	r9, r9, #1
 80066ce:	d505      	bpl.n	80066dc <_fwalk_reent+0x24>
 80066d0:	6824      	ldr	r4, [r4, #0]
 80066d2:	2c00      	cmp	r4, #0
 80066d4:	d1f7      	bne.n	80066c6 <_fwalk_reent+0xe>
 80066d6:	4638      	mov	r0, r7
 80066d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066dc:	89ab      	ldrh	r3, [r5, #12]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d907      	bls.n	80066f2 <_fwalk_reent+0x3a>
 80066e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066e6:	3301      	adds	r3, #1
 80066e8:	d003      	beq.n	80066f2 <_fwalk_reent+0x3a>
 80066ea:	4629      	mov	r1, r5
 80066ec:	4630      	mov	r0, r6
 80066ee:	47c0      	blx	r8
 80066f0:	4307      	orrs	r7, r0
 80066f2:	3568      	adds	r5, #104	; 0x68
 80066f4:	e7e9      	b.n	80066ca <_fwalk_reent+0x12>
	...

080066f8 <_localeconv_r>:
 80066f8:	4800      	ldr	r0, [pc, #0]	; (80066fc <_localeconv_r+0x4>)
 80066fa:	4770      	bx	lr
 80066fc:	20000160 	.word	0x20000160

08006700 <__retarget_lock_init_recursive>:
 8006700:	4770      	bx	lr

08006702 <__retarget_lock_acquire_recursive>:
 8006702:	4770      	bx	lr

08006704 <__retarget_lock_release_recursive>:
 8006704:	4770      	bx	lr
	...

08006708 <malloc>:
 8006708:	4b02      	ldr	r3, [pc, #8]	; (8006714 <malloc+0xc>)
 800670a:	4601      	mov	r1, r0
 800670c:	6818      	ldr	r0, [r3, #0]
 800670e:	f000 bbfb 	b.w	8006f08 <_malloc_r>
 8006712:	bf00      	nop
 8006714:	2000000c 	.word	0x2000000c

08006718 <memchr>:
 8006718:	4603      	mov	r3, r0
 800671a:	b510      	push	{r4, lr}
 800671c:	b2c9      	uxtb	r1, r1
 800671e:	4402      	add	r2, r0
 8006720:	4293      	cmp	r3, r2
 8006722:	4618      	mov	r0, r3
 8006724:	d101      	bne.n	800672a <memchr+0x12>
 8006726:	2000      	movs	r0, #0
 8006728:	e003      	b.n	8006732 <memchr+0x1a>
 800672a:	7804      	ldrb	r4, [r0, #0]
 800672c:	3301      	adds	r3, #1
 800672e:	428c      	cmp	r4, r1
 8006730:	d1f6      	bne.n	8006720 <memchr+0x8>
 8006732:	bd10      	pop	{r4, pc}

08006734 <memcpy>:
 8006734:	440a      	add	r2, r1
 8006736:	4291      	cmp	r1, r2
 8006738:	f100 33ff 	add.w	r3, r0, #4294967295
 800673c:	d100      	bne.n	8006740 <memcpy+0xc>
 800673e:	4770      	bx	lr
 8006740:	b510      	push	{r4, lr}
 8006742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006746:	4291      	cmp	r1, r2
 8006748:	f803 4f01 	strb.w	r4, [r3, #1]!
 800674c:	d1f9      	bne.n	8006742 <memcpy+0xe>
 800674e:	bd10      	pop	{r4, pc}

08006750 <_Balloc>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006754:	4604      	mov	r4, r0
 8006756:	460d      	mov	r5, r1
 8006758:	b976      	cbnz	r6, 8006778 <_Balloc+0x28>
 800675a:	2010      	movs	r0, #16
 800675c:	f7ff ffd4 	bl	8006708 <malloc>
 8006760:	4602      	mov	r2, r0
 8006762:	6260      	str	r0, [r4, #36]	; 0x24
 8006764:	b920      	cbnz	r0, 8006770 <_Balloc+0x20>
 8006766:	2166      	movs	r1, #102	; 0x66
 8006768:	4b17      	ldr	r3, [pc, #92]	; (80067c8 <_Balloc+0x78>)
 800676a:	4818      	ldr	r0, [pc, #96]	; (80067cc <_Balloc+0x7c>)
 800676c:	f000 fea4 	bl	80074b8 <__assert_func>
 8006770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006774:	6006      	str	r6, [r0, #0]
 8006776:	60c6      	str	r6, [r0, #12]
 8006778:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800677a:	68f3      	ldr	r3, [r6, #12]
 800677c:	b183      	cbz	r3, 80067a0 <_Balloc+0x50>
 800677e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006786:	b9b8      	cbnz	r0, 80067b8 <_Balloc+0x68>
 8006788:	2101      	movs	r1, #1
 800678a:	fa01 f605 	lsl.w	r6, r1, r5
 800678e:	1d72      	adds	r2, r6, #5
 8006790:	4620      	mov	r0, r4
 8006792:	0092      	lsls	r2, r2, #2
 8006794:	f000 fb5e 	bl	8006e54 <_calloc_r>
 8006798:	b160      	cbz	r0, 80067b4 <_Balloc+0x64>
 800679a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800679e:	e00e      	b.n	80067be <_Balloc+0x6e>
 80067a0:	2221      	movs	r2, #33	; 0x21
 80067a2:	2104      	movs	r1, #4
 80067a4:	4620      	mov	r0, r4
 80067a6:	f000 fb55 	bl	8006e54 <_calloc_r>
 80067aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067ac:	60f0      	str	r0, [r6, #12]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e4      	bne.n	800677e <_Balloc+0x2e>
 80067b4:	2000      	movs	r0, #0
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	6802      	ldr	r2, [r0, #0]
 80067ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80067be:	2300      	movs	r3, #0
 80067c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80067c4:	e7f7      	b.n	80067b6 <_Balloc+0x66>
 80067c6:	bf00      	nop
 80067c8:	0800799d 	.word	0x0800799d
 80067cc:	08007a84 	.word	0x08007a84

080067d0 <_Bfree>:
 80067d0:	b570      	push	{r4, r5, r6, lr}
 80067d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80067d4:	4605      	mov	r5, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	b976      	cbnz	r6, 80067f8 <_Bfree+0x28>
 80067da:	2010      	movs	r0, #16
 80067dc:	f7ff ff94 	bl	8006708 <malloc>
 80067e0:	4602      	mov	r2, r0
 80067e2:	6268      	str	r0, [r5, #36]	; 0x24
 80067e4:	b920      	cbnz	r0, 80067f0 <_Bfree+0x20>
 80067e6:	218a      	movs	r1, #138	; 0x8a
 80067e8:	4b08      	ldr	r3, [pc, #32]	; (800680c <_Bfree+0x3c>)
 80067ea:	4809      	ldr	r0, [pc, #36]	; (8006810 <_Bfree+0x40>)
 80067ec:	f000 fe64 	bl	80074b8 <__assert_func>
 80067f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067f4:	6006      	str	r6, [r0, #0]
 80067f6:	60c6      	str	r6, [r0, #12]
 80067f8:	b13c      	cbz	r4, 800680a <_Bfree+0x3a>
 80067fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80067fc:	6862      	ldr	r2, [r4, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006804:	6021      	str	r1, [r4, #0]
 8006806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800680a:	bd70      	pop	{r4, r5, r6, pc}
 800680c:	0800799d 	.word	0x0800799d
 8006810:	08007a84 	.word	0x08007a84

08006814 <__multadd>:
 8006814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006818:	4698      	mov	r8, r3
 800681a:	460c      	mov	r4, r1
 800681c:	2300      	movs	r3, #0
 800681e:	690e      	ldr	r6, [r1, #16]
 8006820:	4607      	mov	r7, r0
 8006822:	f101 0014 	add.w	r0, r1, #20
 8006826:	6805      	ldr	r5, [r0, #0]
 8006828:	3301      	adds	r3, #1
 800682a:	b2a9      	uxth	r1, r5
 800682c:	fb02 8101 	mla	r1, r2, r1, r8
 8006830:	0c2d      	lsrs	r5, r5, #16
 8006832:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006836:	fb02 c505 	mla	r5, r2, r5, ip
 800683a:	b289      	uxth	r1, r1
 800683c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006840:	429e      	cmp	r6, r3
 8006842:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006846:	f840 1b04 	str.w	r1, [r0], #4
 800684a:	dcec      	bgt.n	8006826 <__multadd+0x12>
 800684c:	f1b8 0f00 	cmp.w	r8, #0
 8006850:	d022      	beq.n	8006898 <__multadd+0x84>
 8006852:	68a3      	ldr	r3, [r4, #8]
 8006854:	42b3      	cmp	r3, r6
 8006856:	dc19      	bgt.n	800688c <__multadd+0x78>
 8006858:	6861      	ldr	r1, [r4, #4]
 800685a:	4638      	mov	r0, r7
 800685c:	3101      	adds	r1, #1
 800685e:	f7ff ff77 	bl	8006750 <_Balloc>
 8006862:	4605      	mov	r5, r0
 8006864:	b928      	cbnz	r0, 8006872 <__multadd+0x5e>
 8006866:	4602      	mov	r2, r0
 8006868:	21b5      	movs	r1, #181	; 0xb5
 800686a:	4b0d      	ldr	r3, [pc, #52]	; (80068a0 <__multadd+0x8c>)
 800686c:	480d      	ldr	r0, [pc, #52]	; (80068a4 <__multadd+0x90>)
 800686e:	f000 fe23 	bl	80074b8 <__assert_func>
 8006872:	6922      	ldr	r2, [r4, #16]
 8006874:	f104 010c 	add.w	r1, r4, #12
 8006878:	3202      	adds	r2, #2
 800687a:	0092      	lsls	r2, r2, #2
 800687c:	300c      	adds	r0, #12
 800687e:	f7ff ff59 	bl	8006734 <memcpy>
 8006882:	4621      	mov	r1, r4
 8006884:	4638      	mov	r0, r7
 8006886:	f7ff ffa3 	bl	80067d0 <_Bfree>
 800688a:	462c      	mov	r4, r5
 800688c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006890:	3601      	adds	r6, #1
 8006892:	f8c3 8014 	str.w	r8, [r3, #20]
 8006896:	6126      	str	r6, [r4, #16]
 8006898:	4620      	mov	r0, r4
 800689a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800689e:	bf00      	nop
 80068a0:	08007a13 	.word	0x08007a13
 80068a4:	08007a84 	.word	0x08007a84

080068a8 <__hi0bits>:
 80068a8:	0c02      	lsrs	r2, r0, #16
 80068aa:	0412      	lsls	r2, r2, #16
 80068ac:	4603      	mov	r3, r0
 80068ae:	b9ca      	cbnz	r2, 80068e4 <__hi0bits+0x3c>
 80068b0:	0403      	lsls	r3, r0, #16
 80068b2:	2010      	movs	r0, #16
 80068b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80068b8:	bf04      	itt	eq
 80068ba:	021b      	lsleq	r3, r3, #8
 80068bc:	3008      	addeq	r0, #8
 80068be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80068c2:	bf04      	itt	eq
 80068c4:	011b      	lsleq	r3, r3, #4
 80068c6:	3004      	addeq	r0, #4
 80068c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80068cc:	bf04      	itt	eq
 80068ce:	009b      	lsleq	r3, r3, #2
 80068d0:	3002      	addeq	r0, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	db05      	blt.n	80068e2 <__hi0bits+0x3a>
 80068d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80068da:	f100 0001 	add.w	r0, r0, #1
 80068de:	bf08      	it	eq
 80068e0:	2020      	moveq	r0, #32
 80068e2:	4770      	bx	lr
 80068e4:	2000      	movs	r0, #0
 80068e6:	e7e5      	b.n	80068b4 <__hi0bits+0xc>

080068e8 <__lo0bits>:
 80068e8:	6803      	ldr	r3, [r0, #0]
 80068ea:	4602      	mov	r2, r0
 80068ec:	f013 0007 	ands.w	r0, r3, #7
 80068f0:	d00b      	beq.n	800690a <__lo0bits+0x22>
 80068f2:	07d9      	lsls	r1, r3, #31
 80068f4:	d422      	bmi.n	800693c <__lo0bits+0x54>
 80068f6:	0798      	lsls	r0, r3, #30
 80068f8:	bf49      	itett	mi
 80068fa:	085b      	lsrmi	r3, r3, #1
 80068fc:	089b      	lsrpl	r3, r3, #2
 80068fe:	2001      	movmi	r0, #1
 8006900:	6013      	strmi	r3, [r2, #0]
 8006902:	bf5c      	itt	pl
 8006904:	2002      	movpl	r0, #2
 8006906:	6013      	strpl	r3, [r2, #0]
 8006908:	4770      	bx	lr
 800690a:	b299      	uxth	r1, r3
 800690c:	b909      	cbnz	r1, 8006912 <__lo0bits+0x2a>
 800690e:	2010      	movs	r0, #16
 8006910:	0c1b      	lsrs	r3, r3, #16
 8006912:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006916:	bf04      	itt	eq
 8006918:	0a1b      	lsreq	r3, r3, #8
 800691a:	3008      	addeq	r0, #8
 800691c:	0719      	lsls	r1, r3, #28
 800691e:	bf04      	itt	eq
 8006920:	091b      	lsreq	r3, r3, #4
 8006922:	3004      	addeq	r0, #4
 8006924:	0799      	lsls	r1, r3, #30
 8006926:	bf04      	itt	eq
 8006928:	089b      	lsreq	r3, r3, #2
 800692a:	3002      	addeq	r0, #2
 800692c:	07d9      	lsls	r1, r3, #31
 800692e:	d403      	bmi.n	8006938 <__lo0bits+0x50>
 8006930:	085b      	lsrs	r3, r3, #1
 8006932:	f100 0001 	add.w	r0, r0, #1
 8006936:	d003      	beq.n	8006940 <__lo0bits+0x58>
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	4770      	bx	lr
 800693c:	2000      	movs	r0, #0
 800693e:	4770      	bx	lr
 8006940:	2020      	movs	r0, #32
 8006942:	4770      	bx	lr

08006944 <__i2b>:
 8006944:	b510      	push	{r4, lr}
 8006946:	460c      	mov	r4, r1
 8006948:	2101      	movs	r1, #1
 800694a:	f7ff ff01 	bl	8006750 <_Balloc>
 800694e:	4602      	mov	r2, r0
 8006950:	b928      	cbnz	r0, 800695e <__i2b+0x1a>
 8006952:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006956:	4b04      	ldr	r3, [pc, #16]	; (8006968 <__i2b+0x24>)
 8006958:	4804      	ldr	r0, [pc, #16]	; (800696c <__i2b+0x28>)
 800695a:	f000 fdad 	bl	80074b8 <__assert_func>
 800695e:	2301      	movs	r3, #1
 8006960:	6144      	str	r4, [r0, #20]
 8006962:	6103      	str	r3, [r0, #16]
 8006964:	bd10      	pop	{r4, pc}
 8006966:	bf00      	nop
 8006968:	08007a13 	.word	0x08007a13
 800696c:	08007a84 	.word	0x08007a84

08006970 <__multiply>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	4614      	mov	r4, r2
 8006976:	690a      	ldr	r2, [r1, #16]
 8006978:	6923      	ldr	r3, [r4, #16]
 800697a:	460d      	mov	r5, r1
 800697c:	429a      	cmp	r2, r3
 800697e:	bfbe      	ittt	lt
 8006980:	460b      	movlt	r3, r1
 8006982:	4625      	movlt	r5, r4
 8006984:	461c      	movlt	r4, r3
 8006986:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800698a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800698e:	68ab      	ldr	r3, [r5, #8]
 8006990:	6869      	ldr	r1, [r5, #4]
 8006992:	eb0a 0709 	add.w	r7, sl, r9
 8006996:	42bb      	cmp	r3, r7
 8006998:	b085      	sub	sp, #20
 800699a:	bfb8      	it	lt
 800699c:	3101      	addlt	r1, #1
 800699e:	f7ff fed7 	bl	8006750 <_Balloc>
 80069a2:	b930      	cbnz	r0, 80069b2 <__multiply+0x42>
 80069a4:	4602      	mov	r2, r0
 80069a6:	f240 115d 	movw	r1, #349	; 0x15d
 80069aa:	4b41      	ldr	r3, [pc, #260]	; (8006ab0 <__multiply+0x140>)
 80069ac:	4841      	ldr	r0, [pc, #260]	; (8006ab4 <__multiply+0x144>)
 80069ae:	f000 fd83 	bl	80074b8 <__assert_func>
 80069b2:	f100 0614 	add.w	r6, r0, #20
 80069b6:	4633      	mov	r3, r6
 80069b8:	2200      	movs	r2, #0
 80069ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80069be:	4543      	cmp	r3, r8
 80069c0:	d31e      	bcc.n	8006a00 <__multiply+0x90>
 80069c2:	f105 0c14 	add.w	ip, r5, #20
 80069c6:	f104 0314 	add.w	r3, r4, #20
 80069ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80069ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80069d2:	9202      	str	r2, [sp, #8]
 80069d4:	ebac 0205 	sub.w	r2, ip, r5
 80069d8:	3a15      	subs	r2, #21
 80069da:	f022 0203 	bic.w	r2, r2, #3
 80069de:	3204      	adds	r2, #4
 80069e0:	f105 0115 	add.w	r1, r5, #21
 80069e4:	458c      	cmp	ip, r1
 80069e6:	bf38      	it	cc
 80069e8:	2204      	movcc	r2, #4
 80069ea:	9201      	str	r2, [sp, #4]
 80069ec:	9a02      	ldr	r2, [sp, #8]
 80069ee:	9303      	str	r3, [sp, #12]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d808      	bhi.n	8006a06 <__multiply+0x96>
 80069f4:	2f00      	cmp	r7, #0
 80069f6:	dc55      	bgt.n	8006aa4 <__multiply+0x134>
 80069f8:	6107      	str	r7, [r0, #16]
 80069fa:	b005      	add	sp, #20
 80069fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a00:	f843 2b04 	str.w	r2, [r3], #4
 8006a04:	e7db      	b.n	80069be <__multiply+0x4e>
 8006a06:	f8b3 a000 	ldrh.w	sl, [r3]
 8006a0a:	f1ba 0f00 	cmp.w	sl, #0
 8006a0e:	d020      	beq.n	8006a52 <__multiply+0xe2>
 8006a10:	46b1      	mov	r9, r6
 8006a12:	2200      	movs	r2, #0
 8006a14:	f105 0e14 	add.w	lr, r5, #20
 8006a18:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006a1c:	f8d9 b000 	ldr.w	fp, [r9]
 8006a20:	b2a1      	uxth	r1, r4
 8006a22:	fa1f fb8b 	uxth.w	fp, fp
 8006a26:	fb0a b101 	mla	r1, sl, r1, fp
 8006a2a:	4411      	add	r1, r2
 8006a2c:	f8d9 2000 	ldr.w	r2, [r9]
 8006a30:	0c24      	lsrs	r4, r4, #16
 8006a32:	0c12      	lsrs	r2, r2, #16
 8006a34:	fb0a 2404 	mla	r4, sl, r4, r2
 8006a38:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006a3c:	b289      	uxth	r1, r1
 8006a3e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006a42:	45f4      	cmp	ip, lr
 8006a44:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006a48:	f849 1b04 	str.w	r1, [r9], #4
 8006a4c:	d8e4      	bhi.n	8006a18 <__multiply+0xa8>
 8006a4e:	9901      	ldr	r1, [sp, #4]
 8006a50:	5072      	str	r2, [r6, r1]
 8006a52:	9a03      	ldr	r2, [sp, #12]
 8006a54:	3304      	adds	r3, #4
 8006a56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006a5a:	f1b9 0f00 	cmp.w	r9, #0
 8006a5e:	d01f      	beq.n	8006aa0 <__multiply+0x130>
 8006a60:	46b6      	mov	lr, r6
 8006a62:	f04f 0a00 	mov.w	sl, #0
 8006a66:	6834      	ldr	r4, [r6, #0]
 8006a68:	f105 0114 	add.w	r1, r5, #20
 8006a6c:	880a      	ldrh	r2, [r1, #0]
 8006a6e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006a72:	b2a4      	uxth	r4, r4
 8006a74:	fb09 b202 	mla	r2, r9, r2, fp
 8006a78:	4492      	add	sl, r2
 8006a7a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006a7e:	f84e 4b04 	str.w	r4, [lr], #4
 8006a82:	f851 4b04 	ldr.w	r4, [r1], #4
 8006a86:	f8be 2000 	ldrh.w	r2, [lr]
 8006a8a:	0c24      	lsrs	r4, r4, #16
 8006a8c:	fb09 2404 	mla	r4, r9, r4, r2
 8006a90:	458c      	cmp	ip, r1
 8006a92:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006a96:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006a9a:	d8e7      	bhi.n	8006a6c <__multiply+0xfc>
 8006a9c:	9a01      	ldr	r2, [sp, #4]
 8006a9e:	50b4      	str	r4, [r6, r2]
 8006aa0:	3604      	adds	r6, #4
 8006aa2:	e7a3      	b.n	80069ec <__multiply+0x7c>
 8006aa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1a5      	bne.n	80069f8 <__multiply+0x88>
 8006aac:	3f01      	subs	r7, #1
 8006aae:	e7a1      	b.n	80069f4 <__multiply+0x84>
 8006ab0:	08007a13 	.word	0x08007a13
 8006ab4:	08007a84 	.word	0x08007a84

08006ab8 <__pow5mult>:
 8006ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006abc:	4615      	mov	r5, r2
 8006abe:	f012 0203 	ands.w	r2, r2, #3
 8006ac2:	4606      	mov	r6, r0
 8006ac4:	460f      	mov	r7, r1
 8006ac6:	d007      	beq.n	8006ad8 <__pow5mult+0x20>
 8006ac8:	4c25      	ldr	r4, [pc, #148]	; (8006b60 <__pow5mult+0xa8>)
 8006aca:	3a01      	subs	r2, #1
 8006acc:	2300      	movs	r3, #0
 8006ace:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ad2:	f7ff fe9f 	bl	8006814 <__multadd>
 8006ad6:	4607      	mov	r7, r0
 8006ad8:	10ad      	asrs	r5, r5, #2
 8006ada:	d03d      	beq.n	8006b58 <__pow5mult+0xa0>
 8006adc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006ade:	b97c      	cbnz	r4, 8006b00 <__pow5mult+0x48>
 8006ae0:	2010      	movs	r0, #16
 8006ae2:	f7ff fe11 	bl	8006708 <malloc>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	6270      	str	r0, [r6, #36]	; 0x24
 8006aea:	b928      	cbnz	r0, 8006af8 <__pow5mult+0x40>
 8006aec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006af0:	4b1c      	ldr	r3, [pc, #112]	; (8006b64 <__pow5mult+0xac>)
 8006af2:	481d      	ldr	r0, [pc, #116]	; (8006b68 <__pow5mult+0xb0>)
 8006af4:	f000 fce0 	bl	80074b8 <__assert_func>
 8006af8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006afc:	6004      	str	r4, [r0, #0]
 8006afe:	60c4      	str	r4, [r0, #12]
 8006b00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006b04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b08:	b94c      	cbnz	r4, 8006b1e <__pow5mult+0x66>
 8006b0a:	f240 2171 	movw	r1, #625	; 0x271
 8006b0e:	4630      	mov	r0, r6
 8006b10:	f7ff ff18 	bl	8006944 <__i2b>
 8006b14:	2300      	movs	r3, #0
 8006b16:	4604      	mov	r4, r0
 8006b18:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b1c:	6003      	str	r3, [r0, #0]
 8006b1e:	f04f 0900 	mov.w	r9, #0
 8006b22:	07eb      	lsls	r3, r5, #31
 8006b24:	d50a      	bpl.n	8006b3c <__pow5mult+0x84>
 8006b26:	4639      	mov	r1, r7
 8006b28:	4622      	mov	r2, r4
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	f7ff ff20 	bl	8006970 <__multiply>
 8006b30:	4680      	mov	r8, r0
 8006b32:	4639      	mov	r1, r7
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff fe4b 	bl	80067d0 <_Bfree>
 8006b3a:	4647      	mov	r7, r8
 8006b3c:	106d      	asrs	r5, r5, #1
 8006b3e:	d00b      	beq.n	8006b58 <__pow5mult+0xa0>
 8006b40:	6820      	ldr	r0, [r4, #0]
 8006b42:	b938      	cbnz	r0, 8006b54 <__pow5mult+0x9c>
 8006b44:	4622      	mov	r2, r4
 8006b46:	4621      	mov	r1, r4
 8006b48:	4630      	mov	r0, r6
 8006b4a:	f7ff ff11 	bl	8006970 <__multiply>
 8006b4e:	6020      	str	r0, [r4, #0]
 8006b50:	f8c0 9000 	str.w	r9, [r0]
 8006b54:	4604      	mov	r4, r0
 8006b56:	e7e4      	b.n	8006b22 <__pow5mult+0x6a>
 8006b58:	4638      	mov	r0, r7
 8006b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b5e:	bf00      	nop
 8006b60:	08007bd8 	.word	0x08007bd8
 8006b64:	0800799d 	.word	0x0800799d
 8006b68:	08007a84 	.word	0x08007a84

08006b6c <__lshift>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	460c      	mov	r4, r1
 8006b72:	4607      	mov	r7, r0
 8006b74:	4691      	mov	r9, r2
 8006b76:	6923      	ldr	r3, [r4, #16]
 8006b78:	6849      	ldr	r1, [r1, #4]
 8006b7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b7e:	68a3      	ldr	r3, [r4, #8]
 8006b80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b84:	f108 0601 	add.w	r6, r8, #1
 8006b88:	42b3      	cmp	r3, r6
 8006b8a:	db0b      	blt.n	8006ba4 <__lshift+0x38>
 8006b8c:	4638      	mov	r0, r7
 8006b8e:	f7ff fddf 	bl	8006750 <_Balloc>
 8006b92:	4605      	mov	r5, r0
 8006b94:	b948      	cbnz	r0, 8006baa <__lshift+0x3e>
 8006b96:	4602      	mov	r2, r0
 8006b98:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006b9c:	4b27      	ldr	r3, [pc, #156]	; (8006c3c <__lshift+0xd0>)
 8006b9e:	4828      	ldr	r0, [pc, #160]	; (8006c40 <__lshift+0xd4>)
 8006ba0:	f000 fc8a 	bl	80074b8 <__assert_func>
 8006ba4:	3101      	adds	r1, #1
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	e7ee      	b.n	8006b88 <__lshift+0x1c>
 8006baa:	2300      	movs	r3, #0
 8006bac:	f100 0114 	add.w	r1, r0, #20
 8006bb0:	f100 0210 	add.w	r2, r0, #16
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	4553      	cmp	r3, sl
 8006bb8:	db33      	blt.n	8006c22 <__lshift+0xb6>
 8006bba:	6920      	ldr	r0, [r4, #16]
 8006bbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006bc0:	f104 0314 	add.w	r3, r4, #20
 8006bc4:	f019 091f 	ands.w	r9, r9, #31
 8006bc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006bcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006bd0:	d02b      	beq.n	8006c2a <__lshift+0xbe>
 8006bd2:	468a      	mov	sl, r1
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f1c9 0e20 	rsb	lr, r9, #32
 8006bda:	6818      	ldr	r0, [r3, #0]
 8006bdc:	fa00 f009 	lsl.w	r0, r0, r9
 8006be0:	4302      	orrs	r2, r0
 8006be2:	f84a 2b04 	str.w	r2, [sl], #4
 8006be6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bea:	459c      	cmp	ip, r3
 8006bec:	fa22 f20e 	lsr.w	r2, r2, lr
 8006bf0:	d8f3      	bhi.n	8006bda <__lshift+0x6e>
 8006bf2:	ebac 0304 	sub.w	r3, ip, r4
 8006bf6:	3b15      	subs	r3, #21
 8006bf8:	f023 0303 	bic.w	r3, r3, #3
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	f104 0015 	add.w	r0, r4, #21
 8006c02:	4584      	cmp	ip, r0
 8006c04:	bf38      	it	cc
 8006c06:	2304      	movcc	r3, #4
 8006c08:	50ca      	str	r2, [r1, r3]
 8006c0a:	b10a      	cbz	r2, 8006c10 <__lshift+0xa4>
 8006c0c:	f108 0602 	add.w	r6, r8, #2
 8006c10:	3e01      	subs	r6, #1
 8006c12:	4638      	mov	r0, r7
 8006c14:	4621      	mov	r1, r4
 8006c16:	612e      	str	r6, [r5, #16]
 8006c18:	f7ff fdda 	bl	80067d0 <_Bfree>
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c22:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c26:	3301      	adds	r3, #1
 8006c28:	e7c5      	b.n	8006bb6 <__lshift+0x4a>
 8006c2a:	3904      	subs	r1, #4
 8006c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c30:	459c      	cmp	ip, r3
 8006c32:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c36:	d8f9      	bhi.n	8006c2c <__lshift+0xc0>
 8006c38:	e7ea      	b.n	8006c10 <__lshift+0xa4>
 8006c3a:	bf00      	nop
 8006c3c:	08007a13 	.word	0x08007a13
 8006c40:	08007a84 	.word	0x08007a84

08006c44 <__mcmp>:
 8006c44:	4603      	mov	r3, r0
 8006c46:	690a      	ldr	r2, [r1, #16]
 8006c48:	6900      	ldr	r0, [r0, #16]
 8006c4a:	b530      	push	{r4, r5, lr}
 8006c4c:	1a80      	subs	r0, r0, r2
 8006c4e:	d10d      	bne.n	8006c6c <__mcmp+0x28>
 8006c50:	3314      	adds	r3, #20
 8006c52:	3114      	adds	r1, #20
 8006c54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c64:	4295      	cmp	r5, r2
 8006c66:	d002      	beq.n	8006c6e <__mcmp+0x2a>
 8006c68:	d304      	bcc.n	8006c74 <__mcmp+0x30>
 8006c6a:	2001      	movs	r0, #1
 8006c6c:	bd30      	pop	{r4, r5, pc}
 8006c6e:	42a3      	cmp	r3, r4
 8006c70:	d3f4      	bcc.n	8006c5c <__mcmp+0x18>
 8006c72:	e7fb      	b.n	8006c6c <__mcmp+0x28>
 8006c74:	f04f 30ff 	mov.w	r0, #4294967295
 8006c78:	e7f8      	b.n	8006c6c <__mcmp+0x28>
	...

08006c7c <__mdiff>:
 8006c7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c80:	460c      	mov	r4, r1
 8006c82:	4606      	mov	r6, r0
 8006c84:	4611      	mov	r1, r2
 8006c86:	4620      	mov	r0, r4
 8006c88:	4692      	mov	sl, r2
 8006c8a:	f7ff ffdb 	bl	8006c44 <__mcmp>
 8006c8e:	1e05      	subs	r5, r0, #0
 8006c90:	d111      	bne.n	8006cb6 <__mdiff+0x3a>
 8006c92:	4629      	mov	r1, r5
 8006c94:	4630      	mov	r0, r6
 8006c96:	f7ff fd5b 	bl	8006750 <_Balloc>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	b928      	cbnz	r0, 8006caa <__mdiff+0x2e>
 8006c9e:	f240 2132 	movw	r1, #562	; 0x232
 8006ca2:	4b3c      	ldr	r3, [pc, #240]	; (8006d94 <__mdiff+0x118>)
 8006ca4:	483c      	ldr	r0, [pc, #240]	; (8006d98 <__mdiff+0x11c>)
 8006ca6:	f000 fc07 	bl	80074b8 <__assert_func>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb6:	bfa4      	itt	ge
 8006cb8:	4653      	movge	r3, sl
 8006cba:	46a2      	movge	sl, r4
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	f8da 1004 	ldr.w	r1, [sl, #4]
 8006cc2:	bfa6      	itte	ge
 8006cc4:	461c      	movge	r4, r3
 8006cc6:	2500      	movge	r5, #0
 8006cc8:	2501      	movlt	r5, #1
 8006cca:	f7ff fd41 	bl	8006750 <_Balloc>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	b918      	cbnz	r0, 8006cda <__mdiff+0x5e>
 8006cd2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006cd6:	4b2f      	ldr	r3, [pc, #188]	; (8006d94 <__mdiff+0x118>)
 8006cd8:	e7e4      	b.n	8006ca4 <__mdiff+0x28>
 8006cda:	f100 0814 	add.w	r8, r0, #20
 8006cde:	f8da 7010 	ldr.w	r7, [sl, #16]
 8006ce2:	60c5      	str	r5, [r0, #12]
 8006ce4:	f04f 0c00 	mov.w	ip, #0
 8006ce8:	f10a 0514 	add.w	r5, sl, #20
 8006cec:	f10a 0010 	add.w	r0, sl, #16
 8006cf0:	46c2      	mov	sl, r8
 8006cf2:	6926      	ldr	r6, [r4, #16]
 8006cf4:	f104 0914 	add.w	r9, r4, #20
 8006cf8:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8006cfc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006d00:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8006d04:	f859 3b04 	ldr.w	r3, [r9], #4
 8006d08:	fa1f f18b 	uxth.w	r1, fp
 8006d0c:	4461      	add	r1, ip
 8006d0e:	fa1f fc83 	uxth.w	ip, r3
 8006d12:	0c1b      	lsrs	r3, r3, #16
 8006d14:	eba1 010c 	sub.w	r1, r1, ip
 8006d18:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006d1c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006d20:	b289      	uxth	r1, r1
 8006d22:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006d26:	454e      	cmp	r6, r9
 8006d28:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006d2c:	f84a 3b04 	str.w	r3, [sl], #4
 8006d30:	d8e6      	bhi.n	8006d00 <__mdiff+0x84>
 8006d32:	1b33      	subs	r3, r6, r4
 8006d34:	3b15      	subs	r3, #21
 8006d36:	f023 0303 	bic.w	r3, r3, #3
 8006d3a:	3415      	adds	r4, #21
 8006d3c:	3304      	adds	r3, #4
 8006d3e:	42a6      	cmp	r6, r4
 8006d40:	bf38      	it	cc
 8006d42:	2304      	movcc	r3, #4
 8006d44:	441d      	add	r5, r3
 8006d46:	4443      	add	r3, r8
 8006d48:	461e      	mov	r6, r3
 8006d4a:	462c      	mov	r4, r5
 8006d4c:	4574      	cmp	r4, lr
 8006d4e:	d30e      	bcc.n	8006d6e <__mdiff+0xf2>
 8006d50:	f10e 0103 	add.w	r1, lr, #3
 8006d54:	1b49      	subs	r1, r1, r5
 8006d56:	f021 0103 	bic.w	r1, r1, #3
 8006d5a:	3d03      	subs	r5, #3
 8006d5c:	45ae      	cmp	lr, r5
 8006d5e:	bf38      	it	cc
 8006d60:	2100      	movcc	r1, #0
 8006d62:	4419      	add	r1, r3
 8006d64:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006d68:	b18b      	cbz	r3, 8006d8e <__mdiff+0x112>
 8006d6a:	6117      	str	r7, [r2, #16]
 8006d6c:	e7a0      	b.n	8006cb0 <__mdiff+0x34>
 8006d6e:	f854 8b04 	ldr.w	r8, [r4], #4
 8006d72:	fa1f f188 	uxth.w	r1, r8
 8006d76:	4461      	add	r1, ip
 8006d78:	1408      	asrs	r0, r1, #16
 8006d7a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006d7e:	b289      	uxth	r1, r1
 8006d80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d88:	f846 1b04 	str.w	r1, [r6], #4
 8006d8c:	e7de      	b.n	8006d4c <__mdiff+0xd0>
 8006d8e:	3f01      	subs	r7, #1
 8006d90:	e7e8      	b.n	8006d64 <__mdiff+0xe8>
 8006d92:	bf00      	nop
 8006d94:	08007a13 	.word	0x08007a13
 8006d98:	08007a84 	.word	0x08007a84

08006d9c <__d2b>:
 8006d9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006da0:	2101      	movs	r1, #1
 8006da2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006da6:	4690      	mov	r8, r2
 8006da8:	461d      	mov	r5, r3
 8006daa:	f7ff fcd1 	bl	8006750 <_Balloc>
 8006dae:	4604      	mov	r4, r0
 8006db0:	b930      	cbnz	r0, 8006dc0 <__d2b+0x24>
 8006db2:	4602      	mov	r2, r0
 8006db4:	f240 310a 	movw	r1, #778	; 0x30a
 8006db8:	4b24      	ldr	r3, [pc, #144]	; (8006e4c <__d2b+0xb0>)
 8006dba:	4825      	ldr	r0, [pc, #148]	; (8006e50 <__d2b+0xb4>)
 8006dbc:	f000 fb7c 	bl	80074b8 <__assert_func>
 8006dc0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006dc4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006dc8:	bb2d      	cbnz	r5, 8006e16 <__d2b+0x7a>
 8006dca:	9301      	str	r3, [sp, #4]
 8006dcc:	f1b8 0300 	subs.w	r3, r8, #0
 8006dd0:	d026      	beq.n	8006e20 <__d2b+0x84>
 8006dd2:	4668      	mov	r0, sp
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	f7ff fd87 	bl	80068e8 <__lo0bits>
 8006dda:	9900      	ldr	r1, [sp, #0]
 8006ddc:	b1f0      	cbz	r0, 8006e1c <__d2b+0x80>
 8006dde:	9a01      	ldr	r2, [sp, #4]
 8006de0:	f1c0 0320 	rsb	r3, r0, #32
 8006de4:	fa02 f303 	lsl.w	r3, r2, r3
 8006de8:	430b      	orrs	r3, r1
 8006dea:	40c2      	lsrs	r2, r0
 8006dec:	6163      	str	r3, [r4, #20]
 8006dee:	9201      	str	r2, [sp, #4]
 8006df0:	9b01      	ldr	r3, [sp, #4]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	bf14      	ite	ne
 8006df6:	2102      	movne	r1, #2
 8006df8:	2101      	moveq	r1, #1
 8006dfa:	61a3      	str	r3, [r4, #24]
 8006dfc:	6121      	str	r1, [r4, #16]
 8006dfe:	b1c5      	cbz	r5, 8006e32 <__d2b+0x96>
 8006e00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006e04:	4405      	add	r5, r0
 8006e06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006e0a:	603d      	str	r5, [r7, #0]
 8006e0c:	6030      	str	r0, [r6, #0]
 8006e0e:	4620      	mov	r0, r4
 8006e10:	b002      	add	sp, #8
 8006e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e1a:	e7d6      	b.n	8006dca <__d2b+0x2e>
 8006e1c:	6161      	str	r1, [r4, #20]
 8006e1e:	e7e7      	b.n	8006df0 <__d2b+0x54>
 8006e20:	a801      	add	r0, sp, #4
 8006e22:	f7ff fd61 	bl	80068e8 <__lo0bits>
 8006e26:	2101      	movs	r1, #1
 8006e28:	9b01      	ldr	r3, [sp, #4]
 8006e2a:	6121      	str	r1, [r4, #16]
 8006e2c:	6163      	str	r3, [r4, #20]
 8006e2e:	3020      	adds	r0, #32
 8006e30:	e7e5      	b.n	8006dfe <__d2b+0x62>
 8006e32:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006e36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006e3a:	6038      	str	r0, [r7, #0]
 8006e3c:	6918      	ldr	r0, [r3, #16]
 8006e3e:	f7ff fd33 	bl	80068a8 <__hi0bits>
 8006e42:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006e46:	6031      	str	r1, [r6, #0]
 8006e48:	e7e1      	b.n	8006e0e <__d2b+0x72>
 8006e4a:	bf00      	nop
 8006e4c:	08007a13 	.word	0x08007a13
 8006e50:	08007a84 	.word	0x08007a84

08006e54 <_calloc_r>:
 8006e54:	b538      	push	{r3, r4, r5, lr}
 8006e56:	fb02 f501 	mul.w	r5, r2, r1
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	f000 f854 	bl	8006f08 <_malloc_r>
 8006e60:	4604      	mov	r4, r0
 8006e62:	b118      	cbz	r0, 8006e6c <_calloc_r+0x18>
 8006e64:	462a      	mov	r2, r5
 8006e66:	2100      	movs	r1, #0
 8006e68:	f7fe f852 	bl	8004f10 <memset>
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}

08006e70 <_free_r>:
 8006e70:	b538      	push	{r3, r4, r5, lr}
 8006e72:	4605      	mov	r5, r0
 8006e74:	2900      	cmp	r1, #0
 8006e76:	d043      	beq.n	8006f00 <_free_r+0x90>
 8006e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e7c:	1f0c      	subs	r4, r1, #4
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	bfb8      	it	lt
 8006e82:	18e4      	addlt	r4, r4, r3
 8006e84:	f000 fca2 	bl	80077cc <__malloc_lock>
 8006e88:	4a1e      	ldr	r2, [pc, #120]	; (8006f04 <_free_r+0x94>)
 8006e8a:	6813      	ldr	r3, [r2, #0]
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	b933      	cbnz	r3, 8006e9e <_free_r+0x2e>
 8006e90:	6063      	str	r3, [r4, #4]
 8006e92:	6014      	str	r4, [r2, #0]
 8006e94:	4628      	mov	r0, r5
 8006e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e9a:	f000 bc9d 	b.w	80077d8 <__malloc_unlock>
 8006e9e:	42a3      	cmp	r3, r4
 8006ea0:	d90a      	bls.n	8006eb8 <_free_r+0x48>
 8006ea2:	6821      	ldr	r1, [r4, #0]
 8006ea4:	1862      	adds	r2, r4, r1
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	bf01      	itttt	eq
 8006eaa:	681a      	ldreq	r2, [r3, #0]
 8006eac:	685b      	ldreq	r3, [r3, #4]
 8006eae:	1852      	addeq	r2, r2, r1
 8006eb0:	6022      	streq	r2, [r4, #0]
 8006eb2:	6063      	str	r3, [r4, #4]
 8006eb4:	6004      	str	r4, [r0, #0]
 8006eb6:	e7ed      	b.n	8006e94 <_free_r+0x24>
 8006eb8:	461a      	mov	r2, r3
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	b10b      	cbz	r3, 8006ec2 <_free_r+0x52>
 8006ebe:	42a3      	cmp	r3, r4
 8006ec0:	d9fa      	bls.n	8006eb8 <_free_r+0x48>
 8006ec2:	6811      	ldr	r1, [r2, #0]
 8006ec4:	1850      	adds	r0, r2, r1
 8006ec6:	42a0      	cmp	r0, r4
 8006ec8:	d10b      	bne.n	8006ee2 <_free_r+0x72>
 8006eca:	6820      	ldr	r0, [r4, #0]
 8006ecc:	4401      	add	r1, r0
 8006ece:	1850      	adds	r0, r2, r1
 8006ed0:	4283      	cmp	r3, r0
 8006ed2:	6011      	str	r1, [r2, #0]
 8006ed4:	d1de      	bne.n	8006e94 <_free_r+0x24>
 8006ed6:	6818      	ldr	r0, [r3, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	4401      	add	r1, r0
 8006edc:	6011      	str	r1, [r2, #0]
 8006ede:	6053      	str	r3, [r2, #4]
 8006ee0:	e7d8      	b.n	8006e94 <_free_r+0x24>
 8006ee2:	d902      	bls.n	8006eea <_free_r+0x7a>
 8006ee4:	230c      	movs	r3, #12
 8006ee6:	602b      	str	r3, [r5, #0]
 8006ee8:	e7d4      	b.n	8006e94 <_free_r+0x24>
 8006eea:	6820      	ldr	r0, [r4, #0]
 8006eec:	1821      	adds	r1, r4, r0
 8006eee:	428b      	cmp	r3, r1
 8006ef0:	bf01      	itttt	eq
 8006ef2:	6819      	ldreq	r1, [r3, #0]
 8006ef4:	685b      	ldreq	r3, [r3, #4]
 8006ef6:	1809      	addeq	r1, r1, r0
 8006ef8:	6021      	streq	r1, [r4, #0]
 8006efa:	6063      	str	r3, [r4, #4]
 8006efc:	6054      	str	r4, [r2, #4]
 8006efe:	e7c9      	b.n	8006e94 <_free_r+0x24>
 8006f00:	bd38      	pop	{r3, r4, r5, pc}
 8006f02:	bf00      	nop
 8006f04:	20000208 	.word	0x20000208

08006f08 <_malloc_r>:
 8006f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0a:	1ccd      	adds	r5, r1, #3
 8006f0c:	f025 0503 	bic.w	r5, r5, #3
 8006f10:	3508      	adds	r5, #8
 8006f12:	2d0c      	cmp	r5, #12
 8006f14:	bf38      	it	cc
 8006f16:	250c      	movcc	r5, #12
 8006f18:	2d00      	cmp	r5, #0
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	db01      	blt.n	8006f22 <_malloc_r+0x1a>
 8006f1e:	42a9      	cmp	r1, r5
 8006f20:	d903      	bls.n	8006f2a <_malloc_r+0x22>
 8006f22:	230c      	movs	r3, #12
 8006f24:	6033      	str	r3, [r6, #0]
 8006f26:	2000      	movs	r0, #0
 8006f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f2a:	f000 fc4f 	bl	80077cc <__malloc_lock>
 8006f2e:	4921      	ldr	r1, [pc, #132]	; (8006fb4 <_malloc_r+0xac>)
 8006f30:	680a      	ldr	r2, [r1, #0]
 8006f32:	4614      	mov	r4, r2
 8006f34:	b99c      	cbnz	r4, 8006f5e <_malloc_r+0x56>
 8006f36:	4f20      	ldr	r7, [pc, #128]	; (8006fb8 <_malloc_r+0xb0>)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	b923      	cbnz	r3, 8006f46 <_malloc_r+0x3e>
 8006f3c:	4621      	mov	r1, r4
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f000 f994 	bl	800726c <_sbrk_r>
 8006f44:	6038      	str	r0, [r7, #0]
 8006f46:	4629      	mov	r1, r5
 8006f48:	4630      	mov	r0, r6
 8006f4a:	f000 f98f 	bl	800726c <_sbrk_r>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	d123      	bne.n	8006f9a <_malloc_r+0x92>
 8006f52:	230c      	movs	r3, #12
 8006f54:	4630      	mov	r0, r6
 8006f56:	6033      	str	r3, [r6, #0]
 8006f58:	f000 fc3e 	bl	80077d8 <__malloc_unlock>
 8006f5c:	e7e3      	b.n	8006f26 <_malloc_r+0x1e>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	1b5b      	subs	r3, r3, r5
 8006f62:	d417      	bmi.n	8006f94 <_malloc_r+0x8c>
 8006f64:	2b0b      	cmp	r3, #11
 8006f66:	d903      	bls.n	8006f70 <_malloc_r+0x68>
 8006f68:	6023      	str	r3, [r4, #0]
 8006f6a:	441c      	add	r4, r3
 8006f6c:	6025      	str	r5, [r4, #0]
 8006f6e:	e004      	b.n	8006f7a <_malloc_r+0x72>
 8006f70:	6863      	ldr	r3, [r4, #4]
 8006f72:	42a2      	cmp	r2, r4
 8006f74:	bf0c      	ite	eq
 8006f76:	600b      	streq	r3, [r1, #0]
 8006f78:	6053      	strne	r3, [r2, #4]
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	f000 fc2c 	bl	80077d8 <__malloc_unlock>
 8006f80:	f104 000b 	add.w	r0, r4, #11
 8006f84:	1d23      	adds	r3, r4, #4
 8006f86:	f020 0007 	bic.w	r0, r0, #7
 8006f8a:	1ac2      	subs	r2, r0, r3
 8006f8c:	d0cc      	beq.n	8006f28 <_malloc_r+0x20>
 8006f8e:	1a1b      	subs	r3, r3, r0
 8006f90:	50a3      	str	r3, [r4, r2]
 8006f92:	e7c9      	b.n	8006f28 <_malloc_r+0x20>
 8006f94:	4622      	mov	r2, r4
 8006f96:	6864      	ldr	r4, [r4, #4]
 8006f98:	e7cc      	b.n	8006f34 <_malloc_r+0x2c>
 8006f9a:	1cc4      	adds	r4, r0, #3
 8006f9c:	f024 0403 	bic.w	r4, r4, #3
 8006fa0:	42a0      	cmp	r0, r4
 8006fa2:	d0e3      	beq.n	8006f6c <_malloc_r+0x64>
 8006fa4:	1a21      	subs	r1, r4, r0
 8006fa6:	4630      	mov	r0, r6
 8006fa8:	f000 f960 	bl	800726c <_sbrk_r>
 8006fac:	3001      	adds	r0, #1
 8006fae:	d1dd      	bne.n	8006f6c <_malloc_r+0x64>
 8006fb0:	e7cf      	b.n	8006f52 <_malloc_r+0x4a>
 8006fb2:	bf00      	nop
 8006fb4:	20000208 	.word	0x20000208
 8006fb8:	2000020c 	.word	0x2000020c

08006fbc <__sfputc_r>:
 8006fbc:	6893      	ldr	r3, [r2, #8]
 8006fbe:	b410      	push	{r4}
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	6093      	str	r3, [r2, #8]
 8006fc6:	da07      	bge.n	8006fd8 <__sfputc_r+0x1c>
 8006fc8:	6994      	ldr	r4, [r2, #24]
 8006fca:	42a3      	cmp	r3, r4
 8006fcc:	db01      	blt.n	8006fd2 <__sfputc_r+0x16>
 8006fce:	290a      	cmp	r1, #10
 8006fd0:	d102      	bne.n	8006fd8 <__sfputc_r+0x1c>
 8006fd2:	bc10      	pop	{r4}
 8006fd4:	f000 b99e 	b.w	8007314 <__swbuf_r>
 8006fd8:	6813      	ldr	r3, [r2, #0]
 8006fda:	1c58      	adds	r0, r3, #1
 8006fdc:	6010      	str	r0, [r2, #0]
 8006fde:	7019      	strb	r1, [r3, #0]
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	bc10      	pop	{r4}
 8006fe4:	4770      	bx	lr

08006fe6 <__sfputs_r>:
 8006fe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe8:	4606      	mov	r6, r0
 8006fea:	460f      	mov	r7, r1
 8006fec:	4614      	mov	r4, r2
 8006fee:	18d5      	adds	r5, r2, r3
 8006ff0:	42ac      	cmp	r4, r5
 8006ff2:	d101      	bne.n	8006ff8 <__sfputs_r+0x12>
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	e007      	b.n	8007008 <__sfputs_r+0x22>
 8006ff8:	463a      	mov	r2, r7
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007000:	f7ff ffdc 	bl	8006fbc <__sfputc_r>
 8007004:	1c43      	adds	r3, r0, #1
 8007006:	d1f3      	bne.n	8006ff0 <__sfputs_r+0xa>
 8007008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800700c <_vfiprintf_r>:
 800700c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007010:	460d      	mov	r5, r1
 8007012:	4614      	mov	r4, r2
 8007014:	4698      	mov	r8, r3
 8007016:	4606      	mov	r6, r0
 8007018:	b09d      	sub	sp, #116	; 0x74
 800701a:	b118      	cbz	r0, 8007024 <_vfiprintf_r+0x18>
 800701c:	6983      	ldr	r3, [r0, #24]
 800701e:	b90b      	cbnz	r3, 8007024 <_vfiprintf_r+0x18>
 8007020:	f7ff facc 	bl	80065bc <__sinit>
 8007024:	4b89      	ldr	r3, [pc, #548]	; (800724c <_vfiprintf_r+0x240>)
 8007026:	429d      	cmp	r5, r3
 8007028:	d11b      	bne.n	8007062 <_vfiprintf_r+0x56>
 800702a:	6875      	ldr	r5, [r6, #4]
 800702c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800702e:	07d9      	lsls	r1, r3, #31
 8007030:	d405      	bmi.n	800703e <_vfiprintf_r+0x32>
 8007032:	89ab      	ldrh	r3, [r5, #12]
 8007034:	059a      	lsls	r2, r3, #22
 8007036:	d402      	bmi.n	800703e <_vfiprintf_r+0x32>
 8007038:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800703a:	f7ff fb62 	bl	8006702 <__retarget_lock_acquire_recursive>
 800703e:	89ab      	ldrh	r3, [r5, #12]
 8007040:	071b      	lsls	r3, r3, #28
 8007042:	d501      	bpl.n	8007048 <_vfiprintf_r+0x3c>
 8007044:	692b      	ldr	r3, [r5, #16]
 8007046:	b9eb      	cbnz	r3, 8007084 <_vfiprintf_r+0x78>
 8007048:	4629      	mov	r1, r5
 800704a:	4630      	mov	r0, r6
 800704c:	f000 f9c6 	bl	80073dc <__swsetup_r>
 8007050:	b1c0      	cbz	r0, 8007084 <_vfiprintf_r+0x78>
 8007052:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007054:	07dc      	lsls	r4, r3, #31
 8007056:	d50e      	bpl.n	8007076 <_vfiprintf_r+0x6a>
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	b01d      	add	sp, #116	; 0x74
 800705e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007062:	4b7b      	ldr	r3, [pc, #492]	; (8007250 <_vfiprintf_r+0x244>)
 8007064:	429d      	cmp	r5, r3
 8007066:	d101      	bne.n	800706c <_vfiprintf_r+0x60>
 8007068:	68b5      	ldr	r5, [r6, #8]
 800706a:	e7df      	b.n	800702c <_vfiprintf_r+0x20>
 800706c:	4b79      	ldr	r3, [pc, #484]	; (8007254 <_vfiprintf_r+0x248>)
 800706e:	429d      	cmp	r5, r3
 8007070:	bf08      	it	eq
 8007072:	68f5      	ldreq	r5, [r6, #12]
 8007074:	e7da      	b.n	800702c <_vfiprintf_r+0x20>
 8007076:	89ab      	ldrh	r3, [r5, #12]
 8007078:	0598      	lsls	r0, r3, #22
 800707a:	d4ed      	bmi.n	8007058 <_vfiprintf_r+0x4c>
 800707c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800707e:	f7ff fb41 	bl	8006704 <__retarget_lock_release_recursive>
 8007082:	e7e9      	b.n	8007058 <_vfiprintf_r+0x4c>
 8007084:	2300      	movs	r3, #0
 8007086:	9309      	str	r3, [sp, #36]	; 0x24
 8007088:	2320      	movs	r3, #32
 800708a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800708e:	2330      	movs	r3, #48	; 0x30
 8007090:	f04f 0901 	mov.w	r9, #1
 8007094:	f8cd 800c 	str.w	r8, [sp, #12]
 8007098:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007258 <_vfiprintf_r+0x24c>
 800709c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070a0:	4623      	mov	r3, r4
 80070a2:	469a      	mov	sl, r3
 80070a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070a8:	b10a      	cbz	r2, 80070ae <_vfiprintf_r+0xa2>
 80070aa:	2a25      	cmp	r2, #37	; 0x25
 80070ac:	d1f9      	bne.n	80070a2 <_vfiprintf_r+0x96>
 80070ae:	ebba 0b04 	subs.w	fp, sl, r4
 80070b2:	d00b      	beq.n	80070cc <_vfiprintf_r+0xc0>
 80070b4:	465b      	mov	r3, fp
 80070b6:	4622      	mov	r2, r4
 80070b8:	4629      	mov	r1, r5
 80070ba:	4630      	mov	r0, r6
 80070bc:	f7ff ff93 	bl	8006fe6 <__sfputs_r>
 80070c0:	3001      	adds	r0, #1
 80070c2:	f000 80aa 	beq.w	800721a <_vfiprintf_r+0x20e>
 80070c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070c8:	445a      	add	r2, fp
 80070ca:	9209      	str	r2, [sp, #36]	; 0x24
 80070cc:	f89a 3000 	ldrb.w	r3, [sl]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 80a2 	beq.w	800721a <_vfiprintf_r+0x20e>
 80070d6:	2300      	movs	r3, #0
 80070d8:	f04f 32ff 	mov.w	r2, #4294967295
 80070dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070e0:	f10a 0a01 	add.w	sl, sl, #1
 80070e4:	9304      	str	r3, [sp, #16]
 80070e6:	9307      	str	r3, [sp, #28]
 80070e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070ec:	931a      	str	r3, [sp, #104]	; 0x68
 80070ee:	4654      	mov	r4, sl
 80070f0:	2205      	movs	r2, #5
 80070f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070f6:	4858      	ldr	r0, [pc, #352]	; (8007258 <_vfiprintf_r+0x24c>)
 80070f8:	f7ff fb0e 	bl	8006718 <memchr>
 80070fc:	9a04      	ldr	r2, [sp, #16]
 80070fe:	b9d8      	cbnz	r0, 8007138 <_vfiprintf_r+0x12c>
 8007100:	06d1      	lsls	r1, r2, #27
 8007102:	bf44      	itt	mi
 8007104:	2320      	movmi	r3, #32
 8007106:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800710a:	0713      	lsls	r3, r2, #28
 800710c:	bf44      	itt	mi
 800710e:	232b      	movmi	r3, #43	; 0x2b
 8007110:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007114:	f89a 3000 	ldrb.w	r3, [sl]
 8007118:	2b2a      	cmp	r3, #42	; 0x2a
 800711a:	d015      	beq.n	8007148 <_vfiprintf_r+0x13c>
 800711c:	4654      	mov	r4, sl
 800711e:	2000      	movs	r0, #0
 8007120:	f04f 0c0a 	mov.w	ip, #10
 8007124:	9a07      	ldr	r2, [sp, #28]
 8007126:	4621      	mov	r1, r4
 8007128:	f811 3b01 	ldrb.w	r3, [r1], #1
 800712c:	3b30      	subs	r3, #48	; 0x30
 800712e:	2b09      	cmp	r3, #9
 8007130:	d94e      	bls.n	80071d0 <_vfiprintf_r+0x1c4>
 8007132:	b1b0      	cbz	r0, 8007162 <_vfiprintf_r+0x156>
 8007134:	9207      	str	r2, [sp, #28]
 8007136:	e014      	b.n	8007162 <_vfiprintf_r+0x156>
 8007138:	eba0 0308 	sub.w	r3, r0, r8
 800713c:	fa09 f303 	lsl.w	r3, r9, r3
 8007140:	4313      	orrs	r3, r2
 8007142:	46a2      	mov	sl, r4
 8007144:	9304      	str	r3, [sp, #16]
 8007146:	e7d2      	b.n	80070ee <_vfiprintf_r+0xe2>
 8007148:	9b03      	ldr	r3, [sp, #12]
 800714a:	1d19      	adds	r1, r3, #4
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	9103      	str	r1, [sp, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	bfbb      	ittet	lt
 8007154:	425b      	neglt	r3, r3
 8007156:	f042 0202 	orrlt.w	r2, r2, #2
 800715a:	9307      	strge	r3, [sp, #28]
 800715c:	9307      	strlt	r3, [sp, #28]
 800715e:	bfb8      	it	lt
 8007160:	9204      	strlt	r2, [sp, #16]
 8007162:	7823      	ldrb	r3, [r4, #0]
 8007164:	2b2e      	cmp	r3, #46	; 0x2e
 8007166:	d10c      	bne.n	8007182 <_vfiprintf_r+0x176>
 8007168:	7863      	ldrb	r3, [r4, #1]
 800716a:	2b2a      	cmp	r3, #42	; 0x2a
 800716c:	d135      	bne.n	80071da <_vfiprintf_r+0x1ce>
 800716e:	9b03      	ldr	r3, [sp, #12]
 8007170:	3402      	adds	r4, #2
 8007172:	1d1a      	adds	r2, r3, #4
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	9203      	str	r2, [sp, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	bfb8      	it	lt
 800717c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007180:	9305      	str	r3, [sp, #20]
 8007182:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007268 <_vfiprintf_r+0x25c>
 8007186:	2203      	movs	r2, #3
 8007188:	4650      	mov	r0, sl
 800718a:	7821      	ldrb	r1, [r4, #0]
 800718c:	f7ff fac4 	bl	8006718 <memchr>
 8007190:	b140      	cbz	r0, 80071a4 <_vfiprintf_r+0x198>
 8007192:	2340      	movs	r3, #64	; 0x40
 8007194:	eba0 000a 	sub.w	r0, r0, sl
 8007198:	fa03 f000 	lsl.w	r0, r3, r0
 800719c:	9b04      	ldr	r3, [sp, #16]
 800719e:	3401      	adds	r4, #1
 80071a0:	4303      	orrs	r3, r0
 80071a2:	9304      	str	r3, [sp, #16]
 80071a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071a8:	2206      	movs	r2, #6
 80071aa:	482c      	ldr	r0, [pc, #176]	; (800725c <_vfiprintf_r+0x250>)
 80071ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071b0:	f7ff fab2 	bl	8006718 <memchr>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	d03f      	beq.n	8007238 <_vfiprintf_r+0x22c>
 80071b8:	4b29      	ldr	r3, [pc, #164]	; (8007260 <_vfiprintf_r+0x254>)
 80071ba:	bb1b      	cbnz	r3, 8007204 <_vfiprintf_r+0x1f8>
 80071bc:	9b03      	ldr	r3, [sp, #12]
 80071be:	3307      	adds	r3, #7
 80071c0:	f023 0307 	bic.w	r3, r3, #7
 80071c4:	3308      	adds	r3, #8
 80071c6:	9303      	str	r3, [sp, #12]
 80071c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ca:	443b      	add	r3, r7
 80071cc:	9309      	str	r3, [sp, #36]	; 0x24
 80071ce:	e767      	b.n	80070a0 <_vfiprintf_r+0x94>
 80071d0:	460c      	mov	r4, r1
 80071d2:	2001      	movs	r0, #1
 80071d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80071d8:	e7a5      	b.n	8007126 <_vfiprintf_r+0x11a>
 80071da:	2300      	movs	r3, #0
 80071dc:	f04f 0c0a 	mov.w	ip, #10
 80071e0:	4619      	mov	r1, r3
 80071e2:	3401      	adds	r4, #1
 80071e4:	9305      	str	r3, [sp, #20]
 80071e6:	4620      	mov	r0, r4
 80071e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ec:	3a30      	subs	r2, #48	; 0x30
 80071ee:	2a09      	cmp	r2, #9
 80071f0:	d903      	bls.n	80071fa <_vfiprintf_r+0x1ee>
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d0c5      	beq.n	8007182 <_vfiprintf_r+0x176>
 80071f6:	9105      	str	r1, [sp, #20]
 80071f8:	e7c3      	b.n	8007182 <_vfiprintf_r+0x176>
 80071fa:	4604      	mov	r4, r0
 80071fc:	2301      	movs	r3, #1
 80071fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007202:	e7f0      	b.n	80071e6 <_vfiprintf_r+0x1da>
 8007204:	ab03      	add	r3, sp, #12
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	462a      	mov	r2, r5
 800720a:	4630      	mov	r0, r6
 800720c:	4b15      	ldr	r3, [pc, #84]	; (8007264 <_vfiprintf_r+0x258>)
 800720e:	a904      	add	r1, sp, #16
 8007210:	f7fd ff24 	bl	800505c <_printf_float>
 8007214:	4607      	mov	r7, r0
 8007216:	1c78      	adds	r0, r7, #1
 8007218:	d1d6      	bne.n	80071c8 <_vfiprintf_r+0x1bc>
 800721a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800721c:	07d9      	lsls	r1, r3, #31
 800721e:	d405      	bmi.n	800722c <_vfiprintf_r+0x220>
 8007220:	89ab      	ldrh	r3, [r5, #12]
 8007222:	059a      	lsls	r2, r3, #22
 8007224:	d402      	bmi.n	800722c <_vfiprintf_r+0x220>
 8007226:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007228:	f7ff fa6c 	bl	8006704 <__retarget_lock_release_recursive>
 800722c:	89ab      	ldrh	r3, [r5, #12]
 800722e:	065b      	lsls	r3, r3, #25
 8007230:	f53f af12 	bmi.w	8007058 <_vfiprintf_r+0x4c>
 8007234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007236:	e711      	b.n	800705c <_vfiprintf_r+0x50>
 8007238:	ab03      	add	r3, sp, #12
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	462a      	mov	r2, r5
 800723e:	4630      	mov	r0, r6
 8007240:	4b08      	ldr	r3, [pc, #32]	; (8007264 <_vfiprintf_r+0x258>)
 8007242:	a904      	add	r1, sp, #16
 8007244:	f7fe f9a6 	bl	8005594 <_printf_i>
 8007248:	e7e4      	b.n	8007214 <_vfiprintf_r+0x208>
 800724a:	bf00      	nop
 800724c:	08007a44 	.word	0x08007a44
 8007250:	08007a64 	.word	0x08007a64
 8007254:	08007a24 	.word	0x08007a24
 8007258:	08007be4 	.word	0x08007be4
 800725c:	08007bee 	.word	0x08007bee
 8007260:	0800505d 	.word	0x0800505d
 8007264:	08006fe7 	.word	0x08006fe7
 8007268:	08007bea 	.word	0x08007bea

0800726c <_sbrk_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	2300      	movs	r3, #0
 8007270:	4d05      	ldr	r5, [pc, #20]	; (8007288 <_sbrk_r+0x1c>)
 8007272:	4604      	mov	r4, r0
 8007274:	4608      	mov	r0, r1
 8007276:	602b      	str	r3, [r5, #0]
 8007278:	f7fa f9b2 	bl	80015e0 <_sbrk>
 800727c:	1c43      	adds	r3, r0, #1
 800727e:	d102      	bne.n	8007286 <_sbrk_r+0x1a>
 8007280:	682b      	ldr	r3, [r5, #0]
 8007282:	b103      	cbz	r3, 8007286 <_sbrk_r+0x1a>
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	bd38      	pop	{r3, r4, r5, pc}
 8007288:	20000364 	.word	0x20000364

0800728c <__sread>:
 800728c:	b510      	push	{r4, lr}
 800728e:	460c      	mov	r4, r1
 8007290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007294:	f000 faa6 	bl	80077e4 <_read_r>
 8007298:	2800      	cmp	r0, #0
 800729a:	bfab      	itete	ge
 800729c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800729e:	89a3      	ldrhlt	r3, [r4, #12]
 80072a0:	181b      	addge	r3, r3, r0
 80072a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072a6:	bfac      	ite	ge
 80072a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80072aa:	81a3      	strhlt	r3, [r4, #12]
 80072ac:	bd10      	pop	{r4, pc}

080072ae <__swrite>:
 80072ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b2:	461f      	mov	r7, r3
 80072b4:	898b      	ldrh	r3, [r1, #12]
 80072b6:	4605      	mov	r5, r0
 80072b8:	05db      	lsls	r3, r3, #23
 80072ba:	460c      	mov	r4, r1
 80072bc:	4616      	mov	r6, r2
 80072be:	d505      	bpl.n	80072cc <__swrite+0x1e>
 80072c0:	2302      	movs	r3, #2
 80072c2:	2200      	movs	r2, #0
 80072c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c8:	f000 f9f8 	bl	80076bc <_lseek_r>
 80072cc:	89a3      	ldrh	r3, [r4, #12]
 80072ce:	4632      	mov	r2, r6
 80072d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072d4:	81a3      	strh	r3, [r4, #12]
 80072d6:	4628      	mov	r0, r5
 80072d8:	463b      	mov	r3, r7
 80072da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072e2:	f000 b869 	b.w	80073b8 <_write_r>

080072e6 <__sseek>:
 80072e6:	b510      	push	{r4, lr}
 80072e8:	460c      	mov	r4, r1
 80072ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ee:	f000 f9e5 	bl	80076bc <_lseek_r>
 80072f2:	1c43      	adds	r3, r0, #1
 80072f4:	89a3      	ldrh	r3, [r4, #12]
 80072f6:	bf15      	itete	ne
 80072f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80072fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007302:	81a3      	strheq	r3, [r4, #12]
 8007304:	bf18      	it	ne
 8007306:	81a3      	strhne	r3, [r4, #12]
 8007308:	bd10      	pop	{r4, pc}

0800730a <__sclose>:
 800730a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730e:	f000 b8f1 	b.w	80074f4 <_close_r>
	...

08007314 <__swbuf_r>:
 8007314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007316:	460e      	mov	r6, r1
 8007318:	4614      	mov	r4, r2
 800731a:	4605      	mov	r5, r0
 800731c:	b118      	cbz	r0, 8007326 <__swbuf_r+0x12>
 800731e:	6983      	ldr	r3, [r0, #24]
 8007320:	b90b      	cbnz	r3, 8007326 <__swbuf_r+0x12>
 8007322:	f7ff f94b 	bl	80065bc <__sinit>
 8007326:	4b21      	ldr	r3, [pc, #132]	; (80073ac <__swbuf_r+0x98>)
 8007328:	429c      	cmp	r4, r3
 800732a:	d12b      	bne.n	8007384 <__swbuf_r+0x70>
 800732c:	686c      	ldr	r4, [r5, #4]
 800732e:	69a3      	ldr	r3, [r4, #24]
 8007330:	60a3      	str	r3, [r4, #8]
 8007332:	89a3      	ldrh	r3, [r4, #12]
 8007334:	071a      	lsls	r2, r3, #28
 8007336:	d52f      	bpl.n	8007398 <__swbuf_r+0x84>
 8007338:	6923      	ldr	r3, [r4, #16]
 800733a:	b36b      	cbz	r3, 8007398 <__swbuf_r+0x84>
 800733c:	6923      	ldr	r3, [r4, #16]
 800733e:	6820      	ldr	r0, [r4, #0]
 8007340:	b2f6      	uxtb	r6, r6
 8007342:	1ac0      	subs	r0, r0, r3
 8007344:	6963      	ldr	r3, [r4, #20]
 8007346:	4637      	mov	r7, r6
 8007348:	4283      	cmp	r3, r0
 800734a:	dc04      	bgt.n	8007356 <__swbuf_r+0x42>
 800734c:	4621      	mov	r1, r4
 800734e:	4628      	mov	r0, r5
 8007350:	f000 f966 	bl	8007620 <_fflush_r>
 8007354:	bb30      	cbnz	r0, 80073a4 <__swbuf_r+0x90>
 8007356:	68a3      	ldr	r3, [r4, #8]
 8007358:	3001      	adds	r0, #1
 800735a:	3b01      	subs	r3, #1
 800735c:	60a3      	str	r3, [r4, #8]
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	1c5a      	adds	r2, r3, #1
 8007362:	6022      	str	r2, [r4, #0]
 8007364:	701e      	strb	r6, [r3, #0]
 8007366:	6963      	ldr	r3, [r4, #20]
 8007368:	4283      	cmp	r3, r0
 800736a:	d004      	beq.n	8007376 <__swbuf_r+0x62>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	07db      	lsls	r3, r3, #31
 8007370:	d506      	bpl.n	8007380 <__swbuf_r+0x6c>
 8007372:	2e0a      	cmp	r6, #10
 8007374:	d104      	bne.n	8007380 <__swbuf_r+0x6c>
 8007376:	4621      	mov	r1, r4
 8007378:	4628      	mov	r0, r5
 800737a:	f000 f951 	bl	8007620 <_fflush_r>
 800737e:	b988      	cbnz	r0, 80073a4 <__swbuf_r+0x90>
 8007380:	4638      	mov	r0, r7
 8007382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007384:	4b0a      	ldr	r3, [pc, #40]	; (80073b0 <__swbuf_r+0x9c>)
 8007386:	429c      	cmp	r4, r3
 8007388:	d101      	bne.n	800738e <__swbuf_r+0x7a>
 800738a:	68ac      	ldr	r4, [r5, #8]
 800738c:	e7cf      	b.n	800732e <__swbuf_r+0x1a>
 800738e:	4b09      	ldr	r3, [pc, #36]	; (80073b4 <__swbuf_r+0xa0>)
 8007390:	429c      	cmp	r4, r3
 8007392:	bf08      	it	eq
 8007394:	68ec      	ldreq	r4, [r5, #12]
 8007396:	e7ca      	b.n	800732e <__swbuf_r+0x1a>
 8007398:	4621      	mov	r1, r4
 800739a:	4628      	mov	r0, r5
 800739c:	f000 f81e 	bl	80073dc <__swsetup_r>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d0cb      	beq.n	800733c <__swbuf_r+0x28>
 80073a4:	f04f 37ff 	mov.w	r7, #4294967295
 80073a8:	e7ea      	b.n	8007380 <__swbuf_r+0x6c>
 80073aa:	bf00      	nop
 80073ac:	08007a44 	.word	0x08007a44
 80073b0:	08007a64 	.word	0x08007a64
 80073b4:	08007a24 	.word	0x08007a24

080073b8 <_write_r>:
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	4604      	mov	r4, r0
 80073bc:	4608      	mov	r0, r1
 80073be:	4611      	mov	r1, r2
 80073c0:	2200      	movs	r2, #0
 80073c2:	4d05      	ldr	r5, [pc, #20]	; (80073d8 <_write_r+0x20>)
 80073c4:	602a      	str	r2, [r5, #0]
 80073c6:	461a      	mov	r2, r3
 80073c8:	f7fa f8be 	bl	8001548 <_write>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d102      	bne.n	80073d6 <_write_r+0x1e>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	b103      	cbz	r3, 80073d6 <_write_r+0x1e>
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	bd38      	pop	{r3, r4, r5, pc}
 80073d8:	20000364 	.word	0x20000364

080073dc <__swsetup_r>:
 80073dc:	4b32      	ldr	r3, [pc, #200]	; (80074a8 <__swsetup_r+0xcc>)
 80073de:	b570      	push	{r4, r5, r6, lr}
 80073e0:	681d      	ldr	r5, [r3, #0]
 80073e2:	4606      	mov	r6, r0
 80073e4:	460c      	mov	r4, r1
 80073e6:	b125      	cbz	r5, 80073f2 <__swsetup_r+0x16>
 80073e8:	69ab      	ldr	r3, [r5, #24]
 80073ea:	b913      	cbnz	r3, 80073f2 <__swsetup_r+0x16>
 80073ec:	4628      	mov	r0, r5
 80073ee:	f7ff f8e5 	bl	80065bc <__sinit>
 80073f2:	4b2e      	ldr	r3, [pc, #184]	; (80074ac <__swsetup_r+0xd0>)
 80073f4:	429c      	cmp	r4, r3
 80073f6:	d10f      	bne.n	8007418 <__swsetup_r+0x3c>
 80073f8:	686c      	ldr	r4, [r5, #4]
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007400:	0719      	lsls	r1, r3, #28
 8007402:	d42c      	bmi.n	800745e <__swsetup_r+0x82>
 8007404:	06dd      	lsls	r5, r3, #27
 8007406:	d411      	bmi.n	800742c <__swsetup_r+0x50>
 8007408:	2309      	movs	r3, #9
 800740a:	6033      	str	r3, [r6, #0]
 800740c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007410:	f04f 30ff 	mov.w	r0, #4294967295
 8007414:	81a3      	strh	r3, [r4, #12]
 8007416:	e03e      	b.n	8007496 <__swsetup_r+0xba>
 8007418:	4b25      	ldr	r3, [pc, #148]	; (80074b0 <__swsetup_r+0xd4>)
 800741a:	429c      	cmp	r4, r3
 800741c:	d101      	bne.n	8007422 <__swsetup_r+0x46>
 800741e:	68ac      	ldr	r4, [r5, #8]
 8007420:	e7eb      	b.n	80073fa <__swsetup_r+0x1e>
 8007422:	4b24      	ldr	r3, [pc, #144]	; (80074b4 <__swsetup_r+0xd8>)
 8007424:	429c      	cmp	r4, r3
 8007426:	bf08      	it	eq
 8007428:	68ec      	ldreq	r4, [r5, #12]
 800742a:	e7e6      	b.n	80073fa <__swsetup_r+0x1e>
 800742c:	0758      	lsls	r0, r3, #29
 800742e:	d512      	bpl.n	8007456 <__swsetup_r+0x7a>
 8007430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007432:	b141      	cbz	r1, 8007446 <__swsetup_r+0x6a>
 8007434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007438:	4299      	cmp	r1, r3
 800743a:	d002      	beq.n	8007442 <__swsetup_r+0x66>
 800743c:	4630      	mov	r0, r6
 800743e:	f7ff fd17 	bl	8006e70 <_free_r>
 8007442:	2300      	movs	r3, #0
 8007444:	6363      	str	r3, [r4, #52]	; 0x34
 8007446:	89a3      	ldrh	r3, [r4, #12]
 8007448:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800744c:	81a3      	strh	r3, [r4, #12]
 800744e:	2300      	movs	r3, #0
 8007450:	6063      	str	r3, [r4, #4]
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f043 0308 	orr.w	r3, r3, #8
 800745c:	81a3      	strh	r3, [r4, #12]
 800745e:	6923      	ldr	r3, [r4, #16]
 8007460:	b94b      	cbnz	r3, 8007476 <__swsetup_r+0x9a>
 8007462:	89a3      	ldrh	r3, [r4, #12]
 8007464:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800746c:	d003      	beq.n	8007476 <__swsetup_r+0x9a>
 800746e:	4621      	mov	r1, r4
 8007470:	4630      	mov	r0, r6
 8007472:	f000 f959 	bl	8007728 <__smakebuf_r>
 8007476:	89a0      	ldrh	r0, [r4, #12]
 8007478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800747c:	f010 0301 	ands.w	r3, r0, #1
 8007480:	d00a      	beq.n	8007498 <__swsetup_r+0xbc>
 8007482:	2300      	movs	r3, #0
 8007484:	60a3      	str	r3, [r4, #8]
 8007486:	6963      	ldr	r3, [r4, #20]
 8007488:	425b      	negs	r3, r3
 800748a:	61a3      	str	r3, [r4, #24]
 800748c:	6923      	ldr	r3, [r4, #16]
 800748e:	b943      	cbnz	r3, 80074a2 <__swsetup_r+0xc6>
 8007490:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007494:	d1ba      	bne.n	800740c <__swsetup_r+0x30>
 8007496:	bd70      	pop	{r4, r5, r6, pc}
 8007498:	0781      	lsls	r1, r0, #30
 800749a:	bf58      	it	pl
 800749c:	6963      	ldrpl	r3, [r4, #20]
 800749e:	60a3      	str	r3, [r4, #8]
 80074a0:	e7f4      	b.n	800748c <__swsetup_r+0xb0>
 80074a2:	2000      	movs	r0, #0
 80074a4:	e7f7      	b.n	8007496 <__swsetup_r+0xba>
 80074a6:	bf00      	nop
 80074a8:	2000000c 	.word	0x2000000c
 80074ac:	08007a44 	.word	0x08007a44
 80074b0:	08007a64 	.word	0x08007a64
 80074b4:	08007a24 	.word	0x08007a24

080074b8 <__assert_func>:
 80074b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074ba:	4614      	mov	r4, r2
 80074bc:	461a      	mov	r2, r3
 80074be:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <__assert_func+0x2c>)
 80074c0:	4605      	mov	r5, r0
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68d8      	ldr	r0, [r3, #12]
 80074c6:	b14c      	cbz	r4, 80074dc <__assert_func+0x24>
 80074c8:	4b07      	ldr	r3, [pc, #28]	; (80074e8 <__assert_func+0x30>)
 80074ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074ce:	9100      	str	r1, [sp, #0]
 80074d0:	462b      	mov	r3, r5
 80074d2:	4906      	ldr	r1, [pc, #24]	; (80074ec <__assert_func+0x34>)
 80074d4:	f000 f8e0 	bl	8007698 <fiprintf>
 80074d8:	f000 f9a3 	bl	8007822 <abort>
 80074dc:	4b04      	ldr	r3, [pc, #16]	; (80074f0 <__assert_func+0x38>)
 80074de:	461c      	mov	r4, r3
 80074e0:	e7f3      	b.n	80074ca <__assert_func+0x12>
 80074e2:	bf00      	nop
 80074e4:	2000000c 	.word	0x2000000c
 80074e8:	08007bf5 	.word	0x08007bf5
 80074ec:	08007c02 	.word	0x08007c02
 80074f0:	08007c30 	.word	0x08007c30

080074f4 <_close_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	2300      	movs	r3, #0
 80074f8:	4d05      	ldr	r5, [pc, #20]	; (8007510 <_close_r+0x1c>)
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	602b      	str	r3, [r5, #0]
 8007500:	f7fa f83e 	bl	8001580 <_close>
 8007504:	1c43      	adds	r3, r0, #1
 8007506:	d102      	bne.n	800750e <_close_r+0x1a>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	b103      	cbz	r3, 800750e <_close_r+0x1a>
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	20000364 	.word	0x20000364

08007514 <__sflush_r>:
 8007514:	898a      	ldrh	r2, [r1, #12]
 8007516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800751a:	4605      	mov	r5, r0
 800751c:	0710      	lsls	r0, r2, #28
 800751e:	460c      	mov	r4, r1
 8007520:	d458      	bmi.n	80075d4 <__sflush_r+0xc0>
 8007522:	684b      	ldr	r3, [r1, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	dc05      	bgt.n	8007534 <__sflush_r+0x20>
 8007528:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800752a:	2b00      	cmp	r3, #0
 800752c:	dc02      	bgt.n	8007534 <__sflush_r+0x20>
 800752e:	2000      	movs	r0, #0
 8007530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007534:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007536:	2e00      	cmp	r6, #0
 8007538:	d0f9      	beq.n	800752e <__sflush_r+0x1a>
 800753a:	2300      	movs	r3, #0
 800753c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007540:	682f      	ldr	r7, [r5, #0]
 8007542:	602b      	str	r3, [r5, #0]
 8007544:	d032      	beq.n	80075ac <__sflush_r+0x98>
 8007546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	075a      	lsls	r2, r3, #29
 800754c:	d505      	bpl.n	800755a <__sflush_r+0x46>
 800754e:	6863      	ldr	r3, [r4, #4]
 8007550:	1ac0      	subs	r0, r0, r3
 8007552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007554:	b10b      	cbz	r3, 800755a <__sflush_r+0x46>
 8007556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007558:	1ac0      	subs	r0, r0, r3
 800755a:	2300      	movs	r3, #0
 800755c:	4602      	mov	r2, r0
 800755e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007560:	4628      	mov	r0, r5
 8007562:	6a21      	ldr	r1, [r4, #32]
 8007564:	47b0      	blx	r6
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	d106      	bne.n	800757a <__sflush_r+0x66>
 800756c:	6829      	ldr	r1, [r5, #0]
 800756e:	291d      	cmp	r1, #29
 8007570:	d82c      	bhi.n	80075cc <__sflush_r+0xb8>
 8007572:	4a2a      	ldr	r2, [pc, #168]	; (800761c <__sflush_r+0x108>)
 8007574:	40ca      	lsrs	r2, r1
 8007576:	07d6      	lsls	r6, r2, #31
 8007578:	d528      	bpl.n	80075cc <__sflush_r+0xb8>
 800757a:	2200      	movs	r2, #0
 800757c:	6062      	str	r2, [r4, #4]
 800757e:	6922      	ldr	r2, [r4, #16]
 8007580:	04d9      	lsls	r1, r3, #19
 8007582:	6022      	str	r2, [r4, #0]
 8007584:	d504      	bpl.n	8007590 <__sflush_r+0x7c>
 8007586:	1c42      	adds	r2, r0, #1
 8007588:	d101      	bne.n	800758e <__sflush_r+0x7a>
 800758a:	682b      	ldr	r3, [r5, #0]
 800758c:	b903      	cbnz	r3, 8007590 <__sflush_r+0x7c>
 800758e:	6560      	str	r0, [r4, #84]	; 0x54
 8007590:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007592:	602f      	str	r7, [r5, #0]
 8007594:	2900      	cmp	r1, #0
 8007596:	d0ca      	beq.n	800752e <__sflush_r+0x1a>
 8007598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800759c:	4299      	cmp	r1, r3
 800759e:	d002      	beq.n	80075a6 <__sflush_r+0x92>
 80075a0:	4628      	mov	r0, r5
 80075a2:	f7ff fc65 	bl	8006e70 <_free_r>
 80075a6:	2000      	movs	r0, #0
 80075a8:	6360      	str	r0, [r4, #52]	; 0x34
 80075aa:	e7c1      	b.n	8007530 <__sflush_r+0x1c>
 80075ac:	6a21      	ldr	r1, [r4, #32]
 80075ae:	2301      	movs	r3, #1
 80075b0:	4628      	mov	r0, r5
 80075b2:	47b0      	blx	r6
 80075b4:	1c41      	adds	r1, r0, #1
 80075b6:	d1c7      	bne.n	8007548 <__sflush_r+0x34>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0c4      	beq.n	8007548 <__sflush_r+0x34>
 80075be:	2b1d      	cmp	r3, #29
 80075c0:	d001      	beq.n	80075c6 <__sflush_r+0xb2>
 80075c2:	2b16      	cmp	r3, #22
 80075c4:	d101      	bne.n	80075ca <__sflush_r+0xb6>
 80075c6:	602f      	str	r7, [r5, #0]
 80075c8:	e7b1      	b.n	800752e <__sflush_r+0x1a>
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075d0:	81a3      	strh	r3, [r4, #12]
 80075d2:	e7ad      	b.n	8007530 <__sflush_r+0x1c>
 80075d4:	690f      	ldr	r7, [r1, #16]
 80075d6:	2f00      	cmp	r7, #0
 80075d8:	d0a9      	beq.n	800752e <__sflush_r+0x1a>
 80075da:	0793      	lsls	r3, r2, #30
 80075dc:	bf18      	it	ne
 80075de:	2300      	movne	r3, #0
 80075e0:	680e      	ldr	r6, [r1, #0]
 80075e2:	bf08      	it	eq
 80075e4:	694b      	ldreq	r3, [r1, #20]
 80075e6:	eba6 0807 	sub.w	r8, r6, r7
 80075ea:	600f      	str	r7, [r1, #0]
 80075ec:	608b      	str	r3, [r1, #8]
 80075ee:	f1b8 0f00 	cmp.w	r8, #0
 80075f2:	dd9c      	ble.n	800752e <__sflush_r+0x1a>
 80075f4:	4643      	mov	r3, r8
 80075f6:	463a      	mov	r2, r7
 80075f8:	4628      	mov	r0, r5
 80075fa:	6a21      	ldr	r1, [r4, #32]
 80075fc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80075fe:	47b0      	blx	r6
 8007600:	2800      	cmp	r0, #0
 8007602:	dc06      	bgt.n	8007612 <__sflush_r+0xfe>
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	f04f 30ff 	mov.w	r0, #4294967295
 800760a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	e78e      	b.n	8007530 <__sflush_r+0x1c>
 8007612:	4407      	add	r7, r0
 8007614:	eba8 0800 	sub.w	r8, r8, r0
 8007618:	e7e9      	b.n	80075ee <__sflush_r+0xda>
 800761a:	bf00      	nop
 800761c:	20400001 	.word	0x20400001

08007620 <_fflush_r>:
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	690b      	ldr	r3, [r1, #16]
 8007624:	4605      	mov	r5, r0
 8007626:	460c      	mov	r4, r1
 8007628:	b913      	cbnz	r3, 8007630 <_fflush_r+0x10>
 800762a:	2500      	movs	r5, #0
 800762c:	4628      	mov	r0, r5
 800762e:	bd38      	pop	{r3, r4, r5, pc}
 8007630:	b118      	cbz	r0, 800763a <_fflush_r+0x1a>
 8007632:	6983      	ldr	r3, [r0, #24]
 8007634:	b90b      	cbnz	r3, 800763a <_fflush_r+0x1a>
 8007636:	f7fe ffc1 	bl	80065bc <__sinit>
 800763a:	4b14      	ldr	r3, [pc, #80]	; (800768c <_fflush_r+0x6c>)
 800763c:	429c      	cmp	r4, r3
 800763e:	d11b      	bne.n	8007678 <_fflush_r+0x58>
 8007640:	686c      	ldr	r4, [r5, #4]
 8007642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0ef      	beq.n	800762a <_fflush_r+0xa>
 800764a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800764c:	07d0      	lsls	r0, r2, #31
 800764e:	d404      	bmi.n	800765a <_fflush_r+0x3a>
 8007650:	0599      	lsls	r1, r3, #22
 8007652:	d402      	bmi.n	800765a <_fflush_r+0x3a>
 8007654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007656:	f7ff f854 	bl	8006702 <__retarget_lock_acquire_recursive>
 800765a:	4628      	mov	r0, r5
 800765c:	4621      	mov	r1, r4
 800765e:	f7ff ff59 	bl	8007514 <__sflush_r>
 8007662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007664:	4605      	mov	r5, r0
 8007666:	07da      	lsls	r2, r3, #31
 8007668:	d4e0      	bmi.n	800762c <_fflush_r+0xc>
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	059b      	lsls	r3, r3, #22
 800766e:	d4dd      	bmi.n	800762c <_fflush_r+0xc>
 8007670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007672:	f7ff f847 	bl	8006704 <__retarget_lock_release_recursive>
 8007676:	e7d9      	b.n	800762c <_fflush_r+0xc>
 8007678:	4b05      	ldr	r3, [pc, #20]	; (8007690 <_fflush_r+0x70>)
 800767a:	429c      	cmp	r4, r3
 800767c:	d101      	bne.n	8007682 <_fflush_r+0x62>
 800767e:	68ac      	ldr	r4, [r5, #8]
 8007680:	e7df      	b.n	8007642 <_fflush_r+0x22>
 8007682:	4b04      	ldr	r3, [pc, #16]	; (8007694 <_fflush_r+0x74>)
 8007684:	429c      	cmp	r4, r3
 8007686:	bf08      	it	eq
 8007688:	68ec      	ldreq	r4, [r5, #12]
 800768a:	e7da      	b.n	8007642 <_fflush_r+0x22>
 800768c:	08007a44 	.word	0x08007a44
 8007690:	08007a64 	.word	0x08007a64
 8007694:	08007a24 	.word	0x08007a24

08007698 <fiprintf>:
 8007698:	b40e      	push	{r1, r2, r3}
 800769a:	b503      	push	{r0, r1, lr}
 800769c:	4601      	mov	r1, r0
 800769e:	ab03      	add	r3, sp, #12
 80076a0:	4805      	ldr	r0, [pc, #20]	; (80076b8 <fiprintf+0x20>)
 80076a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076a6:	6800      	ldr	r0, [r0, #0]
 80076a8:	9301      	str	r3, [sp, #4]
 80076aa:	f7ff fcaf 	bl	800700c <_vfiprintf_r>
 80076ae:	b002      	add	sp, #8
 80076b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076b4:	b003      	add	sp, #12
 80076b6:	4770      	bx	lr
 80076b8:	2000000c 	.word	0x2000000c

080076bc <_lseek_r>:
 80076bc:	b538      	push	{r3, r4, r5, lr}
 80076be:	4604      	mov	r4, r0
 80076c0:	4608      	mov	r0, r1
 80076c2:	4611      	mov	r1, r2
 80076c4:	2200      	movs	r2, #0
 80076c6:	4d05      	ldr	r5, [pc, #20]	; (80076dc <_lseek_r+0x20>)
 80076c8:	602a      	str	r2, [r5, #0]
 80076ca:	461a      	mov	r2, r3
 80076cc:	f7f9 ff7c 	bl	80015c8 <_lseek>
 80076d0:	1c43      	adds	r3, r0, #1
 80076d2:	d102      	bne.n	80076da <_lseek_r+0x1e>
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	b103      	cbz	r3, 80076da <_lseek_r+0x1e>
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	bd38      	pop	{r3, r4, r5, pc}
 80076dc:	20000364 	.word	0x20000364

080076e0 <__swhatbuf_r>:
 80076e0:	b570      	push	{r4, r5, r6, lr}
 80076e2:	460e      	mov	r6, r1
 80076e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e8:	4614      	mov	r4, r2
 80076ea:	2900      	cmp	r1, #0
 80076ec:	461d      	mov	r5, r3
 80076ee:	b096      	sub	sp, #88	; 0x58
 80076f0:	da07      	bge.n	8007702 <__swhatbuf_r+0x22>
 80076f2:	2300      	movs	r3, #0
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	89b3      	ldrh	r3, [r6, #12]
 80076f8:	061a      	lsls	r2, r3, #24
 80076fa:	d410      	bmi.n	800771e <__swhatbuf_r+0x3e>
 80076fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007700:	e00e      	b.n	8007720 <__swhatbuf_r+0x40>
 8007702:	466a      	mov	r2, sp
 8007704:	f000 f894 	bl	8007830 <_fstat_r>
 8007708:	2800      	cmp	r0, #0
 800770a:	dbf2      	blt.n	80076f2 <__swhatbuf_r+0x12>
 800770c:	9a01      	ldr	r2, [sp, #4]
 800770e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007712:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007716:	425a      	negs	r2, r3
 8007718:	415a      	adcs	r2, r3
 800771a:	602a      	str	r2, [r5, #0]
 800771c:	e7ee      	b.n	80076fc <__swhatbuf_r+0x1c>
 800771e:	2340      	movs	r3, #64	; 0x40
 8007720:	2000      	movs	r0, #0
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	b016      	add	sp, #88	; 0x58
 8007726:	bd70      	pop	{r4, r5, r6, pc}

08007728 <__smakebuf_r>:
 8007728:	898b      	ldrh	r3, [r1, #12]
 800772a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800772c:	079d      	lsls	r5, r3, #30
 800772e:	4606      	mov	r6, r0
 8007730:	460c      	mov	r4, r1
 8007732:	d507      	bpl.n	8007744 <__smakebuf_r+0x1c>
 8007734:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	2301      	movs	r3, #1
 800773e:	6163      	str	r3, [r4, #20]
 8007740:	b002      	add	sp, #8
 8007742:	bd70      	pop	{r4, r5, r6, pc}
 8007744:	466a      	mov	r2, sp
 8007746:	ab01      	add	r3, sp, #4
 8007748:	f7ff ffca 	bl	80076e0 <__swhatbuf_r>
 800774c:	9900      	ldr	r1, [sp, #0]
 800774e:	4605      	mov	r5, r0
 8007750:	4630      	mov	r0, r6
 8007752:	f7ff fbd9 	bl	8006f08 <_malloc_r>
 8007756:	b948      	cbnz	r0, 800776c <__smakebuf_r+0x44>
 8007758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800775c:	059a      	lsls	r2, r3, #22
 800775e:	d4ef      	bmi.n	8007740 <__smakebuf_r+0x18>
 8007760:	f023 0303 	bic.w	r3, r3, #3
 8007764:	f043 0302 	orr.w	r3, r3, #2
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	e7e3      	b.n	8007734 <__smakebuf_r+0xc>
 800776c:	4b0d      	ldr	r3, [pc, #52]	; (80077a4 <__smakebuf_r+0x7c>)
 800776e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	6020      	str	r0, [r4, #0]
 8007774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007778:	81a3      	strh	r3, [r4, #12]
 800777a:	9b00      	ldr	r3, [sp, #0]
 800777c:	6120      	str	r0, [r4, #16]
 800777e:	6163      	str	r3, [r4, #20]
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	b15b      	cbz	r3, 800779c <__smakebuf_r+0x74>
 8007784:	4630      	mov	r0, r6
 8007786:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800778a:	f000 f863 	bl	8007854 <_isatty_r>
 800778e:	b128      	cbz	r0, 800779c <__smakebuf_r+0x74>
 8007790:	89a3      	ldrh	r3, [r4, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	81a3      	strh	r3, [r4, #12]
 800779c:	89a0      	ldrh	r0, [r4, #12]
 800779e:	4305      	orrs	r5, r0
 80077a0:	81a5      	strh	r5, [r4, #12]
 80077a2:	e7cd      	b.n	8007740 <__smakebuf_r+0x18>
 80077a4:	08006555 	.word	0x08006555

080077a8 <__ascii_mbtowc>:
 80077a8:	b082      	sub	sp, #8
 80077aa:	b901      	cbnz	r1, 80077ae <__ascii_mbtowc+0x6>
 80077ac:	a901      	add	r1, sp, #4
 80077ae:	b142      	cbz	r2, 80077c2 <__ascii_mbtowc+0x1a>
 80077b0:	b14b      	cbz	r3, 80077c6 <__ascii_mbtowc+0x1e>
 80077b2:	7813      	ldrb	r3, [r2, #0]
 80077b4:	600b      	str	r3, [r1, #0]
 80077b6:	7812      	ldrb	r2, [r2, #0]
 80077b8:	1e10      	subs	r0, r2, #0
 80077ba:	bf18      	it	ne
 80077bc:	2001      	movne	r0, #1
 80077be:	b002      	add	sp, #8
 80077c0:	4770      	bx	lr
 80077c2:	4610      	mov	r0, r2
 80077c4:	e7fb      	b.n	80077be <__ascii_mbtowc+0x16>
 80077c6:	f06f 0001 	mvn.w	r0, #1
 80077ca:	e7f8      	b.n	80077be <__ascii_mbtowc+0x16>

080077cc <__malloc_lock>:
 80077cc:	4801      	ldr	r0, [pc, #4]	; (80077d4 <__malloc_lock+0x8>)
 80077ce:	f7fe bf98 	b.w	8006702 <__retarget_lock_acquire_recursive>
 80077d2:	bf00      	nop
 80077d4:	2000035c 	.word	0x2000035c

080077d8 <__malloc_unlock>:
 80077d8:	4801      	ldr	r0, [pc, #4]	; (80077e0 <__malloc_unlock+0x8>)
 80077da:	f7fe bf93 	b.w	8006704 <__retarget_lock_release_recursive>
 80077de:	bf00      	nop
 80077e0:	2000035c 	.word	0x2000035c

080077e4 <_read_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4604      	mov	r4, r0
 80077e8:	4608      	mov	r0, r1
 80077ea:	4611      	mov	r1, r2
 80077ec:	2200      	movs	r2, #0
 80077ee:	4d05      	ldr	r5, [pc, #20]	; (8007804 <_read_r+0x20>)
 80077f0:	602a      	str	r2, [r5, #0]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f7f9 fe8b 	bl	800150e <_read>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_read_r+0x1e>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_read_r+0x1e>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	20000364 	.word	0x20000364

08007808 <__ascii_wctomb>:
 8007808:	4603      	mov	r3, r0
 800780a:	4608      	mov	r0, r1
 800780c:	b141      	cbz	r1, 8007820 <__ascii_wctomb+0x18>
 800780e:	2aff      	cmp	r2, #255	; 0xff
 8007810:	d904      	bls.n	800781c <__ascii_wctomb+0x14>
 8007812:	228a      	movs	r2, #138	; 0x8a
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	601a      	str	r2, [r3, #0]
 800781a:	4770      	bx	lr
 800781c:	2001      	movs	r0, #1
 800781e:	700a      	strb	r2, [r1, #0]
 8007820:	4770      	bx	lr

08007822 <abort>:
 8007822:	2006      	movs	r0, #6
 8007824:	b508      	push	{r3, lr}
 8007826:	f000 f84d 	bl	80078c4 <raise>
 800782a:	2001      	movs	r0, #1
 800782c:	f7f9 fe65 	bl	80014fa <_exit>

08007830 <_fstat_r>:
 8007830:	b538      	push	{r3, r4, r5, lr}
 8007832:	2300      	movs	r3, #0
 8007834:	4d06      	ldr	r5, [pc, #24]	; (8007850 <_fstat_r+0x20>)
 8007836:	4604      	mov	r4, r0
 8007838:	4608      	mov	r0, r1
 800783a:	4611      	mov	r1, r2
 800783c:	602b      	str	r3, [r5, #0]
 800783e:	f7f9 feaa 	bl	8001596 <_fstat>
 8007842:	1c43      	adds	r3, r0, #1
 8007844:	d102      	bne.n	800784c <_fstat_r+0x1c>
 8007846:	682b      	ldr	r3, [r5, #0]
 8007848:	b103      	cbz	r3, 800784c <_fstat_r+0x1c>
 800784a:	6023      	str	r3, [r4, #0]
 800784c:	bd38      	pop	{r3, r4, r5, pc}
 800784e:	bf00      	nop
 8007850:	20000364 	.word	0x20000364

08007854 <_isatty_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	2300      	movs	r3, #0
 8007858:	4d05      	ldr	r5, [pc, #20]	; (8007870 <_isatty_r+0x1c>)
 800785a:	4604      	mov	r4, r0
 800785c:	4608      	mov	r0, r1
 800785e:	602b      	str	r3, [r5, #0]
 8007860:	f7f9 fea8 	bl	80015b4 <_isatty>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d102      	bne.n	800786e <_isatty_r+0x1a>
 8007868:	682b      	ldr	r3, [r5, #0]
 800786a:	b103      	cbz	r3, 800786e <_isatty_r+0x1a>
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	20000364 	.word	0x20000364

08007874 <_raise_r>:
 8007874:	291f      	cmp	r1, #31
 8007876:	b538      	push	{r3, r4, r5, lr}
 8007878:	4604      	mov	r4, r0
 800787a:	460d      	mov	r5, r1
 800787c:	d904      	bls.n	8007888 <_raise_r+0x14>
 800787e:	2316      	movs	r3, #22
 8007880:	6003      	str	r3, [r0, #0]
 8007882:	f04f 30ff 	mov.w	r0, #4294967295
 8007886:	bd38      	pop	{r3, r4, r5, pc}
 8007888:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800788a:	b112      	cbz	r2, 8007892 <_raise_r+0x1e>
 800788c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007890:	b94b      	cbnz	r3, 80078a6 <_raise_r+0x32>
 8007892:	4620      	mov	r0, r4
 8007894:	f000 f830 	bl	80078f8 <_getpid_r>
 8007898:	462a      	mov	r2, r5
 800789a:	4601      	mov	r1, r0
 800789c:	4620      	mov	r0, r4
 800789e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078a2:	f000 b817 	b.w	80078d4 <_kill_r>
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d00a      	beq.n	80078c0 <_raise_r+0x4c>
 80078aa:	1c59      	adds	r1, r3, #1
 80078ac:	d103      	bne.n	80078b6 <_raise_r+0x42>
 80078ae:	2316      	movs	r3, #22
 80078b0:	6003      	str	r3, [r0, #0]
 80078b2:	2001      	movs	r0, #1
 80078b4:	e7e7      	b.n	8007886 <_raise_r+0x12>
 80078b6:	2400      	movs	r4, #0
 80078b8:	4628      	mov	r0, r5
 80078ba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80078be:	4798      	blx	r3
 80078c0:	2000      	movs	r0, #0
 80078c2:	e7e0      	b.n	8007886 <_raise_r+0x12>

080078c4 <raise>:
 80078c4:	4b02      	ldr	r3, [pc, #8]	; (80078d0 <raise+0xc>)
 80078c6:	4601      	mov	r1, r0
 80078c8:	6818      	ldr	r0, [r3, #0]
 80078ca:	f7ff bfd3 	b.w	8007874 <_raise_r>
 80078ce:	bf00      	nop
 80078d0:	2000000c 	.word	0x2000000c

080078d4 <_kill_r>:
 80078d4:	b538      	push	{r3, r4, r5, lr}
 80078d6:	2300      	movs	r3, #0
 80078d8:	4d06      	ldr	r5, [pc, #24]	; (80078f4 <_kill_r+0x20>)
 80078da:	4604      	mov	r4, r0
 80078dc:	4608      	mov	r0, r1
 80078de:	4611      	mov	r1, r2
 80078e0:	602b      	str	r3, [r5, #0]
 80078e2:	f7f9 fdfa 	bl	80014da <_kill>
 80078e6:	1c43      	adds	r3, r0, #1
 80078e8:	d102      	bne.n	80078f0 <_kill_r+0x1c>
 80078ea:	682b      	ldr	r3, [r5, #0]
 80078ec:	b103      	cbz	r3, 80078f0 <_kill_r+0x1c>
 80078ee:	6023      	str	r3, [r4, #0]
 80078f0:	bd38      	pop	{r3, r4, r5, pc}
 80078f2:	bf00      	nop
 80078f4:	20000364 	.word	0x20000364

080078f8 <_getpid_r>:
 80078f8:	f7f9 bde8 	b.w	80014cc <_getpid>

080078fc <_init>:
 80078fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078fe:	bf00      	nop
 8007900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007902:	bc08      	pop	{r3}
 8007904:	469e      	mov	lr, r3
 8007906:	4770      	bx	lr

08007908 <_fini>:
 8007908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790a:	bf00      	nop
 800790c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800790e:	bc08      	pop	{r3}
 8007910:	469e      	mov	lr, r3
 8007912:	4770      	bx	lr
