{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port spi -pg 1 -y 1040 -defaultsOSRD
preplace port utmi_clock_0 -pg 1 -y 890 -defaultsOSRD
preplace port utmi_chrgvbus_0 -pg 1 -y 1590 -defaultsOSRD
preplace port mdio -pg 1 -y 440 -defaultsOSRD
preplace port utmi_iddig_0 -pg 1 -y 1580 -defaultsOSRD
preplace port utmi_dppulldown_0 -pg 1 -y 1530 -defaultsOSRD
preplace port DDR3_0 -pg 1 -y 750 -defaultsOSRD
preplace port utmi_sessend_0 -pg 1 -y 1620 -defaultsOSRD
preplace port utmi_dmpulldown_0 -pg 1 -y 1550 -defaultsOSRD
preplace port utmi_data_0 -pg 1 -y 1390 -defaultsOSRD
preplace port utmi_hostdisc_0 -pg 1 -y 1560 -defaultsOSRD
preplace port utmi_txready_0 -pg 1 -y 1460 -defaultsOSRD
preplace port resetn -pg 1 -y 950 -defaultsOSRD
preplace port utmi_rxvalid_0 -pg 1 -y 1480 -defaultsOSRD
preplace port utmi_suspend_n_0 -pg 1 -y 1630 -defaultsOSRD
preplace port utmi_idpullup_0 -pg 1 -y 1570 -defaultsOSRD
preplace port utmi_termsel_0 -pg 1 -y 1510 -defaultsOSRD
preplace port utmi_txvalid_0 -pg 1 -y 1450 -defaultsOSRD
preplace port mii -pg 1 -y 420 -defaultsOSRD
preplace port uart -pg 1 -y 600 -defaultsOSRD
preplace port utmi_dischrgvbus_0 -pg 1 -y 1610 -defaultsOSRD
preplace port utmi_reset_0 -pg 1 -y 1430 -defaultsOSRD
preplace port utmi_rxactive_0 -pg 1 -y 1500 -defaultsOSRD
preplace port utmi_vbusvalid_0 -pg 1 -y 1600 -defaultsOSRD
preplace port utmi_rxerror_0 -pg 1 -y 1520 -defaultsOSRD
preplace port clk -pg 1 -y 1010 -defaultsOSRD
preplace port ps2_dat -pg 1 -y 1230 -defaultsOSRD
preplace port ps2_clk -pg 1 -y 1250 -defaultsOSRD
preplace portBus utmi_xcvrsel_0 -pg 1 -y 1490 -defaultsOSRD
preplace portBus utmi_opmode_0 -pg 1 -y 1470 -defaultsOSRD
preplace portBus led_rg0 -pg 1 -y 300 -defaultsOSRD
preplace portBus led_rg1 -pg 1 -y 320 -defaultsOSRD
preplace portBus led -pg 1 -y 280 -defaultsOSRD
preplace portBus utmi_linestate_0 -pg 1 -y 1540 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -y 1010 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -y 480 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 8 -y 800 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -y 1340 -defaultsOSRD
preplace inst altera_up_ps2_0 -pg 1 -lvl 8 -y 1250 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -y 470 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -y 470 -defaultsOSRD
preplace inst confreg_0 -pg 1 -lvl 6 -y 290 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 2 -y 960 -defaultsOSRD
preplace inst rst_mig_7series_0_cpu -pg 1 -lvl 3 -y 510 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 8 -y 80 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 7 -y 930 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 260 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -y 610 -defaultsOSRD
preplace inst rst_utmi_clock_0_60M -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 1360 -defaultsOSRD
preplace inst usbh_host_0 -pg 1 -lvl 8 -y 1510 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 880 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -y 80 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 8 -y 1050 -defaultsOSRD
preplace netloc debug_wb_rf_wnum 1 5 2 1600J 180 2130
preplace netloc rst_mig_7series_0_cpu_mb_reset 1 3 1 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 4 1640 1250 NJ 1250 2580J 1170 2920
preplace netloc mig_7series_0_DDR3 1 8 1 NJ
preplace netloc axi_mem_intercon_M01_AXI 1 6 2 2040 600 2570J
preplace netloc clk_in1_0_1 1 0 7 -110 940 160J 1030 NJ 1030 NJ 1030 NJ 1030 1580J 1400 2080J
preplace netloc util_vector_logic_0_Res 1 4 1 1200
preplace netloc axi_quad_spi_0_SPI_0 1 8 1 NJ
preplace netloc axi_smc_M00_AXI 1 6 1 2020
preplace netloc axi_mem_intercon_M04_AXI 1 6 2 2070 770 2520J
preplace netloc utmi_vbusvalid_0_1 1 0 8 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc vio_0_probe_out0 1 1 1 170J
preplace netloc utmi_hostdisc_0_1 1 0 8 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc usbh_host_0_utmi_reset 1 8 1 NJ
preplace netloc axi_mem_intercon_M08_AXI 1 6 2 2030 1240 2540J
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 5 4 1680 570 NJ 570 2570J 530 2920
preplace netloc utmi_linestate_0_1 1 0 8 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc xlconcat_0_dout 1 6 1 2070
preplace netloc usbh_host_0_utmi_xcvrsel 1 8 1 NJ
preplace netloc usbh_host_0_utmi_termsel 1 8 1 NJ
preplace netloc mig_7series_0_mmcm_locked 1 2 7 510 120 NJ 120 NJ 120 NJ 120 2090J 780 2510J 910 2920
preplace netloc utmi_txready_0_1 1 0 8 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc confreg_0_led 1 6 3 2080J 390 2590J 280 NJ
preplace netloc usbh_host_0_utmi_idpullup 1 8 1 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 3 5 NJ 550 1190 550 1620 150 2110 700 2600
preplace netloc utmi_rxerror_0_1 1 0 8 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc usbh_host_0_intr 1 5 4 1660 0 NJ 0 NJ 0 2940
preplace netloc altera_up_ps2_0_ps2_clk 1 8 1 NJ
preplace netloc debug_wb_pc 1 5 2 1580 160 2150J
preplace netloc axi_mem_intercon_M06_AXI 1 6 2 2020 840 2540J
preplace netloc mig_7series_0_ui_addn_clk_0 1 2 7 520 360 NJ 360 1190 360 1610 130 2100 610 2590 920 2930
preplace netloc axi_mem_intercon_M09_AXI 1 5 2 1680 190 2010
preplace netloc usbh_host_0_utmi_suspend_n 1 8 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 7 1 N
preplace netloc axi_uartlite_0_UART 1 8 1 NJ
preplace netloc axi_mem_intercon_M07_AXI 1 6 1 2040
preplace netloc resetn_1 1 0 2 NJ 950 NJ
preplace netloc usbh_host_0_utmi_dmpulldown 1 8 1 NJ
preplace netloc axi_apb_bridge_0_APB_M 1 7 1 2510
preplace netloc axi_ethernetlite_0_MDIO 1 8 1 NJ
preplace netloc axi_mem_intercon_M05_AXI 1 6 2 2150 850 2520J
preplace netloc axi_ethernetlite_0_MII 1 8 1 NJ
preplace netloc rst_utmi_clock_0_60M_peripheral_aresetn 1 5 3 1590 1280 NJ 1280 2510J
preplace netloc utmi_rxvalid_0_1 1 0 8 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc aclk_0_1 1 0 8 NJ 890 NJ 890 NJ 890 NJ 890 1210 830 1600 1260 NJ 1260 2520J
preplace netloc mycpu_top_0_interface_aximm 1 5 2 1630 200 NJ
preplace netloc utmi_iddig_0_1 1 0 8 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc clk_wiz_0_locked 1 7 1 2550
preplace netloc usbh_host_0_utmi_data 1 8 1 NJ
preplace netloc debug_wb_rf_wen 1 5 2 1590 170 2140J
preplace netloc util_vector_logic_1_Res 1 2 1 500
preplace netloc altera_up_ps2_0_irq 1 5 4 1670 1270 NJ 1270 2530J 1330 2920
preplace netloc mig_7series_0_ui_clk 1 5 4 1680 580 2030J 690 NJ 690 2920
preplace netloc axi_uartlite_0_interrupt 1 5 4 1650 -10 NJ -10 NJ -10 2930
preplace netloc axi_mem_intercon_M02_AXI 1 6 2 2060 760 NJ
preplace netloc axi_intc_0_irq 1 4 4 1210 140 NJ 140 2120J 580 2510
preplace netloc clk_wiz_0_clk_out1 1 7 1 2570
preplace netloc clk_wiz_0_clk_out2 1 7 1 2560
preplace netloc utmi_sessend_0_1 1 0 8 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc usbh_host_0_utmi_opmode 1 8 1 NJ
preplace netloc xlconstant_0_dout 1 6 1 2080J
preplace netloc axi_mem_intercon_M03_AXI 1 6 1 2050
preplace netloc utmi_rxactive_0_1 1 0 8 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc ARESETN_1 1 3 3 NJ 530 NJ 530 1580
preplace netloc usbh_host_0_utmi_dischrgvbus 1 8 1 NJ
preplace netloc usbh_host_0_utmi_chrgvbus 1 8 1 NJ
preplace netloc confreg_0_led_rg0 1 6 3 2070J 380 2600J 300 NJ
preplace netloc usbh_host_0_utmi_dppulldown 1 8 1 NJ
preplace netloc usbh_host_0_utmi_txvalid 1 8 1 NJ
preplace netloc confreg_0_led_rg1 1 6 3 2060J 590 2550J 520 2950J
preplace netloc altera_up_ps2_0_ps2_dat 1 8 1 NJ
levelinfo -pg 1 -130 44 350 700 1040 1400 1860 2370 2760 2990 -top -20 -bot 1890
"
}
{
   "da_axi4_cnt":"32",
   "da_board_cnt":"4"
}
