<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BCSA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BCSA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BCSA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BCSA.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCSA.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCSA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BCSA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BCSA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCSA_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BCSA_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCSA_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCSA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BCSA_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCSA_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BCSA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carryselect.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="carryselect.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="carryselect.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ksa_4bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ksa_4bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ksa_4bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ksa_4bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ksa_4bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sel_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sel_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sel_unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sum_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sum_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sum_block.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591632294" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1591632294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591901344" xil_pn:in_ck="-64708061442327619" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1591901344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCSA.v"/>
      <outfile xil_pn:name="BCSA_tb.v"/>
      <outfile xil_pn:name="carryselect.v"/>
      <outfile xil_pn:name="ksa_4bit.v"/>
      <outfile xil_pn:name="ksa_4bit_tb.v"/>
      <outfile xil_pn:name="sel_unit.v"/>
      <outfile xil_pn:name="sum_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1591646337" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3824204670162780133" xil_pn:start_ts="1591646337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591646337" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-919727035957720701" xil_pn:start_ts="1591646337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591646260" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1956578338356461974" xil_pn:start_ts="1591646260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591901350" xil_pn:in_ck="-64708061442327619" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1591901350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCSA.v"/>
      <outfile xil_pn:name="BCSA_tb.v"/>
      <outfile xil_pn:name="carryselect.v"/>
      <outfile xil_pn:name="ksa_4bit.v"/>
      <outfile xil_pn:name="ksa_4bit_tb.v"/>
      <outfile xil_pn:name="sel_unit.v"/>
      <outfile xil_pn:name="sum_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1591901357" xil_pn:in_ck="-64708061442327619" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6742446988869248793" xil_pn:start_ts="1591901350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCSA_tb_beh.prj"/>
      <outfile xil_pn:name="BCSA_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1591901357" xil_pn:in_ck="-1585757514993620110" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1231718086447280132" xil_pn:start_ts="1591901357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCSA_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591984509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2141284875685833646" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1956578338356461974" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7118172461000673072" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591984510" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="304027086296817440" xil_pn:start_ts="1591984510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591989981" xil_pn:in_ck="8769064449996878241" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3187029003136544941" xil_pn:start_ts="1591989953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCSA.lso"/>
      <outfile xil_pn:name="BCSA.ngc"/>
      <outfile xil_pn:name="BCSA.ngr"/>
      <outfile xil_pn:name="BCSA.prj"/>
      <outfile xil_pn:name="BCSA.stx"/>
      <outfile xil_pn:name="BCSA.syr"/>
      <outfile xil_pn:name="BCSA.xst"/>
      <outfile xil_pn:name="BCSA_tb_beh.prj"/>
      <outfile xil_pn:name="BCSA_tb_stx_beh.prj"/>
      <outfile xil_pn:name="BCSA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
