$date
	Thu Jul 24 16:39:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # in [15:0] $end
$var reg 1 $ inc $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 ' in [15:0] $end
$var wire 1 $ inc $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
0&
#15
1"
#20
0"
b11111111 #
b11111111 '
1%
#25
b11111111 !
b11111111 (
1"
#30
0"
0%
#35
1"
#40
0"
1$
#45
b100000000 !
b100000000 (
1"
#50
0"
#55
b100000001 !
b100000001 (
1"
#60
0"
#65
b100000010 !
b100000010 (
1"
#70
0"
0$
#75
1"
#80
b0 !
b0 (
0"
1&
#85
1"
#90
0"
0&
#95
1"
#100
0"
