ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"I2COLED_I2C_MASTER.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.comm	I2COLED_mstrStatus,2,2
  18              		.comm	I2COLED_mstrControl,1,1
  19              		.comm	I2COLED_mstrRdBufPtr,4,4
  20              		.comm	I2COLED_mstrRdBufSize,4,4
  21              		.comm	I2COLED_mstrRdBufIndex,4,4
  22              		.comm	I2COLED_mstrWrBufPtr,4,4
  23              		.comm	I2COLED_mstrWrBufSize,4,4
  24              		.comm	I2COLED_mstrWrBufIndex,4,4
  25              		.comm	I2COLED_mstrWrBufIndexTmp,4,4
  26              		.section	.text.I2COLED_I2CMasterWriteBuf,"ax",%progbits
  27              		.align	2
  28              		.global	I2COLED_I2CMasterWriteBuf
  29              		.code	16
  30              		.thumb_func
  31              		.type	I2COLED_I2CMasterWriteBuf, %function
  32              	I2COLED_I2CMasterWriteBuf:
  33              	.LFB0:
  34              		.file 1 ".\\Generated_Source\\PSoC4\\I2COLED_I2C_MASTER.c"
   1:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * File Name: I2COLED_I2C_MASTER.c
   3:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Version 2.0
   4:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
   5:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Description:
   6:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2C Master mode.
   8:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
   9:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Note:
  10:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  11:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Copyright 2013-2014, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  18:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #include "I2COLED_PVT.h"
  19:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #include "I2COLED_I2C_PVT.h"
  20:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  21:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #if(I2COLED_I2C_MASTER_CONST)
  22:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  23:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /***************************************
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 2


  24:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *      I2C Master Private Vars
  25:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ***************************************/
  26:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  27:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /* Master variables */
  28:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint16 I2COLED_mstrStatus;      /* Master Status byte  */
  29:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint8  I2COLED_mstrControl;     /* Master Control byte */
  30:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  31:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /* Receive buffer variables */
  32:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint8 * I2COLED_mstrRdBufPtr;   /* Pointer to Master Read buffer */
  33:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint32  I2COLED_mstrRdBufSize;  /* Master Read buffer size       */
  34:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint32  I2COLED_mstrRdBufIndex; /* Master Read buffer Index      */
  35:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  36:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /* Transmit buffer variables */
  37:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint8 * I2COLED_mstrWrBufPtr;   /* Pointer to Master Write buffer */
  38:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint32  I2COLED_mstrWrBufSize;  /* Master Write buffer size       */
  39:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint32  I2COLED_mstrWrBufIndex; /* Master Write buffer Index      */
  40:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** volatile uint32  I2COLED_mstrWrBufIndexTmp; /* Master Write buffer Index Tmp */
  41:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  42:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #if (!I2COLED_CY_SCBIP_V0 && \
  43:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_I2C_MULTI_MASTER_SLAVE_CONST && I2COLED_I2C_WAKE_ENABLE_CONST)
  44:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     static void I2COLED_I2CMasterDisableEcAm(void);
  45:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #endif /* (!I2COLED_CY_SCBIP_V0) */
  46:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  47:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  48:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterWriteBuf
  50:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
  51:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  52:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
  53:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Automatically writes an entire buffer of data to a slave device.
  54:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Once the data transfer is initiated by this function, further data transfer
  55:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * is handled by the included ISR.
  56:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Enables the I2C interrupt and clears SCB_ I2C_MSTAT_WR_CMPLT status.
  57:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  58:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
  59:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
  60:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  xferData:  Pointer to buffer of data to be sent.
  61:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  cnt:       Size of buffer to send.
  62:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
  63:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
  64:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *             generating a stop.
  65:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  66:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
  67:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Error status.
  68:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  69:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
  70:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus  - used to store current status of I2C Master.
  71:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state       - used to store current state of software FSM.
  72:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrControl - used to control master end of transaction with
  73:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or without the Stop generation.
  74:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrWrBufPtr - used to store pointer to master write buffer.
  75:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrWrBufIndex - used to current index within master write
  76:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  buffer.
  77:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrWrBufSize - used to store master write buffer size.
  78:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
  79:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterWriteBuf(uint32 slaveAddress, uint8 * wrData, uint32 cnt, uint32 mode)
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 3


  81:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
  35              		.loc 1 81 0
  36              		.cfi_startproc
  37 0000 80B5     		push	{r7, lr}
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 86B0     		sub	sp, sp, #24
  42              		.cfi_def_cfa_offset 32
  43 0004 00AF     		add	r7, sp, #0
  44              		.cfi_def_cfa_register 7
  45 0006 F860     		str	r0, [r7, #12]
  46 0008 B960     		str	r1, [r7, #8]
  47 000a 7A60     		str	r2, [r7, #4]
  48 000c 3B60     		str	r3, [r7]
  82:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
  83:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  84:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
  49              		.loc 1 84 0
  50 000e 0423     		mov	r3, #4
  51 0010 7B61     		str	r3, [r7, #20]
  85:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  86:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(NULL != wrData)  /* Check buffer pointer */
  52              		.loc 1 86 0
  53 0012 BB68     		ldr	r3, [r7, #8]
  54 0014 002B     		cmp	r3, #0
  55 0016 20D0     		beq	.L2
  87:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
  88:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check FSM state and bus before generating Start/ReStart condition */
  89:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_I2C_FSM_IDLE)
  56              		.loc 1 89 0
  57 0018 324B     		ldr	r3, .L10
  58 001a 1B78     		ldrb	r3, [r3]
  59 001c DBB2     		uxtb	r3, r3
  60 001e 102B     		cmp	r3, #16
  61 0020 0CD1     		bne	.L3
  90:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
  91:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_DisableInt();  /* Lock from interruption */
  62              		.loc 1 91 0
  63 0022 0B20     		mov	r0, #11
  64 0024 FFF7FEFF 		bl	CyIntDisable
  92:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
  93:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Check bus state */
  94:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_CHECK_I2C_STATUS(I2COLED_I2C_STATUS_BUS_BUSY) ?
  65              		.loc 1 94 0
  66 0028 2F4B     		ldr	r3, .L10+4
  67 002a 1A68     		ldr	r2, [r3]
  68 002c 0123     		mov	r3, #1
  69 002e 1340     		and	r3, r2
  70 0030 01D0     		beq	.L4
  71              		.loc 1 94 0 is_stmt 0 discriminator 1
  72 0032 0823     		mov	r3, #8
  73 0034 00E0     		b	.L5
  74              	.L4:
  75              		.loc 1 94 0 discriminator 2
  76 0036 0023     		mov	r3, #0
  77              	.L5:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 4


  78              		.loc 1 94 0 discriminator 1
  79 0038 7B61     		str	r3, [r7, #20]
  80 003a 0EE0     		b	.L2
  81              	.L3:
  95:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                             I2COLED_I2C_MSTR_BUS_BUSY : I2COLED_I2C_MSTR_NO_ERROR;
  96:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
  97:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_I2C_FSM_HALT)
  82              		.loc 1 97 0 is_stmt 1
  83 003c 294B     		ldr	r3, .L10
  84 003e 1B78     		ldrb	r3, [r3]
  85 0040 DBB2     		uxtb	r3, r3
  86 0042 602B     		cmp	r3, #96
  87 0044 09D1     		bne	.L2
  98:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
  99:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_mstrStatus &= (uint16) ~I2COLED_I2C_MSTAT_XFER_HALT;
  88              		.loc 1 99 0
  89 0046 294B     		ldr	r3, .L10+8
  90 0048 1B88     		ldrh	r3, [r3]
  91 004a 9BB2     		uxth	r3, r3
  92 004c 0822     		mov	r2, #8
  93 004e 9343     		bic	r3, r2
  94 0050 9AB2     		uxth	r2, r3
  95 0052 264B     		ldr	r3, .L10+8
  96 0054 1A80     		strh	r2, [r3]
 100:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                               errStatus  = I2COLED_I2C_MSTR_NO_ERROR;
  97              		.loc 1 100 0
  98 0056 0023     		mov	r3, #0
  99 0058 7B61     		str	r3, [r7, #20]
 100              	.L2:
 101:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 102:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 103:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 104:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Unexpected FSM state: exit */
 105:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 106:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 107:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 108:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check if master is ready to start  */
 109:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_I2C_MSTR_NO_ERROR == errStatus) /* No error proceed */
 101              		.loc 1 109 0
 102 005a 7B69     		ldr	r3, [r7, #20]
 103 005c 002B     		cmp	r3, #0
 104 005e 38D1     		bne	.L6
 110:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 111:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     #if (!I2COLED_CY_SCBIP_V0 && \
 112:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_I2C_MULTI_MASTER_SLAVE_CONST && I2COLED_I2C_WAKE_ENABLE_CONST)
 113:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2CMasterDisableEcAm();
 114:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     #endif /* (!I2COLED_CY_SCBIP_V0) */
 115:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 116:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Set up write transaction */
 117:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_state = I2COLED_I2C_FSM_MSTR_WR_ADDR;
 105              		.loc 1 117 0
 106 0060 204B     		ldr	r3, .L10
 107 0062 2822     		mov	r2, #40
 108 0064 1A70     		strb	r2, [r3]
 118:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrWrBufIndexTmp = 0u;
 109              		.loc 1 118 0
 110 0066 224B     		ldr	r3, .L10+12
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 5


 111 0068 0022     		mov	r2, #0
 112 006a 1A60     		str	r2, [r3]
 119:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrWrBufIndex    = 0u;
 113              		.loc 1 119 0
 114 006c 214B     		ldr	r3, .L10+16
 115 006e 0022     		mov	r2, #0
 116 0070 1A60     		str	r2, [r3]
 120:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrWrBufSize     = cnt;
 117              		.loc 1 120 0
 118 0072 214B     		ldr	r3, .L10+20
 119 0074 7A68     		ldr	r2, [r7, #4]
 120 0076 1A60     		str	r2, [r3]
 121:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrWrBufPtr      = (volatile uint8 *) wrData;
 121              		.loc 1 121 0
 122 0078 204B     		ldr	r3, .L10+24
 123 007a BA68     		ldr	r2, [r7, #8]
 124 007c 1A60     		str	r2, [r3]
 122:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrControl       = (uint8) mode;
 125              		.loc 1 122 0
 126 007e 3B68     		ldr	r3, [r7]
 127 0080 DAB2     		uxtb	r2, r3
 128 0082 1F4B     		ldr	r3, .L10+28
 129 0084 1A70     		strb	r2, [r3]
 123:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 124:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         slaveAddress = I2COLED_GET_I2C_8BIT_ADDRESS(slaveAddress);
 130              		.loc 1 124 0
 131 0086 FB68     		ldr	r3, [r7, #12]
 132 0088 5A00     		lsl	r2, r3, #1
 133 008a FF23     		mov	r3, #255
 134 008c 1340     		and	r3, r2
 135 008e FB60     		str	r3, [r7, #12]
 125:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 126:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrStatus &= (uint16) ~I2COLED_I2C_MSTAT_WR_CMPLT;
 136              		.loc 1 126 0
 137 0090 164B     		ldr	r3, .L10+8
 138 0092 1B88     		ldrh	r3, [r3]
 139 0094 9BB2     		uxth	r3, r3
 140 0096 0222     		mov	r2, #2
 141 0098 9343     		bic	r3, r2
 142 009a 9AB2     		uxth	r2, r3
 143 009c 134B     		ldr	r3, .L10+8
 144 009e 1A80     		strh	r2, [r3]
 127:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 128:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_ALL);
 145              		.loc 1 128 0
 146 00a0 184B     		ldr	r3, .L10+32
 147 00a2 194A     		ldr	r2, .L10+36
 148 00a4 1A60     		str	r2, [r3]
 129:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearTxInterruptSource(I2COLED_INTR_TX_UNDERFLOW);
 149              		.loc 1 129 0
 150 00a6 194B     		ldr	r3, .L10+40
 151 00a8 4022     		mov	r2, #64
 152 00aa 1A60     		str	r2, [r3]
 130:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* The TX and RX FIFO have to be EMPTY */
 131:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 132:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Generate Start or ReStart */
 133:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_I2C_MODE_RESTART(mode))
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 6


 153              		.loc 1 133 0
 154 00ac 3A68     		ldr	r2, [r7]
 155 00ae 0123     		mov	r3, #1
 156 00b0 1340     		and	r3, r2
 157 00b2 05D0     		beq	.L7
 134:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 135:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MASTER_GENERATE_RESTART;
 158              		.loc 1 135 0
 159 00b4 FFF7FEFF 		bl	I2COLED_I2CReStartGeneration
 136:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_TX_FIFO_WR_REG = slaveAddress;
 160              		.loc 1 136 0
 161 00b8 154B     		ldr	r3, .L10+44
 162 00ba FA68     		ldr	r2, [r7, #12]
 163 00bc 1A60     		str	r2, [r3]
 164 00be 05E0     		b	.L8
 165              	.L7:
 137:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 138:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 139:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 140:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_TX_FIFO_WR_REG = slaveAddress;
 166              		.loc 1 140 0
 167 00c0 134B     		ldr	r3, .L10+44
 168 00c2 FA68     		ldr	r2, [r7, #12]
 169 00c4 1A60     		str	r2, [r3]
 141:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MASTER_GENERATE_START;
 170              		.loc 1 141 0
 171 00c6 134B     		ldr	r3, .L10+48
 172 00c8 0222     		mov	r2, #2
 173 00ca 1A60     		str	r2, [r3]
 174              	.L8:
 142:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 143:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 144:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****          /* Catch when address is sent */
 145:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_SetTxInterruptMode(I2COLED_INTR_TX_UNDERFLOW);
 175              		.loc 1 145 0
 176 00cc 124B     		ldr	r3, .L10+52
 177 00ce 4022     		mov	r2, #64
 178 00d0 1A60     		str	r2, [r3]
 179              	.L6:
 146:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 147:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 148:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
 180              		.loc 1 148 0
 181 00d2 0B20     		mov	r0, #11
 182 00d4 FFF7FEFF 		bl	CyIntEnable
 149:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 150:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
 183              		.loc 1 150 0
 184 00d8 7B69     		ldr	r3, [r7, #20]
 151:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 185              		.loc 1 151 0
 186 00da 181C     		mov	r0, r3
 187 00dc BD46     		mov	sp, r7
 188 00de 06B0     		add	sp, sp, #24
 189              		@ sp needed
 190 00e0 80BD     		pop	{r7, pc}
 191              	.L11:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 7


 192 00e2 C046     		.align	2
 193              	.L10:
 194 00e4 00000000 		.word	I2COLED_state
 195 00e8 64000740 		.word	1074200676
 196 00ec 00000000 		.word	I2COLED_mstrStatus
 197 00f0 00000000 		.word	I2COLED_mstrWrBufIndexTmp
 198 00f4 00000000 		.word	I2COLED_mstrWrBufIndex
 199 00f8 00000000 		.word	I2COLED_mstrWrBufSize
 200 00fc 00000000 		.word	I2COLED_mstrWrBufPtr
 201 0100 00000000 		.word	I2COLED_mstrControl
 202 0104 000F0740 		.word	1074204416
 203 0108 17030000 		.word	791
 204 010c 800F0740 		.word	1074204544
 205 0110 40020740 		.word	1074201152
 206 0114 68000740 		.word	1074200680
 207 0118 880F0740 		.word	1074204552
 208              		.cfi_endproc
 209              	.LFE0:
 210              		.size	I2COLED_I2CMasterWriteBuf, .-I2COLED_I2CMasterWriteBuf
 211              		.section	.text.I2COLED_I2CMasterReadBuf,"ax",%progbits
 212              		.align	2
 213              		.global	I2COLED_I2CMasterReadBuf
 214              		.code	16
 215              		.thumb_func
 216              		.type	I2COLED_I2CMasterReadBuf, %function
 217              	I2COLED_I2CMasterReadBuf:
 218              	.LFB1:
 152:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 153:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 154:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 155:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterReadBuf
 156:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 157:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 158:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 159:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Automatically reads an entire buffer of data from a slave device.
 160:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Once the data transfer is initiated by this function, further data transfer
 161:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  is handled by the included ISR.
 162:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Enables the I2C interrupt and clears SCB_ I2C_MSTAT_RD_CMPLT status.
 163:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 164:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 165:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
 166:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  xferData:  Pointer to buffer where to put data from slave.
 167:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  cnt:       Size of buffer to read.
 168:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
 169:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
 170:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *             generating a stop.
 171:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 172:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 173:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Error status.
 174:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 175:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 176:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus  - used to store current status of I2C Master.
 177:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state       - used to store current state of software FSM.
 178:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrControl - used to control master end of transaction with
 179:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or without the Stop generation.
 180:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufPtr - used to store pointer to master write buffer.
 181:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufIndex - used to current index within master write
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 8


 182:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  buffer.
 183:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufSize - used to store master write buffer size.
 184:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 185:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 186:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterReadBuf(uint32 slaveAddress, uint8 * rdData, uint32 cnt, uint32 mode)
 187:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 219              		.loc 1 187 0
 220              		.cfi_startproc
 221 0000 80B5     		push	{r7, lr}
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 7, -8
 224              		.cfi_offset 14, -4
 225 0002 86B0     		sub	sp, sp, #24
 226              		.cfi_def_cfa_offset 32
 227 0004 00AF     		add	r7, sp, #0
 228              		.cfi_def_cfa_register 7
 229 0006 F860     		str	r0, [r7, #12]
 230 0008 B960     		str	r1, [r7, #8]
 231 000a 7A60     		str	r2, [r7, #4]
 232 000c 3B60     		str	r3, [r7]
 188:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
 189:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 190:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
 233              		.loc 1 190 0
 234 000e 0423     		mov	r3, #4
 235 0010 7B61     		str	r3, [r7, #20]
 191:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 192:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(NULL != rdData)
 236              		.loc 1 192 0
 237 0012 BB68     		ldr	r3, [r7, #8]
 238 0014 002B     		cmp	r3, #0
 239 0016 20D0     		beq	.L13
 193:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 194:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check FSM state and bus before generating Start/ReStart condition */
 195:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_I2C_FSM_IDLE)
 240              		.loc 1 195 0
 241 0018 374B     		ldr	r3, .L22
 242 001a 1B78     		ldrb	r3, [r3]
 243 001c DBB2     		uxtb	r3, r3
 244 001e 102B     		cmp	r3, #16
 245 0020 0CD1     		bne	.L14
 196:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 197:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_DisableInt();  /* Lock from interruption */
 246              		.loc 1 197 0
 247 0022 0B20     		mov	r0, #11
 248 0024 FFF7FEFF 		bl	CyIntDisable
 198:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 199:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Check bus state */
 200:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_CHECK_I2C_STATUS(I2COLED_I2C_STATUS_BUS_BUSY) ?
 249              		.loc 1 200 0
 250 0028 344B     		ldr	r3, .L22+4
 251 002a 1A68     		ldr	r2, [r3]
 252 002c 0123     		mov	r3, #1
 253 002e 1340     		and	r3, r2
 254 0030 01D0     		beq	.L15
 255              		.loc 1 200 0 is_stmt 0 discriminator 1
 256 0032 0823     		mov	r3, #8
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 9


 257 0034 00E0     		b	.L16
 258              	.L15:
 259              		.loc 1 200 0 discriminator 2
 260 0036 0023     		mov	r3, #0
 261              	.L16:
 262              		.loc 1 200 0 discriminator 1
 263 0038 7B61     		str	r3, [r7, #20]
 264 003a 0EE0     		b	.L13
 265              	.L14:
 201:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                             I2COLED_I2C_MSTR_BUS_BUSY : I2COLED_I2C_MSTR_NO_ERROR;
 202:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 203:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_I2C_FSM_HALT)
 266              		.loc 1 203 0 is_stmt 1
 267 003c 2E4B     		ldr	r3, .L22
 268 003e 1B78     		ldrb	r3, [r3]
 269 0040 DBB2     		uxtb	r3, r3
 270 0042 602B     		cmp	r3, #96
 271 0044 09D1     		bne	.L13
 204:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 205:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_mstrStatus &= (uint16) ~I2COLED_I2C_MSTAT_XFER_HALT;
 272              		.loc 1 205 0
 273 0046 2E4B     		ldr	r3, .L22+8
 274 0048 1B88     		ldrh	r3, [r3]
 275 004a 9BB2     		uxth	r3, r3
 276 004c 0822     		mov	r2, #8
 277 004e 9343     		bic	r3, r2
 278 0050 9AB2     		uxth	r2, r3
 279 0052 2B4B     		ldr	r3, .L22+8
 280 0054 1A80     		strh	r2, [r3]
 206:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                               errStatus  =  I2COLED_I2C_MSTR_NO_ERROR;
 281              		.loc 1 206 0
 282 0056 0023     		mov	r3, #0
 283 0058 7B61     		str	r3, [r7, #20]
 284              	.L13:
 207:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 208:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 209:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 210:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Unexpected FSM state: exit */
 211:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 212:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 213:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 214:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check master ready to proceed */
 215:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_I2C_MSTR_NO_ERROR == errStatus) /* No error proceed */
 285              		.loc 1 215 0
 286 005a 7B69     		ldr	r3, [r7, #20]
 287 005c 002B     		cmp	r3, #0
 288 005e 43D1     		bne	.L17
 216:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 217:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         #if (!I2COLED_CY_SCBIP_V0 && \
 218:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_I2C_MULTI_MASTER_SLAVE_CONST && I2COLED_I2C_WAKE_ENABLE_CONST)
 219:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2CMasterDisableEcAm();
 220:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         #endif /* (!I2COLED_CY_SCBIP_V0) */
 221:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 222:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Set up read transaction */
 223:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_state = I2COLED_I2C_FSM_MSTR_RD_ADDR;
 289              		.loc 1 223 0
 290 0060 254B     		ldr	r3, .L22
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 10


 291 0062 2922     		mov	r2, #41
 292 0064 1A70     		strb	r2, [r3]
 224:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrRdBufIndex = 0u;
 293              		.loc 1 224 0
 294 0066 274B     		ldr	r3, .L22+12
 295 0068 0022     		mov	r2, #0
 296 006a 1A60     		str	r2, [r3]
 225:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrRdBufSize  = cnt;
 297              		.loc 1 225 0
 298 006c 264B     		ldr	r3, .L22+16
 299 006e 7A68     		ldr	r2, [r7, #4]
 300 0070 1A60     		str	r2, [r3]
 226:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrRdBufPtr   = (volatile uint8 *) rdData;
 301              		.loc 1 226 0
 302 0072 264B     		ldr	r3, .L22+20
 303 0074 BA68     		ldr	r2, [r7, #8]
 304 0076 1A60     		str	r2, [r3]
 227:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrControl    = (uint8) mode;
 305              		.loc 1 227 0
 306 0078 3B68     		ldr	r3, [r7]
 307 007a DAB2     		uxtb	r2, r3
 308 007c 244B     		ldr	r3, .L22+24
 309 007e 1A70     		strb	r2, [r3]
 228:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 229:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         slaveAddress = (I2COLED_GET_I2C_8BIT_ADDRESS(slaveAddress) | I2COLED_I2C_READ_FLAG);
 310              		.loc 1 229 0
 311 0080 FB68     		ldr	r3, [r7, #12]
 312 0082 5A00     		lsl	r2, r3, #1
 313 0084 FF23     		mov	r3, #255
 314 0086 1340     		and	r3, r2
 315 0088 0122     		mov	r2, #1
 316 008a 1343     		orr	r3, r2
 317 008c FB60     		str	r3, [r7, #12]
 230:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 231:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_mstrStatus &= (uint16) ~I2COLED_I2C_MSTAT_RD_CMPLT;
 318              		.loc 1 231 0
 319 008e 1C4B     		ldr	r3, .L22+8
 320 0090 1B88     		ldrh	r3, [r3]
 321 0092 9BB2     		uxth	r3, r3
 322 0094 0122     		mov	r2, #1
 323 0096 9343     		bic	r3, r2
 324 0098 9AB2     		uxth	r2, r3
 325 009a 194B     		ldr	r3, .L22+8
 326 009c 1A80     		strh	r2, [r3]
 232:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 233:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_ALL);
 327              		.loc 1 233 0
 328 009e 1D4B     		ldr	r3, .L22+28
 329 00a0 1D4A     		ldr	r2, .L22+32
 330 00a2 1A60     		str	r2, [r3]
 234:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 235:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* TX and RX FIFO have to be EMPTY */
 236:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 237:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Generate Start or ReStart */
 238:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_I2C_MODE_RESTART(mode))
 331              		.loc 1 238 0
 332 00a4 3A68     		ldr	r2, [r7]
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 11


 333 00a6 0123     		mov	r3, #1
 334 00a8 1340     		and	r3, r2
 335 00aa 05D0     		beq	.L18
 239:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 240:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MASTER_GENERATE_RESTART;
 336              		.loc 1 240 0
 337 00ac FFF7FEFF 		bl	I2COLED_I2CReStartGeneration
 241:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_TX_FIFO_WR_REG = (slaveAddress);
 338              		.loc 1 241 0
 339 00b0 1A4B     		ldr	r3, .L22+36
 340 00b2 FA68     		ldr	r2, [r7, #12]
 341 00b4 1A60     		str	r2, [r3]
 342 00b6 05E0     		b	.L19
 343              	.L18:
 242:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 243:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 244:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 245:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_TX_FIFO_WR_REG = (slaveAddress);
 344              		.loc 1 245 0
 345 00b8 184B     		ldr	r3, .L22+36
 346 00ba FA68     		ldr	r2, [r7, #12]
 347 00bc 1A60     		str	r2, [r3]
 246:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MASTER_GENERATE_START;
 348              		.loc 1 246 0
 349 00be 184B     		ldr	r3, .L22+40
 350 00c0 0222     		mov	r2, #2
 351 00c2 1A60     		str	r2, [r3]
 352              	.L19:
 247:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 248:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 249:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Prepare reading */
 250:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_mstrRdBufSize < I2COLED_I2C_FIFO_SIZE) /* Reading byte-by-byte */
 353              		.loc 1 250 0
 354 00c4 104B     		ldr	r3, .L22+16
 355 00c6 1B68     		ldr	r3, [r3]
 356 00c8 072B     		cmp	r3, #7
 357 00ca 03D8     		bhi	.L20
 251:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 252:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SetRxInterruptMode(I2COLED_INTR_RX_NOT_EMPTY);
 358              		.loc 1 252 0
 359 00cc 154B     		ldr	r3, .L22+44
 360 00ce 0422     		mov	r2, #4
 361 00d0 1A60     		str	r2, [r3]
 362 00d2 09E0     		b	.L17
 363              	.L20:
 253:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 254:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else /* Receive RX FIFO chunks */
 255:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 256:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_ENABLE_MASTER_AUTO_DATA_ACK;
 364              		.loc 1 256 0
 365 00d4 144B     		ldr	r3, .L22+48
 366 00d6 144A     		ldr	r2, .L22+48
 367 00d8 1268     		ldr	r2, [r2]
 368 00da 8021     		mov	r1, #128
 369 00dc 4900     		lsl	r1, r1, #1
 370 00de 0A43     		orr	r2, r1
 371 00e0 1A60     		str	r2, [r3]
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 12


 257:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SetRxInterruptMode(I2COLED_INTR_RX_FULL);
 372              		.loc 1 257 0
 373 00e2 104B     		ldr	r3, .L22+44
 374 00e4 0822     		mov	r2, #8
 375 00e6 1A60     		str	r2, [r3]
 376              	.L17:
 258:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 259:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 260:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 261:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
 377              		.loc 1 261 0
 378 00e8 0B20     		mov	r0, #11
 379 00ea FFF7FEFF 		bl	CyIntEnable
 262:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 263:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
 380              		.loc 1 263 0
 381 00ee 7B69     		ldr	r3, [r7, #20]
 264:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 382              		.loc 1 264 0
 383 00f0 181C     		mov	r0, r3
 384 00f2 BD46     		mov	sp, r7
 385 00f4 06B0     		add	sp, sp, #24
 386              		@ sp needed
 387 00f6 80BD     		pop	{r7, pc}
 388              	.L23:
 389              		.align	2
 390              	.L22:
 391 00f8 00000000 		.word	I2COLED_state
 392 00fc 64000740 		.word	1074200676
 393 0100 00000000 		.word	I2COLED_mstrStatus
 394 0104 00000000 		.word	I2COLED_mstrRdBufIndex
 395 0108 00000000 		.word	I2COLED_mstrRdBufSize
 396 010c 00000000 		.word	I2COLED_mstrRdBufPtr
 397 0110 00000000 		.word	I2COLED_mstrControl
 398 0114 000F0740 		.word	1074204416
 399 0118 17030000 		.word	791
 400 011c 40020740 		.word	1074201152
 401 0120 68000740 		.word	1074200680
 402 0124 C80F0740 		.word	1074204616
 403 0128 60000740 		.word	1074200672
 404              		.cfi_endproc
 405              	.LFE1:
 406              		.size	I2COLED_I2CMasterReadBuf, .-I2COLED_I2CMasterReadBuf
 407              		.section	.text.I2COLED_I2CMasterSendStart,"ax",%progbits
 408              		.align	2
 409              		.global	I2COLED_I2CMasterSendStart
 410              		.code	16
 411              		.thumb_func
 412              		.type	I2COLED_I2CMasterSendStart, %function
 413              	I2COLED_I2CMasterSendStart:
 414              	.LFB2:
 265:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 266:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 267:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 268:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterSendStart
 269:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 270:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 13


 271:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 272:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Generates Start condition and sends slave address with read/write bit.
 273:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Disables the I2C interrupt.
 274:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function is blocking and does not return until start condition and
 275:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  address byte are sent and ACK/NACK response is received or errors occurred.
 276:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 277:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 278:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  slaveAddress: Right justified 7-bit Slave address (valid range 8 to 120).
 279:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  bitRnW:       Direction of the following transfer. It is defined by
 280:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *                read/write bit within address byte.
 281:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 282:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 283:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Erorr status.
 284:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 285:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 286:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state - used to store current state of software FSM.
 287:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 288:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 289:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterSendStart(uint32 slaveAddress, uint32 bitRnW)
 290:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 415              		.loc 1 290 0
 416              		.cfi_startproc
 417 0000 80B5     		push	{r7, lr}
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 7, -8
 420              		.cfi_offset 14, -4
 421 0002 84B0     		sub	sp, sp, #16
 422              		.cfi_def_cfa_offset 24
 423 0004 00AF     		add	r7, sp, #0
 424              		.cfi_def_cfa_register 7
 425 0006 7860     		str	r0, [r7, #4]
 426 0008 3960     		str	r1, [r7]
 291:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32  resetIp;
 292:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
 293:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 294:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     resetIp   = 0u;
 427              		.loc 1 294 0
 428 000a 0023     		mov	r3, #0
 429 000c FB60     		str	r3, [r7, #12]
 295:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
 430              		.loc 1 295 0
 431 000e 0423     		mov	r3, #4
 432 0010 BB60     		str	r3, [r7, #8]
 296:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 297:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check FSM state before generating Start condition */
 298:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_CHECK_I2C_FSM_IDLE)
 433              		.loc 1 298 0
 434 0012 384B     		ldr	r3, .L35
 435 0014 1B78     		ldrb	r3, [r3]
 436 0016 DBB2     		uxtb	r3, r3
 437 0018 102B     		cmp	r3, #16
 438 001a 66D1     		bne	.L25
 299:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 300:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* If bus is free, generate Start condition */
 301:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_I2C_STATUS(I2COLED_I2C_STATUS_BUS_BUSY))
 439              		.loc 1 301 0
 440 001c 364B     		ldr	r3, .L35+4
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 14


 441 001e 1A68     		ldr	r2, [r3]
 442 0020 0123     		mov	r3, #1
 443 0022 1340     		and	r3, r2
 444 0024 02D0     		beq	.L26
 302:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 303:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_I2C_MSTR_BUS_BUSY;
 445              		.loc 1 303 0
 446 0026 0823     		mov	r3, #8
 447 0028 BB60     		str	r3, [r7, #8]
 448 002a 5EE0     		b	.L25
 449              	.L26:
 304:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 305:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 306:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 307:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_DisableInt();  /* Lock from interruption */
 450              		.loc 1 307 0
 451 002c 0B20     		mov	r0, #11
 452 002e FFF7FEFF 		bl	CyIntDisable
 308:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 309:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         #if (!I2COLED_CY_SCBIP_V0 && \
 310:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MULTI_MASTER_SLAVE_CONST && I2COLED_I2C_WAKE_ENABLE_CONST)
 311:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2CMasterDisableEcAm();
 312:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         #endif /* (!I2COLED_CY_SCBIP_V0) */
 313:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 314:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             slaveAddress = I2COLED_GET_I2C_8BIT_ADDRESS(slaveAddress);
 453              		.loc 1 314 0
 454 0032 7B68     		ldr	r3, [r7, #4]
 455 0034 5A00     		lsl	r2, r3, #1
 456 0036 FF23     		mov	r3, #255
 457 0038 1340     		and	r3, r2
 458 003a 7B60     		str	r3, [r7, #4]
 315:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 316:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             if(0u == bitRnW) /* Write direction */
 459              		.loc 1 316 0
 460 003c 3B68     		ldr	r3, [r7]
 461 003e 002B     		cmp	r3, #0
 462 0040 03D1     		bne	.L27
 317:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 318:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_state = I2COLED_I2C_FSM_MSTR_WR_DATA;
 463              		.loc 1 318 0
 464 0042 2C4B     		ldr	r3, .L35
 465 0044 2422     		mov	r2, #36
 466 0046 1A70     		strb	r2, [r3]
 467 0048 06E0     		b	.L28
 468              	.L27:
 319:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 320:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             else /* Read direction */
 321:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 322:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_state = I2COLED_I2C_FSM_MSTR_RD_DATA;
 469              		.loc 1 322 0
 470 004a 2A4B     		ldr	r3, .L35
 471 004c 2522     		mov	r2, #37
 472 004e 1A70     		strb	r2, [r3]
 323:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          slaveAddress |= I2COLED_I2C_READ_FLAG;
 473              		.loc 1 323 0
 474 0050 7B68     		ldr	r3, [r7, #4]
 475 0052 0122     		mov	r2, #1
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 15


 476 0054 1343     		orr	r3, r2
 477 0056 7B60     		str	r3, [r7, #4]
 478              	.L28:
 324:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 325:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 326:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* TX and RX FIFO have to be EMPTY */
 327:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 328:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_TX_FIFO_WR_REG = slaveAddress; /* Put address in TX FIFO */
 479              		.loc 1 328 0
 480 0058 284B     		ldr	r3, .L35+8
 481 005a 7A68     		ldr	r2, [r7, #4]
 482 005c 1A60     		str	r2, [r3]
 329:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_ALL);
 483              		.loc 1 329 0
 484 005e 284B     		ldr	r3, .L35+12
 485 0060 284A     		ldr	r2, .L35+16
 486 0062 1A60     		str	r2, [r3]
 330:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 331:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_I2C_MASTER_GENERATE_START;
 487              		.loc 1 331 0
 488 0064 284B     		ldr	r3, .L35+20
 489 0066 0222     		mov	r2, #2
 490 0068 1A60     		str	r2, [r3]
 332:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 333:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 334:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             while(!I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK      |
 491              		.loc 1 334 0
 492 006a C046     		mov	r8, r8
 493              	.L29:
 494              		.loc 1 334 0 is_stmt 0 discriminator 1
 495 006c 244B     		ldr	r3, .L35+12
 496 006e 1A68     		ldr	r2, [r3]
 497 0070 0823     		mov	r3, #8
 498 0072 FF33     		add	r3, r3, #255
 499 0074 1340     		and	r3, r2
 500 0076 F9D0     		beq	.L29
 335:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                       I2COLED_INTR_MASTER_I2C_NACK     |
 336:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                       I2COLED_INTR_MASTER_I2C_ARB_LOST |
 337:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                       I2COLED_INTR_MASTER_I2C_BUS_ERROR))
 338:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 339:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 /*
 340:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 * Write: wait until address has been transferred
 341:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 * Read : wait until address has been transferred, data byte is going to RX FIFO as 
 342:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 */
 343:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 344:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 345:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Check the results of the address phase */
 346:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK))
 501              		.loc 1 346 0 is_stmt 1
 502 0078 214B     		ldr	r3, .L35+12
 503 007a 1A68     		ldr	r2, [r3]
 504 007c 0423     		mov	r3, #4
 505 007e 1340     		and	r3, r2
 506 0080 02D0     		beq	.L30
 347:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 348:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 errStatus = I2COLED_I2C_MSTR_NO_ERROR;
 507              		.loc 1 348 0
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 16


 508 0082 0023     		mov	r3, #0
 509 0084 BB60     		str	r3, [r7, #8]
 510 0086 1CE0     		b	.L31
 511              	.L30:
 349:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 350:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_NACK))
 512              		.loc 1 350 0
 513 0088 1D4B     		ldr	r3, .L35+12
 514 008a 1A68     		ldr	r2, [r3]
 515 008c 0223     		mov	r3, #2
 516 008e 1340     		and	r3, r2
 517 0090 02D0     		beq	.L32
 351:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 352:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 errStatus = I2COLED_I2C_MSTR_ERR_LB_NAK;
 518              		.loc 1 352 0
 519 0092 0223     		mov	r3, #2
 520 0094 BB60     		str	r3, [r7, #8]
 521 0096 14E0     		b	.L31
 522              	.L32:
 353:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 354:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ARB_LOST))
 523              		.loc 1 354 0
 524 0098 194B     		ldr	r3, .L35+12
 525 009a 1A68     		ldr	r2, [r3]
 526 009c 0123     		mov	r3, #1
 527 009e 1340     		and	r3, r2
 528 00a0 07D0     		beq	.L33
 355:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 356:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_state = I2COLED_I2C_FSM_IDLE;
 529              		.loc 1 356 0
 530 00a2 144B     		ldr	r3, .L35
 531 00a4 1022     		mov	r2, #16
 532 00a6 1A70     		strb	r2, [r3]
 357:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                              errStatus = I2COLED_I2C_MSTR_ERR_ARB_LOST;
 533              		.loc 1 357 0
 534 00a8 0123     		mov	r3, #1
 535 00aa BB60     		str	r3, [r7, #8]
 358:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                              resetIp   = I2COLED_I2C_RESET_ERROR;
 536              		.loc 1 358 0
 537 00ac 0123     		mov	r3, #1
 538 00ae FB60     		str	r3, [r7, #12]
 539 00b0 07E0     		b	.L31
 540              	.L33:
 359:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 360:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             else /* I2COLED_INTR_MASTER_I2C_BUS_ERROR set is else condition */
 361:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 362:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_state = I2COLED_I2C_FSM_IDLE;
 541              		.loc 1 362 0
 542 00b2 104B     		ldr	r3, .L35
 543 00b4 1022     		mov	r2, #16
 544 00b6 1A70     		strb	r2, [r3]
 363:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                              errStatus = I2COLED_I2C_MSTR_ERR_BUS_ERR;
 545              		.loc 1 363 0
 546 00b8 8023     		mov	r3, #128
 547 00ba 5B00     		lsl	r3, r3, #1
 548 00bc BB60     		str	r3, [r7, #8]
 364:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                              resetIp   = I2COLED_I2C_RESET_ERROR;
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 17


 549              		.loc 1 364 0
 550 00be 0123     		mov	r3, #1
 551 00c0 FB60     		str	r3, [r7, #12]
 552              	.L31:
 365:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 366:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 367:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_I2C_ACK      |
 553              		.loc 1 367 0
 554 00c2 0F4B     		ldr	r3, .L35+12
 555 00c4 0822     		mov	r2, #8
 556 00c6 FF32     		add	r2, r2, #255
 557 00c8 1A60     		str	r2, [r3]
 368:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                         I2COLED_INTR_MASTER_I2C_NACK     |
 369:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                         I2COLED_INTR_MASTER_I2C_ARB_LOST |
 370:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                         I2COLED_INTR_MASTER_I2C_BUS_ERROR);
 371:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 372:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Reset block in case of: LOST_ARB or BUS_ERR */
 373:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             if(0u != resetIp)
 558              		.loc 1 373 0
 559 00ca FB68     		ldr	r3, [r7, #12]
 560 00cc 002B     		cmp	r3, #0
 561 00ce 0CD0     		beq	.L25
 374:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 375:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_SCB_SW_RESET;
 562              		.loc 1 375 0
 563 00d0 0E4B     		ldr	r3, .L35+24
 564 00d2 0E4A     		ldr	r2, .L35+24
 565 00d4 1268     		ldr	r2, [r2]
 566 00d6 5200     		lsl	r2, r2, #1
 567 00d8 5208     		lsr	r2, r2, #1
 568 00da 1A60     		str	r2, [r3]
 569 00dc 0B4B     		ldr	r3, .L35+24
 570 00de 0B4A     		ldr	r2, .L35+24
 571 00e0 1268     		ldr	r2, [r2]
 572 00e2 8021     		mov	r1, #128
 573 00e4 0906     		lsl	r1, r1, #24
 574 00e6 0A43     		orr	r2, r1
 575 00e8 1A60     		str	r2, [r3]
 576              	.L25:
 376:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 377:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 378:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 379:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 380:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
 577              		.loc 1 380 0
 578 00ea BB68     		ldr	r3, [r7, #8]
 381:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 579              		.loc 1 381 0
 580 00ec 181C     		mov	r0, r3
 581 00ee BD46     		mov	sp, r7
 582 00f0 04B0     		add	sp, sp, #16
 583              		@ sp needed
 584 00f2 80BD     		pop	{r7, pc}
 585              	.L36:
 586              		.align	2
 587              	.L35:
 588 00f4 00000000 		.word	I2COLED_state
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 18


 589 00f8 64000740 		.word	1074200676
 590 00fc 40020740 		.word	1074201152
 591 0100 000F0740 		.word	1074204416
 592 0104 17030000 		.word	791
 593 0108 68000740 		.word	1074200680
 594 010c 00000740 		.word	1074200576
 595              		.cfi_endproc
 596              	.LFE2:
 597              		.size	I2COLED_I2CMasterSendStart, .-I2COLED_I2CMasterSendStart
 598              		.section	.text.I2COLED_I2CMasterSendRestart,"ax",%progbits
 599              		.align	2
 600              		.global	I2COLED_I2CMasterSendRestart
 601              		.code	16
 602              		.thumb_func
 603              		.type	I2COLED_I2CMasterSendRestart, %function
 604              	I2COLED_I2CMasterSendRestart:
 605              	.LFB3:
 382:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 383:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 384:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 385:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterSendRestart
 386:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 387:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 388:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 389:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Generates Restart condition and sends slave address with read/write bit.
 390:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function is blocking and does not return until start condition and
 391:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  address are sent and ACK/NACK response is received or errors occurred.
 392:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 393:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 394:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  slaveAddress: Right justified 7-bit Slave address (valid range 8 to 120).
 395:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  bitRnW:       Direction of the following transfer. It is defined by
 396:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *                read/write bit within address byte.
 397:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 398:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 399:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Error status
 400:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 401:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 402:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 403:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state - used to store current state of software FSM.
 404:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 405:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 406:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterSendRestart(uint32 slaveAddress, uint32 bitRnW)
 407:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 606              		.loc 1 407 0
 607              		.cfi_startproc
 608 0000 80B5     		push	{r7, lr}
 609              		.cfi_def_cfa_offset 8
 610              		.cfi_offset 7, -8
 611              		.cfi_offset 14, -4
 612 0002 84B0     		sub	sp, sp, #16
 613              		.cfi_def_cfa_offset 24
 614 0004 00AF     		add	r7, sp, #0
 615              		.cfi_def_cfa_register 7
 616 0006 7860     		str	r0, [r7, #4]
 617 0008 3960     		str	r1, [r7]
 408:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 resetIp;
 409:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 19


 410:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 411:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     resetIp   = 0u;
 618              		.loc 1 411 0
 619 000a 0023     		mov	r3, #0
 620 000c FB60     		str	r3, [r7, #12]
 412:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
 621              		.loc 1 412 0
 622 000e 0423     		mov	r3, #4
 623 0010 BB60     		str	r3, [r7, #8]
 413:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 414:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check FSM state before generating ReStart condition */
 415:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_CHECK_I2C_MASTER_ACTIVE)
 624              		.loc 1 415 0
 625 0012 374B     		ldr	r3, .L48
 626 0014 1B78     		ldrb	r3, [r3]
 627 0016 DAB2     		uxtb	r2, r3
 628 0018 2023     		mov	r3, #32
 629 001a 1340     		and	r3, r2
 630 001c DBB2     		uxtb	r3, r3
 631 001e 002B     		cmp	r3, #0
 632 0020 60D0     		beq	.L38
 416:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 417:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         slaveAddress = I2COLED_GET_I2C_8BIT_ADDRESS(slaveAddress);
 633              		.loc 1 417 0
 634 0022 7B68     		ldr	r3, [r7, #4]
 635 0024 5A00     		lsl	r2, r3, #1
 636 0026 FF23     		mov	r3, #255
 637 0028 1340     		and	r3, r2
 638 002a 7B60     		str	r3, [r7, #4]
 418:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 419:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(0u == bitRnW) /* Write direction */
 639              		.loc 1 419 0
 640 002c 3B68     		ldr	r3, [r7]
 641 002e 002B     		cmp	r3, #0
 642 0030 03D1     		bne	.L39
 420:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 421:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_MSTR_WR_DATA;
 643              		.loc 1 421 0
 644 0032 2F4B     		ldr	r3, .L48
 645 0034 2422     		mov	r2, #36
 646 0036 1A70     		strb	r2, [r3]
 647 0038 06E0     		b	.L40
 648              	.L39:
 422:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 423:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else  /* Read direction */
 424:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 425:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state  = I2COLED_I2C_FSM_MSTR_RD_DATA;
 649              		.loc 1 425 0
 650 003a 2D4B     		ldr	r3, .L48
 651 003c 2522     		mov	r2, #37
 652 003e 1A70     		strb	r2, [r3]
 426:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                       slaveAddress |= I2COLED_I2C_READ_FLAG;
 653              		.loc 1 426 0
 654 0040 7B68     		ldr	r3, [r7, #4]
 655 0042 0122     		mov	r2, #1
 656 0044 1343     		orr	r3, r2
 657 0046 7B60     		str	r3, [r7, #4]
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 20


 658              	.L40:
 427:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 428:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 429:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* TX and RX FIFO have to be EMPTY */
 430:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 431:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Clean-up interrupt status */
 432:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_ALL);
 659              		.loc 1 432 0
 660 0048 2A4B     		ldr	r3, .L48+4
 661 004a 2B4A     		ldr	r2, .L48+8
 662 004c 1A60     		str	r2, [r3]
 433:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 434:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* A proper ReStart sequence is: generate ReStart, then put an address byte in the TX FIFO.
 435:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         * Otherwise the master treats the address in the TX FIFO as a data byte if a previous trans
 436:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         * The write transfer continues instead of ReStart.
 437:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         */
 438:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_I2C_MASTER_GENERATE_RESTART;
 663              		.loc 1 438 0
 664 004e FFF7FEFF 		bl	I2COLED_I2CReStartGeneration
 439:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 440:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while(I2COLED_CHECK_I2C_MASTER_CMD(I2COLED_I2C_MASTER_CMD_M_START))
 665              		.loc 1 440 0
 666 0052 C046     		mov	r8, r8
 667              	.L41:
 668              		.loc 1 440 0 is_stmt 0 discriminator 1
 669 0054 294B     		ldr	r3, .L48+12
 670 0056 1A68     		ldr	r2, [r3]
 671 0058 0123     		mov	r3, #1
 672 005a 1340     		and	r3, r2
 673 005c FAD1     		bne	.L41
 441:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 442:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until ReStart has been generated */
 443:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 444:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 445:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Put address into TX FIFO */
 446:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_TX_FIFO_WR_REG = slaveAddress;
 674              		.loc 1 446 0 is_stmt 1
 675 005e 284B     		ldr	r3, .L48+16
 676 0060 7A68     		ldr	r2, [r7, #4]
 677 0062 1A60     		str	r2, [r3]
 447:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 448:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Wait for address to be transferred */
 449:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while(!I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK      |
 678              		.loc 1 449 0
 679 0064 C046     		mov	r8, r8
 680              	.L42:
 681              		.loc 1 449 0 is_stmt 0 discriminator 1
 682 0066 234B     		ldr	r3, .L48+4
 683 0068 1A68     		ldr	r2, [r3]
 684 006a 0823     		mov	r3, #8
 685 006c FF33     		add	r3, r3, #255
 686 006e 1340     		and	r3, r2
 687 0070 F9D0     		beq	.L42
 450:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_NACK     |
 451:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_ARB_LOST |
 452:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_BUS_ERROR))
 453:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 21


 454:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until address has been transferred */
 455:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 456:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 457:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check results of address phase */
 458:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK))
 688              		.loc 1 458 0 is_stmt 1
 689 0072 204B     		ldr	r3, .L48+4
 690 0074 1A68     		ldr	r2, [r3]
 691 0076 0423     		mov	r3, #4
 692 0078 1340     		and	r3, r2
 693 007a 02D0     		beq	.L43
 459:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 460:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_I2C_MSTR_NO_ERROR;
 694              		.loc 1 460 0
 695 007c 0023     		mov	r3, #0
 696 007e BB60     		str	r3, [r7, #8]
 697 0080 1CE0     		b	.L44
 698              	.L43:
 461:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 462:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_NACK))
 699              		.loc 1 462 0
 700 0082 1C4B     		ldr	r3, .L48+4
 701 0084 1A68     		ldr	r2, [r3]
 702 0086 0223     		mov	r3, #2
 703 0088 1340     		and	r3, r2
 704 008a 02D0     		beq	.L45
 463:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 464:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****              errStatus = I2COLED_I2C_MSTR_ERR_LB_NAK;
 705              		.loc 1 464 0
 706 008c 0223     		mov	r3, #2
 707 008e BB60     		str	r3, [r7, #8]
 708 0090 14E0     		b	.L44
 709              	.L45:
 465:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 466:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ARB_LOST))
 710              		.loc 1 466 0
 711 0092 184B     		ldr	r3, .L48+4
 712 0094 1A68     		ldr	r2, [r3]
 713 0096 0123     		mov	r3, #1
 714 0098 1340     		and	r3, r2
 715 009a 07D0     		beq	.L46
 467:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 468:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_IDLE;
 716              		.loc 1 468 0
 717 009c 144B     		ldr	r3, .L48
 718 009e 1022     		mov	r2, #16
 719 00a0 1A70     		strb	r2, [r3]
 469:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_ERR_ARB_LOST;
 720              		.loc 1 469 0
 721 00a2 0123     		mov	r3, #1
 722 00a4 BB60     		str	r3, [r7, #8]
 470:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          resetIp   = I2COLED_I2C_RESET_ERROR;
 723              		.loc 1 470 0
 724 00a6 0123     		mov	r3, #1
 725 00a8 FB60     		str	r3, [r7, #12]
 726 00aa 07E0     		b	.L44
 727              	.L46:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 22


 471:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 472:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else /* I2COLED_INTR_MASTER_I2C_BUS_ERROR set is else condition */
 473:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 474:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_IDLE;
 728              		.loc 1 474 0
 729 00ac 104B     		ldr	r3, .L48
 730 00ae 1022     		mov	r2, #16
 731 00b0 1A70     		strb	r2, [r3]
 475:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_ERR_BUS_ERR;
 732              		.loc 1 475 0
 733 00b2 8023     		mov	r3, #128
 734 00b4 5B00     		lsl	r3, r3, #1
 735 00b6 BB60     		str	r3, [r7, #8]
 476:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          resetIp   = I2COLED_I2C_RESET_ERROR;
 736              		.loc 1 476 0
 737 00b8 0123     		mov	r3, #1
 738 00ba FB60     		str	r3, [r7, #12]
 739              	.L44:
 477:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 478:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 479:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_I2C_ACK      |
 740              		.loc 1 479 0
 741 00bc 0D4B     		ldr	r3, .L48+4
 742 00be 0822     		mov	r2, #8
 743 00c0 FF32     		add	r2, r2, #255
 744 00c2 1A60     		str	r2, [r3]
 480:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_NACK     |
 481:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_ARB_LOST |
 482:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_BUS_ERROR);
 483:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 484:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Reset block in case of: LOST_ARB or BUS_ERR */
 485:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(0u != resetIp)
 745              		.loc 1 485 0
 746 00c4 FB68     		ldr	r3, [r7, #12]
 747 00c6 002B     		cmp	r3, #0
 748 00c8 0CD0     		beq	.L38
 486:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 487:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SCB_SW_RESET;
 749              		.loc 1 487 0
 750 00ca 0E4B     		ldr	r3, .L48+20
 751 00cc 0D4A     		ldr	r2, .L48+20
 752 00ce 1268     		ldr	r2, [r2]
 753 00d0 5200     		lsl	r2, r2, #1
 754 00d2 5208     		lsr	r2, r2, #1
 755 00d4 1A60     		str	r2, [r3]
 756 00d6 0B4B     		ldr	r3, .L48+20
 757 00d8 0A4A     		ldr	r2, .L48+20
 758 00da 1268     		ldr	r2, [r2]
 759 00dc 8021     		mov	r1, #128
 760 00de 0906     		lsl	r1, r1, #24
 761 00e0 0A43     		orr	r2, r1
 762 00e2 1A60     		str	r2, [r3]
 763              	.L38:
 488:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 489:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 490:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 491:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 23


 764              		.loc 1 491 0
 765 00e4 BB68     		ldr	r3, [r7, #8]
 492:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 766              		.loc 1 492 0
 767 00e6 181C     		mov	r0, r3
 768 00e8 BD46     		mov	sp, r7
 769 00ea 04B0     		add	sp, sp, #16
 770              		@ sp needed
 771 00ec 80BD     		pop	{r7, pc}
 772              	.L49:
 773 00ee C046     		.align	2
 774              	.L48:
 775 00f0 00000000 		.word	I2COLED_state
 776 00f4 000F0740 		.word	1074204416
 777 00f8 17030000 		.word	791
 778 00fc 68000740 		.word	1074200680
 779 0100 40020740 		.word	1074201152
 780 0104 00000740 		.word	1074200576
 781              		.cfi_endproc
 782              	.LFE3:
 783              		.size	I2COLED_I2CMasterSendRestart, .-I2COLED_I2CMasterSendRestart
 784              		.section	.text.I2COLED_I2CMasterSendStop,"ax",%progbits
 785              		.align	2
 786              		.global	I2COLED_I2CMasterSendStop
 787              		.code	16
 788              		.thumb_func
 789              		.type	I2COLED_I2CMasterSendStop, %function
 790              	I2COLED_I2CMasterSendStop:
 791              	.LFB4:
 493:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 494:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 495:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 496:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterSendStop
 497:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 498:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 499:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 500:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Generates Stop condition on the bus.
 501:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  At least one byte has to be read if start or restart condition with read
 502:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  direction was generated before.
 503:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function is blocking and does not return until a stop condition
 504:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  is generated or error occurred.
 505:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 506:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 507:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 508:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 509:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 510:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Error status
 511:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 512:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 513:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  A valid Start or ReStart condition must be generated before calling
 514:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  this function. This function does nothing if Start or ReStart condition
 515:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  failed before this function was called.
 516:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  For read transfer, at least one byte has to be read before Stop generation.
 517:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 518:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 519:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state - used to store current state of software FSM.
 520:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 24


 521:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 522:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterSendStop(void)
 523:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 792              		.loc 1 523 0
 793              		.cfi_startproc
 794 0000 80B5     		push	{r7, lr}
 795              		.cfi_def_cfa_offset 8
 796              		.cfi_offset 7, -8
 797              		.cfi_offset 14, -4
 798 0002 82B0     		sub	sp, sp, #8
 799              		.cfi_def_cfa_offset 16
 800 0004 00AF     		add	r7, sp, #0
 801              		.cfi_def_cfa_register 7
 524:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 resetIp;
 525:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
 526:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 527:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     resetIp   = 0u;
 802              		.loc 1 527 0
 803 0006 0023     		mov	r3, #0
 804 0008 7B60     		str	r3, [r7, #4]
 528:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
 805              		.loc 1 528 0
 806 000a 0423     		mov	r3, #4
 807 000c 3B60     		str	r3, [r7]
 529:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 530:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check FSM state before generating Stop condition */
 531:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_CHECK_I2C_MASTER_ACTIVE)
 808              		.loc 1 531 0
 809 000e 264B     		ldr	r3, .L59
 810 0010 1B78     		ldrb	r3, [r3]
 811 0012 DAB2     		uxtb	r2, r3
 812 0014 2023     		mov	r3, #32
 813 0016 1340     		and	r3, r2
 814 0018 DBB2     		uxtb	r3, r3
 815 001a 002B     		cmp	r3, #0
 816 001c 3ED0     		beq	.L51
 532:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 533:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /*
 534:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         * Write direction: generates Stop
 535:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         * Read  direction: generates NACK and Stop
 536:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         */
 537:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_I2C_MASTER_GENERATE_STOP;
 817              		.loc 1 537 0
 818 001e 234B     		ldr	r3, .L59+4
 819 0020 234A     		ldr	r2, .L59+8
 820 0022 1168     		ldr	r1, [r2]
 821 0024 2022     		mov	r2, #32
 822 0026 0A40     		and	r2, r1
 823 0028 01D0     		beq	.L52
 824              		.loc 1 537 0 is_stmt 0 discriminator 1
 825 002a 1822     		mov	r2, #24
 826 002c 00E0     		b	.L53
 827              	.L52:
 828              		.loc 1 537 0 discriminator 2
 829 002e 1022     		mov	r2, #16
 830              	.L53:
 831              		.loc 1 537 0 discriminator 3
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 25


 832 0030 1A60     		str	r2, [r3]
 538:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 539:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while(!I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_STOP     |
 833              		.loc 1 539 0 is_stmt 1 discriminator 3
 834 0032 C046     		mov	r8, r8
 835              	.L54:
 836              		.loc 1 539 0 is_stmt 0 discriminator 1
 837 0034 1F4B     		ldr	r3, .L59+12
 838 0036 1A68     		ldr	r2, [r3]
 839 0038 1223     		mov	r3, #18
 840 003a FF33     		add	r3, r3, #255
 841 003c 1340     		and	r3, r2
 842 003e F9D0     		beq	.L54
 540:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_ARB_LOST |
 541:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_BUS_ERROR))
 542:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 543:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until Stop has been generated */
 544:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 545:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 546:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check Stop generation */
 547:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_STOP))
 843              		.loc 1 547 0 is_stmt 1
 844 0040 1C4B     		ldr	r3, .L59+12
 845 0042 1A68     		ldr	r2, [r3]
 846 0044 1023     		mov	r3, #16
 847 0046 1340     		and	r3, r2
 848 0048 02D0     		beq	.L55
 548:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 549:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_I2C_MSTR_NO_ERROR;
 849              		.loc 1 549 0
 850 004a 0023     		mov	r3, #0
 851 004c 3B60     		str	r3, [r7]
 852 004e 0EE0     		b	.L56
 853              	.L55:
 550:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 551:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ARB_LOST))
 854              		.loc 1 551 0
 855 0050 184B     		ldr	r3, .L59+12
 856 0052 1A68     		ldr	r2, [r3]
 857 0054 0123     		mov	r3, #1
 858 0056 1340     		and	r3, r2
 859 0058 04D0     		beq	.L57
 552:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 553:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_I2C_MSTR_ERR_ARB_LOST;
 860              		.loc 1 553 0
 861 005a 0123     		mov	r3, #1
 862 005c 3B60     		str	r3, [r7]
 554:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             resetIp   = I2COLED_I2C_RESET_ERROR;
 863              		.loc 1 554 0
 864 005e 0123     		mov	r3, #1
 865 0060 7B60     		str	r3, [r7, #4]
 866 0062 04E0     		b	.L56
 867              	.L57:
 555:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 556:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else /* I2COLED_INTR_MASTER_I2C_BUS_ERROR is set */
 557:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 558:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             errStatus = I2COLED_I2C_MSTR_ERR_BUS_ERR;
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 26


 868              		.loc 1 558 0
 869 0064 8023     		mov	r3, #128
 870 0066 5B00     		lsl	r3, r3, #1
 871 0068 3B60     		str	r3, [r7]
 559:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             resetIp   = I2COLED_I2C_RESET_ERROR;
 872              		.loc 1 559 0
 873 006a 0123     		mov	r3, #1
 874 006c 7B60     		str	r3, [r7, #4]
 875              	.L56:
 560:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 561:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 562:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_I2C_STOP     |
 876              		.loc 1 562 0
 877 006e 114B     		ldr	r3, .L59+12
 878 0070 1222     		mov	r2, #18
 879 0072 FF32     		add	r2, r2, #255
 880 0074 1A60     		str	r2, [r3]
 563:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_ARB_LOST |
 564:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_BUS_ERROR);
 565:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 566:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_state = I2COLED_I2C_FSM_IDLE;
 881              		.loc 1 566 0
 882 0076 0C4B     		ldr	r3, .L59
 883 0078 1022     		mov	r2, #16
 884 007a 1A70     		strb	r2, [r3]
 567:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 568:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Reset block in case of: LOST_ARB or BUS_ERR */
 569:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(0u != resetIp)
 885              		.loc 1 569 0
 886 007c 7B68     		ldr	r3, [r7, #4]
 887 007e 002B     		cmp	r3, #0
 888 0080 0CD0     		beq	.L51
 570:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 571:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SCB_SW_RESET;
 889              		.loc 1 571 0
 890 0082 0D4B     		ldr	r3, .L59+16
 891 0084 0C4A     		ldr	r2, .L59+16
 892 0086 1268     		ldr	r2, [r2]
 893 0088 5200     		lsl	r2, r2, #1
 894 008a 5208     		lsr	r2, r2, #1
 895 008c 1A60     		str	r2, [r3]
 896 008e 0A4B     		ldr	r3, .L59+16
 897 0090 094A     		ldr	r2, .L59+16
 898 0092 1268     		ldr	r2, [r2]
 899 0094 8021     		mov	r1, #128
 900 0096 0906     		lsl	r1, r1, #24
 901 0098 0A43     		orr	r2, r1
 902 009a 1A60     		str	r2, [r3]
 903              	.L51:
 572:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 573:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 574:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 575:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
 904              		.loc 1 575 0
 905 009c 3B68     		ldr	r3, [r7]
 576:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 906              		.loc 1 576 0
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 27


 907 009e 181C     		mov	r0, r3
 908 00a0 BD46     		mov	sp, r7
 909 00a2 02B0     		add	sp, sp, #8
 910              		@ sp needed
 911 00a4 80BD     		pop	{r7, pc}
 912              	.L60:
 913 00a6 C046     		.align	2
 914              	.L59:
 915 00a8 00000000 		.word	I2COLED_state
 916 00ac 68000740 		.word	1074200680
 917 00b0 64000740 		.word	1074200676
 918 00b4 000F0740 		.word	1074204416
 919 00b8 00000740 		.word	1074200576
 920              		.cfi_endproc
 921              	.LFE4:
 922              		.size	I2COLED_I2CMasterSendStop, .-I2COLED_I2CMasterSendStop
 923              		.section	.text.I2COLED_I2CMasterWriteByte,"ax",%progbits
 924              		.align	2
 925              		.global	I2COLED_I2CMasterWriteByte
 926              		.code	16
 927              		.thumb_func
 928              		.type	I2COLED_I2CMasterWriteByte, %function
 929              	I2COLED_I2CMasterWriteByte:
 930              	.LFB5:
 577:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 578:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 579:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 580:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterWriteByte
 581:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 582:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 583:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 584:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Sends one byte to a slave.
 585:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function is blocking and does not return until byte is transmitted
 586:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or error occurred.
 587:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 588:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 589:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  data: The data byte to send to the slave.
 590:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 591:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 592:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Error status
 593:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 594:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 595:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  A valid Start or ReStart condition must be generated before calling
 596:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  this function. This function does nothing if Start or ReStart condition
 597:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  failed before this function was called.
 598:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 599:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 600:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state - used to store current state of software FSM.
 601:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 602:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 603:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterWriteByte(uint32 theByte)
 604:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 931              		.loc 1 604 0
 932              		.cfi_startproc
 933 0000 80B5     		push	{r7, lr}
 934              		.cfi_def_cfa_offset 8
 935              		.cfi_offset 7, -8
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 28


 936              		.cfi_offset 14, -4
 937 0002 84B0     		sub	sp, sp, #16
 938              		.cfi_def_cfa_offset 24
 939 0004 00AF     		add	r7, sp, #0
 940              		.cfi_def_cfa_register 7
 941 0006 7860     		str	r0, [r7, #4]
 605:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 resetIp;
 606:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 errStatus;
 607:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 608:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     resetIp   = 0u;
 942              		.loc 1 608 0
 943 0008 0023     		mov	r3, #0
 944 000a FB60     		str	r3, [r7, #12]
 609:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     errStatus = I2COLED_I2C_MSTR_NOT_READY;
 945              		.loc 1 609 0
 946 000c 0423     		mov	r3, #4
 947 000e BB60     		str	r3, [r7, #8]
 610:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 611:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check FSM state before write byte */
 612:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_CHECK_I2C_MASTER_ACTIVE)
 948              		.loc 1 612 0
 949 0010 2A4B     		ldr	r3, .L69
 950 0012 1B78     		ldrb	r3, [r3]
 951 0014 DAB2     		uxtb	r2, r3
 952 0016 2023     		mov	r3, #32
 953 0018 1340     		and	r3, r2
 954 001a DBB2     		uxtb	r3, r3
 955 001c 002B     		cmp	r3, #0
 956 001e 48D0     		beq	.L62
 613:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 614:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_TX_FIFO_WR_REG = theByte;
 957              		.loc 1 614 0
 958 0020 274B     		ldr	r3, .L69+4
 959 0022 7A68     		ldr	r2, [r7, #4]
 960 0024 1A60     		str	r2, [r3]
 615:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 616:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while(!I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK      |
 961              		.loc 1 616 0
 962 0026 C046     		mov	r8, r8
 963              	.L63:
 964              		.loc 1 616 0 is_stmt 0 discriminator 1
 965 0028 264B     		ldr	r3, .L69+8
 966 002a 1A68     		ldr	r2, [r3]
 967 002c 0823     		mov	r3, #8
 968 002e FF33     		add	r3, r3, #255
 969 0030 1340     		and	r3, r2
 970 0032 F9D0     		beq	.L63
 617:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_NACK     |
 618:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_ARB_LOST |
 619:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_BUS_ERROR))
 620:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 621:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until byte has been transferred */
 622:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 623:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 624:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check results after byte was sent */
 625:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ACK))
 971              		.loc 1 625 0 is_stmt 1
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 29


 972 0034 234B     		ldr	r3, .L69+8
 973 0036 1A68     		ldr	r2, [r3]
 974 0038 0423     		mov	r3, #4
 975 003a 1340     		and	r3, r2
 976 003c 05D0     		beq	.L64
 626:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 627:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_MSTR_HALT;
 977              		.loc 1 627 0
 978 003e 1F4B     		ldr	r3, .L69
 979 0040 6022     		mov	r2, #96
 980 0042 1A70     		strb	r2, [r3]
 628:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_NO_ERROR;
 981              		.loc 1 628 0
 982 0044 0023     		mov	r3, #0
 983 0046 BB60     		str	r3, [r7, #8]
 984 0048 1FE0     		b	.L65
 985              	.L64:
 629:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 630:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_NACK))
 986              		.loc 1 630 0
 987 004a 1E4B     		ldr	r3, .L69+8
 988 004c 1A68     		ldr	r2, [r3]
 989 004e 0223     		mov	r3, #2
 990 0050 1340     		and	r3, r2
 991 0052 05D0     		beq	.L66
 631:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 632:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_MSTR_HALT;
 992              		.loc 1 632 0
 993 0054 194B     		ldr	r3, .L69
 994 0056 6022     		mov	r2, #96
 995 0058 1A70     		strb	r2, [r3]
 633:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_ERR_LB_NAK;
 996              		.loc 1 633 0
 997 005a 0223     		mov	r3, #2
 998 005c BB60     		str	r3, [r7, #8]
 999 005e 14E0     		b	.L65
 1000              	.L66:
 634:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 635:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else if(I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ARB_LOST))
 1001              		.loc 1 635 0
 1002 0060 184B     		ldr	r3, .L69+8
 1003 0062 1A68     		ldr	r2, [r3]
 1004 0064 0123     		mov	r3, #1
 1005 0066 1340     		and	r3, r2
 1006 0068 07D0     		beq	.L67
 636:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 637:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_IDLE;
 1007              		.loc 1 637 0
 1008 006a 144B     		ldr	r3, .L69
 1009 006c 1022     		mov	r2, #16
 1010 006e 1A70     		strb	r2, [r3]
 638:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_ERR_ARB_LOST;
 1011              		.loc 1 638 0
 1012 0070 0123     		mov	r3, #1
 1013 0072 BB60     		str	r3, [r7, #8]
 639:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          resetIp   = I2COLED_I2C_RESET_ERROR;
 1014              		.loc 1 639 0
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 30


 1015 0074 0123     		mov	r3, #1
 1016 0076 FB60     		str	r3, [r7, #12]
 1017 0078 07E0     		b	.L65
 1018              	.L67:
 640:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 641:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else /* I2COLED_INTR_MASTER_I2C_BUS_ERROR set is */
 642:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 643:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_state = I2COLED_I2C_FSM_IDLE;
 1019              		.loc 1 643 0
 1020 007a 104B     		ldr	r3, .L69
 1021 007c 1022     		mov	r2, #16
 1022 007e 1A70     		strb	r2, [r3]
 644:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          errStatus = I2COLED_I2C_MSTR_ERR_BUS_ERR;
 1023              		.loc 1 644 0
 1024 0080 8023     		mov	r3, #128
 1025 0082 5B00     		lsl	r3, r3, #1
 1026 0084 BB60     		str	r3, [r7, #8]
 645:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                          resetIp   = I2COLED_I2C_RESET_ERROR;
 1027              		.loc 1 645 0
 1028 0086 0123     		mov	r3, #1
 1029 0088 FB60     		str	r3, [r7, #12]
 1030              	.L65:
 646:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 647:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 648:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_I2C_ACK      |
 1031              		.loc 1 648 0
 1032 008a 0E4B     		ldr	r3, .L69+8
 1033 008c 0822     		mov	r2, #8
 1034 008e FF32     		add	r2, r2, #255
 1035 0090 1A60     		str	r2, [r3]
 649:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_NACK     |
 650:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_ARB_LOST |
 651:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                     I2COLED_INTR_MASTER_I2C_BUS_ERROR);
 652:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 653:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Reset block in case of: LOST_ARB or BUS_ERR */
 654:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(0u != resetIp)
 1036              		.loc 1 654 0
 1037 0092 FB68     		ldr	r3, [r7, #12]
 1038 0094 002B     		cmp	r3, #0
 1039 0096 0CD0     		beq	.L62
 655:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 656:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SCB_SW_RESET;
 1040              		.loc 1 656 0
 1041 0098 0B4B     		ldr	r3, .L69+12
 1042 009a 0B4A     		ldr	r2, .L69+12
 1043 009c 1268     		ldr	r2, [r2]
 1044 009e 5200     		lsl	r2, r2, #1
 1045 00a0 5208     		lsr	r2, r2, #1
 1046 00a2 1A60     		str	r2, [r3]
 1047 00a4 084B     		ldr	r3, .L69+12
 1048 00a6 084A     		ldr	r2, .L69+12
 1049 00a8 1268     		ldr	r2, [r2]
 1050 00aa 8021     		mov	r1, #128
 1051 00ac 0906     		lsl	r1, r1, #24
 1052 00ae 0A43     		orr	r2, r1
 1053 00b0 1A60     		str	r2, [r3]
 1054              	.L62:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 31


 657:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 658:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 659:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 660:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(errStatus);
 1055              		.loc 1 660 0
 1056 00b2 BB68     		ldr	r3, [r7, #8]
 661:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1057              		.loc 1 661 0
 1058 00b4 181C     		mov	r0, r3
 1059 00b6 BD46     		mov	sp, r7
 1060 00b8 04B0     		add	sp, sp, #16
 1061              		@ sp needed
 1062 00ba 80BD     		pop	{r7, pc}
 1063              	.L70:
 1064              		.align	2
 1065              	.L69:
 1066 00bc 00000000 		.word	I2COLED_state
 1067 00c0 40020740 		.word	1074201152
 1068 00c4 000F0740 		.word	1074204416
 1069 00c8 00000740 		.word	1074200576
 1070              		.cfi_endproc
 1071              	.LFE5:
 1072              		.size	I2COLED_I2CMasterWriteByte, .-I2COLED_I2CMasterWriteByte
 1073              		.section	.text.I2COLED_I2CMasterReadByte,"ax",%progbits
 1074              		.align	2
 1075              		.global	I2COLED_I2CMasterReadByte
 1076              		.code	16
 1077              		.thumb_func
 1078              		.type	I2COLED_I2CMasterReadByte, %function
 1079              	I2COLED_I2CMasterReadByte:
 1080              	.LFB6:
 662:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 663:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 664:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 665:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterReadByte
 666:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 667:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 668:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 669:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Reads one byte from a slave and ACKs or NAKs received byte.
 670:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function does not generate NAK explicitly. The following call
 671:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB_I2CMasterSendStop() or SCB_I2CMasterSendRestart() will generate NAK and
 672:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Stop or ReStart condition appropriately.
 673:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function is blocking and does not return until byte is received
 674:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or error occurred.
 675:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 676:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 677:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  ackNack: Response to received byte.
 678:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 679:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 680:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Byte read from the slave. In case of error the MSB of returned data
 681:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  is set to 1.
 682:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 683:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 684:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  A valid Start or ReStart condition must be generated before calling this
 685:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  function. This function does nothing and returns invalid byte value
 686:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  if Start or ReStart conditions failed before this function was called.
 687:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 32


 688:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 689:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_state - used to store current state of software FSM.
 690:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 691:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 692:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterReadByte(uint32 ackNack)
 693:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1081              		.loc 1 693 0
 1082              		.cfi_startproc
 1083 0000 80B5     		push	{r7, lr}
 1084              		.cfi_def_cfa_offset 8
 1085              		.cfi_offset 7, -8
 1086              		.cfi_offset 14, -4
 1087 0002 84B0     		sub	sp, sp, #16
 1088              		.cfi_def_cfa_offset 24
 1089 0004 00AF     		add	r7, sp, #0
 1090              		.cfi_def_cfa_register 7
 1091 0006 7860     		str	r0, [r7, #4]
 694:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 theByte;
 695:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 696:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Return invalid byte in case BUS_ERR happen during receiving */
 697:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     theByte = I2COLED_I2C_INVALID_BYTE;
 1092              		.loc 1 697 0
 1093 0008 0123     		mov	r3, #1
 1094 000a 5B42     		neg	r3, r3
 1095 000c FB60     		str	r3, [r7, #12]
 698:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 699:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Check FSM state before read byte */
 700:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(I2COLED_CHECK_I2C_MASTER_ACTIVE)
 1096              		.loc 1 700 0
 1097 000e 1F4B     		ldr	r3, .L79
 1098 0010 1B78     		ldrb	r3, [r3]
 1099 0012 DAB2     		uxtb	r2, r3
 1100 0014 2023     		mov	r3, #32
 1101 0016 1340     		and	r3, r2
 1102 0018 DBB2     		uxtb	r3, r3
 1103 001a 002B     		cmp	r3, #0
 1104 001c 31D0     		beq	.L72
 701:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 702:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while((!I2COLED_CHECK_INTR_RX(I2COLED_INTR_RX_NOT_EMPTY)) &&
 1105              		.loc 1 702 0
 1106 001e C046     		mov	r8, r8
 1107              	.L74:
 1108              		.loc 1 702 0 is_stmt 0 discriminator 1
 1109 0020 1B4B     		ldr	r3, .L79+4
 1110 0022 1A68     		ldr	r2, [r3]
 1111 0024 0423     		mov	r3, #4
 1112 0026 1340     		and	r3, r2
 1113 0028 05D1     		bne	.L73
 703:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****               (!I2COLED_CHECK_INTR_MASTER(I2COLED_INTR_MASTER_I2C_ARB_LOST |
 1114              		.loc 1 703 0 is_stmt 1 discriminator 2
 1115 002a 1A4B     		ldr	r3, .L79+8
 1116 002c 1A68     		ldr	r2, [r3]
 1117 002e 0223     		mov	r3, #2
 1118 0030 FF33     		add	r3, r3, #255
 1119 0032 1340     		and	r3, r2
 702:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while((!I2COLED_CHECK_INTR_RX(I2COLED_INTR_RX_NOT_EMPTY)) &&
 1120              		.loc 1 702 0 discriminator 2
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 33


 1121 0034 F4D0     		beq	.L74
 1122              	.L73:
 704:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                                                   I2COLED_INTR_MASTER_I2C_BUS_ERROR)))
 705:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 706:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until byte has been received */
 707:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 708:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 709:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Check the results after the byte was sent */
 710:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         if(I2COLED_CHECK_INTR_RX(I2COLED_INTR_RX_NOT_EMPTY))
 1123              		.loc 1 710 0
 1124 0036 164B     		ldr	r3, .L79+4
 1125 0038 1A68     		ldr	r2, [r3]
 1126 003a 0423     		mov	r3, #4
 1127 003c 1340     		and	r3, r2
 1128 003e 10D0     		beq	.L75
 711:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 712:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             theByte = I2COLED_RX_FIFO_RD_REG;
 1129              		.loc 1 712 0
 1130 0040 154B     		ldr	r3, .L79+12
 1131 0042 1B68     		ldr	r3, [r3]
 1132 0044 FB60     		str	r3, [r7, #12]
 713:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 714:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_ClearRxInterruptSource(I2COLED_INTR_RX_NOT_EMPTY);
 1133              		.loc 1 714 0
 1134 0046 124B     		ldr	r3, .L79+4
 1135 0048 0422     		mov	r2, #4
 1136 004a 1A60     		str	r2, [r3]
 715:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 716:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             if(0u == ackNack)
 1137              		.loc 1 716 0
 1138 004c 7B68     		ldr	r3, [r7, #4]
 1139 004e 002B     		cmp	r3, #0
 1140 0050 03D1     		bne	.L76
 717:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 718:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_I2C_MASTER_GENERATE_ACK;
 1141              		.loc 1 718 0
 1142 0052 124B     		ldr	r3, .L79+16
 1143 0054 0422     		mov	r2, #4
 1144 0056 1A60     		str	r2, [r3]
 1145 0058 13E0     		b	.L72
 1146              	.L76:
 719:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 720:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             else
 721:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             {
 722:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 /* NACK is generated by Stop or ReStart command */
 723:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 I2COLED_state = I2COLED_I2C_FSM_MSTR_HALT;
 1147              		.loc 1 723 0
 1148 005a 0C4B     		ldr	r3, .L79
 1149 005c 6022     		mov	r2, #96
 1150 005e 1A70     		strb	r2, [r3]
 1151 0060 0FE0     		b	.L72
 1152              	.L75:
 724:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             }
 725:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 726:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         else
 727:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 728:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_ClearMasterInterruptSource(I2COLED_INTR_MASTER_ALL);
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 34


 1153              		.loc 1 728 0
 1154 0062 0C4B     		ldr	r3, .L79+8
 1155 0064 0E4A     		ldr	r2, .L79+20
 1156 0066 1A60     		str	r2, [r3]
 729:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 730:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Reset block in case of: LOST_ARB or BUS_ERR */
 731:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             I2COLED_SCB_SW_RESET;
 1157              		.loc 1 731 0
 1158 0068 0E4B     		ldr	r3, .L79+24
 1159 006a 0E4A     		ldr	r2, .L79+24
 1160 006c 1268     		ldr	r2, [r2]
 1161 006e 5200     		lsl	r2, r2, #1
 1162 0070 5208     		lsr	r2, r2, #1
 1163 0072 1A60     		str	r2, [r3]
 1164 0074 0B4B     		ldr	r3, .L79+24
 1165 0076 0B4A     		ldr	r2, .L79+24
 1166 0078 1268     		ldr	r2, [r2]
 1167 007a 8021     		mov	r1, #128
 1168 007c 0906     		lsl	r1, r1, #24
 1169 007e 0A43     		orr	r2, r1
 1170 0080 1A60     		str	r2, [r3]
 1171              	.L72:
 732:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 733:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 734:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 735:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(theByte);
 1172              		.loc 1 735 0
 1173 0082 FB68     		ldr	r3, [r7, #12]
 736:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1174              		.loc 1 736 0
 1175 0084 181C     		mov	r0, r3
 1176 0086 BD46     		mov	sp, r7
 1177 0088 04B0     		add	sp, sp, #16
 1178              		@ sp needed
 1179 008a 80BD     		pop	{r7, pc}
 1180              	.L80:
 1181              		.align	2
 1182              	.L79:
 1183 008c 00000000 		.word	I2COLED_state
 1184 0090 C00F0740 		.word	1074204608
 1185 0094 000F0740 		.word	1074204416
 1186 0098 40030740 		.word	1074201408
 1187 009c 68000740 		.word	1074200680
 1188 00a0 17030000 		.word	791
 1189 00a4 00000740 		.word	1074200576
 1190              		.cfi_endproc
 1191              	.LFE6:
 1192              		.size	I2COLED_I2CMasterReadByte, .-I2COLED_I2CMasterReadByte
 1193              		.section	.text.I2COLED_I2CMasterGetReadBufSize,"ax",%progbits
 1194              		.align	2
 1195              		.global	I2COLED_I2CMasterGetReadBufSize
 1196              		.code	16
 1197              		.thumb_func
 1198              		.type	I2COLED_I2CMasterGetReadBufSize, %function
 1199              	I2COLED_I2CMasterGetReadBufSize:
 1200              	.LFB7:
 737:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 35


 738:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 739:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 740:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterGetReadBufSize
 741:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 742:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 743:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 744:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Returns the number of bytes that has been transferred with an
 745:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB_I2CMasterReadBuf() function.
 746:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 747:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 748:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 749:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 750:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 751:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it returns
 752:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  the byte count transferred so far.
 753:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 754:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 755:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function returns not valid value if SCB_I2C_MSTAT_ERR_ARB_LOST
 756:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or SCB_I2C_MSTAT_ERR_BUS_ERROR occurred while read transfer.
 757:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 758:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 759:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufIndex - used to current index within master read
 760:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  buffer.
 761:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 762:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 763:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterGetReadBufSize(void)
 764:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1201              		.loc 1 764 0
 1202              		.cfi_startproc
 1203 0000 80B5     		push	{r7, lr}
 1204              		.cfi_def_cfa_offset 8
 1205              		.cfi_offset 7, -8
 1206              		.cfi_offset 14, -4
 1207 0002 00AF     		add	r7, sp, #0
 1208              		.cfi_def_cfa_register 7
 765:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(I2COLED_mstrRdBufIndex);
 1209              		.loc 1 765 0
 1210 0004 024B     		ldr	r3, .L83
 1211 0006 1B68     		ldr	r3, [r3]
 766:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1212              		.loc 1 766 0
 1213 0008 181C     		mov	r0, r3
 1214 000a BD46     		mov	sp, r7
 1215              		@ sp needed
 1216 000c 80BD     		pop	{r7, pc}
 1217              	.L84:
 1218 000e C046     		.align	2
 1219              	.L83:
 1220 0010 00000000 		.word	I2COLED_mstrRdBufIndex
 1221              		.cfi_endproc
 1222              	.LFE7:
 1223              		.size	I2COLED_I2CMasterGetReadBufSize, .-I2COLED_I2CMasterGetReadBufSize
 1224              		.section	.text.I2COLED_I2CMasterGetWriteBufSize,"ax",%progbits
 1225              		.align	2
 1226              		.global	I2COLED_I2CMasterGetWriteBufSize
 1227              		.code	16
 1228              		.thumb_func
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 36


 1229              		.type	I2COLED_I2CMasterGetWriteBufSize, %function
 1230              	I2COLED_I2CMasterGetWriteBufSize:
 1231              	.LFB8:
 767:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 768:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 769:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 770:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterGetWriteBufSize
 771:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 772:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 773:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 774:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Returns the number of bytes that have been transferred with an
 775:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB_I2CMasterWriteBuf() function.
 776:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 777:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 778:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 779:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 780:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 781:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it returns
 782:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  zero unit transfer completion.
 783:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 784:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 785:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  This function returns not valid value if SCB_I2C_MSTAT_ERR_ARB_LOST
 786:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  or SCB_I2C_MSTAT_ERR_BUS_ERROR occurred while read transfer.
 787:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 788:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 789:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrWrBufIndex - used to current index within master write
 790:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  buffer.
 791:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 792:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 793:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterGetWriteBufSize(void)
 794:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1232              		.loc 1 794 0
 1233              		.cfi_startproc
 1234 0000 80B5     		push	{r7, lr}
 1235              		.cfi_def_cfa_offset 8
 1236              		.cfi_offset 7, -8
 1237              		.cfi_offset 14, -4
 1238 0002 00AF     		add	r7, sp, #0
 1239              		.cfi_def_cfa_register 7
 795:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(I2COLED_mstrWrBufIndex);
 1240              		.loc 1 795 0
 1241 0004 024B     		ldr	r3, .L87
 1242 0006 1B68     		ldr	r3, [r3]
 796:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1243              		.loc 1 796 0
 1244 0008 181C     		mov	r0, r3
 1245 000a BD46     		mov	sp, r7
 1246              		@ sp needed
 1247 000c 80BD     		pop	{r7, pc}
 1248              	.L88:
 1249 000e C046     		.align	2
 1250              	.L87:
 1251 0010 00000000 		.word	I2COLED_mstrWrBufIndex
 1252              		.cfi_endproc
 1253              	.LFE8:
 1254              		.size	I2COLED_I2CMasterGetWriteBufSize, .-I2COLED_I2CMasterGetWriteBufSize
 1255              		.section	.text.I2COLED_I2CMasterClearReadBuf,"ax",%progbits
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 37


 1256              		.align	2
 1257              		.global	I2COLED_I2CMasterClearReadBuf
 1258              		.code	16
 1259              		.thumb_func
 1260              		.type	I2COLED_I2CMasterClearReadBuf, %function
 1261              	I2COLED_I2CMasterClearReadBuf:
 1262              	.LFB9:
 797:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 798:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 799:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 800:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterClearReadBuf
 801:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 802:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 803:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 804:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 805:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 806:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 807:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 808:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 809:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 810:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 811:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 812:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 813:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufIndex - used to current index within master read
 814:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   buffer.
 815:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus - used to store current status of I2C Master.
 816:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 817:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 818:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** void I2COLED_I2CMasterClearReadBuf(void)
 819:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1263              		.loc 1 819 0
 1264              		.cfi_startproc
 1265 0000 80B5     		push	{r7, lr}
 1266              		.cfi_def_cfa_offset 8
 1267              		.cfi_offset 7, -8
 1268              		.cfi_offset 14, -4
 1269 0002 00AF     		add	r7, sp, #0
 1270              		.cfi_def_cfa_register 7
 820:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_DisableInt();  /* Lock from interruption */
 1271              		.loc 1 820 0
 1272 0004 0B20     		mov	r0, #11
 1273 0006 FFF7FEFF 		bl	CyIntDisable
 821:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 822:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_mstrRdBufIndex = 0u;
 1274              		.loc 1 822 0
 1275 000a 084B     		ldr	r3, .L90
 1276 000c 0022     		mov	r2, #0
 1277 000e 1A60     		str	r2, [r3]
 823:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_mstrStatus    &= (uint16) ~I2COLED_I2C_MSTAT_RD_CMPLT;
 1278              		.loc 1 823 0
 1279 0010 074B     		ldr	r3, .L90+4
 1280 0012 1B88     		ldrh	r3, [r3]
 1281 0014 9BB2     		uxth	r3, r3
 1282 0016 0122     		mov	r2, #1
 1283 0018 9343     		bic	r3, r2
 1284 001a 9AB2     		uxth	r2, r3
 1285 001c 044B     		ldr	r3, .L90+4
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 38


 1286 001e 1A80     		strh	r2, [r3]
 824:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 825:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
 1287              		.loc 1 825 0
 1288 0020 0B20     		mov	r0, #11
 1289 0022 FFF7FEFF 		bl	CyIntEnable
 826:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1290              		.loc 1 826 0
 1291 0026 BD46     		mov	sp, r7
 1292              		@ sp needed
 1293 0028 80BD     		pop	{r7, pc}
 1294              	.L91:
 1295 002a C046     		.align	2
 1296              	.L90:
 1297 002c 00000000 		.word	I2COLED_mstrRdBufIndex
 1298 0030 00000000 		.word	I2COLED_mstrStatus
 1299              		.cfi_endproc
 1300              	.LFE9:
 1301              		.size	I2COLED_I2CMasterClearReadBuf, .-I2COLED_I2CMasterClearReadBuf
 1302              		.section	.text.I2COLED_I2CMasterClearWriteBuf,"ax",%progbits
 1303              		.align	2
 1304              		.global	I2COLED_I2CMasterClearWriteBuf
 1305              		.code	16
 1306              		.thumb_func
 1307              		.type	I2COLED_I2CMasterClearWriteBuf, %function
 1308              	I2COLED_I2CMasterClearWriteBuf:
 1309              	.LFB10:
 827:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 828:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 829:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 830:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterClearWriteBuf
 831:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 832:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 833:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 834:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 835:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 836:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 837:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 838:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 839:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 840:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 841:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 842:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 843:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrRdBufIndex - used to current index within master read
 844:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   buffer.
 845:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus - used to store current status of I2C Master.
 846:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 847:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 848:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** void I2COLED_I2CMasterClearWriteBuf(void)
 849:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1310              		.loc 1 849 0
 1311              		.cfi_startproc
 1312 0000 80B5     		push	{r7, lr}
 1313              		.cfi_def_cfa_offset 8
 1314              		.cfi_offset 7, -8
 1315              		.cfi_offset 14, -4
 1316 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 39


 1317              		.cfi_def_cfa_register 7
 850:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_DisableInt();  /* Lock from interruption */
 1318              		.loc 1 850 0
 1319 0004 0B20     		mov	r0, #11
 1320 0006 FFF7FEFF 		bl	CyIntDisable
 851:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 852:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_mstrWrBufIndex = 0u;
 1321              		.loc 1 852 0
 1322 000a 084B     		ldr	r3, .L93
 1323 000c 0022     		mov	r2, #0
 1324 000e 1A60     		str	r2, [r3]
 853:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_mstrStatus    &= (uint16) ~I2COLED_I2C_MSTAT_WR_CMPLT;
 1325              		.loc 1 853 0
 1326 0010 074B     		ldr	r3, .L93+4
 1327 0012 1B88     		ldrh	r3, [r3]
 1328 0014 9BB2     		uxth	r3, r3
 1329 0016 0222     		mov	r2, #2
 1330 0018 9343     		bic	r3, r2
 1331 001a 9AB2     		uxth	r2, r3
 1332 001c 044B     		ldr	r3, .L93+4
 1333 001e 1A80     		strh	r2, [r3]
 854:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 855:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
 1334              		.loc 1 855 0
 1335 0020 0B20     		mov	r0, #11
 1336 0022 FFF7FEFF 		bl	CyIntEnable
 856:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1337              		.loc 1 856 0
 1338 0026 BD46     		mov	sp, r7
 1339              		@ sp needed
 1340 0028 80BD     		pop	{r7, pc}
 1341              	.L94:
 1342 002a C046     		.align	2
 1343              	.L93:
 1344 002c 00000000 		.word	I2COLED_mstrWrBufIndex
 1345 0030 00000000 		.word	I2COLED_mstrStatus
 1346              		.cfi_endproc
 1347              	.LFE10:
 1348              		.size	I2COLED_I2CMasterClearWriteBuf, .-I2COLED_I2CMasterClearWriteBuf
 1349              		.section	.text.I2COLED_I2CMasterStatus,"ax",%progbits
 1350              		.align	2
 1351              		.global	I2COLED_I2CMasterStatus
 1352              		.code	16
 1353              		.thumb_func
 1354              		.type	I2COLED_I2CMasterStatus, %function
 1355              	I2COLED_I2CMasterStatus:
 1356              	.LFB11:
 857:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 858:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 859:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 860:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterStatus
 861:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 862:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 863:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 864:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Returns the master's communication status.
 865:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 866:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 40


 867:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 868:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 869:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 870:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Current status of I2C master.
 871:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 872:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 873:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus - used to store current status of I2C Master.
 874:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 875:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 876:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterStatus(void)
 877:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1357              		.loc 1 877 0
 1358              		.cfi_startproc
 1359 0000 80B5     		push	{r7, lr}
 1360              		.cfi_def_cfa_offset 8
 1361              		.cfi_offset 7, -8
 1362              		.cfi_offset 14, -4
 1363 0002 82B0     		sub	sp, sp, #8
 1364              		.cfi_def_cfa_offset 16
 1365 0004 00AF     		add	r7, sp, #0
 1366              		.cfi_def_cfa_register 7
 878:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 status;
 879:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 880:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_DisableInt();  /* Lock from interruption */
 1367              		.loc 1 880 0
 1368 0006 0B20     		mov	r0, #11
 1369 0008 FFF7FEFF 		bl	CyIntDisable
 881:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 882:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     status = (uint32) I2COLED_mstrStatus;
 1370              		.loc 1 882 0
 1371 000c 0B4B     		ldr	r3, .L98
 1372 000e 1B88     		ldrh	r3, [r3]
 1373 0010 9BB2     		uxth	r3, r3
 1374 0012 7B60     		str	r3, [r7, #4]
 883:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 884:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if (I2COLED_CHECK_I2C_MASTER_ACTIVE)
 1375              		.loc 1 884 0
 1376 0014 0A4B     		ldr	r3, .L98+4
 1377 0016 1B78     		ldrb	r3, [r3]
 1378 0018 DAB2     		uxtb	r2, r3
 1379 001a 2023     		mov	r3, #32
 1380 001c 1340     		and	r3, r2
 1381 001e DBB2     		uxtb	r3, r3
 1382 0020 002B     		cmp	r3, #0
 1383 0022 03D0     		beq	.L96
 885:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 886:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Add status of master pending transaction: MSTAT_XFER_INP */
 887:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         status |= (uint32) I2COLED_I2C_MSTAT_XFER_INP;
 1384              		.loc 1 887 0
 1385 0024 7B68     		ldr	r3, [r7, #4]
 1386 0026 0422     		mov	r2, #4
 1387 0028 1343     		orr	r3, r2
 1388 002a 7B60     		str	r3, [r7, #4]
 1389              	.L96:
 888:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 889:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 890:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 41


 1390              		.loc 1 890 0
 1391 002c 0B20     		mov	r0, #11
 1392 002e FFF7FEFF 		bl	CyIntEnable
 891:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 892:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(status);
 1393              		.loc 1 892 0
 1394 0032 7B68     		ldr	r3, [r7, #4]
 893:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1395              		.loc 1 893 0
 1396 0034 181C     		mov	r0, r3
 1397 0036 BD46     		mov	sp, r7
 1398 0038 02B0     		add	sp, sp, #8
 1399              		@ sp needed
 1400 003a 80BD     		pop	{r7, pc}
 1401              	.L99:
 1402              		.align	2
 1403              	.L98:
 1404 003c 00000000 		.word	I2COLED_mstrStatus
 1405 0040 00000000 		.word	I2COLED_state
 1406              		.cfi_endproc
 1407              	.LFE11:
 1408              		.size	I2COLED_I2CMasterStatus, .-I2COLED_I2CMasterStatus
 1409              		.section	.text.I2COLED_I2CMasterClearStatus,"ax",%progbits
 1410              		.align	2
 1411              		.global	I2COLED_I2CMasterClearStatus
 1412              		.code	16
 1413              		.thumb_func
 1414              		.type	I2COLED_I2CMasterClearStatus, %function
 1415              	I2COLED_I2CMasterClearStatus:
 1416              	.LFB12:
 894:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 895:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 896:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
 897:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CMasterClearStatus
 898:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 899:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 900:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 901:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Clears all status flags and returns the master status.
 902:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 903:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 904:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 905:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 906:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 907:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Current status of I2C master.
 908:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 909:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Global variables:
 910:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  I2COLED_mstrStatus - used to store current status of I2C Master.
 911:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 912:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 913:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** uint32 I2COLED_I2CMasterClearStatus(void)
 914:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1417              		.loc 1 914 0
 1418              		.cfi_startproc
 1419 0000 80B5     		push	{r7, lr}
 1420              		.cfi_def_cfa_offset 8
 1421              		.cfi_offset 7, -8
 1422              		.cfi_offset 14, -4
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 42


 1423 0002 82B0     		sub	sp, sp, #8
 1424              		.cfi_def_cfa_offset 16
 1425 0004 00AF     		add	r7, sp, #0
 1426              		.cfi_def_cfa_register 7
 915:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 status;
 916:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 917:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_DisableInt();  /* Lock from interruption */
 1427              		.loc 1 917 0
 1428 0006 0B20     		mov	r0, #11
 1429 0008 FFF7FEFF 		bl	CyIntDisable
 918:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 919:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Read and clear master status */
 920:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     status = (uint32) I2COLED_mstrStatus;
 1430              		.loc 1 920 0
 1431 000c 074B     		ldr	r3, .L102
 1432 000e 1B88     		ldrh	r3, [r3]
 1433 0010 9BB2     		uxth	r3, r3
 1434 0012 7B60     		str	r3, [r7, #4]
 921:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_mstrStatus = I2COLED_I2C_MSTAT_CLEAR;
 1435              		.loc 1 921 0
 1436 0014 054B     		ldr	r3, .L102
 1437 0016 0022     		mov	r2, #0
 1438 0018 1A80     		strh	r2, [r3]
 922:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 923:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_EnableInt();   /* Release lock */
 1439              		.loc 1 923 0
 1440 001a 0B20     		mov	r0, #11
 1441 001c FFF7FEFF 		bl	CyIntEnable
 924:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 925:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     return(status);
 1442              		.loc 1 925 0
 1443 0020 7B68     		ldr	r3, [r7, #4]
 926:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1444              		.loc 1 926 0
 1445 0022 181C     		mov	r0, r3
 1446 0024 BD46     		mov	sp, r7
 1447 0026 02B0     		add	sp, sp, #8
 1448              		@ sp needed
 1449 0028 80BD     		pop	{r7, pc}
 1450              	.L103:
 1451 002a C046     		.align	2
 1452              	.L102:
 1453 002c 00000000 		.word	I2COLED_mstrStatus
 1454              		.cfi_endproc
 1455              	.LFE12:
 1456              		.size	I2COLED_I2CMasterClearStatus, .-I2COLED_I2CMasterClearStatus
 1457              		.section	.text.I2COLED_I2CReStartGeneration,"ax",%progbits
 1458              		.align	2
 1459              		.global	I2COLED_I2CReStartGeneration
 1460              		.code	16
 1461              		.thumb_func
 1462              		.type	I2COLED_I2CReStartGeneration, %function
 1463              	I2COLED_I2CReStartGeneration:
 1464              	.LFB13:
 927:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 928:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 929:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** /*******************************************************************************
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 43


 930:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Function Name: I2COLED_I2CReStartGeneration
 931:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** ********************************************************************************
 932:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 933:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Summary:
 934:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  Generates a ReStart condition:
 935:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB IP V1 and later: Generates ReStart using the scb IP functionality
 936:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *    Sets the I2C_MASTER_CMD_M_START and I2C_MASTER_CMD_M_NACK (if the previous
 937:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *    transaction was read) bits in the SCB.I2C_MASTER_CMD register.
 938:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *    This combination forces the master to generate ReStart.
 939:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 940:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB IP V0: Generates Restart using the GPIO and scb IP functionality.
 941:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   After the master completes write or read, the SCL is stretched.
 942:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   The master waits until SDA line is released by the slave. Then the GPIO
 943:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   function is enabled and the scb IP disabled as it already does not drive
 944:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   the bus. In case of the previous transfer was read, the NACK is generated
 945:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   by the GPIO. The delay of tLOW is added to manage the hold time.
 946:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   Set I2C_M_CMD.START and enable the scb IP. The ReStart generation
 947:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   is started after the I2C function is enabled for the SCL.
 948:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   Note1: the scb IP due re-enable generates Start but on the I2C bus it
 949:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *          appears as ReStart.
 950:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   Note2: the I2C_M_CMD.START is queued if scb IP is disabled.
 951:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *   Note3: the I2C_STATUS_M_READ is cleared is address was NACKed before.
 952:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 953:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Parameters:
 954:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 955:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 956:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Return:
 957:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  None
 958:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 959:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** * Side Effects:
 960:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *  SCB IP V0: The NACK generation by the GPIO may cause a greater SCL period
 961:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *             than expected for the selected master data rate.
 962:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *
 963:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** *******************************************************************************/
 964:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** void I2COLED_I2CReStartGeneration(void)
 965:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** {
 1465              		.loc 1 965 0
 1466              		.cfi_startproc
 1467 0000 80B5     		push	{r7, lr}
 1468              		.cfi_def_cfa_offset 8
 1469              		.cfi_offset 7, -8
 1470              		.cfi_offset 14, -4
 1471 0002 82B0     		sub	sp, sp, #8
 1472              		.cfi_def_cfa_offset 16
 1473 0004 00AF     		add	r7, sp, #0
 1474              		.cfi_def_cfa_register 7
 966:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #if(I2COLED_CY_SCBIP_V0)
 967:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Generates Restart use GPIO and scb IP functionality. Ticket ID#143715,
 968:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     ID#145238 and ID#173656 */
 969:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 status = I2COLED_I2C_STATUS_REG;
 1475              		.loc 1 969 0
 1476 0006 264B     		ldr	r3, .L108
 1477 0008 1B68     		ldr	r3, [r3]
 1478 000a 7B60     		str	r3, [r7, #4]
 970:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 971:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     while(I2COLED_WAIT_SDA_SET_HIGH)
 1479              		.loc 1 971 0
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 44


 1480 000c C046     		mov	r8, r8
 1481              	.L105:
 1482              		.loc 1 971 0 is_stmt 0 discriminator 1
 1483 000e FFF7FEFF 		bl	I2COLED_sda_Read
 1484 0012 031C     		mov	r3, r0
 1485 0014 002B     		cmp	r3, #0
 1486 0016 FAD0     		beq	.L105
 972:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 973:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Wait when slave release SDA line: SCL tHIGH is complete */
 974:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 975:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 976:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Prepare DR register to drive SCL line */
 977:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_SET_I2C_SCL_DR(I2COLED_I2C_SCL_LOW);
 1487              		.loc 1 977 0 is_stmt 1
 1488 0018 0020     		mov	r0, #0
 1489 001a FFF7FEFF 		bl	I2COLED_scl_Write
 978:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 979:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Switch HSIOM to GPIO: SCL goes low */
 980:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_SET_I2C_SCL_HSIOM_SEL(I2COLED_HSIOM_GPIO_SEL);
 1490              		.loc 1 980 0
 1491 001e 214B     		ldr	r3, .L108+4
 1492 0020 204A     		ldr	r2, .L108+4
 1493 0022 1168     		ldr	r1, [r2]
 1494 0024 204A     		ldr	r2, .L108+8
 1495 0026 0A40     		and	r2, r1
 1496 0028 1A60     		str	r2, [r3]
 981:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 982:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Disable SCB block */
 983:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_CTRL_REG &= (uint32) ~I2COLED_CTRL_ENABLED;
 1497              		.loc 1 983 0
 1498 002a 204B     		ldr	r3, .L108+12
 1499 002c 1F4A     		ldr	r2, .L108+12
 1500 002e 1268     		ldr	r2, [r2]
 1501 0030 5200     		lsl	r2, r2, #1
 1502 0032 5208     		lsr	r2, r2, #1
 1503 0034 1A60     		str	r2, [r3]
 984:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 985:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     if(0u != (status & I2COLED_I2C_STATUS_M_READ))
 1504              		.loc 1 985 0
 1505 0036 7A68     		ldr	r2, [r7, #4]
 1506 0038 2023     		mov	r3, #32
 1507 003a 1340     		and	r3, r2
 1508 003c 11D0     		beq	.L106
 986:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     {
 987:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         /* Generate NACK use GPIO functionality */
 988:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_SET_I2C_SCL_DR(I2COLED_I2C_SCL_LOW);
 1509              		.loc 1 988 0
 1510 003e 0020     		mov	r0, #0
 1511 0040 FFF7FEFF 		bl	I2COLED_scl_Write
 989:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         CyDelayUs(I2COLED_I2C_TLOW_TIME); /* Count tLOW */
 1512              		.loc 1 989 0
 1513 0044 0320     		mov	r0, #3
 1514 0046 FFF7FEFF 		bl	CyDelayUs
 990:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 991:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         I2COLED_SET_I2C_SCL_DR(I2COLED_I2C_SCL_HIGH);
 1515              		.loc 1 991 0
 1516 004a 0120     		mov	r0, #1
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 45


 1517 004c FFF7FEFF 		bl	I2COLED_scl_Write
 992:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         while(I2COLED_WAIT_SCL_SET_HIGH)
 1518              		.loc 1 992 0
 1519 0050 C046     		mov	r8, r8
 1520              	.L107:
 1521              		.loc 1 992 0 is_stmt 0 discriminator 1
 1522 0052 FFF7FEFF 		bl	I2COLED_scl_Read
 1523 0056 031C     		mov	r3, r0
 1524 0058 002B     		cmp	r3, #0
 1525 005a FAD0     		beq	.L107
 993:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         {
 994:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****             /* Wait until slave releases SCL in case if it stretches */
 995:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         }
 996:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****         CyDelayUs(I2COLED_I2C_THIGH_TIME); /* Count tHIGH */
 1526              		.loc 1 996 0 is_stmt 1
 1527 005c 0320     		mov	r0, #3
 1528 005e FFF7FEFF 		bl	CyDelayUs
 1529              	.L106:
 997:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     }
 998:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
 999:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Count tLOW as hold time for write and read */
1000:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_SET_I2C_SCL_DR(I2COLED_I2C_SCL_LOW);
 1530              		.loc 1 1000 0
 1531 0062 0020     		mov	r0, #0
 1532 0064 FFF7FEFF 		bl	I2COLED_scl_Write
1001:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     CyDelayUs(I2COLED_I2C_TLOW_TIME); /* Count tLOW */
 1533              		.loc 1 1001 0
 1534 0068 0320     		mov	r0, #3
 1535 006a FFF7FEFF 		bl	CyDelayUs
1002:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1003:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Set command for Start generation: it will appear */
1004:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_I2C_MASTER_CMD_REG = I2COLED_I2C_MASTER_CMD_M_START;
 1536              		.loc 1 1004 0
 1537 006e 104B     		ldr	r3, .L108+16
 1538 0070 0122     		mov	r2, #1
 1539 0072 1A60     		str	r2, [r3]
1005:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1006:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Enable SCB block */
1007:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_CTRL_REG |= (uint32) I2COLED_CTRL_ENABLED;
 1540              		.loc 1 1007 0
 1541 0074 0D4B     		ldr	r3, .L108+12
 1542 0076 0D4A     		ldr	r2, .L108+12
 1543 0078 1268     		ldr	r2, [r2]
 1544 007a 8021     		mov	r1, #128
 1545 007c 0906     		lsl	r1, r1, #24
 1546 007e 0A43     		orr	r2, r1
 1547 0080 1A60     		str	r2, [r3]
1008:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1009:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Switch HSIOM to I2C: */
1010:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_SET_I2C_SCL_HSIOM_SEL(I2COLED_HSIOM_I2C_SEL);
 1548              		.loc 1 1010 0
 1549 0082 084B     		ldr	r3, .L108+4
 1550 0084 074A     		ldr	r2, .L108+4
 1551 0086 1168     		ldr	r1, [r2]
 1552 0088 074A     		ldr	r2, .L108+8
 1553 008a 0A40     		and	r2, r1
 1554 008c E021     		mov	r1, #224
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 46


 1555 008e 0903     		lsl	r1, r1, #12
 1556 0090 0A43     		orr	r2, r1
 1557 0092 1A60     		str	r2, [r3]
1011:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1012:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Revert SCL DR register */
1013:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_SET_I2C_SCL_DR(I2COLED_I2C_SCL_HIGH);
 1558              		.loc 1 1013 0
 1559 0094 0120     		mov	r0, #1
 1560 0096 FFF7FEFF 		bl	I2COLED_scl_Write
1014:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #else
1015:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     uint32 cmd;
1016:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1017:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     /* Generates ReStart use scb IP functionality */
1018:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     cmd  = I2COLED_I2C_MASTER_CMD_M_START;
1019:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     cmd |= I2COLED_CHECK_I2C_STATUS(I2COLED_I2C_STATUS_M_READ) ?
1020:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****                 (I2COLED_I2C_MASTER_CMD_M_NACK) : (0u);
1021:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** 
1022:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c ****     I2COLED_I2C_MASTER_CMD_REG = cmd;
1023:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** #endif /* (I2COLED_CY_SCBIP_V1) */
1024:.\Generated_Source\PSoC4/I2COLED_I2C_MASTER.c **** }
 1561              		.loc 1 1024 0
 1562 009a BD46     		mov	sp, r7
 1563 009c 02B0     		add	sp, sp, #8
 1564              		@ sp needed
 1565 009e 80BD     		pop	{r7, pc}
 1566              	.L109:
 1567              		.align	2
 1568              	.L108:
 1569 00a0 64000740 		.word	1074200676
 1570 00a4 00000140 		.word	1073807360
 1571 00a8 FFFFF0FF 		.word	-983041
 1572 00ac 00000740 		.word	1074200576
 1573 00b0 68000740 		.word	1074200680
 1574              		.cfi_endproc
 1575              	.LFE13:
 1576              		.size	I2COLED_I2CReStartGeneration, .-I2COLED_I2CReStartGeneration
 1577              		.text
 1578              	.Letext0:
 1579              		.file 2 ".\\Generated_Source\\PSoC4/cytypes.h"
 1580              		.file 3 ".\\Generated_Source\\PSoC4\\I2COLED_I2C_PVT.h"
 1581              		.section	.debug_info,"",%progbits
 1582              	.Ldebug_info0:
 1583 0000 62040000 		.4byte	0x462
 1584 0004 0400     		.2byte	0x4
 1585 0006 00000000 		.4byte	.Ldebug_abbrev0
 1586 000a 04       		.byte	0x4
 1587 000b 01       		.uleb128 0x1
 1588 000c DF000000 		.4byte	.LASF50
 1589 0010 01       		.byte	0x1
 1590 0011 52000000 		.4byte	.LASF51
 1591 0015 D9030000 		.4byte	.LASF52
 1592 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1593 001d 00000000 		.4byte	0
 1594 0021 00000000 		.4byte	.Ldebug_line0
 1595 0025 02       		.uleb128 0x2
 1596 0026 01       		.byte	0x1
 1597 0027 06       		.byte	0x6
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 47


 1598 0028 CD030000 		.4byte	.LASF0
 1599 002c 02       		.uleb128 0x2
 1600 002d 01       		.byte	0x1
 1601 002e 08       		.byte	0x8
 1602 002f FB010000 		.4byte	.LASF1
 1603 0033 02       		.uleb128 0x2
 1604 0034 02       		.byte	0x2
 1605 0035 05       		.byte	0x5
 1606 0036 34030000 		.4byte	.LASF2
 1607 003a 02       		.uleb128 0x2
 1608 003b 02       		.byte	0x2
 1609 003c 07       		.byte	0x7
 1610 003d 80000000 		.4byte	.LASF3
 1611 0041 02       		.uleb128 0x2
 1612 0042 04       		.byte	0x4
 1613 0043 05       		.byte	0x5
 1614 0044 8D030000 		.4byte	.LASF4
 1615 0048 02       		.uleb128 0x2
 1616 0049 04       		.byte	0x4
 1617 004a 07       		.byte	0x7
 1618 004b B6010000 		.4byte	.LASF5
 1619 004f 02       		.uleb128 0x2
 1620 0050 08       		.byte	0x8
 1621 0051 05       		.byte	0x5
 1622 0052 F4020000 		.4byte	.LASF6
 1623 0056 02       		.uleb128 0x2
 1624 0057 08       		.byte	0x8
 1625 0058 07       		.byte	0x7
 1626 0059 6F020000 		.4byte	.LASF7
 1627 005d 03       		.uleb128 0x3
 1628 005e 04       		.byte	0x4
 1629 005f 05       		.byte	0x5
 1630 0060 696E7400 		.ascii	"int\000"
 1631 0064 02       		.uleb128 0x2
 1632 0065 04       		.byte	0x4
 1633 0066 07       		.byte	0x7
 1634 0067 5B020000 		.4byte	.LASF8
 1635 006b 04       		.uleb128 0x4
 1636 006c C8010000 		.4byte	.LASF9
 1637 0070 02       		.byte	0x2
 1638 0071 A1       		.byte	0xa1
 1639 0072 2C000000 		.4byte	0x2c
 1640 0076 04       		.uleb128 0x4
 1641 0077 17020000 		.4byte	.LASF10
 1642 007b 02       		.byte	0x2
 1643 007c A2       		.byte	0xa2
 1644 007d 3A000000 		.4byte	0x3a
 1645 0081 04       		.uleb128 0x4
 1646 0082 25020000 		.4byte	.LASF11
 1647 0086 02       		.byte	0x2
 1648 0087 A3       		.byte	0xa3
 1649 0088 48000000 		.4byte	0x48
 1650 008c 02       		.uleb128 0x2
 1651 008d 04       		.byte	0x4
 1652 008e 04       		.byte	0x4
 1653 008f D9000000 		.4byte	.LASF12
 1654 0093 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 48


 1655 0094 08       		.byte	0x8
 1656 0095 04       		.byte	0x4
 1657 0096 09020000 		.4byte	.LASF13
 1658 009a 02       		.uleb128 0x2
 1659 009b 01       		.byte	0x1
 1660 009c 08       		.byte	0x8
 1661 009d 02030000 		.4byte	.LASF14
 1662 00a1 05       		.uleb128 0x5
 1663 00a2 6B000000 		.4byte	0x6b
 1664 00a6 05       		.uleb128 0x5
 1665 00a7 76000000 		.4byte	0x76
 1666 00ab 06       		.uleb128 0x6
 1667 00ac 00000000 		.4byte	.LASF15
 1668 00b0 02       		.byte	0x2
 1669 00b1 4D01     		.2byte	0x14d
 1670 00b3 B7000000 		.4byte	0xb7
 1671 00b7 05       		.uleb128 0x5
 1672 00b8 81000000 		.4byte	0x81
 1673 00bc 02       		.uleb128 0x2
 1674 00bd 04       		.byte	0x4
 1675 00be 07       		.byte	0x7
 1676 00bf CC020000 		.4byte	.LASF16
 1677 00c3 07       		.uleb128 0x7
 1678 00c4 2C020000 		.4byte	.LASF20
 1679 00c8 01       		.byte	0x1
 1680 00c9 50       		.byte	0x50
 1681 00ca 81000000 		.4byte	0x81
 1682 00ce 00000000 		.4byte	.LFB0
 1683 00d2 1C010000 		.4byte	.LFE0-.LFB0
 1684 00d6 01       		.uleb128 0x1
 1685 00d7 9C       		.byte	0x9c
 1686 00d8 23010000 		.4byte	0x123
 1687 00dc 08       		.uleb128 0x8
 1688 00dd BF020000 		.4byte	.LASF17
 1689 00e1 01       		.byte	0x1
 1690 00e2 50       		.byte	0x50
 1691 00e3 81000000 		.4byte	0x81
 1692 00e7 02       		.uleb128 0x2
 1693 00e8 91       		.byte	0x91
 1694 00e9 6C       		.sleb128 -20
 1695 00ea 08       		.uleb128 0x8
 1696 00eb 68020000 		.4byte	.LASF18
 1697 00ef 01       		.byte	0x1
 1698 00f0 50       		.byte	0x50
 1699 00f1 23010000 		.4byte	0x123
 1700 00f5 02       		.uleb128 0x2
 1701 00f6 91       		.byte	0x91
 1702 00f7 68       		.sleb128 -24
 1703 00f8 09       		.uleb128 0x9
 1704 00f9 636E7400 		.ascii	"cnt\000"
 1705 00fd 01       		.byte	0x1
 1706 00fe 50       		.byte	0x50
 1707 00ff 81000000 		.4byte	0x81
 1708 0103 02       		.uleb128 0x2
 1709 0104 91       		.byte	0x91
 1710 0105 64       		.sleb128 -28
 1711 0106 08       		.uleb128 0x8
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 49


 1712 0107 BA020000 		.4byte	.LASF19
 1713 010b 01       		.byte	0x1
 1714 010c 50       		.byte	0x50
 1715 010d 81000000 		.4byte	0x81
 1716 0111 02       		.uleb128 0x2
 1717 0112 91       		.byte	0x91
 1718 0113 60       		.sleb128 -32
 1719 0114 0A       		.uleb128 0xa
 1720 0115 F1010000 		.4byte	.LASF23
 1721 0119 01       		.byte	0x1
 1722 011a 52       		.byte	0x52
 1723 011b 81000000 		.4byte	0x81
 1724 011f 02       		.uleb128 0x2
 1725 0120 91       		.byte	0x91
 1726 0121 74       		.sleb128 -12
 1727 0122 00       		.byte	0
 1728 0123 0B       		.uleb128 0xb
 1729 0124 04       		.byte	0x4
 1730 0125 6B000000 		.4byte	0x6b
 1731 0129 07       		.uleb128 0x7
 1732 012a B1000000 		.4byte	.LASF21
 1733 012e 01       		.byte	0x1
 1734 012f BA       		.byte	0xba
 1735 0130 81000000 		.4byte	0x81
 1736 0134 00000000 		.4byte	.LFB1
 1737 0138 2C010000 		.4byte	.LFE1-.LFB1
 1738 013c 01       		.uleb128 0x1
 1739 013d 9C       		.byte	0x9c
 1740 013e 89010000 		.4byte	0x189
 1741 0142 08       		.uleb128 0x8
 1742 0143 BF020000 		.4byte	.LASF17
 1743 0147 01       		.byte	0x1
 1744 0148 BA       		.byte	0xba
 1745 0149 81000000 		.4byte	0x81
 1746 014d 02       		.uleb128 0x2
 1747 014e 91       		.byte	0x91
 1748 014f 6C       		.sleb128 -20
 1749 0150 08       		.uleb128 0x8
 1750 0151 1E020000 		.4byte	.LASF22
 1751 0155 01       		.byte	0x1
 1752 0156 BA       		.byte	0xba
 1753 0157 23010000 		.4byte	0x123
 1754 015b 02       		.uleb128 0x2
 1755 015c 91       		.byte	0x91
 1756 015d 68       		.sleb128 -24
 1757 015e 09       		.uleb128 0x9
 1758 015f 636E7400 		.ascii	"cnt\000"
 1759 0163 01       		.byte	0x1
 1760 0164 BA       		.byte	0xba
 1761 0165 81000000 		.4byte	0x81
 1762 0169 02       		.uleb128 0x2
 1763 016a 91       		.byte	0x91
 1764 016b 64       		.sleb128 -28
 1765 016c 08       		.uleb128 0x8
 1766 016d BA020000 		.4byte	.LASF19
 1767 0171 01       		.byte	0x1
 1768 0172 BA       		.byte	0xba
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 50


 1769 0173 81000000 		.4byte	0x81
 1770 0177 02       		.uleb128 0x2
 1771 0178 91       		.byte	0x91
 1772 0179 60       		.sleb128 -32
 1773 017a 0A       		.uleb128 0xa
 1774 017b F1010000 		.4byte	.LASF23
 1775 017f 01       		.byte	0x1
 1776 0180 BC       		.byte	0xbc
 1777 0181 81000000 		.4byte	0x81
 1778 0185 02       		.uleb128 0x2
 1779 0186 91       		.byte	0x91
 1780 0187 74       		.sleb128 -12
 1781 0188 00       		.byte	0
 1782 0189 0C       		.uleb128 0xc
 1783 018a D6010000 		.4byte	.LASF24
 1784 018e 01       		.byte	0x1
 1785 018f 2101     		.2byte	0x121
 1786 0191 81000000 		.4byte	0x81
 1787 0195 00000000 		.4byte	.LFB2
 1788 0199 10010000 		.4byte	.LFE2-.LFB2
 1789 019d 01       		.uleb128 0x1
 1790 019e 9C       		.byte	0x9c
 1791 019f E0010000 		.4byte	0x1e0
 1792 01a3 0D       		.uleb128 0xd
 1793 01a4 BF020000 		.4byte	.LASF17
 1794 01a8 01       		.byte	0x1
 1795 01a9 2101     		.2byte	0x121
 1796 01ab 81000000 		.4byte	0x81
 1797 01af 02       		.uleb128 0x2
 1798 01b0 91       		.byte	0x91
 1799 01b1 6C       		.sleb128 -20
 1800 01b2 0D       		.uleb128 0xd
 1801 01b3 10020000 		.4byte	.LASF25
 1802 01b7 01       		.byte	0x1
 1803 01b8 2101     		.2byte	0x121
 1804 01ba 81000000 		.4byte	0x81
 1805 01be 02       		.uleb128 0x2
 1806 01bf 91       		.byte	0x91
 1807 01c0 68       		.sleb128 -24
 1808 01c1 0E       		.uleb128 0xe
 1809 01c2 D1000000 		.4byte	.LASF26
 1810 01c6 01       		.byte	0x1
 1811 01c7 2301     		.2byte	0x123
 1812 01c9 81000000 		.4byte	0x81
 1813 01cd 02       		.uleb128 0x2
 1814 01ce 91       		.byte	0x91
 1815 01cf 74       		.sleb128 -12
 1816 01d0 0E       		.uleb128 0xe
 1817 01d1 F1010000 		.4byte	.LASF23
 1818 01d5 01       		.byte	0x1
 1819 01d6 2401     		.2byte	0x124
 1820 01d8 81000000 		.4byte	0x81
 1821 01dc 02       		.uleb128 0x2
 1822 01dd 91       		.byte	0x91
 1823 01de 70       		.sleb128 -16
 1824 01df 00       		.byte	0
 1825 01e0 0C       		.uleb128 0xc
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 51


 1826 01e1 75010000 		.4byte	.LASF27
 1827 01e5 01       		.byte	0x1
 1828 01e6 9601     		.2byte	0x196
 1829 01e8 81000000 		.4byte	0x81
 1830 01ec 00000000 		.4byte	.LFB3
 1831 01f0 08010000 		.4byte	.LFE3-.LFB3
 1832 01f4 01       		.uleb128 0x1
 1833 01f5 9C       		.byte	0x9c
 1834 01f6 37020000 		.4byte	0x237
 1835 01fa 0D       		.uleb128 0xd
 1836 01fb BF020000 		.4byte	.LASF17
 1837 01ff 01       		.byte	0x1
 1838 0200 9601     		.2byte	0x196
 1839 0202 81000000 		.4byte	0x81
 1840 0206 02       		.uleb128 0x2
 1841 0207 91       		.byte	0x91
 1842 0208 6C       		.sleb128 -20
 1843 0209 0D       		.uleb128 0xd
 1844 020a 10020000 		.4byte	.LASF25
 1845 020e 01       		.byte	0x1
 1846 020f 9601     		.2byte	0x196
 1847 0211 81000000 		.4byte	0x81
 1848 0215 02       		.uleb128 0x2
 1849 0216 91       		.byte	0x91
 1850 0217 68       		.sleb128 -24
 1851 0218 0E       		.uleb128 0xe
 1852 0219 D1000000 		.4byte	.LASF26
 1853 021d 01       		.byte	0x1
 1854 021e 9801     		.2byte	0x198
 1855 0220 81000000 		.4byte	0x81
 1856 0224 02       		.uleb128 0x2
 1857 0225 91       		.byte	0x91
 1858 0226 74       		.sleb128 -12
 1859 0227 0E       		.uleb128 0xe
 1860 0228 F1010000 		.4byte	.LASF23
 1861 022c 01       		.byte	0x1
 1862 022d 9901     		.2byte	0x199
 1863 022f 81000000 		.4byte	0x81
 1864 0233 02       		.uleb128 0x2
 1865 0234 91       		.byte	0x91
 1866 0235 70       		.sleb128 -16
 1867 0236 00       		.byte	0
 1868 0237 0F       		.uleb128 0xf
 1869 0238 5B010000 		.4byte	.LASF28
 1870 023c 01       		.byte	0x1
 1871 023d 0A02     		.2byte	0x20a
 1872 023f 81000000 		.4byte	0x81
 1873 0243 00000000 		.4byte	.LFB4
 1874 0247 BC000000 		.4byte	.LFE4-.LFB4
 1875 024b 01       		.uleb128 0x1
 1876 024c 9C       		.byte	0x9c
 1877 024d 70020000 		.4byte	0x270
 1878 0251 0E       		.uleb128 0xe
 1879 0252 D1000000 		.4byte	.LASF26
 1880 0256 01       		.byte	0x1
 1881 0257 0C02     		.2byte	0x20c
 1882 0259 81000000 		.4byte	0x81
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 52


 1883 025d 02       		.uleb128 0x2
 1884 025e 91       		.byte	0x91
 1885 025f 74       		.sleb128 -12
 1886 0260 0E       		.uleb128 0xe
 1887 0261 F1010000 		.4byte	.LASF23
 1888 0265 01       		.byte	0x1
 1889 0266 0D02     		.2byte	0x20d
 1890 0268 81000000 		.4byte	0x81
 1891 026c 02       		.uleb128 0x2
 1892 026d 91       		.byte	0x91
 1893 026e 70       		.sleb128 -16
 1894 026f 00       		.byte	0
 1895 0270 0F       		.uleb128 0xf
 1896 0271 06000000 		.4byte	.LASF29
 1897 0275 01       		.byte	0x1
 1898 0276 5B02     		.2byte	0x25b
 1899 0278 81000000 		.4byte	0x81
 1900 027c 00000000 		.4byte	.LFB5
 1901 0280 CC000000 		.4byte	.LFE5-.LFB5
 1902 0284 01       		.uleb128 0x1
 1903 0285 9C       		.byte	0x9c
 1904 0286 B8020000 		.4byte	0x2b8
 1905 028a 0D       		.uleb128 0xd
 1906 028b 3E030000 		.4byte	.LASF30
 1907 028f 01       		.byte	0x1
 1908 0290 5B02     		.2byte	0x25b
 1909 0292 81000000 		.4byte	0x81
 1910 0296 02       		.uleb128 0x2
 1911 0297 91       		.byte	0x91
 1912 0298 6C       		.sleb128 -20
 1913 0299 0E       		.uleb128 0xe
 1914 029a D1000000 		.4byte	.LASF26
 1915 029e 01       		.byte	0x1
 1916 029f 5D02     		.2byte	0x25d
 1917 02a1 81000000 		.4byte	0x81
 1918 02a5 02       		.uleb128 0x2
 1919 02a6 91       		.byte	0x91
 1920 02a7 74       		.sleb128 -12
 1921 02a8 0E       		.uleb128 0xe
 1922 02a9 F1010000 		.4byte	.LASF23
 1923 02ad 01       		.byte	0x1
 1924 02ae 5E02     		.2byte	0x25e
 1925 02b0 81000000 		.4byte	0x81
 1926 02b4 02       		.uleb128 0x2
 1927 02b5 91       		.byte	0x91
 1928 02b6 70       		.sleb128 -16
 1929 02b7 00       		.byte	0
 1930 02b8 0F       		.uleb128 0xf
 1931 02b9 B3030000 		.4byte	.LASF31
 1932 02bd 01       		.byte	0x1
 1933 02be B402     		.2byte	0x2b4
 1934 02c0 81000000 		.4byte	0x81
 1935 02c4 00000000 		.4byte	.LFB6
 1936 02c8 A8000000 		.4byte	.LFE6-.LFB6
 1937 02cc 01       		.uleb128 0x1
 1938 02cd 9C       		.byte	0x9c
 1939 02ce F1020000 		.4byte	0x2f1
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 53


 1940 02d2 0D       		.uleb128 0xd
 1941 02d3 CE010000 		.4byte	.LASF32
 1942 02d7 01       		.byte	0x1
 1943 02d8 B402     		.2byte	0x2b4
 1944 02da 81000000 		.4byte	0x81
 1945 02de 02       		.uleb128 0x2
 1946 02df 91       		.byte	0x91
 1947 02e0 6C       		.sleb128 -20
 1948 02e1 0E       		.uleb128 0xe
 1949 02e2 3E030000 		.4byte	.LASF30
 1950 02e6 01       		.byte	0x1
 1951 02e7 B602     		.2byte	0x2b6
 1952 02e9 81000000 		.4byte	0x81
 1953 02ed 02       		.uleb128 0x2
 1954 02ee 91       		.byte	0x91
 1955 02ef 74       		.sleb128 -12
 1956 02f0 00       		.byte	0
 1957 02f1 10       		.uleb128 0x10
 1958 02f2 9A020000 		.4byte	.LASF33
 1959 02f6 01       		.byte	0x1
 1960 02f7 FB02     		.2byte	0x2fb
 1961 02f9 81000000 		.4byte	0x81
 1962 02fd 00000000 		.4byte	.LFB7
 1963 0301 14000000 		.4byte	.LFE7-.LFB7
 1964 0305 01       		.uleb128 0x1
 1965 0306 9C       		.byte	0x9c
 1966 0307 10       		.uleb128 0x10
 1967 0308 FD030000 		.4byte	.LASF34
 1968 030c 01       		.byte	0x1
 1969 030d 1903     		.2byte	0x319
 1970 030f 81000000 		.4byte	0x81
 1971 0313 00000000 		.4byte	.LFB8
 1972 0317 14000000 		.4byte	.LFE8-.LFB8
 1973 031b 01       		.uleb128 0x1
 1974 031c 9C       		.byte	0x9c
 1975 031d 11       		.uleb128 0x11
 1976 031e 93000000 		.4byte	.LASF35
 1977 0322 01       		.byte	0x1
 1978 0323 3203     		.2byte	0x332
 1979 0325 00000000 		.4byte	.LFB9
 1980 0329 34000000 		.4byte	.LFE9-.LFB9
 1981 032d 01       		.uleb128 0x1
 1982 032e 9C       		.byte	0x9c
 1983 032f 11       		.uleb128 0x11
 1984 0330 D5020000 		.4byte	.LASF36
 1985 0334 01       		.byte	0x1
 1986 0335 5003     		.2byte	0x350
 1987 0337 00000000 		.4byte	.LFB10
 1988 033b 34000000 		.4byte	.LFE10-.LFB10
 1989 033f 01       		.uleb128 0x1
 1990 0340 9C       		.byte	0x9c
 1991 0341 0C       		.uleb128 0xc
 1992 0342 1C030000 		.4byte	.LASF37
 1993 0346 01       		.byte	0x1
 1994 0347 6C03     		.2byte	0x36c
 1995 0349 81000000 		.4byte	0x81
 1996 034d 00000000 		.4byte	.LFB11
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 54


 1997 0351 44000000 		.4byte	.LFE11-.LFB11
 1998 0355 01       		.uleb128 0x1
 1999 0356 9C       		.byte	0x9c
 2000 0357 6B030000 		.4byte	0x36b
 2001 035b 0E       		.uleb128 0xe
 2002 035c CA000000 		.4byte	.LASF38
 2003 0360 01       		.byte	0x1
 2004 0361 6E03     		.2byte	0x36e
 2005 0363 81000000 		.4byte	0x81
 2006 0367 02       		.uleb128 0x2
 2007 0368 91       		.byte	0x91
 2008 0369 74       		.sleb128 -12
 2009 036a 00       		.byte	0
 2010 036b 0C       		.uleb128 0xc
 2011 036c 96030000 		.4byte	.LASF39
 2012 0370 01       		.byte	0x1
 2013 0371 9103     		.2byte	0x391
 2014 0373 81000000 		.4byte	0x81
 2015 0377 00000000 		.4byte	.LFB12
 2016 037b 30000000 		.4byte	.LFE12-.LFB12
 2017 037f 01       		.uleb128 0x1
 2018 0380 9C       		.byte	0x9c
 2019 0381 95030000 		.4byte	0x395
 2020 0385 0E       		.uleb128 0xe
 2021 0386 CA000000 		.4byte	.LASF38
 2022 038a 01       		.byte	0x1
 2023 038b 9303     		.2byte	0x393
 2024 038d 81000000 		.4byte	0x81
 2025 0391 02       		.uleb128 0x2
 2026 0392 91       		.byte	0x91
 2027 0393 74       		.sleb128 -12
 2028 0394 00       		.byte	0
 2029 0395 12       		.uleb128 0x12
 2030 0396 5D030000 		.4byte	.LASF53
 2031 039a 01       		.byte	0x1
 2032 039b C403     		.2byte	0x3c4
 2033 039d 00000000 		.4byte	.LFB13
 2034 03a1 B4000000 		.4byte	.LFE13-.LFB13
 2035 03a5 01       		.uleb128 0x1
 2036 03a6 9C       		.byte	0x9c
 2037 03a7 BB030000 		.4byte	0x3bb
 2038 03ab 0E       		.uleb128 0xe
 2039 03ac CA000000 		.4byte	.LASF38
 2040 03b0 01       		.byte	0x1
 2041 03b1 C903     		.2byte	0x3c9
 2042 03b3 81000000 		.4byte	0x81
 2043 03b7 02       		.uleb128 0x2
 2044 03b8 91       		.byte	0x91
 2045 03b9 74       		.sleb128 -12
 2046 03ba 00       		.byte	0
 2047 03bb 13       		.uleb128 0x13
 2048 03bc 92010000 		.4byte	.LASF40
 2049 03c0 03       		.byte	0x3
 2050 03c1 1D       		.byte	0x1d
 2051 03c2 A1000000 		.4byte	0xa1
 2052 03c6 14       		.uleb128 0x14
 2053 03c7 7A030000 		.4byte	.LASF41
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 55


 2054 03cb 01       		.byte	0x1
 2055 03cc 1C       		.byte	0x1c
 2056 03cd A6000000 		.4byte	0xa6
 2057 03d1 05       		.uleb128 0x5
 2058 03d2 03       		.byte	0x3
 2059 03d3 00000000 		.4byte	I2COLED_mstrStatus
 2060 03d7 14       		.uleb128 0x14
 2061 03d8 86020000 		.4byte	.LASF42
 2062 03dc 01       		.byte	0x1
 2063 03dd 1D       		.byte	0x1d
 2064 03de A1000000 		.4byte	0xa1
 2065 03e2 05       		.uleb128 0x5
 2066 03e3 03       		.byte	0x3
 2067 03e4 00000000 		.4byte	I2COLED_mstrControl
 2068 03e8 14       		.uleb128 0x14
 2069 03e9 46020000 		.4byte	.LASF43
 2070 03ed 01       		.byte	0x1
 2071 03ee 20       		.byte	0x20
 2072 03ef F9030000 		.4byte	0x3f9
 2073 03f3 05       		.uleb128 0x5
 2074 03f4 03       		.byte	0x3
 2075 03f5 00000000 		.4byte	I2COLED_mstrRdBufPtr
 2076 03f9 0B       		.uleb128 0xb
 2077 03fa 04       		.byte	0x4
 2078 03fb A1000000 		.4byte	0xa1
 2079 03ff 14       		.uleb128 0x14
 2080 0400 A0010000 		.4byte	.LASF44
 2081 0404 01       		.byte	0x1
 2082 0405 21       		.byte	0x21
 2083 0406 B7000000 		.4byte	0xb7
 2084 040a 05       		.uleb128 0x5
 2085 040b 03       		.byte	0x3
 2086 040c 00000000 		.4byte	I2COLED_mstrRdBufSize
 2087 0410 14       		.uleb128 0x14
 2088 0411 46030000 		.4byte	.LASF45
 2089 0415 01       		.byte	0x1
 2090 0416 22       		.byte	0x22
 2091 0417 B7000000 		.4byte	0xb7
 2092 041b 05       		.uleb128 0x5
 2093 041c 03       		.byte	0x3
 2094 041d 00000000 		.4byte	I2COLED_mstrRdBufIndex
 2095 0421 14       		.uleb128 0x14
 2096 0422 07030000 		.4byte	.LASF46
 2097 0426 01       		.byte	0x1
 2098 0427 25       		.byte	0x25
 2099 0428 F9030000 		.4byte	0x3f9
 2100 042c 05       		.uleb128 0x5
 2101 042d 03       		.byte	0x3
 2102 042e 00000000 		.4byte	I2COLED_mstrWrBufPtr
 2103 0432 14       		.uleb128 0x14
 2104 0433 1E040000 		.4byte	.LASF47
 2105 0437 01       		.byte	0x1
 2106 0438 26       		.byte	0x26
 2107 0439 B7000000 		.4byte	0xb7
 2108 043d 05       		.uleb128 0x5
 2109 043e 03       		.byte	0x3
 2110 043f 00000000 		.4byte	I2COLED_mstrWrBufSize
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 56


 2111 0443 14       		.uleb128 0x14
 2112 0444 3B000000 		.4byte	.LASF48
 2113 0448 01       		.byte	0x1
 2114 0449 27       		.byte	0x27
 2115 044a B7000000 		.4byte	0xb7
 2116 044e 05       		.uleb128 0x5
 2117 044f 03       		.byte	0x3
 2118 0450 00000000 		.4byte	I2COLED_mstrWrBufIndex
 2119 0454 14       		.uleb128 0x14
 2120 0455 21000000 		.4byte	.LASF49
 2121 0459 01       		.byte	0x1
 2122 045a 28       		.byte	0x28
 2123 045b B7000000 		.4byte	0xb7
 2124 045f 05       		.uleb128 0x5
 2125 0460 03       		.byte	0x3
 2126 0461 00000000 		.4byte	I2COLED_mstrWrBufIndexTmp
 2127 0465 00       		.byte	0
 2128              		.section	.debug_abbrev,"",%progbits
 2129              	.Ldebug_abbrev0:
 2130 0000 01       		.uleb128 0x1
 2131 0001 11       		.uleb128 0x11
 2132 0002 01       		.byte	0x1
 2133 0003 25       		.uleb128 0x25
 2134 0004 0E       		.uleb128 0xe
 2135 0005 13       		.uleb128 0x13
 2136 0006 0B       		.uleb128 0xb
 2137 0007 03       		.uleb128 0x3
 2138 0008 0E       		.uleb128 0xe
 2139 0009 1B       		.uleb128 0x1b
 2140 000a 0E       		.uleb128 0xe
 2141 000b 55       		.uleb128 0x55
 2142 000c 17       		.uleb128 0x17
 2143 000d 11       		.uleb128 0x11
 2144 000e 01       		.uleb128 0x1
 2145 000f 10       		.uleb128 0x10
 2146 0010 17       		.uleb128 0x17
 2147 0011 00       		.byte	0
 2148 0012 00       		.byte	0
 2149 0013 02       		.uleb128 0x2
 2150 0014 24       		.uleb128 0x24
 2151 0015 00       		.byte	0
 2152 0016 0B       		.uleb128 0xb
 2153 0017 0B       		.uleb128 0xb
 2154 0018 3E       		.uleb128 0x3e
 2155 0019 0B       		.uleb128 0xb
 2156 001a 03       		.uleb128 0x3
 2157 001b 0E       		.uleb128 0xe
 2158 001c 00       		.byte	0
 2159 001d 00       		.byte	0
 2160 001e 03       		.uleb128 0x3
 2161 001f 24       		.uleb128 0x24
 2162 0020 00       		.byte	0
 2163 0021 0B       		.uleb128 0xb
 2164 0022 0B       		.uleb128 0xb
 2165 0023 3E       		.uleb128 0x3e
 2166 0024 0B       		.uleb128 0xb
 2167 0025 03       		.uleb128 0x3
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 57


 2168 0026 08       		.uleb128 0x8
 2169 0027 00       		.byte	0
 2170 0028 00       		.byte	0
 2171 0029 04       		.uleb128 0x4
 2172 002a 16       		.uleb128 0x16
 2173 002b 00       		.byte	0
 2174 002c 03       		.uleb128 0x3
 2175 002d 0E       		.uleb128 0xe
 2176 002e 3A       		.uleb128 0x3a
 2177 002f 0B       		.uleb128 0xb
 2178 0030 3B       		.uleb128 0x3b
 2179 0031 0B       		.uleb128 0xb
 2180 0032 49       		.uleb128 0x49
 2181 0033 13       		.uleb128 0x13
 2182 0034 00       		.byte	0
 2183 0035 00       		.byte	0
 2184 0036 05       		.uleb128 0x5
 2185 0037 35       		.uleb128 0x35
 2186 0038 00       		.byte	0
 2187 0039 49       		.uleb128 0x49
 2188 003a 13       		.uleb128 0x13
 2189 003b 00       		.byte	0
 2190 003c 00       		.byte	0
 2191 003d 06       		.uleb128 0x6
 2192 003e 16       		.uleb128 0x16
 2193 003f 00       		.byte	0
 2194 0040 03       		.uleb128 0x3
 2195 0041 0E       		.uleb128 0xe
 2196 0042 3A       		.uleb128 0x3a
 2197 0043 0B       		.uleb128 0xb
 2198 0044 3B       		.uleb128 0x3b
 2199 0045 05       		.uleb128 0x5
 2200 0046 49       		.uleb128 0x49
 2201 0047 13       		.uleb128 0x13
 2202 0048 00       		.byte	0
 2203 0049 00       		.byte	0
 2204 004a 07       		.uleb128 0x7
 2205 004b 2E       		.uleb128 0x2e
 2206 004c 01       		.byte	0x1
 2207 004d 3F       		.uleb128 0x3f
 2208 004e 19       		.uleb128 0x19
 2209 004f 03       		.uleb128 0x3
 2210 0050 0E       		.uleb128 0xe
 2211 0051 3A       		.uleb128 0x3a
 2212 0052 0B       		.uleb128 0xb
 2213 0053 3B       		.uleb128 0x3b
 2214 0054 0B       		.uleb128 0xb
 2215 0055 27       		.uleb128 0x27
 2216 0056 19       		.uleb128 0x19
 2217 0057 49       		.uleb128 0x49
 2218 0058 13       		.uleb128 0x13
 2219 0059 11       		.uleb128 0x11
 2220 005a 01       		.uleb128 0x1
 2221 005b 12       		.uleb128 0x12
 2222 005c 06       		.uleb128 0x6
 2223 005d 40       		.uleb128 0x40
 2224 005e 18       		.uleb128 0x18
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 58


 2225 005f 9642     		.uleb128 0x2116
 2226 0061 19       		.uleb128 0x19
 2227 0062 01       		.uleb128 0x1
 2228 0063 13       		.uleb128 0x13
 2229 0064 00       		.byte	0
 2230 0065 00       		.byte	0
 2231 0066 08       		.uleb128 0x8
 2232 0067 05       		.uleb128 0x5
 2233 0068 00       		.byte	0
 2234 0069 03       		.uleb128 0x3
 2235 006a 0E       		.uleb128 0xe
 2236 006b 3A       		.uleb128 0x3a
 2237 006c 0B       		.uleb128 0xb
 2238 006d 3B       		.uleb128 0x3b
 2239 006e 0B       		.uleb128 0xb
 2240 006f 49       		.uleb128 0x49
 2241 0070 13       		.uleb128 0x13
 2242 0071 02       		.uleb128 0x2
 2243 0072 18       		.uleb128 0x18
 2244 0073 00       		.byte	0
 2245 0074 00       		.byte	0
 2246 0075 09       		.uleb128 0x9
 2247 0076 05       		.uleb128 0x5
 2248 0077 00       		.byte	0
 2249 0078 03       		.uleb128 0x3
 2250 0079 08       		.uleb128 0x8
 2251 007a 3A       		.uleb128 0x3a
 2252 007b 0B       		.uleb128 0xb
 2253 007c 3B       		.uleb128 0x3b
 2254 007d 0B       		.uleb128 0xb
 2255 007e 49       		.uleb128 0x49
 2256 007f 13       		.uleb128 0x13
 2257 0080 02       		.uleb128 0x2
 2258 0081 18       		.uleb128 0x18
 2259 0082 00       		.byte	0
 2260 0083 00       		.byte	0
 2261 0084 0A       		.uleb128 0xa
 2262 0085 34       		.uleb128 0x34
 2263 0086 00       		.byte	0
 2264 0087 03       		.uleb128 0x3
 2265 0088 0E       		.uleb128 0xe
 2266 0089 3A       		.uleb128 0x3a
 2267 008a 0B       		.uleb128 0xb
 2268 008b 3B       		.uleb128 0x3b
 2269 008c 0B       		.uleb128 0xb
 2270 008d 49       		.uleb128 0x49
 2271 008e 13       		.uleb128 0x13
 2272 008f 02       		.uleb128 0x2
 2273 0090 18       		.uleb128 0x18
 2274 0091 00       		.byte	0
 2275 0092 00       		.byte	0
 2276 0093 0B       		.uleb128 0xb
 2277 0094 0F       		.uleb128 0xf
 2278 0095 00       		.byte	0
 2279 0096 0B       		.uleb128 0xb
 2280 0097 0B       		.uleb128 0xb
 2281 0098 49       		.uleb128 0x49
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 59


 2282 0099 13       		.uleb128 0x13
 2283 009a 00       		.byte	0
 2284 009b 00       		.byte	0
 2285 009c 0C       		.uleb128 0xc
 2286 009d 2E       		.uleb128 0x2e
 2287 009e 01       		.byte	0x1
 2288 009f 3F       		.uleb128 0x3f
 2289 00a0 19       		.uleb128 0x19
 2290 00a1 03       		.uleb128 0x3
 2291 00a2 0E       		.uleb128 0xe
 2292 00a3 3A       		.uleb128 0x3a
 2293 00a4 0B       		.uleb128 0xb
 2294 00a5 3B       		.uleb128 0x3b
 2295 00a6 05       		.uleb128 0x5
 2296 00a7 27       		.uleb128 0x27
 2297 00a8 19       		.uleb128 0x19
 2298 00a9 49       		.uleb128 0x49
 2299 00aa 13       		.uleb128 0x13
 2300 00ab 11       		.uleb128 0x11
 2301 00ac 01       		.uleb128 0x1
 2302 00ad 12       		.uleb128 0x12
 2303 00ae 06       		.uleb128 0x6
 2304 00af 40       		.uleb128 0x40
 2305 00b0 18       		.uleb128 0x18
 2306 00b1 9642     		.uleb128 0x2116
 2307 00b3 19       		.uleb128 0x19
 2308 00b4 01       		.uleb128 0x1
 2309 00b5 13       		.uleb128 0x13
 2310 00b6 00       		.byte	0
 2311 00b7 00       		.byte	0
 2312 00b8 0D       		.uleb128 0xd
 2313 00b9 05       		.uleb128 0x5
 2314 00ba 00       		.byte	0
 2315 00bb 03       		.uleb128 0x3
 2316 00bc 0E       		.uleb128 0xe
 2317 00bd 3A       		.uleb128 0x3a
 2318 00be 0B       		.uleb128 0xb
 2319 00bf 3B       		.uleb128 0x3b
 2320 00c0 05       		.uleb128 0x5
 2321 00c1 49       		.uleb128 0x49
 2322 00c2 13       		.uleb128 0x13
 2323 00c3 02       		.uleb128 0x2
 2324 00c4 18       		.uleb128 0x18
 2325 00c5 00       		.byte	0
 2326 00c6 00       		.byte	0
 2327 00c7 0E       		.uleb128 0xe
 2328 00c8 34       		.uleb128 0x34
 2329 00c9 00       		.byte	0
 2330 00ca 03       		.uleb128 0x3
 2331 00cb 0E       		.uleb128 0xe
 2332 00cc 3A       		.uleb128 0x3a
 2333 00cd 0B       		.uleb128 0xb
 2334 00ce 3B       		.uleb128 0x3b
 2335 00cf 05       		.uleb128 0x5
 2336 00d0 49       		.uleb128 0x49
 2337 00d1 13       		.uleb128 0x13
 2338 00d2 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 60


 2339 00d3 18       		.uleb128 0x18
 2340 00d4 00       		.byte	0
 2341 00d5 00       		.byte	0
 2342 00d6 0F       		.uleb128 0xf
 2343 00d7 2E       		.uleb128 0x2e
 2344 00d8 01       		.byte	0x1
 2345 00d9 3F       		.uleb128 0x3f
 2346 00da 19       		.uleb128 0x19
 2347 00db 03       		.uleb128 0x3
 2348 00dc 0E       		.uleb128 0xe
 2349 00dd 3A       		.uleb128 0x3a
 2350 00de 0B       		.uleb128 0xb
 2351 00df 3B       		.uleb128 0x3b
 2352 00e0 05       		.uleb128 0x5
 2353 00e1 27       		.uleb128 0x27
 2354 00e2 19       		.uleb128 0x19
 2355 00e3 49       		.uleb128 0x49
 2356 00e4 13       		.uleb128 0x13
 2357 00e5 11       		.uleb128 0x11
 2358 00e6 01       		.uleb128 0x1
 2359 00e7 12       		.uleb128 0x12
 2360 00e8 06       		.uleb128 0x6
 2361 00e9 40       		.uleb128 0x40
 2362 00ea 18       		.uleb128 0x18
 2363 00eb 9742     		.uleb128 0x2117
 2364 00ed 19       		.uleb128 0x19
 2365 00ee 01       		.uleb128 0x1
 2366 00ef 13       		.uleb128 0x13
 2367 00f0 00       		.byte	0
 2368 00f1 00       		.byte	0
 2369 00f2 10       		.uleb128 0x10
 2370 00f3 2E       		.uleb128 0x2e
 2371 00f4 00       		.byte	0
 2372 00f5 3F       		.uleb128 0x3f
 2373 00f6 19       		.uleb128 0x19
 2374 00f7 03       		.uleb128 0x3
 2375 00f8 0E       		.uleb128 0xe
 2376 00f9 3A       		.uleb128 0x3a
 2377 00fa 0B       		.uleb128 0xb
 2378 00fb 3B       		.uleb128 0x3b
 2379 00fc 05       		.uleb128 0x5
 2380 00fd 27       		.uleb128 0x27
 2381 00fe 19       		.uleb128 0x19
 2382 00ff 49       		.uleb128 0x49
 2383 0100 13       		.uleb128 0x13
 2384 0101 11       		.uleb128 0x11
 2385 0102 01       		.uleb128 0x1
 2386 0103 12       		.uleb128 0x12
 2387 0104 06       		.uleb128 0x6
 2388 0105 40       		.uleb128 0x40
 2389 0106 18       		.uleb128 0x18
 2390 0107 9742     		.uleb128 0x2117
 2391 0109 19       		.uleb128 0x19
 2392 010a 00       		.byte	0
 2393 010b 00       		.byte	0
 2394 010c 11       		.uleb128 0x11
 2395 010d 2E       		.uleb128 0x2e
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 61


 2396 010e 00       		.byte	0
 2397 010f 3F       		.uleb128 0x3f
 2398 0110 19       		.uleb128 0x19
 2399 0111 03       		.uleb128 0x3
 2400 0112 0E       		.uleb128 0xe
 2401 0113 3A       		.uleb128 0x3a
 2402 0114 0B       		.uleb128 0xb
 2403 0115 3B       		.uleb128 0x3b
 2404 0116 05       		.uleb128 0x5
 2405 0117 27       		.uleb128 0x27
 2406 0118 19       		.uleb128 0x19
 2407 0119 11       		.uleb128 0x11
 2408 011a 01       		.uleb128 0x1
 2409 011b 12       		.uleb128 0x12
 2410 011c 06       		.uleb128 0x6
 2411 011d 40       		.uleb128 0x40
 2412 011e 18       		.uleb128 0x18
 2413 011f 9642     		.uleb128 0x2116
 2414 0121 19       		.uleb128 0x19
 2415 0122 00       		.byte	0
 2416 0123 00       		.byte	0
 2417 0124 12       		.uleb128 0x12
 2418 0125 2E       		.uleb128 0x2e
 2419 0126 01       		.byte	0x1
 2420 0127 3F       		.uleb128 0x3f
 2421 0128 19       		.uleb128 0x19
 2422 0129 03       		.uleb128 0x3
 2423 012a 0E       		.uleb128 0xe
 2424 012b 3A       		.uleb128 0x3a
 2425 012c 0B       		.uleb128 0xb
 2426 012d 3B       		.uleb128 0x3b
 2427 012e 05       		.uleb128 0x5
 2428 012f 27       		.uleb128 0x27
 2429 0130 19       		.uleb128 0x19
 2430 0131 11       		.uleb128 0x11
 2431 0132 01       		.uleb128 0x1
 2432 0133 12       		.uleb128 0x12
 2433 0134 06       		.uleb128 0x6
 2434 0135 40       		.uleb128 0x40
 2435 0136 18       		.uleb128 0x18
 2436 0137 9642     		.uleb128 0x2116
 2437 0139 19       		.uleb128 0x19
 2438 013a 01       		.uleb128 0x1
 2439 013b 13       		.uleb128 0x13
 2440 013c 00       		.byte	0
 2441 013d 00       		.byte	0
 2442 013e 13       		.uleb128 0x13
 2443 013f 34       		.uleb128 0x34
 2444 0140 00       		.byte	0
 2445 0141 03       		.uleb128 0x3
 2446 0142 0E       		.uleb128 0xe
 2447 0143 3A       		.uleb128 0x3a
 2448 0144 0B       		.uleb128 0xb
 2449 0145 3B       		.uleb128 0x3b
 2450 0146 0B       		.uleb128 0xb
 2451 0147 49       		.uleb128 0x49
 2452 0148 13       		.uleb128 0x13
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 62


 2453 0149 3F       		.uleb128 0x3f
 2454 014a 19       		.uleb128 0x19
 2455 014b 3C       		.uleb128 0x3c
 2456 014c 19       		.uleb128 0x19
 2457 014d 00       		.byte	0
 2458 014e 00       		.byte	0
 2459 014f 14       		.uleb128 0x14
 2460 0150 34       		.uleb128 0x34
 2461 0151 00       		.byte	0
 2462 0152 03       		.uleb128 0x3
 2463 0153 0E       		.uleb128 0xe
 2464 0154 3A       		.uleb128 0x3a
 2465 0155 0B       		.uleb128 0xb
 2466 0156 3B       		.uleb128 0x3b
 2467 0157 0B       		.uleb128 0xb
 2468 0158 49       		.uleb128 0x49
 2469 0159 13       		.uleb128 0x13
 2470 015a 3F       		.uleb128 0x3f
 2471 015b 19       		.uleb128 0x19
 2472 015c 02       		.uleb128 0x2
 2473 015d 18       		.uleb128 0x18
 2474 015e 00       		.byte	0
 2475 015f 00       		.byte	0
 2476 0160 00       		.byte	0
 2477              		.section	.debug_aranges,"",%progbits
 2478 0000 84000000 		.4byte	0x84
 2479 0004 0200     		.2byte	0x2
 2480 0006 00000000 		.4byte	.Ldebug_info0
 2481 000a 04       		.byte	0x4
 2482 000b 00       		.byte	0
 2483 000c 0000     		.2byte	0
 2484 000e 0000     		.2byte	0
 2485 0010 00000000 		.4byte	.LFB0
 2486 0014 1C010000 		.4byte	.LFE0-.LFB0
 2487 0018 00000000 		.4byte	.LFB1
 2488 001c 2C010000 		.4byte	.LFE1-.LFB1
 2489 0020 00000000 		.4byte	.LFB2
 2490 0024 10010000 		.4byte	.LFE2-.LFB2
 2491 0028 00000000 		.4byte	.LFB3
 2492 002c 08010000 		.4byte	.LFE3-.LFB3
 2493 0030 00000000 		.4byte	.LFB4
 2494 0034 BC000000 		.4byte	.LFE4-.LFB4
 2495 0038 00000000 		.4byte	.LFB5
 2496 003c CC000000 		.4byte	.LFE5-.LFB5
 2497 0040 00000000 		.4byte	.LFB6
 2498 0044 A8000000 		.4byte	.LFE6-.LFB6
 2499 0048 00000000 		.4byte	.LFB7
 2500 004c 14000000 		.4byte	.LFE7-.LFB7
 2501 0050 00000000 		.4byte	.LFB8
 2502 0054 14000000 		.4byte	.LFE8-.LFB8
 2503 0058 00000000 		.4byte	.LFB9
 2504 005c 34000000 		.4byte	.LFE9-.LFB9
 2505 0060 00000000 		.4byte	.LFB10
 2506 0064 34000000 		.4byte	.LFE10-.LFB10
 2507 0068 00000000 		.4byte	.LFB11
 2508 006c 44000000 		.4byte	.LFE11-.LFB11
 2509 0070 00000000 		.4byte	.LFB12
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 63


 2510 0074 30000000 		.4byte	.LFE12-.LFB12
 2511 0078 00000000 		.4byte	.LFB13
 2512 007c B4000000 		.4byte	.LFE13-.LFB13
 2513 0080 00000000 		.4byte	0
 2514 0084 00000000 		.4byte	0
 2515              		.section	.debug_ranges,"",%progbits
 2516              	.Ldebug_ranges0:
 2517 0000 00000000 		.4byte	.LFB0
 2518 0004 1C010000 		.4byte	.LFE0
 2519 0008 00000000 		.4byte	.LFB1
 2520 000c 2C010000 		.4byte	.LFE1
 2521 0010 00000000 		.4byte	.LFB2
 2522 0014 10010000 		.4byte	.LFE2
 2523 0018 00000000 		.4byte	.LFB3
 2524 001c 08010000 		.4byte	.LFE3
 2525 0020 00000000 		.4byte	.LFB4
 2526 0024 BC000000 		.4byte	.LFE4
 2527 0028 00000000 		.4byte	.LFB5
 2528 002c CC000000 		.4byte	.LFE5
 2529 0030 00000000 		.4byte	.LFB6
 2530 0034 A8000000 		.4byte	.LFE6
 2531 0038 00000000 		.4byte	.LFB7
 2532 003c 14000000 		.4byte	.LFE7
 2533 0040 00000000 		.4byte	.LFB8
 2534 0044 14000000 		.4byte	.LFE8
 2535 0048 00000000 		.4byte	.LFB9
 2536 004c 34000000 		.4byte	.LFE9
 2537 0050 00000000 		.4byte	.LFB10
 2538 0054 34000000 		.4byte	.LFE10
 2539 0058 00000000 		.4byte	.LFB11
 2540 005c 44000000 		.4byte	.LFE11
 2541 0060 00000000 		.4byte	.LFB12
 2542 0064 30000000 		.4byte	.LFE12
 2543 0068 00000000 		.4byte	.LFB13
 2544 006c B4000000 		.4byte	.LFE13
 2545 0070 00000000 		.4byte	0
 2546 0074 00000000 		.4byte	0
 2547              		.section	.debug_line,"",%progbits
 2548              	.Ldebug_line0:
 2549 0000 A8020000 		.section	.debug_str,"MS",%progbits,1
 2549      02006600 
 2549      00000201 
 2549      FB0E0D00 
 2549      01010101 
 2550              	.LASF15:
 2551 0000 72656733 		.ascii	"reg32\000"
 2551      3200
 2552              	.LASF29:
 2553 0006 4932434F 		.ascii	"I2COLED_I2CMasterWriteByte\000"
 2553      4C45445F 
 2553      4932434D 
 2553      61737465 
 2553      72577269 
 2554              	.LASF49:
 2555 0021 4932434F 		.ascii	"I2COLED_mstrWrBufIndexTmp\000"
 2555      4C45445F 
 2555      6D737472 
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 64


 2555      57724275 
 2555      66496E64 
 2556              	.LASF48:
 2557 003b 4932434F 		.ascii	"I2COLED_mstrWrBufIndex\000"
 2557      4C45445F 
 2557      6D737472 
 2557      57724275 
 2557      66496E64 
 2558              	.LASF51:
 2559 0052 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\I2COLED_I2C_MASTER.c\000"
 2559      6E657261 
 2559      7465645F 
 2559      536F7572 
 2559      63655C50 
 2560              	.LASF3:
 2561 0080 73686F72 		.ascii	"short unsigned int\000"
 2561      7420756E 
 2561      7369676E 
 2561      65642069 
 2561      6E7400
 2562              	.LASF35:
 2563 0093 4932434F 		.ascii	"I2COLED_I2CMasterClearReadBuf\000"
 2563      4C45445F 
 2563      4932434D 
 2563      61737465 
 2563      72436C65 
 2564              	.LASF21:
 2565 00b1 4932434F 		.ascii	"I2COLED_I2CMasterReadBuf\000"
 2565      4C45445F 
 2565      4932434D 
 2565      61737465 
 2565      72526561 
 2566              	.LASF38:
 2567 00ca 73746174 		.ascii	"status\000"
 2567      757300
 2568              	.LASF26:
 2569 00d1 72657365 		.ascii	"resetIp\000"
 2569      74497000 
 2570              	.LASF12:
 2571 00d9 666C6F61 		.ascii	"float\000"
 2571      7400
 2572              	.LASF50:
 2573 00df 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 2573      4320342E 
 2573      382E3420 
 2573      32303134 
 2573      30353236 
 2574 0112 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m0 -mthumb -g -O"
 2574      20726576 
 2574      6973696F 
 2574      6E203231 
 2574      31333538 
 2575 0145 30202D66 		.ascii	"0 -ffunction-sections\000"
 2575      66756E63 
 2575      74696F6E 
 2575      2D736563 
 2575      74696F6E 
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 65


 2576              	.LASF28:
 2577 015b 4932434F 		.ascii	"I2COLED_I2CMasterSendStop\000"
 2577      4C45445F 
 2577      4932434D 
 2577      61737465 
 2577      7253656E 
 2578              	.LASF27:
 2579 0175 4932434F 		.ascii	"I2COLED_I2CMasterSendRestart\000"
 2579      4C45445F 
 2579      4932434D 
 2579      61737465 
 2579      7253656E 
 2580              	.LASF40:
 2581 0192 4932434F 		.ascii	"I2COLED_state\000"
 2581      4C45445F 
 2581      73746174 
 2581      6500
 2582              	.LASF44:
 2583 01a0 4932434F 		.ascii	"I2COLED_mstrRdBufSize\000"
 2583      4C45445F 
 2583      6D737472 
 2583      52644275 
 2583      6653697A 
 2584              	.LASF5:
 2585 01b6 6C6F6E67 		.ascii	"long unsigned int\000"
 2585      20756E73 
 2585      69676E65 
 2585      6420696E 
 2585      7400
 2586              	.LASF9:
 2587 01c8 75696E74 		.ascii	"uint8\000"
 2587      3800
 2588              	.LASF32:
 2589 01ce 61636B4E 		.ascii	"ackNack\000"
 2589      61636B00 
 2590              	.LASF24:
 2591 01d6 4932434F 		.ascii	"I2COLED_I2CMasterSendStart\000"
 2591      4C45445F 
 2591      4932434D 
 2591      61737465 
 2591      7253656E 
 2592              	.LASF23:
 2593 01f1 65727253 		.ascii	"errStatus\000"
 2593      74617475 
 2593      7300
 2594              	.LASF1:
 2595 01fb 756E7369 		.ascii	"unsigned char\000"
 2595      676E6564 
 2595      20636861 
 2595      7200
 2596              	.LASF13:
 2597 0209 646F7562 		.ascii	"double\000"
 2597      6C6500
 2598              	.LASF25:
 2599 0210 62697452 		.ascii	"bitRnW\000"
 2599      6E5700
 2600              	.LASF10:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 66


 2601 0217 75696E74 		.ascii	"uint16\000"
 2601      313600
 2602              	.LASF22:
 2603 021e 72644461 		.ascii	"rdData\000"
 2603      746100
 2604              	.LASF11:
 2605 0225 75696E74 		.ascii	"uint32\000"
 2605      333200
 2606              	.LASF20:
 2607 022c 4932434F 		.ascii	"I2COLED_I2CMasterWriteBuf\000"
 2607      4C45445F 
 2607      4932434D 
 2607      61737465 
 2607      72577269 
 2608              	.LASF43:
 2609 0246 4932434F 		.ascii	"I2COLED_mstrRdBufPtr\000"
 2609      4C45445F 
 2609      6D737472 
 2609      52644275 
 2609      66507472 
 2610              	.LASF8:
 2611 025b 756E7369 		.ascii	"unsigned int\000"
 2611      676E6564 
 2611      20696E74 
 2611      00
 2612              	.LASF18:
 2613 0268 77724461 		.ascii	"wrData\000"
 2613      746100
 2614              	.LASF7:
 2615 026f 6C6F6E67 		.ascii	"long long unsigned int\000"
 2615      206C6F6E 
 2615      6720756E 
 2615      7369676E 
 2615      65642069 
 2616              	.LASF42:
 2617 0286 4932434F 		.ascii	"I2COLED_mstrControl\000"
 2617      4C45445F 
 2617      6D737472 
 2617      436F6E74 
 2617      726F6C00 
 2618              	.LASF33:
 2619 029a 4932434F 		.ascii	"I2COLED_I2CMasterGetReadBufSize\000"
 2619      4C45445F 
 2619      4932434D 
 2619      61737465 
 2619      72476574 
 2620              	.LASF19:
 2621 02ba 6D6F6465 		.ascii	"mode\000"
 2621      00
 2622              	.LASF17:
 2623 02bf 736C6176 		.ascii	"slaveAddress\000"
 2623      65416464 
 2623      72657373 
 2623      00
 2624              	.LASF16:
 2625 02cc 73697A65 		.ascii	"sizetype\000"
 2625      74797065 
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 67


 2625      00
 2626              	.LASF36:
 2627 02d5 4932434F 		.ascii	"I2COLED_I2CMasterClearWriteBuf\000"
 2627      4C45445F 
 2627      4932434D 
 2627      61737465 
 2627      72436C65 
 2628              	.LASF6:
 2629 02f4 6C6F6E67 		.ascii	"long long int\000"
 2629      206C6F6E 
 2629      6720696E 
 2629      7400
 2630              	.LASF14:
 2631 0302 63686172 		.ascii	"char\000"
 2631      00
 2632              	.LASF46:
 2633 0307 4932434F 		.ascii	"I2COLED_mstrWrBufPtr\000"
 2633      4C45445F 
 2633      6D737472 
 2633      57724275 
 2633      66507472 
 2634              	.LASF37:
 2635 031c 4932434F 		.ascii	"I2COLED_I2CMasterStatus\000"
 2635      4C45445F 
 2635      4932434D 
 2635      61737465 
 2635      72537461 
 2636              	.LASF2:
 2637 0334 73686F72 		.ascii	"short int\000"
 2637      7420696E 
 2637      7400
 2638              	.LASF30:
 2639 033e 74686542 		.ascii	"theByte\000"
 2639      79746500 
 2640              	.LASF45:
 2641 0346 4932434F 		.ascii	"I2COLED_mstrRdBufIndex\000"
 2641      4C45445F 
 2641      6D737472 
 2641      52644275 
 2641      66496E64 
 2642              	.LASF53:
 2643 035d 4932434F 		.ascii	"I2COLED_I2CReStartGeneration\000"
 2643      4C45445F 
 2643      49324352 
 2643      65537461 
 2643      72744765 
 2644              	.LASF41:
 2645 037a 4932434F 		.ascii	"I2COLED_mstrStatus\000"
 2645      4C45445F 
 2645      6D737472 
 2645      53746174 
 2645      757300
 2646              	.LASF4:
 2647 038d 6C6F6E67 		.ascii	"long int\000"
 2647      20696E74 
 2647      00
 2648              	.LASF39:
ARM GAS  C:\DOCUME~1\Owner\LOCALS~1\Temp\ccQHrCJp.s 			page 68


 2649 0396 4932434F 		.ascii	"I2COLED_I2CMasterClearStatus\000"
 2649      4C45445F 
 2649      4932434D 
 2649      61737465 
 2649      72436C65 
 2650              	.LASF31:
 2651 03b3 4932434F 		.ascii	"I2COLED_I2CMasterReadByte\000"
 2651      4C45445F 
 2651      4932434D 
 2651      61737465 
 2651      72526561 
 2652              	.LASF0:
 2653 03cd 7369676E 		.ascii	"signed char\000"
 2653      65642063 
 2653      68617200 
 2654              	.LASF52:
 2655 03d9 433A5C64 		.ascii	"C:\\dev\\Cypress\\Testbench\\OLED.cydsn\000"
 2655      65765C43 
 2655      79707265 
 2655      73735C54 
 2655      65737462 
 2656              	.LASF34:
 2657 03fd 4932434F 		.ascii	"I2COLED_I2CMasterGetWriteBufSize\000"
 2657      4C45445F 
 2657      4932434D 
 2657      61737465 
 2657      72476574 
 2658              	.LASF47:
 2659 041e 4932434F 		.ascii	"I2COLED_mstrWrBufSize\000"
 2659      4C45445F 
 2659      6D737472 
 2659      57724275 
 2659      6653697A 
 2660              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
