$date
	Sun Apr 27 22:21:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#4
1"
#5
1#
#8
0"
#10
0#
1$
#12
1!
1"
#15
1#
#16
0"
#20
x!
1"
#24
0"
#25
