\hypertarget{struct_s_i_m___mem_map}{}\section{S\+I\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_i_m___mem_map}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}{S\+O\+P\+T1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}{S\+O\+P\+T1\+C\+F\+G}
\item 
\hypertarget{struct_s_i_m___mem_map_ae7904b8fe3af1def40d58c2ca8123e44}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}\label{struct_s_i_m___mem_map_ae7904b8fe3af1def40d58c2ca8123e44}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}{S\+O\+P\+T2}
\item 
\hypertarget{struct_s_i_m___mem_map_a422ac2beba1cc5c797380d1c5832b885}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\label{struct_s_i_m___mem_map_a422ac2beba1cc5c797380d1c5832b885}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}{S\+O\+P\+T4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}{S\+O\+P\+T5}
\item 
\hypertarget{struct_s_i_m___mem_map_acc19a07675d1806592b3ed4a92f91e1c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}\label{struct_s_i_m___mem_map_acc19a07675d1806592b3ed4a92f91e1c}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}{S\+O\+P\+T7}
\item 
\hypertarget{struct_s_i_m___mem_map_a86684537b595133db57a7bcc73843d2a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}\label{struct_s_i_m___mem_map_a86684537b595133db57a7bcc73843d2a}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}{S\+D\+I\+D}
\item 
\hypertarget{struct_s_i_m___mem_map_a8c752b26764b7d15368cf85fe57a34b9}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}12\mbox{]}\label{struct_s_i_m___mem_map_a8c752b26764b7d15368cf85fe57a34b9}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}{S\+C\+G\+C4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}{S\+C\+G\+C5}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}{S\+C\+G\+C6}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}{S\+C\+G\+C7}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}{C\+L\+K\+D\+I\+V1}
\item 
\hypertarget{struct_s_i_m___mem_map_ab95a859ed80f2b72b5538bcc1806d924}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}4\mbox{]}\label{struct_s_i_m___mem_map_ab95a859ed80f2b72b5538bcc1806d924}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}{F\+C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}{F\+C\+F\+G2}
\item 
\hypertarget{struct_s_i_m___mem_map_a4e4f1fbee587e08a2b02ff956746fb74}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}\label{struct_s_i_m___mem_map_a4e4f1fbee587e08a2b02ff956746fb74}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}{U\+I\+D\+M\+H}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}{U\+I\+D\+M\+L}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}{U\+I\+D\+L}
\item 
\hypertarget{struct_s_i_m___mem_map_a2139860497710bc375266dc42d96ee6c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}156\mbox{]}\label{struct_s_i_m___mem_map_a2139860497710bc375266dc42d96ee6c}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}{C\+O\+P\+C}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}{S\+R\+V\+C\+O\+P}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+I\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+K\+D\+I\+V1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+K\+D\+I\+V1}\label{struct_s_i_m___mem_map_ae56d33007aecc902d1394c2adca212af}
System Clock Divider Register 1, offset\+: 0x1044 \hypertarget{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+O\+P\+C@{C\+O\+P\+C}}
\index{C\+O\+P\+C@{C\+O\+P\+C}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+P\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+O\+P\+C}\label{struct_s_i_m___mem_map_a4af8557704666ca737fef4ed12200093}
C\+O\+P Control Register, offset\+: 0x1100 \hypertarget{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+F\+G1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+C\+F\+G1}\label{struct_s_i_m___mem_map_ab2a9ce086973740fcd958ea83a6967f2}
Flash Configuration Register 1, offset\+: 0x104\+C \hypertarget{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+F\+G2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+C\+F\+G2}\label{struct_s_i_m___mem_map_a548bbc722cef80f7bc9624f1309964c1}
Flash Configuration Register 2, offset\+: 0x1050 \hypertarget{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+G\+C4}\label{struct_s_i_m___mem_map_a10c826c9197f80b94fa050a36943e871}
System Clock Gating Control Register 4, offset\+: 0x1034 \hypertarget{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+G\+C5}\label{struct_s_i_m___mem_map_ae622490033273b25b5ba0e17600368cd}
System Clock Gating Control Register 5, offset\+: 0x1038 \hypertarget{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+G\+C6}\label{struct_s_i_m___mem_map_aee7123ada2dcba294b1f26615f2cc689}
System Clock Gating Control Register 6, offset\+: 0x103\+C \hypertarget{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+G\+C7}\label{struct_s_i_m___mem_map_ab3ec649af457836a31a78fa8d2c4388a}
System Clock Gating Control Register 7, offset\+: 0x1040 \hypertarget{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+D\+I\+D@{S\+D\+I\+D}}
\index{S\+D\+I\+D@{S\+D\+I\+D}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+D\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+I\+D}\label{struct_s_i_m___mem_map_a05732d81c464fe278244a2027960ddc1}
System Device Identification Register, offset\+: 0x1024 \hypertarget{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T1}\label{struct_s_i_m___mem_map_a4aba1e2e56918ee06126ced3810264d4}
System Options Register 1, offset\+: 0x0 \hypertarget{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1\+C\+F\+G@{S\+O\+P\+T1\+C\+F\+G}}
\index{S\+O\+P\+T1\+C\+F\+G@{S\+O\+P\+T1\+C\+F\+G}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T1\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T1\+C\+F\+G}\label{struct_s_i_m___mem_map_a8fdfe78d66039ba5cfbf48cf8a267bee}
S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \hypertarget{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T2}\label{struct_s_i_m___mem_map_aa99d50c9e64bf212c32cfde56465e569}
System Options Register 2, offset\+: 0x1004 \hypertarget{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T4}\label{struct_s_i_m___mem_map_a6f70ab94a412c93f57c2ca3ee84dbdd3}
System Options Register 4, offset\+: 0x100\+C \hypertarget{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T5}\label{struct_s_i_m___mem_map_adff606be08a472231b4f9f5afd603bd6}
System Options Register 5, offset\+: 0x1010 \hypertarget{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+O\+P\+T7}\label{struct_s_i_m___mem_map_a613f7f9e67cc95762537d6cbf4800ae0}
System Options Register 7, offset\+: 0x1018 \hypertarget{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+R\+V\+C\+O\+P@{S\+R\+V\+C\+O\+P}}
\index{S\+R\+V\+C\+O\+P@{S\+R\+V\+C\+O\+P}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R\+V\+C\+O\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+R\+V\+C\+O\+P}\label{struct_s_i_m___mem_map_a4c7ae6df8582f270aeacca029b051335}
Service C\+O\+P Register, offset\+: 0x1104 \hypertarget{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+L@{U\+I\+D\+L}}
\index{U\+I\+D\+L@{U\+I\+D\+L}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+I\+D\+L}\label{struct_s_i_m___mem_map_a339fceb110e65a719f4566c52270be8e}
Unique Identification Register Low, offset\+: 0x1060 \hypertarget{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+M\+H@{U\+I\+D\+M\+H}}
\index{U\+I\+D\+M\+H@{U\+I\+D\+M\+H}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+M\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+I\+D\+M\+H}\label{struct_s_i_m___mem_map_a599672d7e15a6f7a2b774a3b06e0e9cc}
Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \hypertarget{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+M\+L@{U\+I\+D\+M\+L}}
\index{U\+I\+D\+M\+L@{U\+I\+D\+M\+L}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+M\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+I\+D\+M\+L}\label{struct_s_i_m___mem_map_ac0ca2251290fdadcaf84fbe3a7534b6d}
Unique Identification Register Mid Low, offset\+: 0x105\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecución/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
