RTL.alu_out_q 32'b01001111000100000000000000000000
RTL.clear_prefetched_high_word_q 1'b0
RTL.compressed_instr 1'b0
RTL.count_cycle 64'b0000000000000000000000000000000000000000000000000000000000000110
RTL.count_instr 64'b0000000000000000000000000000000000000000000000000000000000000001
RTL.cpu_state 8'b01000000
RTL.cpuregs[0] 32'b00000000000000000000000000000000
RTL.cpuregs[10] 32'b00000000000000000000000000000000
RTL.cpuregs[11] 32'b00000000000000000000000000000000
RTL.cpuregs[12] 32'b00000000000000000000000000000000
RTL.cpuregs[13] 32'b00000000000000000000000000000000
RTL.cpuregs[14] 32'b00000000000000000000000000000000
RTL.cpuregs[15] 32'b00000000000000000000000000000000
RTL.cpuregs[16] 32'b00000000000000000000000000000000
RTL.cpuregs[17] 32'b11111111111111111111111111111111
RTL.cpuregs[18] 32'b00000000000000000000000000000000
RTL.cpuregs[19] 32'b00000000000000000000000000000000
RTL.cpuregs[1] 32'b00000000000000000000000000000000
RTL.cpuregs[20] 32'b00000000000000000000000000000000
RTL.cpuregs[21] 32'b00000000000000000000000000000000
RTL.cpuregs[22] 32'b00000000000000000000000000000000
RTL.cpuregs[23] 32'b00000000000000000000000000000000
RTL.cpuregs[24] 32'b00000000000000000000000000000000
RTL.cpuregs[25] 32'b00000000000000000000000000000000
RTL.cpuregs[26] 32'b00000000000000000000000000000000
RTL.cpuregs[27] 32'b00000000000000000000000000000000
RTL.cpuregs[28] 32'b00000000000000000000000000000000
RTL.cpuregs[29] 32'b00000000000000000000000000000000
RTL.cpuregs[2] 32'b00000000000000000000000000000000
RTL.cpuregs[30] 32'b00000000000000000000000000000000
RTL.cpuregs[31] 32'b00000000000000000000000000000000
RTL.cpuregs[3] 32'b00000000000000000000000000000000
RTL.cpuregs[4] 32'b00000000000000000000000000000000
RTL.cpuregs[5] 32'b00000000000000000000000000000000
RTL.cpuregs[6] 32'b00000000000000000000000000000000
RTL.cpuregs[7] 32'b00000000000000000000000000000000
RTL.cpuregs[8] 32'b00000000000000000000000000000000
RTL.cpuregs[9] 32'b00000000000000000000000000000000
RTL.decoded_rd 5'b10000
RTL.decoded_rs1 5'b11111
RTL.decoded_rs2 5'b00000
RTL.decoder_pseudo_trigger 1'b0
RTL.decoder_trigger 1'b1
RTL.do_waitirq 1'b0
RTL.instr_add 1'b0
RTL.instr_addi 1'b0
RTL.instr_and 1'b0
RTL.instr_andi 1'b0
RTL.instr_auipc 1'b0
RTL.instr_beq 1'b0
RTL.instr_bge 1'b0
RTL.instr_bgeu 1'b0
RTL.instr_blt 1'b0
RTL.instr_bltu 1'b0
RTL.instr_bne 1'b0
RTL.instr_getq 1'b0
RTL.instr_jal 1'b0
RTL.instr_jalr 1'b0
RTL.instr_lb 1'b0
RTL.instr_lbu 1'b0
RTL.instr_lh 1'b0
RTL.instr_lhu 1'b0
RTL.instr_lui 1'b0
RTL.instr_lw 1'b0
RTL.instr_maskirq 1'b0
RTL.instr_or 1'b0
RTL.instr_ori 1'b0
RTL.instr_rdcycle 1'b0
RTL.instr_rdcycleh 1'b0
RTL.instr_rdinstr 1'b0
RTL.instr_rdinstrh 1'b0
RTL.instr_retirq 1'b0
RTL.instr_sb 1'b0
RTL.instr_setq 1'b0
RTL.instr_sh 1'b0
RTL.instr_sll 1'b0
RTL.instr_slli 1'b0
RTL.instr_slt 1'b0
RTL.instr_slti 1'b0
RTL.instr_sltiu 1'b0
RTL.instr_sltu 1'b0
RTL.instr_sra 1'b0
RTL.instr_srai 1'b0
RTL.instr_srl 1'b0
RTL.instr_srli 1'b0
RTL.instr_sub 1'b0
RTL.instr_sw 1'b0
RTL.instr_timer 1'b0
RTL.instr_waitirq 1'b0
RTL.instr_xor 1'b0
RTL.instr_xori 1'b0
RTL.irq_active 1'b0
RTL.irq_delay 1'b0
RTL.irq_mask 32'b11111111111111111111111111111111
RTL.irq_state 2'b00
RTL.is_alu_reg_imm 1'b0
RTL.is_alu_reg_reg 1'b1
RTL.is_beq_bne_blt_bge_bltu_bgeu 1'b0
RTL.is_compare 1'b0
RTL.is_jalr_addi_slti_sltiu_xori_ori_andi 1'b0
RTL.is_lb_lh_lw_lbu_lhu 1'b0
RTL.is_lbu_lhu_lw 1'b0
RTL.is_lui_auipc_jal 1'b1
RTL.is_lui_auipc_jal_jalr_addi_add_sub 1'b1
RTL.is_sb_sh_sw 1'b0
RTL.is_sll_srl_sra 1'b0
RTL.is_slli_srli_srai 1'b0
RTL.is_slti_blt_slt 1'b0
RTL.is_sltiu_bltu_sltu 1'b0
RTL.last_mem_valid 1'b0
RTL.latched_branch 1'b0
RTL.latched_compr 1'b0
RTL.latched_is_lb 1'b0
RTL.latched_is_lh 1'b0
RTL.latched_is_lu 1'b0
RTL.latched_rd 5'b01111
RTL.latched_stalu 1'b1
RTL.latched_store 1'b1
RTL.mem_16bit_buffer 16'b0000000000000000
RTL.mem_do_prefetch 1'b0
RTL.mem_do_rdata 1'b0
RTL.mem_do_rinst 1'b0
RTL.mem_do_wdata 1'b0
RTL.mem_instr 1'b1
RTL.mem_la_firstword_reg 1'b0
RTL.mem_la_secondword 1'b0
RTL.mem_state 2'b00
RTL.mem_valid 1'b0
RTL.mem_wordsize 2'b00
RTL.prefetched_high_word 1'b0
RTL.reg_next_pc 32'b00000000000000000000000000000100
RTL.reg_op2 32'b01001111000100000000000000000000
RTL.reg_out 32'b01001111000100000000000000000000
RTL.reg_pc 32'b00000000000000000000000000000000
RTL.reg_sh 5'b00000
RTL.timer 32'b00000000000000000000000000000000
RTL.trap 1'b0
