// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_79 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_390_p2;
reg   [0:0] icmp_ln86_reg_1378;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_567_fu_396_p2;
reg   [0:0] icmp_ln86_567_reg_1385;
reg   [0:0] icmp_ln86_567_reg_1385_pp0_iter1_reg;
wire   [0:0] icmp_ln86_568_fu_402_p2;
reg   [0:0] icmp_ln86_568_reg_1391;
wire   [0:0] icmp_ln86_569_fu_408_p2;
reg   [0:0] icmp_ln86_569_reg_1397;
reg   [0:0] icmp_ln86_569_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_570_fu_414_p2;
reg   [0:0] icmp_ln86_570_reg_1403;
reg   [0:0] icmp_ln86_570_reg_1403_pp0_iter1_reg;
wire   [0:0] icmp_ln86_571_fu_420_p2;
reg   [0:0] icmp_ln86_571_reg_1409;
reg   [0:0] icmp_ln86_571_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_571_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_571_reg_1409_pp0_iter3_reg;
wire   [0:0] icmp_ln86_572_fu_426_p2;
reg   [0:0] icmp_ln86_572_reg_1415;
wire   [0:0] icmp_ln86_573_fu_432_p2;
reg   [0:0] icmp_ln86_573_reg_1421;
reg   [0:0] icmp_ln86_573_reg_1421_pp0_iter1_reg;
wire   [0:0] icmp_ln86_574_fu_438_p2;
reg   [0:0] icmp_ln86_574_reg_1427;
reg   [0:0] icmp_ln86_574_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_574_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln86_575_fu_444_p2;
reg   [0:0] icmp_ln86_575_reg_1433;
reg   [0:0] icmp_ln86_575_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_575_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_575_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_576_fu_450_p2;
reg   [0:0] icmp_ln86_576_reg_1439;
reg   [0:0] icmp_ln86_576_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_576_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_576_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_577_fu_456_p2;
reg   [0:0] icmp_ln86_577_reg_1445;
reg   [0:0] icmp_ln86_577_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_577_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_577_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_577_reg_1445_pp0_iter4_reg;
wire   [0:0] icmp_ln86_578_fu_462_p2;
reg   [0:0] icmp_ln86_578_reg_1451;
reg   [0:0] icmp_ln86_578_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_578_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_578_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_578_reg_1451_pp0_iter4_reg;
reg   [0:0] icmp_ln86_578_reg_1451_pp0_iter5_reg;
wire   [0:0] icmp_ln86_579_fu_468_p2;
reg   [0:0] icmp_ln86_579_reg_1457;
reg   [0:0] icmp_ln86_579_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_579_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_579_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_579_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_579_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_580_fu_474_p2;
reg   [0:0] icmp_ln86_580_reg_1463;
wire   [0:0] icmp_ln86_581_fu_480_p2;
reg   [0:0] icmp_ln86_581_reg_1469;
reg   [0:0] icmp_ln86_581_reg_1469_pp0_iter1_reg;
wire   [0:0] icmp_ln86_582_fu_486_p2;
reg   [0:0] icmp_ln86_582_reg_1474;
reg   [0:0] icmp_ln86_582_reg_1474_pp0_iter1_reg;
wire   [0:0] icmp_ln86_583_fu_492_p2;
reg   [0:0] icmp_ln86_583_reg_1479;
reg   [0:0] icmp_ln86_583_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_583_reg_1479_pp0_iter2_reg;
wire   [0:0] icmp_ln86_584_fu_498_p2;
reg   [0:0] icmp_ln86_584_reg_1484;
reg   [0:0] icmp_ln86_584_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_584_reg_1484_pp0_iter2_reg;
wire   [0:0] icmp_ln86_585_fu_504_p2;
reg   [0:0] icmp_ln86_585_reg_1489;
reg   [0:0] icmp_ln86_585_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_585_reg_1489_pp0_iter2_reg;
wire   [0:0] icmp_ln86_586_fu_510_p2;
reg   [0:0] icmp_ln86_586_reg_1494;
reg   [0:0] icmp_ln86_586_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_586_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_586_reg_1494_pp0_iter3_reg;
wire   [0:0] icmp_ln86_587_fu_516_p2;
reg   [0:0] icmp_ln86_587_reg_1499;
reg   [0:0] icmp_ln86_587_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_587_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_587_reg_1499_pp0_iter3_reg;
wire   [0:0] icmp_ln86_588_fu_522_p2;
reg   [0:0] icmp_ln86_588_reg_1504;
reg   [0:0] icmp_ln86_588_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_588_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_588_reg_1504_pp0_iter3_reg;
wire   [0:0] icmp_ln86_589_fu_528_p2;
reg   [0:0] icmp_ln86_589_reg_1509;
reg   [0:0] icmp_ln86_589_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_589_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_589_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_589_reg_1509_pp0_iter4_reg;
wire   [0:0] icmp_ln86_590_fu_534_p2;
reg   [0:0] icmp_ln86_590_reg_1514;
reg   [0:0] icmp_ln86_590_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_590_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_590_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_590_reg_1514_pp0_iter4_reg;
wire   [0:0] icmp_ln86_591_fu_540_p2;
reg   [0:0] icmp_ln86_591_reg_1519;
reg   [0:0] icmp_ln86_591_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_591_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_591_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln86_591_reg_1519_pp0_iter4_reg;
wire   [0:0] icmp_ln86_592_fu_546_p2;
reg   [0:0] icmp_ln86_592_reg_1524;
reg   [0:0] icmp_ln86_592_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_592_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_592_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_592_reg_1524_pp0_iter4_reg;
reg   [0:0] icmp_ln86_592_reg_1524_pp0_iter5_reg;
wire   [0:0] icmp_ln86_593_fu_552_p2;
reg   [0:0] icmp_ln86_593_reg_1529;
reg   [0:0] icmp_ln86_593_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_593_reg_1529_pp0_iter2_reg;
reg   [0:0] icmp_ln86_593_reg_1529_pp0_iter3_reg;
reg   [0:0] icmp_ln86_593_reg_1529_pp0_iter4_reg;
reg   [0:0] icmp_ln86_593_reg_1529_pp0_iter5_reg;
wire   [0:0] icmp_ln86_594_fu_558_p2;
reg   [0:0] icmp_ln86_594_reg_1534;
reg   [0:0] icmp_ln86_594_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_594_reg_1534_pp0_iter2_reg;
reg   [0:0] icmp_ln86_594_reg_1534_pp0_iter3_reg;
reg   [0:0] icmp_ln86_594_reg_1534_pp0_iter4_reg;
reg   [0:0] icmp_ln86_594_reg_1534_pp0_iter5_reg;
wire   [0:0] icmp_ln86_595_fu_564_p2;
reg   [0:0] icmp_ln86_595_reg_1539;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter3_reg;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter4_reg;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter5_reg;
reg   [0:0] icmp_ln86_595_reg_1539_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_570_p2;
reg   [0:0] xor_ln104_reg_1544;
wire   [0:0] and_ln102_fu_576_p2;
reg   [0:0] and_ln102_reg_1550;
wire   [0:0] and_ln102_697_fu_580_p2;
reg   [0:0] and_ln102_697_reg_1556;
reg   [0:0] and_ln102_697_reg_1556_pp0_iter2_reg;
reg   [0:0] and_ln102_697_reg_1556_pp0_iter3_reg;
reg   [0:0] and_ln102_697_reg_1556_pp0_iter4_reg;
wire   [0:0] and_ln102_698_fu_594_p2;
reg   [0:0] and_ln102_698_reg_1563;
wire   [0:0] and_ln102_701_fu_599_p2;
reg   [0:0] and_ln102_701_reg_1569;
reg   [0:0] and_ln102_701_reg_1569_pp0_iter2_reg;
reg   [0:0] and_ln102_701_reg_1569_pp0_iter3_reg;
reg   [0:0] and_ln102_701_reg_1569_pp0_iter4_reg;
reg   [0:0] and_ln102_701_reg_1569_pp0_iter5_reg;
wire   [0:0] and_ln102_702_fu_615_p2;
reg   [0:0] and_ln102_702_reg_1576;
wire   [0:0] and_ln102_709_fu_620_p2;
reg   [0:0] and_ln102_709_reg_1582;
wire   [0:0] and_ln104_104_fu_630_p2;
reg   [0:0] and_ln104_104_reg_1592;
reg   [0:0] and_ln104_104_reg_1592_pp0_iter2_reg;
reg   [0:0] and_ln104_104_reg_1592_pp0_iter3_reg;
reg   [0:0] and_ln104_104_reg_1592_pp0_iter4_reg;
reg   [0:0] and_ln104_104_reg_1592_pp0_iter5_reg;
reg   [0:0] and_ln104_104_reg_1592_pp0_iter6_reg;
wire   [0:0] and_ln104_100_fu_651_p2;
reg   [0:0] and_ln104_100_reg_1598;
wire   [0:0] and_ln102_699_fu_656_p2;
reg   [0:0] and_ln102_699_reg_1603;
reg   [0:0] and_ln102_699_reg_1603_pp0_iter3_reg;
wire   [0:0] and_ln104_101_fu_666_p2;
reg   [0:0] and_ln104_101_reg_1610;
reg   [0:0] and_ln104_101_reg_1610_pp0_iter3_reg;
wire   [0:0] and_ln102_703_fu_677_p2;
reg   [0:0] and_ln102_703_reg_1616;
wire   [0:0] or_ln117_496_fu_740_p2;
reg   [0:0] or_ln117_496_reg_1621;
wire   [2:0] select_ln117_552_fu_752_p3;
reg   [2:0] select_ln117_552_reg_1626;
wire   [0:0] or_ln117_498_fu_760_p2;
reg   [0:0] or_ln117_498_reg_1631;
wire   [0:0] or_ln117_500_fu_766_p2;
reg   [0:0] or_ln117_500_reg_1637;
wire   [0:0] or_ln117_508_fu_770_p2;
reg   [0:0] or_ln117_508_reg_1645;
reg   [0:0] or_ln117_508_reg_1645_pp0_iter3_reg;
reg   [0:0] or_ln117_508_reg_1645_pp0_iter4_reg;
wire   [0:0] and_ln102_705_fu_783_p2;
reg   [0:0] and_ln102_705_reg_1654;
wire   [0:0] or_ln117_502_fu_854_p2;
reg   [0:0] or_ln117_502_reg_1660;
wire   [3:0] select_ln117_558_fu_867_p3;
reg   [3:0] select_ln117_558_reg_1665;
wire   [0:0] or_ln117_504_fu_875_p2;
reg   [0:0] or_ln117_504_reg_1670;
wire   [0:0] and_ln102_700_fu_879_p2;
reg   [0:0] and_ln102_700_reg_1677;
wire   [0:0] and_ln104_102_fu_888_p2;
reg   [0:0] and_ln104_102_reg_1683;
reg   [0:0] and_ln104_102_reg_1683_pp0_iter5_reg;
wire   [0:0] and_ln102_706_fu_903_p2;
reg   [0:0] and_ln102_706_reg_1689;
wire   [4:0] select_ln117_564_fu_994_p3;
reg   [4:0] select_ln117_564_reg_1694;
wire   [0:0] or_ln117_510_fu_1001_p2;
reg   [0:0] or_ln117_510_reg_1699;
wire   [0:0] and_ln102_708_fu_1015_p2;
reg   [0:0] and_ln102_708_reg_1705;
wire   [0:0] or_ln117_514_fu_1088_p2;
reg   [0:0] or_ln117_514_reg_1711;
wire   [4:0] select_ln117_570_fu_1102_p3;
reg   [4:0] select_ln117_570_reg_1716;
wire   [0:0] or_ln117_516_fu_1110_p2;
reg   [0:0] or_ln117_516_reg_1721;
wire   [0:0] or_ln117_520_fu_1198_p2;
reg   [0:0] or_ln117_520_reg_1729;
wire   [4:0] select_ln117_576_fu_1210_p3;
reg   [4:0] select_ln117_576_reg_1735;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_268_fu_584_p2;
wire   [0:0] and_ln104_99_fu_589_p2;
wire   [0:0] xor_ln104_272_fu_604_p2;
wire   [0:0] and_ln104_103_fu_609_p2;
wire   [0:0] xor_ln104_280_fu_625_p2;
wire   [0:0] xor_ln104_267_fu_636_p2;
wire   [0:0] xor_ln104_269_fu_646_p2;
wire   [0:0] and_ln104_fu_641_p2;
wire   [0:0] xor_ln104_270_fu_661_p2;
wire   [0:0] xor_ln104_273_fu_672_p2;
wire   [0:0] and_ln102_711_fu_686_p2;
wire   [0:0] and_ln102_710_fu_682_p2;
wire   [0:0] xor_ln117_fu_701_p2;
wire   [0:0] or_ln117_fu_696_p2;
wire   [1:0] zext_ln117_fu_706_p1;
wire   [0:0] or_ln117_494_fu_710_p2;
wire   [0:0] and_ln102_712_fu_691_p2;
wire   [1:0] select_ln117_fu_714_p3;
wire   [1:0] select_ln117_550_fu_728_p3;
wire   [0:0] or_ln117_495_fu_722_p2;
wire   [2:0] zext_ln117_61_fu_736_p1;
wire   [2:0] select_ln117_551_fu_744_p3;
wire   [0:0] xor_ln104_274_fu_774_p2;
wire   [0:0] and_ln102_714_fu_791_p2;
wire   [0:0] and_ln102_704_fu_779_p2;
wire   [0:0] and_ln102_713_fu_787_p2;
wire   [0:0] or_ln117_497_fu_806_p2;
wire   [0:0] and_ln102_715_fu_796_p2;
wire   [2:0] select_ln117_553_fu_811_p3;
wire   [2:0] select_ln117_554_fu_823_p3;
wire   [0:0] or_ln117_499_fu_818_p2;
wire   [3:0] zext_ln117_62_fu_830_p1;
wire   [0:0] and_ln102_716_fu_801_p2;
wire   [3:0] select_ln117_555_fu_834_p3;
wire   [0:0] or_ln117_501_fu_842_p2;
wire   [3:0] select_ln117_556_fu_847_p3;
wire   [3:0] select_ln117_557_fu_859_p3;
wire   [0:0] xor_ln104_271_fu_883_p2;
wire   [0:0] xor_ln104_275_fu_893_p2;
wire   [0:0] and_ln102_717_fu_908_p2;
wire   [0:0] xor_ln104_276_fu_898_p2;
wire   [0:0] and_ln102_720_fu_922_p2;
wire   [0:0] and_ln102_718_fu_913_p2;
wire   [0:0] or_ln117_503_fu_932_p2;
wire   [0:0] and_ln102_719_fu_918_p2;
wire   [3:0] select_ln117_559_fu_937_p3;
wire   [0:0] or_ln117_505_fu_944_p2;
wire   [3:0] select_ln117_560_fu_949_p3;
wire   [0:0] or_ln117_506_fu_956_p2;
wire   [0:0] and_ln102_721_fu_927_p2;
wire   [3:0] select_ln117_561_fu_960_p3;
wire   [3:0] select_ln117_562_fu_974_p3;
wire   [0:0] or_ln117_507_fu_968_p2;
wire   [4:0] zext_ln117_63_fu_982_p1;
wire   [4:0] select_ln117_563_fu_986_p3;
wire   [0:0] xor_ln104_277_fu_1006_p2;
wire   [0:0] and_ln102_723_fu_1023_p2;
wire   [0:0] and_ln102_707_fu_1011_p2;
wire   [0:0] and_ln102_722_fu_1019_p2;
wire   [0:0] or_ln117_509_fu_1038_p2;
wire   [0:0] and_ln102_724_fu_1028_p2;
wire   [4:0] select_ln117_565_fu_1043_p3;
wire   [0:0] or_ln117_511_fu_1050_p2;
wire   [4:0] select_ln117_566_fu_1055_p3;
wire   [0:0] or_ln117_512_fu_1062_p2;
wire   [0:0] and_ln102_725_fu_1033_p2;
wire   [4:0] select_ln117_567_fu_1066_p3;
wire   [0:0] or_ln117_513_fu_1074_p2;
wire   [4:0] select_ln117_568_fu_1080_p3;
wire   [4:0] select_ln117_569_fu_1094_p3;
wire   [0:0] xor_ln104_278_fu_1114_p2;
wire   [0:0] and_ln102_726_fu_1124_p2;
wire   [0:0] xor_ln104_279_fu_1119_p2;
wire   [0:0] and_ln102_729_fu_1138_p2;
wire   [0:0] and_ln102_727_fu_1129_p2;
wire   [0:0] or_ln117_515_fu_1148_p2;
wire   [0:0] and_ln102_728_fu_1134_p2;
wire   [4:0] select_ln117_571_fu_1153_p3;
wire   [0:0] or_ln117_517_fu_1160_p2;
wire   [4:0] select_ln117_572_fu_1165_p3;
wire   [0:0] or_ln117_518_fu_1172_p2;
wire   [0:0] and_ln102_730_fu_1143_p2;
wire   [4:0] select_ln117_573_fu_1176_p3;
wire   [0:0] or_ln117_519_fu_1184_p2;
wire   [4:0] select_ln117_574_fu_1190_p3;
wire   [4:0] select_ln117_575_fu_1202_p3;
wire   [0:0] and_ln102_731_fu_1218_p2;
wire   [0:0] or_ln117_521_fu_1222_p2;
wire   [12:0] tmp_fu_1238_p63;
wire   [4:0] tmp_fu_1238_p64;
wire   [0:0] or_ln117_522_fu_1227_p2;
wire   [12:0] tmp_fu_1238_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1238_p1;
wire   [4:0] tmp_fu_1238_p3;
wire   [4:0] tmp_fu_1238_p5;
wire   [4:0] tmp_fu_1238_p7;
wire   [4:0] tmp_fu_1238_p9;
wire   [4:0] tmp_fu_1238_p11;
wire   [4:0] tmp_fu_1238_p13;
wire   [4:0] tmp_fu_1238_p15;
wire   [4:0] tmp_fu_1238_p17;
wire   [4:0] tmp_fu_1238_p19;
wire   [4:0] tmp_fu_1238_p21;
wire   [4:0] tmp_fu_1238_p23;
wire   [4:0] tmp_fu_1238_p25;
wire   [4:0] tmp_fu_1238_p27;
wire   [4:0] tmp_fu_1238_p29;
wire   [4:0] tmp_fu_1238_p31;
wire  signed [4:0] tmp_fu_1238_p33;
wire  signed [4:0] tmp_fu_1238_p35;
wire  signed [4:0] tmp_fu_1238_p37;
wire  signed [4:0] tmp_fu_1238_p39;
wire  signed [4:0] tmp_fu_1238_p41;
wire  signed [4:0] tmp_fu_1238_p43;
wire  signed [4:0] tmp_fu_1238_p45;
wire  signed [4:0] tmp_fu_1238_p47;
wire  signed [4:0] tmp_fu_1238_p49;
wire  signed [4:0] tmp_fu_1238_p51;
wire  signed [4:0] tmp_fu_1238_p53;
wire  signed [4:0] tmp_fu_1238_p55;
wire  signed [4:0] tmp_fu_1238_p57;
wire  signed [4:0] tmp_fu_1238_p59;
wire  signed [4:0] tmp_fu_1238_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_U699(
    .din0(13'd758),
    .din1(13'd148),
    .din2(13'd14),
    .din3(13'd8130),
    .din4(13'd7708),
    .din5(13'd497),
    .din6(13'd1127),
    .din7(13'd240),
    .din8(13'd7804),
    .din9(13'd8070),
    .din10(13'd145),
    .din11(13'd8172),
    .din12(13'd7937),
    .din13(13'd7844),
    .din14(13'd8036),
    .din15(13'd8166),
    .din16(13'd7792),
    .din17(13'd580),
    .din18(13'd7732),
    .din19(13'd7889),
    .din20(13'd2705),
    .din21(13'd380),
    .din22(13'd7830),
    .din23(13'd7706),
    .din24(13'd362),
    .din25(13'd7778),
    .din26(13'd8044),
    .din27(13'd1461),
    .din28(13'd8183),
    .din29(13'd7687),
    .din30(13'd7914),
    .def(tmp_fu_1238_p63),
    .sel(tmp_fu_1238_p64),
    .dout(tmp_fu_1238_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_697_reg_1556 <= and_ln102_697_fu_580_p2;
        and_ln102_697_reg_1556_pp0_iter2_reg <= and_ln102_697_reg_1556;
        and_ln102_697_reg_1556_pp0_iter3_reg <= and_ln102_697_reg_1556_pp0_iter2_reg;
        and_ln102_697_reg_1556_pp0_iter4_reg <= and_ln102_697_reg_1556_pp0_iter3_reg;
        and_ln102_698_reg_1563 <= and_ln102_698_fu_594_p2;
        and_ln102_699_reg_1603 <= and_ln102_699_fu_656_p2;
        and_ln102_699_reg_1603_pp0_iter3_reg <= and_ln102_699_reg_1603;
        and_ln102_700_reg_1677 <= and_ln102_700_fu_879_p2;
        and_ln102_701_reg_1569 <= and_ln102_701_fu_599_p2;
        and_ln102_701_reg_1569_pp0_iter2_reg <= and_ln102_701_reg_1569;
        and_ln102_701_reg_1569_pp0_iter3_reg <= and_ln102_701_reg_1569_pp0_iter2_reg;
        and_ln102_701_reg_1569_pp0_iter4_reg <= and_ln102_701_reg_1569_pp0_iter3_reg;
        and_ln102_701_reg_1569_pp0_iter5_reg <= and_ln102_701_reg_1569_pp0_iter4_reg;
        and_ln102_702_reg_1576 <= and_ln102_702_fu_615_p2;
        and_ln102_703_reg_1616 <= and_ln102_703_fu_677_p2;
        and_ln102_705_reg_1654 <= and_ln102_705_fu_783_p2;
        and_ln102_706_reg_1689 <= and_ln102_706_fu_903_p2;
        and_ln102_708_reg_1705 <= and_ln102_708_fu_1015_p2;
        and_ln102_709_reg_1582 <= and_ln102_709_fu_620_p2;
        and_ln102_reg_1550 <= and_ln102_fu_576_p2;
        and_ln104_100_reg_1598 <= and_ln104_100_fu_651_p2;
        and_ln104_101_reg_1610 <= and_ln104_101_fu_666_p2;
        and_ln104_101_reg_1610_pp0_iter3_reg <= and_ln104_101_reg_1610;
        and_ln104_102_reg_1683 <= and_ln104_102_fu_888_p2;
        and_ln104_102_reg_1683_pp0_iter5_reg <= and_ln104_102_reg_1683;
        and_ln104_104_reg_1592 <= and_ln104_104_fu_630_p2;
        and_ln104_104_reg_1592_pp0_iter2_reg <= and_ln104_104_reg_1592;
        and_ln104_104_reg_1592_pp0_iter3_reg <= and_ln104_104_reg_1592_pp0_iter2_reg;
        and_ln104_104_reg_1592_pp0_iter4_reg <= and_ln104_104_reg_1592_pp0_iter3_reg;
        and_ln104_104_reg_1592_pp0_iter5_reg <= and_ln104_104_reg_1592_pp0_iter4_reg;
        and_ln104_104_reg_1592_pp0_iter6_reg <= and_ln104_104_reg_1592_pp0_iter5_reg;
        icmp_ln86_567_reg_1385 <= icmp_ln86_567_fu_396_p2;
        icmp_ln86_567_reg_1385_pp0_iter1_reg <= icmp_ln86_567_reg_1385;
        icmp_ln86_568_reg_1391 <= icmp_ln86_568_fu_402_p2;
        icmp_ln86_569_reg_1397 <= icmp_ln86_569_fu_408_p2;
        icmp_ln86_569_reg_1397_pp0_iter1_reg <= icmp_ln86_569_reg_1397;
        icmp_ln86_570_reg_1403 <= icmp_ln86_570_fu_414_p2;
        icmp_ln86_570_reg_1403_pp0_iter1_reg <= icmp_ln86_570_reg_1403;
        icmp_ln86_571_reg_1409 <= icmp_ln86_571_fu_420_p2;
        icmp_ln86_571_reg_1409_pp0_iter1_reg <= icmp_ln86_571_reg_1409;
        icmp_ln86_571_reg_1409_pp0_iter2_reg <= icmp_ln86_571_reg_1409_pp0_iter1_reg;
        icmp_ln86_571_reg_1409_pp0_iter3_reg <= icmp_ln86_571_reg_1409_pp0_iter2_reg;
        icmp_ln86_572_reg_1415 <= icmp_ln86_572_fu_426_p2;
        icmp_ln86_573_reg_1421 <= icmp_ln86_573_fu_432_p2;
        icmp_ln86_573_reg_1421_pp0_iter1_reg <= icmp_ln86_573_reg_1421;
        icmp_ln86_574_reg_1427 <= icmp_ln86_574_fu_438_p2;
        icmp_ln86_574_reg_1427_pp0_iter1_reg <= icmp_ln86_574_reg_1427;
        icmp_ln86_574_reg_1427_pp0_iter2_reg <= icmp_ln86_574_reg_1427_pp0_iter1_reg;
        icmp_ln86_575_reg_1433 <= icmp_ln86_575_fu_444_p2;
        icmp_ln86_575_reg_1433_pp0_iter1_reg <= icmp_ln86_575_reg_1433;
        icmp_ln86_575_reg_1433_pp0_iter2_reg <= icmp_ln86_575_reg_1433_pp0_iter1_reg;
        icmp_ln86_575_reg_1433_pp0_iter3_reg <= icmp_ln86_575_reg_1433_pp0_iter2_reg;
        icmp_ln86_576_reg_1439 <= icmp_ln86_576_fu_450_p2;
        icmp_ln86_576_reg_1439_pp0_iter1_reg <= icmp_ln86_576_reg_1439;
        icmp_ln86_576_reg_1439_pp0_iter2_reg <= icmp_ln86_576_reg_1439_pp0_iter1_reg;
        icmp_ln86_576_reg_1439_pp0_iter3_reg <= icmp_ln86_576_reg_1439_pp0_iter2_reg;
        icmp_ln86_577_reg_1445 <= icmp_ln86_577_fu_456_p2;
        icmp_ln86_577_reg_1445_pp0_iter1_reg <= icmp_ln86_577_reg_1445;
        icmp_ln86_577_reg_1445_pp0_iter2_reg <= icmp_ln86_577_reg_1445_pp0_iter1_reg;
        icmp_ln86_577_reg_1445_pp0_iter3_reg <= icmp_ln86_577_reg_1445_pp0_iter2_reg;
        icmp_ln86_577_reg_1445_pp0_iter4_reg <= icmp_ln86_577_reg_1445_pp0_iter3_reg;
        icmp_ln86_578_reg_1451 <= icmp_ln86_578_fu_462_p2;
        icmp_ln86_578_reg_1451_pp0_iter1_reg <= icmp_ln86_578_reg_1451;
        icmp_ln86_578_reg_1451_pp0_iter2_reg <= icmp_ln86_578_reg_1451_pp0_iter1_reg;
        icmp_ln86_578_reg_1451_pp0_iter3_reg <= icmp_ln86_578_reg_1451_pp0_iter2_reg;
        icmp_ln86_578_reg_1451_pp0_iter4_reg <= icmp_ln86_578_reg_1451_pp0_iter3_reg;
        icmp_ln86_578_reg_1451_pp0_iter5_reg <= icmp_ln86_578_reg_1451_pp0_iter4_reg;
        icmp_ln86_579_reg_1457 <= icmp_ln86_579_fu_468_p2;
        icmp_ln86_579_reg_1457_pp0_iter1_reg <= icmp_ln86_579_reg_1457;
        icmp_ln86_579_reg_1457_pp0_iter2_reg <= icmp_ln86_579_reg_1457_pp0_iter1_reg;
        icmp_ln86_579_reg_1457_pp0_iter3_reg <= icmp_ln86_579_reg_1457_pp0_iter2_reg;
        icmp_ln86_579_reg_1457_pp0_iter4_reg <= icmp_ln86_579_reg_1457_pp0_iter3_reg;
        icmp_ln86_579_reg_1457_pp0_iter5_reg <= icmp_ln86_579_reg_1457_pp0_iter4_reg;
        icmp_ln86_580_reg_1463 <= icmp_ln86_580_fu_474_p2;
        icmp_ln86_581_reg_1469 <= icmp_ln86_581_fu_480_p2;
        icmp_ln86_581_reg_1469_pp0_iter1_reg <= icmp_ln86_581_reg_1469;
        icmp_ln86_582_reg_1474 <= icmp_ln86_582_fu_486_p2;
        icmp_ln86_582_reg_1474_pp0_iter1_reg <= icmp_ln86_582_reg_1474;
        icmp_ln86_583_reg_1479 <= icmp_ln86_583_fu_492_p2;
        icmp_ln86_583_reg_1479_pp0_iter1_reg <= icmp_ln86_583_reg_1479;
        icmp_ln86_583_reg_1479_pp0_iter2_reg <= icmp_ln86_583_reg_1479_pp0_iter1_reg;
        icmp_ln86_584_reg_1484 <= icmp_ln86_584_fu_498_p2;
        icmp_ln86_584_reg_1484_pp0_iter1_reg <= icmp_ln86_584_reg_1484;
        icmp_ln86_584_reg_1484_pp0_iter2_reg <= icmp_ln86_584_reg_1484_pp0_iter1_reg;
        icmp_ln86_585_reg_1489 <= icmp_ln86_585_fu_504_p2;
        icmp_ln86_585_reg_1489_pp0_iter1_reg <= icmp_ln86_585_reg_1489;
        icmp_ln86_585_reg_1489_pp0_iter2_reg <= icmp_ln86_585_reg_1489_pp0_iter1_reg;
        icmp_ln86_586_reg_1494 <= icmp_ln86_586_fu_510_p2;
        icmp_ln86_586_reg_1494_pp0_iter1_reg <= icmp_ln86_586_reg_1494;
        icmp_ln86_586_reg_1494_pp0_iter2_reg <= icmp_ln86_586_reg_1494_pp0_iter1_reg;
        icmp_ln86_586_reg_1494_pp0_iter3_reg <= icmp_ln86_586_reg_1494_pp0_iter2_reg;
        icmp_ln86_587_reg_1499 <= icmp_ln86_587_fu_516_p2;
        icmp_ln86_587_reg_1499_pp0_iter1_reg <= icmp_ln86_587_reg_1499;
        icmp_ln86_587_reg_1499_pp0_iter2_reg <= icmp_ln86_587_reg_1499_pp0_iter1_reg;
        icmp_ln86_587_reg_1499_pp0_iter3_reg <= icmp_ln86_587_reg_1499_pp0_iter2_reg;
        icmp_ln86_588_reg_1504 <= icmp_ln86_588_fu_522_p2;
        icmp_ln86_588_reg_1504_pp0_iter1_reg <= icmp_ln86_588_reg_1504;
        icmp_ln86_588_reg_1504_pp0_iter2_reg <= icmp_ln86_588_reg_1504_pp0_iter1_reg;
        icmp_ln86_588_reg_1504_pp0_iter3_reg <= icmp_ln86_588_reg_1504_pp0_iter2_reg;
        icmp_ln86_589_reg_1509 <= icmp_ln86_589_fu_528_p2;
        icmp_ln86_589_reg_1509_pp0_iter1_reg <= icmp_ln86_589_reg_1509;
        icmp_ln86_589_reg_1509_pp0_iter2_reg <= icmp_ln86_589_reg_1509_pp0_iter1_reg;
        icmp_ln86_589_reg_1509_pp0_iter3_reg <= icmp_ln86_589_reg_1509_pp0_iter2_reg;
        icmp_ln86_589_reg_1509_pp0_iter4_reg <= icmp_ln86_589_reg_1509_pp0_iter3_reg;
        icmp_ln86_590_reg_1514 <= icmp_ln86_590_fu_534_p2;
        icmp_ln86_590_reg_1514_pp0_iter1_reg <= icmp_ln86_590_reg_1514;
        icmp_ln86_590_reg_1514_pp0_iter2_reg <= icmp_ln86_590_reg_1514_pp0_iter1_reg;
        icmp_ln86_590_reg_1514_pp0_iter3_reg <= icmp_ln86_590_reg_1514_pp0_iter2_reg;
        icmp_ln86_590_reg_1514_pp0_iter4_reg <= icmp_ln86_590_reg_1514_pp0_iter3_reg;
        icmp_ln86_591_reg_1519 <= icmp_ln86_591_fu_540_p2;
        icmp_ln86_591_reg_1519_pp0_iter1_reg <= icmp_ln86_591_reg_1519;
        icmp_ln86_591_reg_1519_pp0_iter2_reg <= icmp_ln86_591_reg_1519_pp0_iter1_reg;
        icmp_ln86_591_reg_1519_pp0_iter3_reg <= icmp_ln86_591_reg_1519_pp0_iter2_reg;
        icmp_ln86_591_reg_1519_pp0_iter4_reg <= icmp_ln86_591_reg_1519_pp0_iter3_reg;
        icmp_ln86_592_reg_1524 <= icmp_ln86_592_fu_546_p2;
        icmp_ln86_592_reg_1524_pp0_iter1_reg <= icmp_ln86_592_reg_1524;
        icmp_ln86_592_reg_1524_pp0_iter2_reg <= icmp_ln86_592_reg_1524_pp0_iter1_reg;
        icmp_ln86_592_reg_1524_pp0_iter3_reg <= icmp_ln86_592_reg_1524_pp0_iter2_reg;
        icmp_ln86_592_reg_1524_pp0_iter4_reg <= icmp_ln86_592_reg_1524_pp0_iter3_reg;
        icmp_ln86_592_reg_1524_pp0_iter5_reg <= icmp_ln86_592_reg_1524_pp0_iter4_reg;
        icmp_ln86_593_reg_1529 <= icmp_ln86_593_fu_552_p2;
        icmp_ln86_593_reg_1529_pp0_iter1_reg <= icmp_ln86_593_reg_1529;
        icmp_ln86_593_reg_1529_pp0_iter2_reg <= icmp_ln86_593_reg_1529_pp0_iter1_reg;
        icmp_ln86_593_reg_1529_pp0_iter3_reg <= icmp_ln86_593_reg_1529_pp0_iter2_reg;
        icmp_ln86_593_reg_1529_pp0_iter4_reg <= icmp_ln86_593_reg_1529_pp0_iter3_reg;
        icmp_ln86_593_reg_1529_pp0_iter5_reg <= icmp_ln86_593_reg_1529_pp0_iter4_reg;
        icmp_ln86_594_reg_1534 <= icmp_ln86_594_fu_558_p2;
        icmp_ln86_594_reg_1534_pp0_iter1_reg <= icmp_ln86_594_reg_1534;
        icmp_ln86_594_reg_1534_pp0_iter2_reg <= icmp_ln86_594_reg_1534_pp0_iter1_reg;
        icmp_ln86_594_reg_1534_pp0_iter3_reg <= icmp_ln86_594_reg_1534_pp0_iter2_reg;
        icmp_ln86_594_reg_1534_pp0_iter4_reg <= icmp_ln86_594_reg_1534_pp0_iter3_reg;
        icmp_ln86_594_reg_1534_pp0_iter5_reg <= icmp_ln86_594_reg_1534_pp0_iter4_reg;
        icmp_ln86_595_reg_1539 <= icmp_ln86_595_fu_564_p2;
        icmp_ln86_595_reg_1539_pp0_iter1_reg <= icmp_ln86_595_reg_1539;
        icmp_ln86_595_reg_1539_pp0_iter2_reg <= icmp_ln86_595_reg_1539_pp0_iter1_reg;
        icmp_ln86_595_reg_1539_pp0_iter3_reg <= icmp_ln86_595_reg_1539_pp0_iter2_reg;
        icmp_ln86_595_reg_1539_pp0_iter4_reg <= icmp_ln86_595_reg_1539_pp0_iter3_reg;
        icmp_ln86_595_reg_1539_pp0_iter5_reg <= icmp_ln86_595_reg_1539_pp0_iter4_reg;
        icmp_ln86_595_reg_1539_pp0_iter6_reg <= icmp_ln86_595_reg_1539_pp0_iter5_reg;
        icmp_ln86_reg_1378 <= icmp_ln86_fu_390_p2;
        icmp_ln86_reg_1378_pp0_iter1_reg <= icmp_ln86_reg_1378;
        or_ln117_496_reg_1621 <= or_ln117_496_fu_740_p2;
        or_ln117_498_reg_1631 <= or_ln117_498_fu_760_p2;
        or_ln117_500_reg_1637 <= or_ln117_500_fu_766_p2;
        or_ln117_502_reg_1660 <= or_ln117_502_fu_854_p2;
        or_ln117_504_reg_1670 <= or_ln117_504_fu_875_p2;
        or_ln117_508_reg_1645 <= or_ln117_508_fu_770_p2;
        or_ln117_508_reg_1645_pp0_iter3_reg <= or_ln117_508_reg_1645;
        or_ln117_508_reg_1645_pp0_iter4_reg <= or_ln117_508_reg_1645_pp0_iter3_reg;
        or_ln117_510_reg_1699 <= or_ln117_510_fu_1001_p2;
        or_ln117_514_reg_1711 <= or_ln117_514_fu_1088_p2;
        or_ln117_516_reg_1721 <= or_ln117_516_fu_1110_p2;
        or_ln117_520_reg_1729 <= or_ln117_520_fu_1198_p2;
        select_ln117_552_reg_1626 <= select_ln117_552_fu_752_p3;
        select_ln117_558_reg_1665 <= select_ln117_558_fu_867_p3;
        select_ln117_564_reg_1694 <= select_ln117_564_fu_994_p3;
        select_ln117_570_reg_1716 <= select_ln117_570_fu_1102_p3;
        select_ln117_576_reg_1735 <= select_ln117_576_fu_1210_p3;
        xor_ln104_reg_1544 <= xor_ln104_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_697_fu_580_p2 = (xor_ln104_reg_1544 & icmp_ln86_568_reg_1391);

assign and_ln102_698_fu_594_p2 = (icmp_ln86_569_reg_1397 & and_ln102_fu_576_p2);

assign and_ln102_699_fu_656_p2 = (icmp_ln86_570_reg_1403_pp0_iter1_reg & and_ln104_fu_641_p2);

assign and_ln102_700_fu_879_p2 = (icmp_ln86_571_reg_1409_pp0_iter3_reg & and_ln102_697_reg_1556_pp0_iter3_reg);

assign and_ln102_701_fu_599_p2 = (icmp_ln86_572_reg_1415 & and_ln104_99_fu_589_p2);

assign and_ln102_702_fu_615_p2 = (icmp_ln86_573_reg_1421 & and_ln102_698_fu_594_p2);

assign and_ln102_703_fu_677_p2 = (icmp_ln86_574_reg_1427_pp0_iter1_reg & and_ln104_100_fu_651_p2);

assign and_ln102_704_fu_779_p2 = (icmp_ln86_575_reg_1433_pp0_iter2_reg & and_ln102_699_reg_1603);

assign and_ln102_705_fu_783_p2 = (icmp_ln86_576_reg_1439_pp0_iter2_reg & and_ln104_101_reg_1610);

assign and_ln102_706_fu_903_p2 = (icmp_ln86_577_reg_1445_pp0_iter3_reg & and_ln102_700_fu_879_p2);

assign and_ln102_707_fu_1011_p2 = (icmp_ln86_578_reg_1451_pp0_iter4_reg & and_ln104_102_reg_1683);

assign and_ln102_708_fu_1015_p2 = (icmp_ln86_579_reg_1457_pp0_iter4_reg & and_ln102_701_reg_1569_pp0_iter4_reg);

assign and_ln102_709_fu_620_p2 = (icmp_ln86_580_reg_1463 & and_ln104_103_fu_609_p2);

assign and_ln102_710_fu_682_p2 = (icmp_ln86_581_reg_1469_pp0_iter1_reg & and_ln102_702_reg_1576);

assign and_ln102_711_fu_686_p2 = (xor_ln104_273_fu_672_p2 & icmp_ln86_582_reg_1474_pp0_iter1_reg);

assign and_ln102_712_fu_691_p2 = (and_ln102_711_fu_686_p2 & and_ln102_698_reg_1563);

assign and_ln102_713_fu_787_p2 = (icmp_ln86_583_reg_1479_pp0_iter2_reg & and_ln102_703_reg_1616);

assign and_ln102_714_fu_791_p2 = (xor_ln104_274_fu_774_p2 & icmp_ln86_584_reg_1484_pp0_iter2_reg);

assign and_ln102_715_fu_796_p2 = (and_ln104_100_reg_1598 & and_ln102_714_fu_791_p2);

assign and_ln102_716_fu_801_p2 = (icmp_ln86_585_reg_1489_pp0_iter2_reg & and_ln102_704_fu_779_p2);

assign and_ln102_717_fu_908_p2 = (xor_ln104_275_fu_893_p2 & icmp_ln86_586_reg_1494_pp0_iter3_reg);

assign and_ln102_718_fu_913_p2 = (and_ln102_717_fu_908_p2 & and_ln102_699_reg_1603_pp0_iter3_reg);

assign and_ln102_719_fu_918_p2 = (icmp_ln86_587_reg_1499_pp0_iter3_reg & and_ln102_705_reg_1654);

assign and_ln102_720_fu_922_p2 = (xor_ln104_276_fu_898_p2 & icmp_ln86_588_reg_1504_pp0_iter3_reg);

assign and_ln102_721_fu_927_p2 = (and_ln104_101_reg_1610_pp0_iter3_reg & and_ln102_720_fu_922_p2);

assign and_ln102_722_fu_1019_p2 = (icmp_ln86_589_reg_1509_pp0_iter4_reg & and_ln102_706_reg_1689);

assign and_ln102_723_fu_1023_p2 = (xor_ln104_277_fu_1006_p2 & icmp_ln86_590_reg_1514_pp0_iter4_reg);

assign and_ln102_724_fu_1028_p2 = (and_ln102_723_fu_1023_p2 & and_ln102_700_reg_1677);

assign and_ln102_725_fu_1033_p2 = (icmp_ln86_591_reg_1519_pp0_iter4_reg & and_ln102_707_fu_1011_p2);

assign and_ln102_726_fu_1124_p2 = (xor_ln104_278_fu_1114_p2 & icmp_ln86_592_reg_1524_pp0_iter5_reg);

assign and_ln102_727_fu_1129_p2 = (and_ln104_102_reg_1683_pp0_iter5_reg & and_ln102_726_fu_1124_p2);

assign and_ln102_728_fu_1134_p2 = (icmp_ln86_593_reg_1529_pp0_iter5_reg & and_ln102_708_reg_1705);

assign and_ln102_729_fu_1138_p2 = (xor_ln104_279_fu_1119_p2 & icmp_ln86_594_reg_1534_pp0_iter5_reg);

assign and_ln102_730_fu_1143_p2 = (and_ln102_729_fu_1138_p2 & and_ln102_701_reg_1569_pp0_iter5_reg);

assign and_ln102_731_fu_1218_p2 = (icmp_ln86_595_reg_1539_pp0_iter6_reg & and_ln104_104_reg_1592_pp0_iter6_reg);

assign and_ln102_fu_576_p2 = (icmp_ln86_reg_1378 & icmp_ln86_567_reg_1385);

assign and_ln104_100_fu_651_p2 = (xor_ln104_269_fu_646_p2 & and_ln102_reg_1550);

assign and_ln104_101_fu_666_p2 = (xor_ln104_270_fu_661_p2 & and_ln104_fu_641_p2);

assign and_ln104_102_fu_888_p2 = (xor_ln104_271_fu_883_p2 & and_ln102_697_reg_1556_pp0_iter3_reg);

assign and_ln104_103_fu_609_p2 = (xor_ln104_272_fu_604_p2 & and_ln104_99_fu_589_p2);

assign and_ln104_104_fu_630_p2 = (xor_ln104_280_fu_625_p2 & and_ln104_103_fu_609_p2);

assign and_ln104_99_fu_589_p2 = (xor_ln104_reg_1544 & xor_ln104_268_fu_584_p2);

assign and_ln104_fu_641_p2 = (xor_ln104_267_fu_636_p2 & icmp_ln86_reg_1378_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_522_fu_1227_p2[0:0] == 1'b1) ? tmp_fu_1238_p65 : 13'd0);

assign icmp_ln86_567_fu_396_p2 = (($signed(p_read20_int_reg) < $signed(18'd37377)) ? 1'b1 : 1'b0);

assign icmp_ln86_568_fu_402_p2 = (($signed(p_read1_int_reg) < $signed(18'd12674)) ? 1'b1 : 1'b0);

assign icmp_ln86_569_fu_408_p2 = (($signed(p_read19_int_reg) < $signed(18'd87978)) ? 1'b1 : 1'b0);

assign icmp_ln86_570_fu_414_p2 = (($signed(p_read6_int_reg) < $signed(18'd709)) ? 1'b1 : 1'b0);

assign icmp_ln86_571_fu_420_p2 = (($signed(p_read15_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_572_fu_426_p2 = (($signed(p_read5_int_reg) < $signed(18'd821)) ? 1'b1 : 1'b0);

assign icmp_ln86_573_fu_432_p2 = (($signed(p_read19_int_reg) < $signed(18'd83570)) ? 1'b1 : 1'b0);

assign icmp_ln86_574_fu_438_p2 = (($signed(p_read19_int_reg) < $signed(18'd89726)) ? 1'b1 : 1'b0);

assign icmp_ln86_575_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd6732)) ? 1'b1 : 1'b0);

assign icmp_ln86_576_fu_450_p2 = (($signed(p_read8_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_577_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd43761)) ? 1'b1 : 1'b0);

assign icmp_ln86_578_fu_462_p2 = (($signed(p_read18_int_reg) < $signed(18'd86459)) ? 1'b1 : 1'b0);

assign icmp_ln86_579_fu_468_p2 = (($signed(p_read7_int_reg) < $signed(18'd258851)) ? 1'b1 : 1'b0);

assign icmp_ln86_580_fu_474_p2 = (($signed(p_read3_int_reg) < $signed(18'd40137)) ? 1'b1 : 1'b0);

assign icmp_ln86_581_fu_480_p2 = (($signed(p_read13_int_reg) < $signed(18'd241)) ? 1'b1 : 1'b0);

assign icmp_ln86_582_fu_486_p2 = (($signed(p_read10_int_reg) < $signed(18'd3061)) ? 1'b1 : 1'b0);

assign icmp_ln86_583_fu_492_p2 = (($signed(p_read19_int_reg) < $signed(18'd89366)) ? 1'b1 : 1'b0);

assign icmp_ln86_584_fu_498_p2 = (($signed(p_read1_int_reg) < $signed(18'd233824)) ? 1'b1 : 1'b0);

assign icmp_ln86_585_fu_504_p2 = (($signed(p_read4_int_reg) < $signed(18'd4124)) ? 1'b1 : 1'b0);

assign icmp_ln86_586_fu_510_p2 = (($signed(p_read12_int_reg) < $signed(18'd350)) ? 1'b1 : 1'b0);

assign icmp_ln86_587_fu_516_p2 = (($signed(p_read11_int_reg) < $signed(18'd2941)) ? 1'b1 : 1'b0);

assign icmp_ln86_588_fu_522_p2 = (($signed(p_read9_int_reg) < $signed(18'd117)) ? 1'b1 : 1'b0);

assign icmp_ln86_589_fu_528_p2 = (($signed(p_read2_int_reg) < $signed(18'd261142)) ? 1'b1 : 1'b0);

assign icmp_ln86_590_fu_534_p2 = (($signed(p_read17_int_reg) < $signed(18'd93087)) ? 1'b1 : 1'b0);

assign icmp_ln86_591_fu_540_p2 = (($signed(p_read6_int_reg) < $signed(18'd363)) ? 1'b1 : 1'b0);

assign icmp_ln86_592_fu_546_p2 = (($signed(p_read6_int_reg) < $signed(18'd992)) ? 1'b1 : 1'b0);

assign icmp_ln86_593_fu_552_p2 = (($signed(p_read10_int_reg) < $signed(18'd1343)) ? 1'b1 : 1'b0);

assign icmp_ln86_594_fu_558_p2 = (($signed(p_read7_int_reg) < $signed(18'd258857)) ? 1'b1 : 1'b0);

assign icmp_ln86_595_fu_564_p2 = (($signed(p_read16_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_390_p2 = (($signed(p_read14_int_reg) < $signed(18'd7665)) ? 1'b1 : 1'b0);

assign or_ln117_494_fu_710_p2 = (and_ln102_709_reg_1582 | and_ln102_702_reg_1576);

assign or_ln117_495_fu_722_p2 = (or_ln117_494_fu_710_p2 | and_ln102_712_fu_691_p2);

assign or_ln117_496_fu_740_p2 = (and_ln102_709_reg_1582 | and_ln102_698_reg_1563);

assign or_ln117_497_fu_806_p2 = (or_ln117_496_reg_1621 | and_ln102_713_fu_787_p2);

assign or_ln117_498_fu_760_p2 = (or_ln117_496_fu_740_p2 | and_ln102_703_fu_677_p2);

assign or_ln117_499_fu_818_p2 = (or_ln117_498_reg_1631 | and_ln102_715_fu_796_p2);

assign or_ln117_500_fu_766_p2 = (and_ln102_reg_1550 | and_ln102_709_reg_1582);

assign or_ln117_501_fu_842_p2 = (or_ln117_500_reg_1637 | and_ln102_716_fu_801_p2);

assign or_ln117_502_fu_854_p2 = (or_ln117_500_reg_1637 | and_ln102_704_fu_779_p2);

assign or_ln117_503_fu_932_p2 = (or_ln117_502_reg_1660 | and_ln102_718_fu_913_p2);

assign or_ln117_504_fu_875_p2 = (or_ln117_500_reg_1637 | and_ln102_699_reg_1603);

assign or_ln117_505_fu_944_p2 = (or_ln117_504_reg_1670 | and_ln102_719_fu_918_p2);

assign or_ln117_506_fu_956_p2 = (or_ln117_504_reg_1670 | and_ln102_705_reg_1654);

assign or_ln117_507_fu_968_p2 = (or_ln117_506_fu_956_p2 | and_ln102_721_fu_927_p2);

assign or_ln117_508_fu_770_p2 = (icmp_ln86_reg_1378_pp0_iter1_reg | and_ln102_709_reg_1582);

assign or_ln117_509_fu_1038_p2 = (or_ln117_508_reg_1645_pp0_iter4_reg | and_ln102_722_fu_1019_p2);

assign or_ln117_510_fu_1001_p2 = (or_ln117_508_reg_1645_pp0_iter3_reg | and_ln102_706_fu_903_p2);

assign or_ln117_511_fu_1050_p2 = (or_ln117_510_reg_1699 | and_ln102_724_fu_1028_p2);

assign or_ln117_512_fu_1062_p2 = (or_ln117_508_reg_1645_pp0_iter4_reg | and_ln102_700_reg_1677);

assign or_ln117_513_fu_1074_p2 = (or_ln117_512_fu_1062_p2 | and_ln102_725_fu_1033_p2);

assign or_ln117_514_fu_1088_p2 = (or_ln117_512_fu_1062_p2 | and_ln102_707_fu_1011_p2);

assign or_ln117_515_fu_1148_p2 = (or_ln117_514_reg_1711 | and_ln102_727_fu_1129_p2);

assign or_ln117_516_fu_1110_p2 = (or_ln117_508_reg_1645_pp0_iter4_reg | and_ln102_697_reg_1556_pp0_iter4_reg);

assign or_ln117_517_fu_1160_p2 = (or_ln117_516_reg_1721 | and_ln102_728_fu_1134_p2);

assign or_ln117_518_fu_1172_p2 = (or_ln117_516_reg_1721 | and_ln102_708_reg_1705);

assign or_ln117_519_fu_1184_p2 = (or_ln117_518_fu_1172_p2 | and_ln102_730_fu_1143_p2);

assign or_ln117_520_fu_1198_p2 = (or_ln117_516_reg_1721 | and_ln102_701_reg_1569_pp0_iter5_reg);

assign or_ln117_521_fu_1222_p2 = (or_ln117_520_reg_1729 | and_ln102_731_fu_1218_p2);

assign or_ln117_522_fu_1227_p2 = (or_ln117_520_reg_1729 | and_ln104_104_reg_1592_pp0_iter6_reg);

assign or_ln117_fu_696_p2 = (and_ln102_710_fu_682_p2 | and_ln102_709_reg_1582);

assign select_ln117_550_fu_728_p3 = ((or_ln117_494_fu_710_p2[0:0] == 1'b1) ? select_ln117_fu_714_p3 : 2'd3);

assign select_ln117_551_fu_744_p3 = ((or_ln117_495_fu_722_p2[0:0] == 1'b1) ? zext_ln117_61_fu_736_p1 : 3'd4);

assign select_ln117_552_fu_752_p3 = ((or_ln117_496_fu_740_p2[0:0] == 1'b1) ? select_ln117_551_fu_744_p3 : 3'd5);

assign select_ln117_553_fu_811_p3 = ((or_ln117_497_fu_806_p2[0:0] == 1'b1) ? select_ln117_552_reg_1626 : 3'd6);

assign select_ln117_554_fu_823_p3 = ((or_ln117_498_reg_1631[0:0] == 1'b1) ? select_ln117_553_fu_811_p3 : 3'd7);

assign select_ln117_555_fu_834_p3 = ((or_ln117_499_fu_818_p2[0:0] == 1'b1) ? zext_ln117_62_fu_830_p1 : 4'd8);

assign select_ln117_556_fu_847_p3 = ((or_ln117_500_reg_1637[0:0] == 1'b1) ? select_ln117_555_fu_834_p3 : 4'd9);

assign select_ln117_557_fu_859_p3 = ((or_ln117_501_fu_842_p2[0:0] == 1'b1) ? select_ln117_556_fu_847_p3 : 4'd10);

assign select_ln117_558_fu_867_p3 = ((or_ln117_502_fu_854_p2[0:0] == 1'b1) ? select_ln117_557_fu_859_p3 : 4'd11);

assign select_ln117_559_fu_937_p3 = ((or_ln117_503_fu_932_p2[0:0] == 1'b1) ? select_ln117_558_reg_1665 : 4'd12);

assign select_ln117_560_fu_949_p3 = ((or_ln117_504_reg_1670[0:0] == 1'b1) ? select_ln117_559_fu_937_p3 : 4'd13);

assign select_ln117_561_fu_960_p3 = ((or_ln117_505_fu_944_p2[0:0] == 1'b1) ? select_ln117_560_fu_949_p3 : 4'd14);

assign select_ln117_562_fu_974_p3 = ((or_ln117_506_fu_956_p2[0:0] == 1'b1) ? select_ln117_561_fu_960_p3 : 4'd15);

assign select_ln117_563_fu_986_p3 = ((or_ln117_507_fu_968_p2[0:0] == 1'b1) ? zext_ln117_63_fu_982_p1 : 5'd16);

assign select_ln117_564_fu_994_p3 = ((or_ln117_508_reg_1645_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_563_fu_986_p3 : 5'd17);

assign select_ln117_565_fu_1043_p3 = ((or_ln117_509_fu_1038_p2[0:0] == 1'b1) ? select_ln117_564_reg_1694 : 5'd18);

assign select_ln117_566_fu_1055_p3 = ((or_ln117_510_reg_1699[0:0] == 1'b1) ? select_ln117_565_fu_1043_p3 : 5'd19);

assign select_ln117_567_fu_1066_p3 = ((or_ln117_511_fu_1050_p2[0:0] == 1'b1) ? select_ln117_566_fu_1055_p3 : 5'd20);

assign select_ln117_568_fu_1080_p3 = ((or_ln117_512_fu_1062_p2[0:0] == 1'b1) ? select_ln117_567_fu_1066_p3 : 5'd21);

assign select_ln117_569_fu_1094_p3 = ((or_ln117_513_fu_1074_p2[0:0] == 1'b1) ? select_ln117_568_fu_1080_p3 : 5'd22);

assign select_ln117_570_fu_1102_p3 = ((or_ln117_514_fu_1088_p2[0:0] == 1'b1) ? select_ln117_569_fu_1094_p3 : 5'd23);

assign select_ln117_571_fu_1153_p3 = ((or_ln117_515_fu_1148_p2[0:0] == 1'b1) ? select_ln117_570_reg_1716 : 5'd24);

assign select_ln117_572_fu_1165_p3 = ((or_ln117_516_reg_1721[0:0] == 1'b1) ? select_ln117_571_fu_1153_p3 : 5'd25);

assign select_ln117_573_fu_1176_p3 = ((or_ln117_517_fu_1160_p2[0:0] == 1'b1) ? select_ln117_572_fu_1165_p3 : 5'd26);

assign select_ln117_574_fu_1190_p3 = ((or_ln117_518_fu_1172_p2[0:0] == 1'b1) ? select_ln117_573_fu_1176_p3 : 5'd27);

assign select_ln117_575_fu_1202_p3 = ((or_ln117_519_fu_1184_p2[0:0] == 1'b1) ? select_ln117_574_fu_1190_p3 : 5'd28);

assign select_ln117_576_fu_1210_p3 = ((or_ln117_520_fu_1198_p2[0:0] == 1'b1) ? select_ln117_575_fu_1202_p3 : 5'd29);

assign select_ln117_fu_714_p3 = ((or_ln117_fu_696_p2[0:0] == 1'b1) ? zext_ln117_fu_706_p1 : 2'd2);

assign tmp_fu_1238_p63 = 'bx;

assign tmp_fu_1238_p64 = ((or_ln117_521_fu_1222_p2[0:0] == 1'b1) ? select_ln117_576_reg_1735 : 5'd30);

assign xor_ln104_267_fu_636_p2 = (icmp_ln86_567_reg_1385_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_268_fu_584_p2 = (icmp_ln86_568_reg_1391 ^ 1'd1);

assign xor_ln104_269_fu_646_p2 = (icmp_ln86_569_reg_1397_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_270_fu_661_p2 = (icmp_ln86_570_reg_1403_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_271_fu_883_p2 = (icmp_ln86_571_reg_1409_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_272_fu_604_p2 = (icmp_ln86_572_reg_1415 ^ 1'd1);

assign xor_ln104_273_fu_672_p2 = (icmp_ln86_573_reg_1421_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_274_fu_774_p2 = (icmp_ln86_574_reg_1427_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_275_fu_893_p2 = (icmp_ln86_575_reg_1433_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_276_fu_898_p2 = (icmp_ln86_576_reg_1439_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_277_fu_1006_p2 = (icmp_ln86_577_reg_1445_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_278_fu_1114_p2 = (icmp_ln86_578_reg_1451_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_279_fu_1119_p2 = (icmp_ln86_579_reg_1457_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_280_fu_625_p2 = (icmp_ln86_580_reg_1463 ^ 1'd1);

assign xor_ln104_fu_570_p2 = (icmp_ln86_fu_390_p2 ^ 1'd1);

assign xor_ln117_fu_701_p2 = (1'd1 ^ and_ln102_709_reg_1582);

assign zext_ln117_61_fu_736_p1 = select_ln117_550_fu_728_p3;

assign zext_ln117_62_fu_830_p1 = select_ln117_554_fu_823_p3;

assign zext_ln117_63_fu_982_p1 = select_ln117_562_fu_974_p3;

assign zext_ln117_fu_706_p1 = xor_ln117_fu_701_p2;

endmodule //conifer_jettag_accelerator_decision_function_79
