Fix ARM assembler: add missing PMU system registers for defconfig kernel

The ARM defconfig kernel build fails with "unsupported system register: pmccfiltr_el0"
in drivers/perf/arm_pmuv3.c. Several PMU system registers used by the kernel's
performance monitoring unit driver are missing from both the MRS and MSR lookup tables.

Missing registers:
- pmccfiltr_el0 (PMCCFILTR_EL0): Cycle counter filter register (op0=3,op1=3,CRn=14,CRm=15,op2=7) -> 0xdf7f
- pmcntenclr_el0 (PMCNTENCLR_EL0): Count enable clear register (op0=3,op1=3,CRn=9,CRm=12,op2=2) -> 0xdce2
- pmintenset_el1 (PMINTENSET_EL1): Interrupt enable set register (op0=3,op1=0,CRn=9,CRm=14,op2=1) -> 0xc4f1
- pmintenclr_el1 (PMINTENCLR_EL1): Interrupt enable clear register (op0=3,op1=0,CRn=9,CRm=14,op2=2) -> 0xc4f2
- pmceid0_el0 (PMCEID0_EL0): Common event ID register 0 (op0=3,op1=3,CRn=9,CRm=12,op2=6) -> 0xdce6
- pmceid1_el0 (PMCEID1_EL0): Common event ID register 1 (op0=3,op1=3,CRn=9,CRm=12,op2=7) -> 0xdce7

All encodings verified against GCC aarch64 assembler output.

Started: 2026-02-05
