# Two-Stage CMOS Operational Amplifier Layout

The Two-Stage CMOS Operational Amplifier (Op-Amp) is one of the most widely used analog circuits in integrated circuit design.
This project presents the complete analog layout flow, including schematic capture, device placement, routing, and post-layout verification, designed using Cadence Virtuoso and verified with Mentor Calibre.

ğŸ§© Design Overview

The two-stage CMOS Op-Amp consists of:

Differential Input Stage (M1â€“M4) â€“ Converts the input voltage difference into a current.

Current Mirror Load (M5â€“M6) â€“ Provides active loading and biasing.

Gain Stage (M7â€“M8) â€“ Amplifies the voltage swing and drives the output.

Biasing Circuit â€“ Establishes stable operating points for all transistors.

ğŸ§  Circuit Principle

The amplifier converts a differential input voltage into a single-ended output with high gain.
Its two-stage structure achieves:

High open-loop gain (AOL)

Large output voltage swing

Good common-mode rejection ratio (CMRR)

High slew rate and output impedance
Avâ€‹=gm1â€‹Ã—(ro2â€‹âˆ£âˆ£ro4â€‹)Ã—gm6â€‹Ã—ro6â€‹	â€‹

# Layout Design Flow
1ï¸âƒ£ Schematic Design

Circuit topology created in Cadence Virtuoso Schematic Editor.

DC and transient simulations performed using ADE (Analog Design Environment).

2ï¸âƒ£ Floorplanning

Devices arranged based on signal flow and symmetry considerations.

Differential input pair placed close together for common-centroid matching.

3ï¸âƒ£ Placement & Matching

Matched devices (M1â€“M2, M3â€“M4, and M5â€“M6) use Common-Centroid and Interdigitation techniques to minimize offset and process variation effects.

Dummy transistors used at edges to ensure uniform boundary conditions.

4ï¸âƒ£ Routing

Symmetrical metal routing ensures balanced parasitic capacitance.

Poly and metal layers aligned for minimal resistance variation.

5ï¸âƒ£ Verification

Design Rule Check (DRC) â€” No violations.

Layout Versus Schematic (LVS) â€” Matched successfully.

Parasitic Extraction (PEX) â€” Used to verify post-layout performance.

ğŸ§° Tools Used
Tool	Purpose
Cadence Virtuoso	Schematic design, layout, and simulation
Mentor Calibre	DRC and LVS verification
Linux Environment	For tool integration and project setup
ğŸ§© Matching Techniques Applied

Common Centroid Layout: Minimizes gradient-induced mismatch.

Interdigitation: Alternates matched device fingers for uniform stress and process conditions.

Dummy Transistors: Reduces edge effects for better device uniformity.

ğŸ“Š Results
Parameter	Description
DRC	No rule violations
LVS	Schematic and layout matched
Symmetry	Maintained for differential pair
Performance	Verified post-layout for DC gain, slew rate, and CMRR
ğŸ¯ Learning Outcomes

âœ… Understanding of differential pair biasing and mirroring
âœ… Implementation of matching-aware layout techniques
âœ… Hierarchical analog layout flow
âœ… Verification using Calibre DRC & LVS
âœ… Hands-on experience in precision analog design

ğŸ“˜ Project Documentation

ğŸ“„ View Full Op-Amp Layout Portfolio PDF
