//
// File created by:  ncverilog
// Do not modify this file
//
-XLMODE
../outputs/dft-psynth/atpg/Inca_libs_20_49_49/irun.lnx8664.13.20.nc
-RUNMODE
-STATUS
-LIBEXT
.v
-LIBEXT
.V
-LIBEXT
.z
-LIBEXT
.Z
-LIBEXT
.gz
-NCLIBDIRNAME
../outputs/dft-psynth/atpg/Inca_libs_20_49_49
-VFILE
/soft64/design-kits/tsmc/0.18um-cl018g/arm/sc9_base_rvt/2008q3v01/verilog/sage-x_tsmc_cl018g_rvt.v
-VFILE
/soft64/design-kits/tsmc/0.18um-cl018g/arm/iolib/tpz018nv_280a_r6p0-02eac0/digital/Front_End/verilog/tpz018nv_270a/tpz018nv.v
-VFILE
../macros/SRAM4096x32_v2/verilog/SPR4Kx32Mux16M5.v
-VFILE
../macros/CAPETA_ROM1024x32/verilog/ROM_1kx32M8_tm5.v
../outputs/dft-psynth/atpg/capeta_soc_pads.et_netlist.v
../outputs/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.mainsim.v
-CDSLIB
../outputs/dft-psynth/atpg/Inca_libs_20_49_49/irun.lnx8664.13.20.nc/cdsrun.lib
-HDLVAR
../outputs/dft-psynth/atpg/Inca_libs_20_49_49/irun.lnx8664.13.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
../outputs/dft-psynth/atpg/Inca_libs_20_49_49/irun.lnx8664.13.20.nc/xllibs
-ALLOWUNBOUND
