<html><body><samp><pre>
<!@TC:1559264267>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: DESKTOP-JBP5BT2

#Implementation: proyectocpld

<a name=compilerReport1>$ Start of Compile</a>
#Thu May 30 19:57:47 2019

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1559264267> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1559264267> | Setting time resolution to ns
@N: : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topcontrol.vhd:7:7:7:17:@N::@XP_MSG">topcontrol.vhd(7)</a><!@TM:1559264267> | Top entity is set to topcontrol.
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topcontrol.vhd:7:7:7:17:@N:CD630:@XP_MSG">topcontrol.vhd(7)</a><!@TM:1559264267> | Synthesizing work.topcontrol.topcontrol00 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\control.vhd:6:7:6:14:@N:CD630:@XP_MSG">control.vhd(6)</a><!@TM:1559264267> | Synthesizing work.control.control00 
Post processing for work.control.control00
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topdiv00.vhd:7:7:7:15:@N:CD630:@XP_MSG">topdiv00.vhd(7)</a><!@TM:1559264267> | Synthesizing work.topdiv00.topdiv0 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:6:7:6:12:@N:CD630:@XP_MSG">div00.vhd(6)</a><!@TM:1559264267> | Synthesizing work.div00.div0 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:25:11:25:17:@N:CD364:@XP_MSG">div00.vhd(25)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:33:11:33:17:@N:CD364:@XP_MSG">div00.vhd(33)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:41:11:41:17:@N:CD364:@XP_MSG">div00.vhd(41)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:49:11:49:17:@N:CD364:@XP_MSG">div00.vhd(49)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:57:11:57:17:@N:CD364:@XP_MSG">div00.vhd(57)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:65:11:65:17:@N:CD364:@XP_MSG">div00.vhd(65)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:73:11:73:17:@N:CD364:@XP_MSG">div00.vhd(73)</a><!@TM:1559264267> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:81:11:81:17:@N:CD364:@XP_MSG">div00.vhd(81)</a><!@TM:1559264267> | Removed redundant assignment
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd:6:7:6:12:@N:CD630:@XP_MSG">osc00.vhd(6)</a><!@TM:1559264267> | Synthesizing work.osc00.osc 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd:12:10:12:18:@W:CD280:@XP_MSG">osc00.vhd(12)</a><!@TM:1559264267> | Unbound component OSCTIMER mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd:21:0:21:6:@W:CD326:@XP_MSG">osc00.vhd(21)</a><!@TM:1559264267> | Port oscout of entity work.osctimer is unconnected</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd:12:10:12:18:@N:CD630:@XP_MSG">osc00.vhd(12)</a><!@TM:1559264267> | Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc
Post processing for work.topdiv00.topdiv0
Post processing for work.topcontrol.topcontrol00
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 19:57:47 2019

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1559264269> | Running in 64-bit mode 
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\synwork\topcontrol_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 19:57:49 2019

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1559264269> | Running in 64-bit mode. 
@N: : <a href="c:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd:20:9:20:11:@N::@XP_MSG">div00.vhd(20)</a><!@TM:1559264269> | Found counter in view:work.div00(div0) inst sdiv[14:0]
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
OSCTIMER        1 use
DFFC            20 uses
DFF             8 uses
OBUF            8 uses
IBUF            6 uses
AND2            156 uses
INV             98 uses
XOR2            5 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1559264269> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 19:57:49 2019

###########################################################]

</pre></samp></body></html>
