// Seed: 1299568843
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9
);
  assign id_1 = 1'b0;
  module_0(
      id_7, id_6, id_5, id_9, id_5, id_6, id_7
  );
  wire id_11;
endmodule
