<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b65d52e476d5562db4292afca0f6d0a3"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="ila_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="prueba_dout[15]"/>
        <net name="prueba_dout[14]"/>
        <net name="prueba_dout[13]"/>
        <net name="prueba_dout[12]"/>
        <net name="prueba_dout[11]"/>
        <net name="prueba_dout[10]"/>
        <net name="prueba_dout[9]"/>
        <net name="prueba_dout[8]"/>
        <net name="prueba_dout[7]"/>
        <net name="prueba_dout[6]"/>
        <net name="prueba_dout[5]"/>
        <net name="prueba_dout[4]"/>
        <net name="prueba_dout[3]"/>
        <net name="prueba_dout[2]"/>
        <net name="prueba_dout[1]"/>
        <net name="prueba_dout[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="10b6415846a85b7596e07529a8f6e526"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_VIO" value="vio_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="prueba_reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="10b6415846a85b7596e07529a8f6e526"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_VIO" value="vio_inst"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="Din[7]"/>
        <net name="Din[6]"/>
        <net name="Din[5]"/>
        <net name="Din[4]"/>
        <net name="Din[3]"/>
        <net name="Din[2]"/>
        <net name="Din[1]"/>
        <net name="Din[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
