{
  "module_name": "mscc.h",
  "hash_id": "54b3039d0f55afae82574702f4e4f764cc4eab5412150a19f90dc4254582dc91",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/phy/mscc/mscc.h",
  "human_readable_source": " \n \n\n#ifndef _MSCC_PHY_H_\n#define _MSCC_PHY_H_\n\n#if IS_ENABLED(CONFIG_MACSEC)\n#include \"mscc_macsec.h\"\n#endif\n\nenum rgmii_clock_delay {\n\tRGMII_CLK_DELAY_0_2_NS = 0,\n\tRGMII_CLK_DELAY_0_8_NS = 1,\n\tRGMII_CLK_DELAY_1_1_NS = 2,\n\tRGMII_CLK_DELAY_1_7_NS = 3,\n\tRGMII_CLK_DELAY_2_0_NS = 4,\n\tRGMII_CLK_DELAY_2_3_NS = 5,\n\tRGMII_CLK_DELAY_2_6_NS = 6,\n\tRGMII_CLK_DELAY_3_4_NS = 7\n};\n\n \n \n#define MSCC_PHY_BYPASS_CONTROL\t\t  18\n#define DISABLE_HP_AUTO_MDIX_MASK\t  0x0080\n#define DISABLE_PAIR_SWAP_CORR_MASK\t  0x0020\n#define DISABLE_POLARITY_CORR_MASK\t  0x0010\n#define PARALLEL_DET_IGNORE_ADVERTISED    0x0008\n\n#define MSCC_PHY_EXT_CNTL_STATUS          22\n#define SMI_BROADCAST_WR_EN\t\t  0x0001\n\n#define MSCC_PHY_ERR_RX_CNT\t\t  19\n#define MSCC_PHY_ERR_FALSE_CARRIER_CNT\t  20\n#define MSCC_PHY_ERR_LINK_DISCONNECT_CNT  21\n#define ERR_CNT_MASK\t\t\t  GENMASK(7, 0)\n\n#define MSCC_PHY_EXT_PHY_CNTL_1           23\n#define MAC_IF_SELECTION_MASK             0x1800\n#define MAC_IF_SELECTION_GMII             0\n#define MAC_IF_SELECTION_RMII             1\n#define MAC_IF_SELECTION_RGMII            2\n#define MAC_IF_SELECTION_POS              11\n#define VSC8584_MAC_IF_SELECTION_MASK     0x1000\n#define VSC8584_MAC_IF_SELECTION_SGMII    0\n#define VSC8584_MAC_IF_SELECTION_1000BASEX 1\n#define VSC8584_MAC_IF_SELECTION_POS      12\n#define FAR_END_LOOPBACK_MODE_MASK        0x0008\n#define MEDIA_OP_MODE_MASK\t\t  0x0700\n#define MEDIA_OP_MODE_COPPER\t\t  0\n#define MEDIA_OP_MODE_SERDES\t\t  1\n#define MEDIA_OP_MODE_1000BASEX\t\t  2\n#define MEDIA_OP_MODE_100BASEFX\t\t  3\n#define MEDIA_OP_MODE_AMS_COPPER_SERDES\t  5\n#define MEDIA_OP_MODE_AMS_COPPER_1000BASEX\t6\n#define MEDIA_OP_MODE_AMS_COPPER_100BASEFX\t7\n#define MEDIA_OP_MODE_POS\t\t  8\n\n#define MSCC_PHY_EXT_PHY_CNTL_2\t\t  24\n\n#define MII_VSC85XX_INT_MASK\t\t  25\n#define MII_VSC85XX_INT_MASK_MDINT\t  BIT(15)\n#define MII_VSC85XX_INT_MASK_LINK_CHG\t  BIT(13)\n#define MII_VSC85XX_INT_MASK_WOL\t  BIT(6)\n#define MII_VSC85XX_INT_MASK_EXT\t  BIT(5)\n#define MII_VSC85XX_INT_STATUS\t\t  26\n\n#define MII_VSC85XX_INT_MASK_MASK\t  (MII_VSC85XX_INT_MASK_MDINT    | \\\n\t\t\t\t\t   MII_VSC85XX_INT_MASK_LINK_CHG | \\\n\t\t\t\t\t   MII_VSC85XX_INT_MASK_EXT)\n\n#define MSCC_PHY_WOL_MAC_CONTROL          27\n#define EDGE_RATE_CNTL_POS                5\n#define EDGE_RATE_CNTL_MASK               0x00E0\n\n#define MSCC_PHY_DEV_AUX_CNTL\t\t  28\n#define HP_AUTO_MDIX_X_OVER_IND_MASK\t  0x2000\n\n#define MSCC_PHY_LED_MODE_SEL\t\t  29\n#define LED_MODE_SEL_POS(x)\t\t  ((x) * 4)\n#define LED_MODE_SEL_MASK(x)\t\t  (GENMASK(3, 0) << LED_MODE_SEL_POS(x))\n#define LED_MODE_SEL(x, mode)\t\t  (((mode) << LED_MODE_SEL_POS(x)) & LED_MODE_SEL_MASK(x))\n\n#define MSCC_EXT_PAGE_CSR_CNTL_17\t  17\n#define MSCC_EXT_PAGE_CSR_CNTL_18\t  18\n\n#define MSCC_EXT_PAGE_CSR_CNTL_19\t  19\n#define MSCC_PHY_CSR_CNTL_19_REG_ADDR(x)  (x)\n#define MSCC_PHY_CSR_CNTL_19_TARGET(x)\t  ((x) << 12)\n#define MSCC_PHY_CSR_CNTL_19_READ\t  BIT(14)\n#define MSCC_PHY_CSR_CNTL_19_CMD\t  BIT(15)\n\n#define MSCC_EXT_PAGE_CSR_CNTL_20\t  20\n#define MSCC_PHY_CSR_CNTL_20_TARGET(x)\t  (x)\n\n#define PHY_MCB_TARGET\t\t\t  0x07\n#define PHY_MCB_S6G_WRITE\t\t  BIT(31)\n#define PHY_MCB_S6G_READ\t\t  BIT(30)\n\n#define PHY_S6G_PLL5G_CFG0\t\t  0x06\n#define PHY_S6G_PLL5G_CFG2\t\t  0x08\n#define PHY_S6G_LCPLL_CFG\t\t  0x11\n#define PHY_S6G_PLL_CFG\t\t\t  0x2b\n#define PHY_S6G_COMMON_CFG\t\t  0x2c\n#define PHY_S6G_GPC_CFG\t\t\t  0x2e\n#define PHY_S6G_MISC_CFG\t\t  0x3b\n#define PHY_MCB_S6G_CFG\t\t\t  0x3f\n#define PHY_S6G_DFT_CFG2\t\t  0x3e\n#define PHY_S6G_PLL_STATUS\t\t  0x31\n#define PHY_S6G_IB_STATUS0\t\t  0x2f\n\n#define PHY_S6G_SYS_RST_POS\t\t  31\n#define PHY_S6G_ENA_LANE_POS\t\t  18\n#define PHY_S6G_ENA_LOOP_POS\t\t  8\n#define PHY_S6G_QRATE_POS\t\t  6\n#define PHY_S6G_IF_MODE_POS\t\t  4\n#define PHY_S6G_PLL_ENA_OFFS_POS\t  21\n#define PHY_S6G_PLL_FSM_CTRL_DATA_POS\t  8\n#define PHY_S6G_PLL_FSM_ENA_POS\t\t  7\n\n#define PHY_S6G_CFG2_FSM_DIS              1\n#define PHY_S6G_CFG2_FSM_CLK_BP          23\n\n#define MSCC_EXT_PAGE_ACCESS\t\t  31\n#define MSCC_PHY_PAGE_STANDARD\t\t  0x0000  \n#define MSCC_PHY_PAGE_EXTENDED\t\t  0x0001  \n#define MSCC_PHY_PAGE_EXTENDED_2\t  0x0002  \n#define MSCC_PHY_PAGE_EXTENDED_3\t  0x0003  \n#define MSCC_PHY_PAGE_EXTENDED_4\t  0x0004  \n#define MSCC_PHY_PAGE_CSR_CNTL\t\t  MSCC_PHY_PAGE_EXTENDED_4\n#define MSCC_PHY_PAGE_MACSEC\t\t  MSCC_PHY_PAGE_EXTENDED_4\n \n#define MSCC_PHY_PAGE_EXTENDED_GPIO\t  0x0010  \n#define MSCC_PHY_PAGE_1588\t\t  0x1588  \n#define MSCC_PHY_PAGE_TEST\t\t  0x2a30  \n#define MSCC_PHY_PAGE_TR\t\t  0x52b5  \n#define MSCC_PHY_GPIO_CONTROL_2           14\n\n#define MSCC_PHY_COMA_MODE\t\t  0x2000  \n#define MSCC_PHY_COMA_OUTPUT\t\t  0x1000  \n\n \n#define MSCC_PHY_CU_MEDIA_CRC_VALID_CNT\t  18\n#define VALID_CRC_CNT_CRC_MASK\t\t  GENMASK(13, 0)\n\n#define MSCC_PHY_EXT_MODE_CNTL\t\t  19\n#define FORCE_MDI_CROSSOVER_MASK\t  0x000C\n#define FORCE_MDI_CROSSOVER_MDIX\t  0x000C\n#define FORCE_MDI_CROSSOVER_MDI\t\t  0x0008\n\n#define MSCC_PHY_ACTIPHY_CNTL\t\t  20\n#define PHY_ADDR_REVERSED\t\t  0x0200\n#define DOWNSHIFT_CNTL_MASK\t\t  0x001C\n#define DOWNSHIFT_EN\t\t\t  0x0010\n#define DOWNSHIFT_CNTL_POS\t\t  2\n\n#define MSCC_PHY_EXT_PHY_CNTL_4\t\t  23\n#define PHY_CNTL_4_ADDR_POS\t\t  11\n\n#define MSCC_PHY_VERIPHY_CNTL_2\t\t  25\n\n#define MSCC_PHY_VERIPHY_CNTL_3\t\t  26\n\n \n#define MSCC_PHY_CU_PMD_TX_CNTL\t\t  16\n\n \n#define VSC8572_RGMII_CNTL\t\t  18\n#define VSC8572_RGMII_RX_DELAY_MASK\t  0x000E\n#define VSC8572_RGMII_TX_DELAY_MASK\t  0x0070\n\n \n#define VSC8502_RGMII_CNTL\t\t  20\n#define VSC8502_RGMII_RX_DELAY_MASK\t  0x0070\n#define VSC8502_RGMII_TX_DELAY_MASK\t  0x0007\n#define VSC8502_RGMII_RX_CLK_DISABLE\t  0x0800\n\n#define MSCC_PHY_WOL_LOWER_MAC_ADDR\t  21\n#define MSCC_PHY_WOL_MID_MAC_ADDR\t  22\n#define MSCC_PHY_WOL_UPPER_MAC_ADDR\t  23\n#define MSCC_PHY_WOL_LOWER_PASSWD\t  24\n#define MSCC_PHY_WOL_MID_PASSWD\t\t  25\n#define MSCC_PHY_WOL_UPPER_PASSWD\t  26\n\n#define MSCC_PHY_WOL_MAC_CONTROL\t  27\n#define SECURE_ON_ENABLE\t\t  0x8000\n#define SECURE_ON_PASSWD_LEN_4\t\t  0x4000\n\n#define MSCC_PHY_EXTENDED_INT\t\t  28\n#define MSCC_PHY_EXTENDED_INT_MS_EGR\t  BIT(9)\n\n \n#define MSCC_PHY_SERDES_TX_VALID_CNT\t  21\n#define MSCC_PHY_SERDES_TX_CRC_ERR_CNT\t  22\n#define MSCC_PHY_SERDES_RX_VALID_CNT\t  28\n#define MSCC_PHY_SERDES_RX_CRC_ERR_CNT\t  29\n\n \n#define MSCC_DW8051_CNTL_STATUS\t\t  0\n#define MICRO_NSOFT_RESET\t\t  0x8000\n#define RUN_FROM_INT_ROM\t\t  0x4000\n#define AUTOINC_ADDR\t\t\t  0x2000\n#define PATCH_RAM_CLK\t\t\t  0x1000\n#define MICRO_PATCH_EN\t\t\t  0x0080\n#define DW8051_CLK_EN\t\t\t  0x0010\n#define MICRO_CLK_EN\t\t\t  0x0008\n#define MICRO_CLK_DIVIDE(x)\t\t  ((x) >> 1)\n#define MSCC_DW8051_VLD_MASK\t\t  0xf1ff\n\n \n#define MSCC_TRAP_ROM_ADDR(x)\t\t  ((x) * 2 + 1)\n#define MSCC_PATCH_RAM_ADDR(x)\t\t  (((x) + 1) * 2)\n#define MSCC_INT_MEM_ADDR\t\t  11\n\n#define MSCC_INT_MEM_CNTL\t\t  12\n#define READ_SFR\t\t\t  0x6000\n#define READ_PRAM\t\t\t  0x4000\n#define READ_ROM\t\t\t  0x2000\n#define READ_RAM\t\t\t  0x0000\n#define INT_MEM_WRITE_EN\t\t  0x1000\n#define EN_PATCH_RAM_TRAP_ADDR(x)\t  (0x0100 << ((x) - 1))\n#define INT_MEM_DATA_M\t\t\t  0x00ff\n#define INT_MEM_DATA(x)\t\t\t  (INT_MEM_DATA_M & (x))\n\n#define MSCC_PHY_PROC_CMD\t\t  18\n#define PROC_CMD_NCOMPLETED\t\t  0x8000\n#define PROC_CMD_FAILED\t\t\t  0x4000\n#define PROC_CMD_SGMII_PORT(x)\t\t  ((x) << 8)\n#define PROC_CMD_FIBER_PORT(x)\t\t  (0x0100 << (x) % 4)\n#define PROC_CMD_QSGMII_PORT\t\t  0x0c00\n#define PROC_CMD_RST_CONF_PORT\t\t  0x0080\n#define PROC_CMD_RECONF_PORT\t\t  0x0000\n#define PROC_CMD_READ_MOD_WRITE_PORT\t  0x0040\n#define PROC_CMD_WRITE\t\t\t  0x0040\n#define PROC_CMD_READ\t\t\t  0x0000\n#define PROC_CMD_FIBER_DISABLE\t\t  0x0020\n#define PROC_CMD_FIBER_100BASE_FX\t  0x0010\n#define PROC_CMD_FIBER_1000BASE_X\t  0x0000\n#define PROC_CMD_SGMII_MAC\t\t  0x0030\n#define PROC_CMD_QSGMII_MAC\t\t  0x0020\n#define PROC_CMD_NO_MAC_CONF\t\t  0x0000\n#define PROC_CMD_1588_DEFAULT_INIT\t  0x0010\n#define PROC_CMD_NOP\t\t\t  0x000f\n#define PROC_CMD_PHY_INIT\t\t  0x000a\n#define PROC_CMD_CRC16\t\t\t  0x0008\n#define PROC_CMD_FIBER_MEDIA_CONF\t  0x0001\n#define PROC_CMD_MCB_ACCESS_MAC_CONF\t  0x0000\n#define PROC_CMD_NCOMPLETED_TIMEOUT_MS    500\n\n#define MSCC_PHY_MAC_CFG_FASTLINK\t  19\n#define MAC_CFG_MASK\t\t\t  0xc000\n#define MAC_CFG_SGMII\t\t\t  0x0000\n#define MAC_CFG_QSGMII\t\t\t  0x4000\n#define MAC_CFG_RGMII\t\t\t  0x8000\n\n \n#define MSCC_PHY_TEST_PAGE_5\t\t  5\n#define MSCC_PHY_TEST_PAGE_8\t\t  8\n#define TR_CLK_DISABLE\t\t\t  0x8000\n#define MSCC_PHY_TEST_PAGE_9\t\t  9\n#define MSCC_PHY_TEST_PAGE_20\t\t  20\n#define MSCC_PHY_TEST_PAGE_24\t\t  24\n\n \n#define MSCC_PHY_TR_CNTL\t\t  16\n#define TR_WRITE\t\t\t  0x8000\n#define TR_ADDR(x)\t\t\t  (0x7fff & (x))\n#define MSCC_PHY_TR_LSB\t\t\t  17\n#define MSCC_PHY_TR_MSB\t\t\t  18\n\n \n#define PHY_ID_VSC8501\t\t\t  0x00070530\n#define PHY_ID_VSC8502\t\t\t  0x00070630\n#define PHY_ID_VSC8504\t\t\t  0x000704c0\n#define PHY_ID_VSC8514\t\t\t  0x00070670\n#define PHY_ID_VSC8530\t\t\t  0x00070560\n#define PHY_ID_VSC8531\t\t\t  0x00070570\n#define PHY_ID_VSC8540\t\t\t  0x00070760\n#define PHY_ID_VSC8541\t\t\t  0x00070770\n#define PHY_ID_VSC8552\t\t\t  0x000704e0\n#define PHY_ID_VSC856X\t\t\t  0x000707e0\n#define PHY_ID_VSC8572\t\t\t  0x000704d0\n#define PHY_ID_VSC8574\t\t\t  0x000704a0\n#define PHY_ID_VSC8575\t\t\t  0x000707d0\n#define PHY_ID_VSC8582\t\t\t  0x000707b0\n#define PHY_ID_VSC8584\t\t\t  0x000707c0\n#define PHY_VENDOR_MSCC\t\t\t0x00070400\n\n#define MSCC_VDDMAC_1500\t\t  1500\n#define MSCC_VDDMAC_1800\t\t  1800\n#define MSCC_VDDMAC_2500\t\t  2500\n#define MSCC_VDDMAC_3300\t\t  3300\n\n#define DOWNSHIFT_COUNT_MAX\t\t  5\n\n#define MAX_LEDS\t\t\t  4\n\n#define VSC8584_SUPP_LED_MODES (BIT(VSC8531_LINK_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_100_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_100_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_100_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8584_LINK_100FX_1000X_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_DUPLEX_COLLISION) | \\\n\t\t\t\tBIT(VSC8531_COLLISION) | \\\n\t\t\t\tBIT(VSC8531_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8584_100FX_1000X_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_AUTONEG_FAULT) | \\\n\t\t\t\tBIT(VSC8531_SERIAL_MODE) | \\\n\t\t\t\tBIT(VSC8531_FORCE_LED_OFF) | \\\n\t\t\t\tBIT(VSC8531_FORCE_LED_ON))\n\n#define VSC85XX_SUPP_LED_MODES (BIT(VSC8531_LINK_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_100_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_100_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_1000_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_LINK_10_100_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_DUPLEX_COLLISION) | \\\n\t\t\t\tBIT(VSC8531_COLLISION) | \\\n\t\t\t\tBIT(VSC8531_ACTIVITY) | \\\n\t\t\t\tBIT(VSC8531_AUTONEG_FAULT) | \\\n\t\t\t\tBIT(VSC8531_SERIAL_MODE) | \\\n\t\t\t\tBIT(VSC8531_FORCE_LED_OFF) | \\\n\t\t\t\tBIT(VSC8531_FORCE_LED_ON))\n\n#define MSCC_VSC8584_REVB_INT8051_FW\t\t\"microchip/mscc_vsc8584_revb_int8051_fb48.bin\"\n#define MSCC_VSC8584_REVB_INT8051_FW_START_ADDR\t0xe800\n#define MSCC_VSC8584_REVB_INT8051_FW_CRC\t0xfb48\n\n#define MSCC_VSC8574_REVB_INT8051_FW\t\t\"microchip/mscc_vsc8574_revb_int8051_29e8.bin\"\n#define MSCC_VSC8574_REVB_INT8051_FW_START_ADDR\t0x4000\n#define MSCC_VSC8574_REVB_INT8051_FW_CRC\t0x29e8\n\n#define VSC8584_REVB\t\t\t\t0x0001\n#define MSCC_DEV_REV_MASK\t\t\tGENMASK(3, 0)\n\n#define MSCC_ROM_TRAP_SERDES_6G_CFG\t\t0x1E48\n#define MSCC_RAM_TRAP_SERDES_6G_CFG\t\t0x1E4F\n#define PATCH_VEC_ZERO_EN\t\t\t0x0100\n\nstruct reg_val {\n\tu16\treg;\n\tu32\tval;\n};\n\nstruct vsc85xx_hw_stat {\n\tconst char *string;\n\tu8 reg;\n\tu16 page;\n\tu16 mask;\n};\n\nstruct vsc8531_private {\n\tint rate_magic;\n\tu16 supp_led_modes;\n\tu32 leds_mode[MAX_LEDS];\n\tu8 nleds;\n\tconst struct vsc85xx_hw_stat *hw_stats;\n\tu64 *stats;\n\tint nstats;\n\t \n\tu8 addr;\n\t \n\tunsigned int base_addr;\n\n#if IS_ENABLED(CONFIG_MACSEC)\n\t \n\tstruct macsec_secy *secy;\n\tstruct list_head macsec_flows;\n\tunsigned long ingr_flows;\n\tunsigned long egr_flows;\n#endif\n\n\tstruct mii_timestamper mii_ts;\n\n\tbool input_clk_init;\n\tstruct vsc85xx_ptp *ptp;\n\t \n\tstruct gpio_desc *load_save;\n\n\t \n\tunsigned int ts_base_addr;\n\tu8 ts_base_phy;\n\n\t \n\tstruct mutex ts_lock;\n\tstruct mutex phc_lock;\n};\n\n \nstruct vsc85xx_shared_private {\n\tstruct mutex gpio_lock;\n};\n\n#if IS_ENABLED(CONFIG_OF_MDIO)\nstruct vsc8531_edge_rate_table {\n\tu32 vddmac;\n\tu32 slowdown[8];\n};\n#endif  \n\nenum csr_target {\n\tMACRO_CTRL  = 0x07,\n};\n\nu32 vsc85xx_csr_read(struct phy_device *phydev,\n\t\t     enum csr_target target, u32 reg);\n\nint vsc85xx_csr_write(struct phy_device *phydev,\n\t\t      enum csr_target target, u32 reg, u32 val);\n\nint phy_base_write(struct phy_device *phydev, u32 regnum, u16 val);\nint phy_base_read(struct phy_device *phydev, u32 regnum);\nint phy_update_mcb_s6g(struct phy_device *phydev, u32 reg, u8 mcb);\nint phy_commit_mcb_s6g(struct phy_device *phydev, u32 reg, u8 mcb);\nint vsc8584_cmd(struct phy_device *phydev, u16 val);\n\n#if IS_ENABLED(CONFIG_MACSEC)\nint vsc8584_macsec_init(struct phy_device *phydev);\nvoid vsc8584_handle_macsec_interrupt(struct phy_device *phydev);\nvoid vsc8584_config_macsec_intr(struct phy_device *phydev);\n#else\nstatic inline int vsc8584_macsec_init(struct phy_device *phydev)\n{\n\treturn 0;\n}\nstatic inline void vsc8584_handle_macsec_interrupt(struct phy_device *phydev)\n{\n}\nstatic inline void vsc8584_config_macsec_intr(struct phy_device *phydev)\n{\n}\n#endif\n\n#if IS_ENABLED(CONFIG_NETWORK_PHY_TIMESTAMPING)\nvoid vsc85xx_link_change_notify(struct phy_device *phydev);\nvoid vsc8584_config_ts_intr(struct phy_device *phydev);\nint vsc8584_ptp_init(struct phy_device *phydev);\nint vsc8584_ptp_probe_once(struct phy_device *phydev);\nint vsc8584_ptp_probe(struct phy_device *phydev);\nirqreturn_t vsc8584_handle_ts_interrupt(struct phy_device *phydev);\n#else\nstatic inline void vsc85xx_link_change_notify(struct phy_device *phydev)\n{\n}\nstatic inline void vsc8584_config_ts_intr(struct phy_device *phydev)\n{\n}\nstatic inline int vsc8584_ptp_init(struct phy_device *phydev)\n{\n\treturn 0;\n}\nstatic inline int vsc8584_ptp_probe_once(struct phy_device *phydev)\n{\n\treturn 0;\n}\nstatic inline int vsc8584_ptp_probe(struct phy_device *phydev)\n{\n\treturn 0;\n}\nstatic inline irqreturn_t vsc8584_handle_ts_interrupt(struct phy_device *phydev)\n{\n\treturn IRQ_NONE;\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}