Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Sat May 23 12:42:49 2015
| Host             : Owner-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file smo_linear_system_wrapper_power_routed.rpt -pb smo_linear_system_wrapper_power_summary_routed.pb
| Design           : smo_linear_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.998 |
| Dynamic (W)              | 1.831 |
| Device Static (W)        | 0.167 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.0  |
| Junction Temperature (C) | 48.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.043 |        4 |       --- |             --- |
| Slice Logic             |     0.050 |    24430 |       --- |             --- |
|   LUT as Logic          |     0.045 |     9875 |     53200 |           18.56 |
|   Register              |     0.003 |    10106 |    106400 |            9.50 |
|   LUT as Shift Register |     0.002 |      271 |     17400 |            1.56 |
|   CARRY4                |    <0.001 |      484 |     13300 |            3.64 |
|   F7/F8 Muxes           |    <0.001 |      468 |     53200 |            0.88 |
|   Others                |     0.000 |     1362 |       --- |             --- |
| Signals                 |     0.082 |    26814 |       --- |             --- |
| Block RAM               |     0.062 |       32 |       140 |           22.86 |
| DSPs                    |     0.059 |      134 |       220 |           60.91 |
| I/O                     |     0.003 |        5 |       200 |            2.50 |
| PS7                     |     1.532 |        1 |       --- |             --- |
| Static Power            |     0.167 |          |           |                 |
| Total                   |     1.998 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.309 |       0.290 |      0.018 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.723 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                               | Constraint (ns) |
+------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0 | smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |           100.0 |
+------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| smo_linear_system_wrapper                                                                       |     1.831 |
|   iic_1_scl_iobuf                                                                               |    <0.001 |
|   iic_1_sda_iobuf                                                                               |    <0.001 |
|   smo_linear_system_i                                                                           |     1.828 |
|     finish_comp                                                                                 |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|             I_DECODER                                                                           |    <0.001 |
|         gpio_core_1                                                                             |    <0.001 |
|     processing_system7_0                                                                        |     1.535 |
|       inst                                                                                      |     1.535 |
|     processing_system7_0_axi_periph                                                             |     0.006 |
|       s00_couplers                                                                              |     0.005 |
|         auto_pc                                                                                 |     0.005 |
|           inst                                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.005 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |     0.002 |
|                 rd_data_fifo_0                                                                  |     0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.002 |
|                 ar_pipe                                                                         |    <0.001 |
|                 aw_pipe                                                                         |    <0.001 |
|                 b_pipe                                                                          |    <0.001 |
|                 r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       xbar                                                                                      |    <0.001 |
|         inst                                                                                    |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                              |    <0.001 |
|             addr_arbiter_inst                                                                   |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                        |    <0.001 |
|             reg_slice_r                                                                         |    <0.001 |
|             splitter_ar                                                                         |    <0.001 |
|             splitter_aw                                                                         |    <0.001 |
|     rst_processing_system7_0_100M                                                               |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         EXT_LPF                                                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|         SEQ                                                                                     |    <0.001 |
|           SEQ_COUNTER                                                                           |    <0.001 |
|     start_comp                                                                                  |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|             I_DECODER                                                                           |    <0.001 |
|         gpio_core_1                                                                             |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                           |    <0.001 |
|     synth_top_0                                                                                 |     0.287 |
|       inst                                                                                      |     0.279 |
|         synth_top_smo_io_s_axi_U                                                                |     0.064 |
|           int_example_0_id                                                                      |     0.002 |
|           int_example_0_value                                                                   |     0.004 |
|           int_example_1_id                                                                      |     0.002 |
|           int_example_1_value                                                                   |     0.004 |
|           int_example_2_id                                                                      |     0.002 |
|           int_example_2_value                                                                   |     0.004 |
|           int_example_3_id                                                                      |     0.002 |
|           int_example_3_value                                                                   |     0.004 |
|           int_lambda                                                                            |     0.004 |
|           int_nonZeroFeature                                                                    |     0.002 |
|           int_output_r                                                                          |     0.004 |
|           int_svNonZeroFeature                                                                  |     0.002 |
|           int_sv_0_id                                                                           |     0.002 |
|           int_sv_0_value                                                                        |     0.004 |
|           int_sv_1_id                                                                           |     0.002 |
|           int_sv_1_value                                                                        |     0.004 |
|           int_sv_2_id                                                                           |     0.002 |
|           int_sv_2_value                                                                        |     0.004 |
|           int_sv_3_id                                                                           |     0.002 |
|           int_sv_3_value                                                                        |     0.004 |
|           int_weight                                                                            |     0.004 |
|         synth_top_writeResult_U0                                                                |     0.215 |
|           grp_synth_top_classifyLinear_fu_193                                                   |     0.017 |
|             synth_top_dadd_64ns_64ns_64_5_full_dsp_U54                                          |     0.010 |
|               synth_top_ap_dadd_3_full_dsp_64_u                                                 |     0.009 |
|                 U0                                                                              |     0.009 |
|                   i_synth                                                                       |     0.009 |
|                     ADDSUB_OP.ADDSUB                                                            |     0.009 |
|                       SPEED_OP.LOGIC.OP                                                         |     0.009 |
|                         ALIGN_BLK                                                               |     0.003 |
|                           ALIGN_SHIFT                                                           |    <0.001 |
|                             ALIGN_Z_D                                                           |    <0.001 |
|                               EQ_ZERO                                                           |    <0.001 |
|                                 CARRY_ZERO_DET                                                  |    <0.001 |
|                           FRAC_ADDSUB                                                           |     0.003 |
|                             DSP_ADD.FRAC_ADDSUB                                                 |     0.003 |
|                               DSP48E1_ADD.DSP48E1_ADD                                           |     0.002 |
|                               DSP48E1_GEN.DSP48E1_DEL                                           |    <0.001 |
|                               LOGIC_ADD.ADD_0                                                   |    <0.001 |
|                                 Q_DEL                                                           |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                               LOGIC_ADD.ADD_1                                                   |    <0.001 |
|                                 Q_DEL                                                           |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                           ZERO_DEL                                                              |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         ALIGN_DIST_0_DEL                                                        |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         A_IP_DELAY                                                              |     0.003 |
|                           i_pipe                                                                |     0.003 |
|                         B_IP_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         EXP                                                                     |     0.003 |
|                           A_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           A_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           BMA_EXP_DELAY                                                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           CANCELLATION_DELAY                                                    |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           COND_DET_A                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           COND_DET_B                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           DET_SIGN_DELAY                                                        |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.LRG_EXP_DELAY                                                 |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.STRUCT_ADD                                                    |    <0.001 |
|                           NORMAL_NORM_DIST.ADD_MANT_DELAY                                       |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           NUMB_CMP                                                              |    <0.001 |
|                             FAST_CMP.CMP_BOT                                                    |    <0.001 |
|                               C_CHAIN                                                           |    <0.001 |
|                             FAST_CMP.CMP_EQ_TOP                                                 |    <0.001 |
|                               WIDE_AND                                                          |    <0.001 |
|                             FAST_CMP.CMP_TOP                                                    |    <0.001 |
|                               C_CHAIN                                                           |    <0.001 |
|                           STATE_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           SUB_DELAY                                                             |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         NORM                                                                    |    <0.001 |
|                           LZE                                                                   |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             TWO.DIST_DEL                                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ZERO_DET_CC_1                                                       |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                    |    <0.001 |
|                           NORM_SHIFT                                                            |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                               |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           ROUND                                                                 |    <0.001 |
|                             DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                    |    <0.001 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                     |    <0.001 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                     |    <0.001 |
|                             RND_BIT_GEN                                                         |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                          |    <0.001 |
|                           ZEROS_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|             synth_top_dmul_64ns_64ns_64_6_max_dsp_U55                                           |     0.002 |
|               synth_top_ap_dmul_4_max_dsp_64_u                                                  |     0.002 |
|                 U0                                                                              |     0.002 |
|                   i_synth                                                                       |     0.002 |
|                     MULT.OP                                                                     |     0.002 |
|                       EXP                                                                       |    <0.001 |
|                         COND_DET_A                                                              |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |     0.000 |
|                             CARRY_ZERO_DET                                                      |     0.000 |
|                         COND_DET_B                                                              |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |     0.000 |
|                             CARRY_ZERO_DET                                                      |     0.000 |
|                         EXP_ADD.C_CHAIN                                                         |     0.000 |
|                         EXP_PRE_RND_DEL                                                         |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         INV_OP_DEL                                                              |     0.000 |
|                           i_pipe                                                                |     0.000 |
|                         IP_SIGN_DELAY                                                           |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         SIG_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         STATE_DELAY                                                             |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       MULT                                                                      |     0.001 |
|                         DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                        |     0.001 |
|                           DSP0                                                                  |    <0.001 |
|                           DSP1                                                                  |    <0.001 |
|                           DSP2                                                                  |    <0.001 |
|                           DSP3                                                                  |    <0.001 |
|                           DSP4                                                                  |    <0.001 |
|                           DSP5                                                                  |    <0.001 |
|                           DSP6                                                                  |    <0.001 |
|                           DSP7                                                                  |    <0.001 |
|                           DSP8                                                                  |    <0.001 |
|                           FULL_MAX_USAGE.DSP9                                                   |    <0.001 |
|                           P_0_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           P_1_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD0_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD1_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD2_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                       OP                                                                        |    <0.001 |
|                       R_AND_R                                                                   |    <0.001 |
|                         LOGIC.R_AND_R                                                           |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                      |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                       |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                       |    <0.001 |
|                           RND_BIT_GEN                                                           |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                 |     0.000 |
|             synth_top_fpext_32ns_64_1_U53                                                       |    <0.001 |
|               synth_top_ap_fpext_0_no_dsp_32_u                                                  |    <0.001 |
|                 U0                                                                              |    <0.001 |
|                   i_synth                                                                       |    <0.001 |
|                     FLT_TO_FLT_OP.SPD.OP                                                        |    <0.001 |
|                       EXP                                                                       |    <0.001 |
|                         COND_DET                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|             synth_top_fptrunc_64ns_32_1_U52                                                     |     0.000 |
|               synth_top_ap_fptrunc_0_no_dsp_64_u                                                |     0.000 |
|                 U0                                                                              |     0.000 |
|                   i_synth                                                                       |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                                        |     0.000 |
|                       EXP                                                                       |     0.000 |
|                         COND_DET                                                                |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |     0.000 |
|                             CARRY_ZERO_DET                                                      |     0.000 |
|                       RND_REQ.ROUND                                                             |     0.000 |
|                         EXP_ADD.ADD                                                             |     0.000 |
|                         LOGIC.RND1                                                              |     0.000 |
|                         LOGIC.RND2                                                              |     0.000 |
|                       RND_REQ.Z_DET_REQ.DET_ZERO                                                |     0.000 |
|                         WIDE_NOR                                                                |     0.000 |
|           grp_synth_top_classifyPoly_fu_149                                                     |     0.198 |
|             grp_synth_top_dotProduct_fu_253                                                     |     0.014 |
|               synth_top_dadd_64ns_64ns_64_5_full_dsp_U2                                         |     0.007 |
|                 synth_top_ap_dadd_3_full_dsp_64_u                                               |     0.007 |
|                   U0                                                                            |     0.007 |
|                     i_synth                                                                     |     0.007 |
|                       ADDSUB_OP.ADDSUB                                                          |     0.007 |
|                         SPEED_OP.LOGIC.OP                                                       |     0.007 |
|                           ALIGN_BLK                                                             |     0.002 |
|                             ALIGN_SHIFT                                                         |    <0.001 |
|                               ALIGN_Z_D                                                         |    <0.001 |
|                                 EQ_ZERO                                                         |     0.000 |
|                                   CARRY_ZERO_DET                                                |     0.000 |
|                             FRAC_ADDSUB                                                         |     0.002 |
|                               DSP_ADD.FRAC_ADDSUB                                               |     0.002 |
|                                 DSP48E1_ADD.DSP48E1_ADD                                         |     0.002 |
|                                 DSP48E1_GEN.DSP48E1_DEL                                         |    <0.001 |
|                                 LOGIC_ADD.ADD_0                                                 |    <0.001 |
|                                   Q_DEL                                                         |    <0.001 |
|                                     i_pipe                                                      |    <0.001 |
|                                 LOGIC_ADD.ADD_1                                                 |    <0.001 |
|                                   Q_DEL                                                         |    <0.001 |
|                                     i_pipe                                                      |    <0.001 |
|                             ZERO_DEL                                                            |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           ALIGN_DIST_0_DEL                                                      |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           A_IP_DELAY                                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_IP_DELAY                                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP                                                                   |     0.002 |
|                             A_EXP_DELAY                                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             A_SIGN_DELAY                                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             BMA_EXP_DELAY                                                       |     0.001 |
|                               i_pipe                                                            |     0.001 |
|                             B_EXP_DELAY                                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             B_SIGN_DELAY                                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             CANCELLATION_DELAY                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             COND_DET_A                                                          |    <0.001 |
|                               EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                                 CARRY_ZERO_DET                                                  |    <0.001 |
|                             COND_DET_B                                                          |    <0.001 |
|                               EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                                 CARRY_ZERO_DET                                                  |    <0.001 |
|                             DET_SIGN_DELAY                                                      |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_OFF.LRG_EXP_DELAY                                               |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                       |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_OFF.STRUCT_ADD                                                  |    <0.001 |
|                             NORMAL_NORM_DIST.ADD_MANT_DELAY                                     |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             NUMB_CMP                                                            |    <0.001 |
|                               FAST_CMP.CMP_BOT                                                  |    <0.001 |
|                                 C_CHAIN                                                         |    <0.001 |
|                               FAST_CMP.CMP_EQ_TOP                                               |    <0.001 |
|                                 WIDE_AND                                                        |    <0.001 |
|                               FAST_CMP.CMP_TOP                                                  |    <0.001 |
|                                 C_CHAIN                                                         |    <0.001 |
|                             STATE_DELAY                                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             SUB_DELAY                                                           |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           NORM                                                                  |    <0.001 |
|                             LZE                                                                 |    <0.001 |
|                               ENCODE[0].DIST_DEL                                                |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               ENCODE[1].DIST_DEL                                                |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               TWO.DIST_DEL                                                      |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               ZERO_DET_CC_1                                                     |    <0.001 |
|                               ZERO_DET_CC_2.CC                                                  |    <0.001 |
|                             NORM_SHIFT                                                          |    <0.001 |
|                               MUX_LOOP[2].DEL_SHIFT                                             |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                             ROUND                                                               |    <0.001 |
|                               DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                  |    <0.001 |
|                               DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                   |    <0.001 |
|                               DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                   |    <0.001 |
|                               RND_BIT_GEN                                                       |    <0.001 |
|                                 NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                        |    <0.001 |
|                             ZEROS_DELAY                                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|               synth_top_dmul_64ns_64ns_64_6_max_dsp_U3                                          |     0.002 |
|                 synth_top_ap_dmul_4_max_dsp_64_u                                                |     0.002 |
|                   U0                                                                            |     0.002 |
|                     i_synth                                                                     |     0.002 |
|                       MULT.OP                                                                   |     0.002 |
|                         EXP                                                                     |    <0.001 |
|                           COND_DET_A                                                            |     0.000 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |     0.000 |
|                               CARRY_ZERO_DET                                                    |     0.000 |
|                           COND_DET_B                                                            |     0.000 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |     0.000 |
|                               CARRY_ZERO_DET                                                    |     0.000 |
|                           EXP_ADD.C_CHAIN                                                       |     0.000 |
|                           EXP_PRE_RND_DEL                                                       |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           INV_OP_DEL                                                            |     0.000 |
|                             i_pipe                                                              |     0.000 |
|                           IP_SIGN_DELAY                                                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           SIG_DELAY                                                             |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           STATE_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         MULT                                                                    |     0.001 |
|                           DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                      |     0.001 |
|                             DSP0                                                                |    <0.001 |
|                             DSP1                                                                |    <0.001 |
|                             DSP2                                                                |    <0.001 |
|                             DSP3                                                                |    <0.001 |
|                             DSP4                                                                |    <0.001 |
|                             DSP5                                                                |    <0.001 |
|                             DSP6                                                                |    <0.001 |
|                             DSP7                                                                |    <0.001 |
|                             DSP8                                                                |    <0.001 |
|                             FULL_MAX_USAGE.DSP9                                                 |    <0.001 |
|                             P_0_DEL                                                             |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             P_1_DEL                                                             |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ZD0_DEL                                                             |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ZD1_DEL                                                             |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ZD2_DEL                                                             |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                         OP                                                                      |    <0.001 |
|                         R_AND_R                                                                 |    <0.001 |
|                           LOGIC.R_AND_R                                                         |    <0.001 |
|                             DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                    |    <0.001 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                     |    <0.001 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                     |    <0.001 |
|                             RND_BIT_GEN                                                         |     0.000 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                               |     0.000 |
|               synth_top_fpext_32ns_64_1_U1                                                      |     0.000 |
|                 synth_top_ap_fpext_0_no_dsp_32_u                                                |     0.000 |
|                   U0                                                                            |     0.000 |
|                     i_synth                                                                     |     0.000 |
|                       FLT_TO_FLT_OP.SPD.OP                                                      |     0.000 |
|                         EXP                                                                     |     0.000 |
|                           COND_DET                                                              |     0.000 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |     0.000 |
|                               CARRY_ZERO_DET                                                    |     0.000 |
|               synth_top_fptrunc_64ns_32_1_U0                                                    |    <0.001 |
|                 synth_top_ap_fptrunc_0_no_dsp_64_u                                              |    <0.001 |
|                   U0                                                                            |    <0.001 |
|                     i_synth                                                                     |    <0.001 |
|                       FLT_TO_FLT_OP.SPD.OP                                                      |    <0.001 |
|                         EXP                                                                     |    <0.001 |
|                           COND_DET                                                              |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                         RND_REQ.ROUND                                                           |    <0.001 |
|                           EXP_ADD.ADD                                                           |    <0.001 |
|                           LOGIC.RND1                                                            |    <0.001 |
|                           LOGIC.RND2                                                            |    <0.001 |
|                         RND_REQ.Z_DET_REQ.DET_ZERO                                              |    <0.001 |
|                           WIDE_NOR                                                              |    <0.001 |
|             synth_top_dadd_64ns_64ns_64_5_full_dsp_U28                                          |     0.003 |
|               synth_top_ap_dadd_3_full_dsp_64_u                                                 |     0.002 |
|                 U0                                                                              |     0.002 |
|                   i_synth                                                                       |     0.002 |
|                     ADDSUB_OP.ADDSUB                                                            |     0.002 |
|                       SPEED_OP.LOGIC.OP                                                         |     0.002 |
|                         ALIGN_BLK                                                               |    <0.001 |
|                           ALIGN_SHIFT                                                           |    <0.001 |
|                             ALIGN_Z_D                                                           |    <0.001 |
|                               EQ_ZERO                                                           |    <0.001 |
|                                 CARRY_ZERO_DET                                                  |    <0.001 |
|                           FRAC_ADDSUB                                                           |    <0.001 |
|                             DSP_ADD.FRAC_ADDSUB                                                 |    <0.001 |
|                               DSP48E1_ADD.DSP48E1_ADD                                           |    <0.001 |
|                               DSP48E1_GEN.DSP48E1_DEL                                           |    <0.001 |
|                               LOGIC_ADD.ADD_0                                                   |    <0.001 |
|                                 Q_DEL                                                           |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                               LOGIC_ADD.ADD_1                                                   |    <0.001 |
|                                 Q_DEL                                                           |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                           ZERO_DEL                                                              |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         ALIGN_DIST_0_DEL                                                        |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         A_IP_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         B_IP_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         EXP                                                                     |    <0.001 |
|                           A_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           A_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           BMA_EXP_DELAY                                                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           CANCELLATION_DELAY                                                    |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           COND_DET_A                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           COND_DET_B                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           DET_SIGN_DELAY                                                        |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.LRG_EXP_DELAY                                                 |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.STRUCT_ADD                                                    |     0.000 |
|                           NORMAL_NORM_DIST.ADD_MANT_DELAY                                       |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           NUMB_CMP                                                              |    <0.001 |
|                             FAST_CMP.CMP_BOT                                                    |    <0.001 |
|                               C_CHAIN                                                           |    <0.001 |
|                             FAST_CMP.CMP_EQ_TOP                                                 |    <0.001 |
|                               WIDE_AND                                                          |    <0.001 |
|                             FAST_CMP.CMP_TOP                                                    |    <0.001 |
|                               C_CHAIN                                                           |    <0.001 |
|                           STATE_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           SUB_DELAY                                                             |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         NORM                                                                    |    <0.001 |
|                           LZE                                                                   |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             TWO.DIST_DEL                                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ZERO_DET_CC_1                                                       |     0.000 |
|                             ZERO_DET_CC_2.CC                                                    |     0.000 |
|                           NORM_SHIFT                                                            |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                               |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           ROUND                                                                 |    <0.001 |
|                             DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                    |    <0.001 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                     |     0.000 |
|                             DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                     |     0.000 |
|                             RND_BIT_GEN                                                         |     0.000 |
|                               NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                          |     0.000 |
|                           ZEROS_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|             synth_top_dexp_64ns_64ns_64_18_full_dsp_U31                                         |     0.082 |
|               synth_top_ap_dexp_16_full_dsp_64_u                                                |     0.082 |
|                 U0                                                                              |     0.082 |
|                   i_synth                                                                       |     0.082 |
|                     EXP_OP.OP                                                                   |     0.082 |
|                       g_Fr_other.i_calculate_Fr                                                 |     0.010 |
|                         dsp_extra_fabric_adder.c_high_delay_balance                             |     0.001 |
|                           i_pipe                                                                |     0.001 |
|                         dsp_extra_fabric_adder.mult_with_add_low                                |     0.009 |
|                           use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay       |    <0.001 |
|                       g_Fr_other.i_calculate_e2zm1                                              |     0.002 |
|                         dsp.one.dsp48e1_add                                                     |     0.002 |
|                       g_Fr_other.i_e2a_at_e2zpame2a                                             |     0.002 |
|                         i_pipe                                                                  |     0.002 |
|                       i_Fr_less_than_one_at_res_exp                                             |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       i_Sx_at_Xf                                                                |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       i_Sx_at_Xi                                                                |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       i_Sx_at_op                                                                |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       i_XFix_at_Xf                                                              |     0.001 |
|                         i_pipe                                                                  |     0.001 |
|                       i_Xi_at_op                                                                |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       i_Xi_gt_bias_sub1                                                         |    <0.001 |
|                         C_CHAIN                                                                 |    <0.001 |
|                       i_Z_at_e2zm1                                                              |     0.001 |
|                         i_pipe                                                                  |     0.001 |
|                       i_calculate_Xf                                                            |     0.005 |
|                         dsp.two.dsp48e1_add_hi                                                  |    <0.001 |
|                         dsp.two.dsp48e1_add_lo                                                  |     0.004 |
|                       i_calculate_e2A                                                           |     0.016 |
|                         g_rom_table_lat1.i_extra_delay                                          |     0.015 |
|                           i_pipe                                                                |     0.015 |
|                       i_calculate_e2zmzm1                                                       |     0.024 |
|                         g_dp.i_polyomial                                                        |     0.024 |
|                           g_struct.I_delay                                                      |     0.009 |
|                             i_pipe                                                              |     0.009 |
|                           g_struct.P_for_m1_delay                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_struct.P_for_m2_delay                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_struct.k0_lower_bits_delay                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_struct.multadd_1.madd                                               |     0.003 |
|                             dsp_extra_fabric_adder.c_high_delay_balance                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             dsp_extra_fabric_adder.mult_with_add_low                            |     0.002 |
|                           g_struct.multadd_2.madd                                               |     0.005 |
|                             dsp_extra_fabric_adder.c_high_delay_balance                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             dsp_extra_fabric_adder.c_low_delay_balance                          |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             dsp_extra_fabric_adder.mult_with_add_low                            |     0.004 |
|                       i_ccm_ln2                                                                 |     0.005 |
|                         g_tables[0].i_addsub                                                    |     0.003 |
|                           dsp.two.dsp48e1_add_hi                                                |    <0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |     0.001 |
|                           dsp.two.p_i_lo_delay                                                  |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         g_tables[1].i_addr_delay                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         g_tables[1].i_addsub                                                    |     0.002 |
|                           dsp.two.dsp48e1_add_hi                                                |    <0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |    <0.001 |
|                           dsp.two.p_i_lo_delay                                                  |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         g_tables[1].i_sign_delay                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       i_ccm_recip_ln2                                                           |     0.004 |
|                         g_tables[0].i_addsub                                                    |    <0.001 |
|                           dsp.one.dsp48e1_add                                                   |    <0.001 |
|                         g_tables[1].i_addsub                                                    |    <0.001 |
|                           dsp.one.dsp48e1_add                                                   |    <0.001 |
|                         g_tables[2].i_addr_delay                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         g_tables[2].i_addsub                                                    |     0.003 |
|                           dsp.one.dsp48e1_add                                                   |     0.003 |
|                       i_recombination                                                           |    <0.001 |
|                         result_delay                                                            |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       i_renorm_and_round                                                        |     0.002 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                        |     0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                         |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                         |    <0.001 |
|                         FULL_MANT_RND1_DEL                                                      |     0.001 |
|                           i_pipe                                                                |     0.001 |
|                         NORMALIZE_RND1_DEL                                                      |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         RND_BIT_GEN                                                             |    <0.001 |
|                           NORM_1_OR_0.RTL_REQ.RND_DELAY                                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                       i_res_exp                                                                 |    <0.001 |
|                       i_shift_to_fixed                                                          |     0.006 |
|                         ALIGN_SHIFT                                                             |     0.004 |
|                           MUX_LOOP[2].DEL_SHIFT                                                 |     0.004 |
|                             i_pipe                                                              |     0.004 |
|                           MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST                                    |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         ALIGN_Z_D                                                               |    <0.001 |
|                           EQ_ZERO                                                               |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|                           MUX_LOOP[2].DEL_Z_D                                                   |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         INVALID_OP_P1_REG                                                       |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         OP_STATE_P1_REG                                                         |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         OVERFLOW_P1_REG                                                         |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         ROUND                                                                   |    <0.001 |
|                       i_special_detect                                                          |    <0.001 |
|                         detector                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           MANT_LUTS.CHUNK_IS_ZERO_DEL                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         input_sign_delay_balance                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         range_overflow_detect                                                   |    <0.001 |
|                           C_CHAIN                                                               |    <0.001 |
|                             CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                         range_underflow_detect                                                  |    <0.001 |
|                           C_CHAIN                                                               |    <0.001 |
|                             CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                         specialcase_delay_balance                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       i_unbiased_is_127                                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                          |    <0.001 |
|                       i_unbiased_lower_not_all_zeros                                            |    <0.001 |
|                         WIDE_NOR                                                                |    <0.001 |
|             synth_top_dlog_64ns_64ns_64_31_full_dsp_U30                                         |     0.089 |
|               synth_top_ap_dlog_29_full_dsp_64_u                                                |     0.089 |
|                 U0                                                                              |     0.089 |
|                   i_synth                                                                       |     0.089 |
|                     LOG_OP.OP                                                                   |     0.089 |
|                       exp_select_add                                                            |    <0.001 |
|                       exp_sign_to_recombination_delay                                           |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       exponent_proc                                                             |     0.007 |
|                         ccm                                                                     |     0.005 |
|                           gCCM.iCCM                                                             |     0.005 |
|                             use_ccm_core.ccm_core                                               |     0.005 |
|                               b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem                             |     0.002 |
|                                 sp_mem.dist_mem.dmg0                                            |     0.002 |
|                               b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1                         |     0.002 |
|                               b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem                             |     0.002 |
|                                 sp_mem.dist_mem.dmg0                                            |     0.002 |
|                         check_zero                                                              |    <0.001 |
|                           WIDE_AND                                                              |    <0.001 |
|                         e_sum_del_to_ccm_delay                                                  |     0.001 |
|                           i_pipe                                                                |     0.001 |
|                         exp_no_bias_delay                                                       |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         exp_zero_delay                                                          |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         fb_delay                                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         g_adder_e_sum.sum_i_delay                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         sign_delay                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       firstbit_taylor_delay                                                     |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       input_processing                                                          |    <0.001 |
|                         check_leading_zeros                                                     |    <0.001 |
|                           WIDE_AND                                                              |    <0.001 |
|                         fb_2s_comp_del                                                          |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         leading_zero_count                                                      |    <0.001 |
|                           ENCODE[0].DIST_DEL                                                    |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ENCODE[0].MUX_0                                                       |    <0.001 |
|                             OP_DEL                                                              |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           ENCODE[0].MUX_Z                                                       |    <0.001 |
|                             OP_DEL                                                              |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           ZERO_DET_CC_1                                                         |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                      |    <0.001 |
|                         lzc_balance_delay                                                       |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         shift_mux                                                               |    <0.001 |
|                         single_one_detect                                                       |    <0.001 |
|                           single_one_delay                                                      |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         trailing_bits_delay                                                     |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         twos_comp_del                                                           |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       norm_count_delay                                                          |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       normaliser                                                                |     0.007 |
|                         normalize_1                                                             |     0.007 |
|                           ABS_MANT_DEL_2                                                        |     0.004 |
|                             i_pipe                                                              |     0.004 |
|                           LZE                                                                   |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                  |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             ENCODE[1].MUX_0                                                     |    <0.001 |
|                               OP_DEL                                                            |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                             ZERO_DET_CC_1                                                       |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                    |    <0.001 |
|                           NORM_SHIFT                                                            |     0.003 |
|                             MUX_LOOP[1].DEL_SHIFT                                               |     0.003 |
|                               i_pipe                                                            |     0.003 |
|                       recombination                                                             |     0.001 |
|                         result_delay                                                            |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       res_exp_hp_delay                                                          |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       rounder                                                                   |     0.002 |
|                         use_rounder.rounder                                                     |     0.002 |
|                           dsp.two.dsp48e1_add_hi                                                |    <0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |     0.001 |
|                       rr                                                                        |     0.057 |
|                         L_path                                                                  |     0.019 |
|                           g_A_delay[0].delay_address                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_A_delay[1].delay_address                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_A_delay[2].delay_address                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_A_delay[3].delay_address                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_A_delay[4].delay_address                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_adders[0].add                                                       |    <0.001 |
|                             dsp.two.dsp48e1_add_hi                                              |    <0.001 |
|                             dsp.two.dsp48e1_add_lo                                              |    <0.001 |
|                           g_adders[1].add                                                       |     0.002 |
|                             dsp.two.dsp48e1_add_hi                                              |    <0.001 |
|                             dsp.two.dsp48e1_add_lo                                              |     0.001 |
|                           g_adders[2].add                                                       |     0.002 |
|                             dsp.two.dsp48e1_add_hi                                              |    <0.001 |
|                             dsp.two.dsp48e1_add_lo                                              |     0.001 |
|                           g_adders[3].add                                                       |     0.002 |
|                             dsp.two.dsp48e1_add_hi                                              |     0.001 |
|                             dsp.two.dsp48e1_add_lo                                              |     0.001 |
|                           g_adders[4].add                                                       |     0.002 |
|                             dsp.two.dsp48e1_add_hi                                              |     0.001 |
|                             dsp.two.dsp48e1_add_lo                                              |     0.001 |
|                           g_mem[0].L_table                                                      |    <0.001 |
|                             delay_address                                                       |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           g_mem[0].stage_0.delay_special_case_address                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           g_mem[1].L_table                                                      |    <0.001 |
|                             delay_address                                                       |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                           g_mem[2].L_table                                                      |     0.002 |
|                             delay_address                                                       |     0.002 |
|                               i_pipe                                                            |     0.002 |
|                           g_mem[3].L_table                                                      |     0.002 |
|                             delay_address                                                       |     0.002 |
|                               i_pipe                                                            |     0.002 |
|                           g_mem[4].L_table                                                      |     0.002 |
|                             delay_address                                                       |     0.001 |
|                               i_pipe                                                            |     0.001 |
|                           g_mem[5].L_table                                                      |     0.001 |
|                             delay_address                                                       |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                         mul                                                                     |     0.038 |
|                           gen_iter[1].rr_mult                                                   |     0.001 |
|                             az_mult_no_combined_adder.az_mult                                   |    <0.001 |
|                               gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                             bez_add                                                             |    <0.001 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |    <0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                             zi_add_no_combined_adder.zi_add                                     |    <0.001 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |    <0.001 |
|                           gen_iter[2].rr_mult                                                   |     0.009 |
|                             az_mult_no_combined_adder.az_mult                                   |     0.004 |
|                               gDSP.gDSP_only.iDSP                                               |     0.004 |
|                                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay |    <0.001 |
|                             bez_add                                                             |    <0.001 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                                 C_IN_DELAY                                                      |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                                 OP_MODE_DELAY                                                   |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |    <0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               dsp.two.subtract_hi_delay                                         |     0.000 |
|                                 i_pipe                                                          |     0.000 |
|                             zi_add_no_combined_adder.zi_add                                     |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |     0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.002 |
|                           gen_iter[3].rr_mult                                                   |     0.010 |
|                             az_mult_no_combined_adder.az_mult                                   |     0.004 |
|                               gDSP.gDSP_only.iDSP                                               |     0.004 |
|                                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay |    <0.001 |
|                             bez_add                                                             |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                                 C_IN_DELAY                                                      |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                                 OP_MODE_DELAY                                                   |    <0.001 |
|                                   i_pipe                                                        |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                               dsp.two.subtract_hi_delay                                         |     0.000 |
|                                 i_pipe                                                          |     0.000 |
|                             zi_add_no_combined_adder.zi_add                                     |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |     0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.002 |
|                           gen_iter[4].rr_mult                                                   |     0.009 |
|                             az_mult_no_combined_adder.az_mult                                   |     0.004 |
|                               gDSP.gDSP_only.iDSP                                               |     0.004 |
|                                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                                 use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|                             bez_add                                                             |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                             zi_add_no_combined_adder.zi_add                                     |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                           gen_iter[5].rr_mult                                                   |     0.009 |
|                             az_mult_no_combined_adder.az_mult                                   |     0.002 |
|                               gDSP.gDSP_only.iDSP                                               |     0.002 |
|                                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                             bez_add                                                             |     0.003 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |    <0.001 |
|                               dsp.two.p_i_lo_delay                                              |    <0.001 |
|                                 i_pipe                                                          |    <0.001 |
|                             zi_add_no_combined_adder.zi_add                                     |     0.004 |
|                               dsp.two.dsp48e1_add_hi                                            |    <0.001 |
|                               dsp.two.dsp48e1_add_lo                                            |     0.002 |
|                               dsp.two.p_i_lo_delay                                              |     0.001 |
|                                 i_pipe                                                          |     0.001 |
|                           z1_mult                                                               |    <0.001 |
|                             gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|                               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay   |    <0.001 |
|                               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay   |    <0.001 |
|                       special_detect                                                            |    <0.001 |
|                         detector                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           MANT_LUTS.CHUNK_IS_ZERO_DEL                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         exponent_is_one_detect                                                  |    <0.001 |
|                           WIDE_AND                                                              |    <0.001 |
|                         input_sign_delay_balance                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         specialcase_delay_balance                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         x_is_plus_one_delay_balance                                             |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       taylor                                                                    |     0.014 |
|                         gen_combiner_dsp48.addsub_comb                                          |     0.003 |
|                           dsp.two.dsp48e1_add_hi                                                |     0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |     0.001 |
|                           dsp.two.p_i_lo_delay                                                  |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         gen_combiner_dsp48.z_select_mux                                         |     0.001 |
|                         gen_sum_addsub_dsp48.sum_addsub                                         |     0.003 |
|                           dsp.two.dsp48e1_add_hi                                                |     0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |     0.001 |
|                         squarer                                                                 |     0.004 |
|                           gDSP.gDSP_only.iDSP                                                   |     0.004 |
|                             use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay     |    <0.001 |
|                             use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay     |    <0.001 |
|                         subtract_to_combiner_delay                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         sum_addsub_control_delay                                                |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         use_hp_path_mux2_delay                                                  |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         use_hp_path_to_mux_3_delay                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         y0_hp_input_delay                                                       |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         z_plus_L_adder                                                          |     0.002 |
|                           dsp.two.dsp48e1_add_hi                                                |    <0.001 |
|                           dsp.two.dsp48e1_add_lo                                                |    <0.001 |
|                           dsp.two.p_i_lo_delay                                                  |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         z_squarer_select                                                        |    <0.001 |
|                       use_hp_path_lz_delay                                                      |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       use_hp_path_to_exp_calc_delay                                             |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       use_hp_path_to_rounder_delay                                              |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|                       y0_hp_delay                                                               |    <0.001 |
|                         i_pipe                                                                  |    <0.001 |
|             synth_top_dmul_64ns_64ns_64_6_max_dsp_U29                                           |     0.004 |
|               synth_top_ap_dmul_4_max_dsp_64_u                                                  |     0.003 |
|                 U0                                                                              |     0.003 |
|                   i_synth                                                                       |     0.003 |
|                     MULT.OP                                                                     |     0.003 |
|                       EXP                                                                       |     0.001 |
|                         COND_DET_A                                                              |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |     0.000 |
|                         COND_DET_B                                                              |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|                         EXP_ADD.C_CHAIN                                                         |    <0.001 |
|                         EXP_PRE_RND_DEL                                                         |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         INV_OP_DEL                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         IP_SIGN_DELAY                                                           |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         SIG_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         STATE_DELAY                                                             |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       MULT                                                                      |     0.001 |
|                         DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                        |     0.001 |
|                           DSP0                                                                  |    <0.001 |
|                           DSP1                                                                  |    <0.001 |
|                           DSP2                                                                  |    <0.001 |
|                           DSP3                                                                  |    <0.001 |
|                           DSP4                                                                  |    <0.001 |
|                           DSP5                                                                  |    <0.001 |
|                           DSP6                                                                  |    <0.001 |
|                           DSP7                                                                  |    <0.001 |
|                           DSP8                                                                  |    <0.001 |
|                           FULL_MAX_USAGE.DSP9                                                   |    <0.001 |
|                           P_0_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           P_1_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD0_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD1_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ZD2_DEL                                                               |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                       OP                                                                        |    <0.001 |
|                       R_AND_R                                                                   |    <0.001 |
|                         LOGIC.R_AND_R                                                           |    <0.001 |
|                           DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                      |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                       |    <0.001 |
|                           DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                       |    <0.001 |
|                           RND_BIT_GEN                                                           |     0.000 |
|                             NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                 |     0.000 |
|             synth_top_fadd_32ns_32ns_32_5_full_dsp_U24                                          |     0.001 |
|               synth_top_ap_fadd_3_full_dsp_32_u                                                 |     0.001 |
|                 U0                                                                              |     0.001 |
|                   i_synth                                                                       |     0.001 |
|                     ADDSUB_OP.ADDSUB                                                            |     0.001 |
|                       SPEED_OP.DSP.OP                                                           |     0.001 |
|                         A_IP_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         B_IP_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         DSP48E1_BODY.ALIGN_ADD                                                  |    <0.001 |
|                           DSP2                                                                  |    <0.001 |
|                           ZERO_14_DET.CARRY_MUX                                                 |    <0.001 |
|                           ZERO_14_DET.ZERO_DET                                                  |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|                           Z_14_LZD_DELAY                                                        |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                         DSP48E1_BODY.NORM_RND                                                   |    <0.001 |
|                           LOD                                                                   |    <0.001 |
|                           MSBS_DELAY                                                            |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           ROUND_BIT_DELAY                                                       |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           SHIFT_RND                                                             |    <0.001 |
|                         EXP                                                                     |    <0.001 |
|                           A_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           A_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           BMA_EXP_DELAY                                                         |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_EXP_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           B_SIGN_DELAY                                                          |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           CANCELLATION_DELAY                                                    |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           COND_DET_A                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           COND_DET_B                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                         |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                        |    <0.001 |
|                               i_pipe                                                            |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                                        |    <0.001 |
|                               CARRY_ZERO_DET                                                    |    <0.001 |
|                           DET_SIGN_DELAY                                                        |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.LRG_EXP_DELAY                                                 |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           EXP_OFF.STRUCT_ADD                                                    |    <0.001 |
|                           NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                              |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           NUMB_CMP                                                              |    <0.001 |
|                             NOT_FAST.CMP                                                        |    <0.001 |
|                               C_CHAIN                                                           |    <0.001 |
|                           STATE_DELAY                                                           |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|                           SUB_DELAY                                                             |    <0.001 |
|                             i_pipe                                                              |    <0.001 |
|             synth_top_fmul_32ns_32ns_32_4_max_dsp_U25                                           |     0.001 |
|               synth_top_ap_fmul_2_max_dsp_32_u                                                  |     0.001 |
|                 U0                                                                              |     0.001 |
|                   i_synth                                                                       |     0.001 |
|                     MULT.OP                                                                     |     0.001 |
|                       EXP                                                                       |    <0.001 |
|                         COND_DET_A                                                              |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|                         COND_DET_B                                                              |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |     0.000 |
|                             CARRY_ZERO_DET                                                      |     0.000 |
|                         EXP_ADD.C_CHAIN                                                         |    <0.001 |
|                         EXP_PRE_RND_DEL                                                         |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         INV_OP_DEL                                                              |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         IP_SIGN_DELAY                                                           |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         SIG_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                         STATE_DELAY                                                             |    <0.001 |
|                           i_pipe                                                                |    <0.001 |
|                       MULT                                                                      |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                        |    <0.001 |
|                           DSP1                                                                  |    <0.001 |
|                           DSP2                                                                  |    <0.001 |
|                       OP                                                                        |    <0.001 |
|                       R_AND_R                                                                   |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                                    |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                        |    <0.001 |
|             synth_top_fpext_32ns_64_1_U27                                                       |    <0.001 |
|               synth_top_ap_fpext_0_no_dsp_32_u                                                  |    <0.001 |
|                 U0                                                                              |    <0.001 |
|                   i_synth                                                                       |    <0.001 |
|                     FLT_TO_FLT_OP.SPD.OP                                                        |    <0.001 |
|                       EXP                                                                       |    <0.001 |
|                         COND_DET                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|             synth_top_fptrunc_64ns_32_1_U26                                                     |    <0.001 |
|               synth_top_ap_fptrunc_0_no_dsp_64_u                                                |    <0.001 |
|                 U0                                                                              |    <0.001 |
|                   i_synth                                                                       |    <0.001 |
|                     FLT_TO_FLT_OP.SPD.OP                                                        |    <0.001 |
|                       EXP                                                                       |    <0.001 |
|                         COND_DET                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                          |    <0.001 |
|                             CARRY_ZERO_DET                                                      |    <0.001 |
|                       RND_REQ.ROUND                                                             |    <0.001 |
|                         EXP_ADD.ADD                                                             |    <0.001 |
|                         LOGIC.RND1                                                              |    <0.001 |
|                         LOGIC.RND2                                                              |    <0.001 |
|                       RND_REQ.Z_DET_REQ.DET_ZERO                                                |    <0.001 |
|                         WIDE_NOR                                                                |    <0.001 |
+-------------------------------------------------------------------------------------------------+-----------+


