Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 12 12:16:19 2023
| Host         : The_Ghost_TWO running 64-bit major release  (build 9200)
| Command      : report_drc -file lab_3_wrapper_drc_routed.rpt -pb lab_3_wrapper_drc_routed.pb -rpx lab_3_wrapper_drc_routed.rpx
| Design       : lab_3_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net lab_3_i/Multiplyer_unit_0/U0/Counter_unit/rst_1 is a gated clock net sourced by a combinational pin lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state_reg[1]_LDC_i_1/O, cell lab_3_i/Multiplyer_unit_0/U0/Counter_unit/next_state_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


