{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514418325145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418325176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:15:24 2017 " "Processing started: Thu Dec 28 03:15:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418325176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418325176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418325176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514418326567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514418326567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.v 1 1 " "Found 1 design units, including 1 entities, in source file multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Found entity 1: Multi" {  } { { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "//Mac/Home/Desktop/CA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA5 " "Found entity 1: CA5" {  } { { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compnpo.v 1 1 " "Found 1 design units, including 1 entities, in source file compnpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compNPO " "Found entity 1: compNPO" {  } { { "compNPO.v" "" { Text "//Mac/Home/Desktop/CA/compNPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compn.v 1 1 " "Found 1 design units, including 1 entities, in source file compn.v" { { "Info" "ISGN_ENTITY_NAME" "1 compN " "Found entity 1: compN" {  } { { "compN.v" "" { Text "//Mac/Home/Desktop/CA/compN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o NReg.v(1) " "Verilog HDL Declaration information at NReg.v(1): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "NReg.v" "" { Text "//Mac/Home/Desktop/CA/NReg.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418354645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.v 1 1 " "Found 1 design units, including 1 entities, in source file nreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NReg " "Found entity 1: NReg" {  } { { "NReg.v" "" { Text "//Mac/Home/Desktop/CA/NReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o FReg.v(1) " "Verilog HDL Declaration information at FReg.v(1): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "FReg.v" "" { Text "//Mac/Home/Desktop/CA/FReg.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418354707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freg.v 1 1 " "Found 1 design units, including 1 entities, in source file freg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "FReg.v" "" { Text "//Mac/Home/Desktop/CA/FReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superand.v 1 1 " "Found 1 design units, including 1 entities, in source file superand.v" { { "Info" "ISGN_ENTITY_NAME" "1 superAnd " "Found entity 1: superAnd" {  } { { "superAnd.v" "" { Text "//Mac/Home/Desktop/CA/superAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done controller.v(1) " "Verilog HDL Declaration information at controller.v(1): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418354895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fact " "Found entity 1: Fact" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418354973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418354973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fact " "Elaborating entity \"Fact\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514418355754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "Fact.bdf" "inst1" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 448 304 440 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418355770 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps controller.v(6) " "Verilog HDL Always Construct warning at controller.v(6): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1514418355785 "|Fact|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps controller.v(21) " "Verilog HDL Always Construct warning at controller.v(21): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1514418355785 "|Fact|controller:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(21) " "Verilog HDL Case Statement information at controller.v(21): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1514418355785 "|Fact|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA5 CA5:inst " "Elaborating entity \"CA5\" for hierarchy \"CA5:inst\"" {  } { { "Fact.bdf" "inst" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 472 888 1072 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418355848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compNPO CA5:inst\|compNPO:Comp " "Elaborating entity \"compNPO\" for hierarchy \"CA5:inst\|compNPO:Comp\"" {  } { { "CA5.bdf" "Comp" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 112 784 928 192 "Comp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418355895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter CA5:inst\|counter:Counter " "Elaborating entity \"counter\" for hierarchy \"CA5:inst\|counter:Counter\"" {  } { { "CA5.bdf" "Counter" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 240 448 608 352 "Counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418355926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(7) " "Verilog HDL assignment warning at counter.v(7): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "//Mac/Home/Desktop/CA/counter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1514418355926 "|CA5|counter:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NReg CA5:inst\|NReg:eightBitReg " "Elaborating entity \"NReg\" for hierarchy \"CA5:inst\|NReg:eightBitReg\"" {  } { { "CA5.bdf" "eightBitReg" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 488 488 648 600 "eightBitReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418355973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compN CA5:inst\|compN:Comp2 " "Elaborating entity \"compN\" for hierarchy \"CA5:inst\|compN:Comp2\"" {  } { { "CA5.bdf" "Comp2" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 440 784 920 520 "Comp2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418356004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superAnd CA5:inst\|superAnd:SuperANd " "Elaborating entity \"superAnd\" for hierarchy \"CA5:inst\|superAnd:SuperANd\"" {  } { { "CA5.bdf" "SuperANd" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 760 944 1080 840 "SuperANd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418356035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg CA5:inst\|FReg:Nreg " "Elaborating entity \"FReg\" for hierarchy \"CA5:inst\|FReg:Nreg\"" {  } { { "CA5.bdf" "Nreg" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 424 1136 1296 568 "Nreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418356098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi CA5:inst\|Multi:Mult " "Elaborating entity \"Multi\" for hierarchy \"CA5:inst\|Multi:Mult\"" {  } { { "CA5.bdf" "Mult" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418356114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[31\] GND " "Pin \"nfBus\[31\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[30\] GND " "Pin \"nfBus\[30\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[29\] GND " "Pin \"nfBus\[29\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[28\] GND " "Pin \"nfBus\[28\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[27\] GND " "Pin \"nfBus\[27\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[26\] GND " "Pin \"nfBus\[26\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[25\] GND " "Pin \"nfBus\[25\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[24\] GND " "Pin \"nfBus\[24\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[23\] GND " "Pin \"nfBus\[23\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[22\] GND " "Pin \"nfBus\[22\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[21\] GND " "Pin \"nfBus\[21\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[20\] GND " "Pin \"nfBus\[20\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[19\] GND " "Pin \"nfBus\[19\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[18\] GND " "Pin \"nfBus\[18\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[17\] GND " "Pin \"nfBus\[17\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[16\] GND " "Pin \"nfBus\[16\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[15\] GND " "Pin \"nfBus\[15\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[14\] GND " "Pin \"nfBus\[14\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[13\] GND " "Pin \"nfBus\[13\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[12\] GND " "Pin \"nfBus\[12\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[11\] GND " "Pin \"nfBus\[11\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[10\] GND " "Pin \"nfBus\[10\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[9\] GND " "Pin \"nfBus\[9\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[8\] GND " "Pin \"nfBus\[8\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[7\] GND " "Pin \"nfBus\[7\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[6\] GND " "Pin \"nfBus\[6\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[5\] GND " "Pin \"nfBus\[5\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[4\] GND " "Pin \"nfBus\[4\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[3\] GND " "Pin \"nfBus\[3\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[2\] GND " "Pin \"nfBus\[2\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nfBus\[1\] GND " "Pin \"nfBus\[1\]\" is stuck at GND" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { { 528 1152 1328 544 "nfBus\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514418357457 "|Fact|nfBus[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514418357457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1514418357645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1514418358285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/CA/output_files/CA5.map.smsg " "Generated suppressed messages file /Desktop/CA/output_files/CA5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418358426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1514418358989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418358989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514418359364 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514418359364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514418359364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514418359364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418359504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:15:59 2017 " "Processing ended: Thu Dec 28 03:15:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418359504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418359504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418359504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418359504 ""}
