Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 23 00:32:05 2019
| Host         : LAPTOP-E0ETQGUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            2 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              60 |           20 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | Display/ans[7]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |               | Display/sel0[0]        |                1 |              1 |
|  clk_IBUF_BUFG |               | Display/sel0[2]        |                1 |              2 |
|  clk_IBUF_BUFG |               |                        |                3 |              4 |
|  clk_IBUF_BUFG |               | Display/sel0[1]        |                2 |              4 |
|  Clk_div/CLK   |               | rst_IBUF               |                1 |              6 |
|  clk_IBUF_BUFG |               | rst_IBUF               |               19 |             54 |
+----------------+---------------+------------------------+------------------+----------------+


