<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='401' type='llvm::Register llvm::FastISel::fastEmitInst_rrr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, unsigned int Op2, bool Op2IsKill)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2033' ll='2059' type='llvm::Register llvm::FastISel::fastEmitInst_rrr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill, unsigned int Op2, bool Op2IsKill)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='399'>/// Emit a MachineInstr with three register operands and a result
  /// register in the given register class.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4055' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4064' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4074' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4671' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='2270' u='c' c='_ZN12_GLOBAL__N_111X86FastISel20X86FastEmitSSESelectEN4llvm3MVTEPKNS1_11InstructionE'/>
