{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701676183206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701676183206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:49:43 2023 " "Processing started: Mon Dec 04 16:49:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701676183206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701676183206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701676183206 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701676183466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spb_cpld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spb_cpld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPB_CPLD " "Found entity 1: SPB_CPLD" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Found design unit 1: lpm_counter10-SYN" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183896 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER10 " "Found entity 1: LPM_COUNTER10" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shifter16-SYN " "Found design unit 1: lpm_shifter16-SYN" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_SHIFTER16 " "Found entity 1: LPM_SHIFTER16" {  } { { "LPM_SHIFTER16.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_SHIFTER16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "LPM_COUNTER4.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER4 " "Found entity 1: LPM_COUNTER4" {  } { { "LPM_COUNTER4.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter25-SYN " "Found design unit 1: lpm_counter25-SYN" {  } { { "LPM_COUNTER25.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER25.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER25 " "Found entity 1: LPM_COUNTER25" {  } { { "LPM_COUNTER25.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER25.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter20-SYN " "Found design unit 1: lpm_counter20-SYN" {  } { { "LPM_COUNTER20.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER20.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER20 " "Found entity 1: LPM_COUNTER20" {  } { { "LPM_COUNTER20.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER20.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676183906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPB_CPLD " "Elaborating entity \"SPB_CPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701676183964 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "BF_A\[0..19\] " "Not all bits in bus \"BF_A\[0..19\]\" are used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BF_A " "Converted elements in bus name \"BF_A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[0..4\] BF_A0..4 " "Converted element name(s) from \"BF_A\[0..4\]\" to \"BF_A0..4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676183987 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[17..19\] BF_A17..19 " "Converted element name(s) from \"BF_A\[17..19\]\" to \"BF_A17..19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676183987 ""}  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } { -8 -720 -528 8 "BF_A\[17..19\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_FAST " "Pin \"LED_JOY_FAST\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 8 227 432 "LED_JOY_FAST" "" } { 408 -120 13 424 "LED_JOY_FAST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_SLOW " "Pin \"LED_JOY_SLOW\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 8 233 448 "LED_JOY_SLOW" "" } { 424 -120 19 440 "LED_JOY_SLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_DCU_POWER " "Pin \"LED_DCU_POWER\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 8 250 416 "LED_DCU_POWER" "" } { 392 -120 36 408 "LED_DCU_POWER" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/RD " "Pin \"SIG_X_/RD\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 8 187 304 "SIG_X_/RD" "" } { 280 -120 8 296 "SIG_X_/RD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/WR " "Pin \"SIG_X_/WR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 8 191 320 "SIG_X_/WR" "" } { 296 -120 8 312 "SIG_X_/WR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED2 " "Pin \"LED2\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 8 184 584 "LED2" "" } { 560 -120 8 576 "LED2" "" } { -368 3152 3280 -352 "LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED3 " "Pin \"LED3\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 184 600 "LED3" "" } { 576 -120 8 592 "LED3" "" } { -320 3152 3280 -304 "LED3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 184 616 "LED4" "" } { 592 -120 8 608 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 8 184 632 "LED5" "" } { 608 -120 8 624 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 184 648 "LED6" "" } { 624 -120 8 640 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 184 664 "LED7" "" } { 640 -120 8 656 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701676183987 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_MDU_CABLE_LOOP " "Pin \"/SIG_MDU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 -808 -520 160 "/SIG_MDU_CABLE_LOOP" "" } { 136 -520 -316 152 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_CABLE_LOOP " "Pin \"/SIG_PCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 176 -808 -520 192 "/SIG_PCU_CABLE_LOOP" "" } { 168 -520 -318 184 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_OCU_CABLE_LOOP " "Pin \"/SIG_OCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 -808 -520 176 "/SIG_OCU_CABLE_LOOP" "" } { 152 -520 -316 168 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VMS_CABLE_LOOP " "Pin \"/SIG_VMS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 -808 -520 240 "/SIG_VMS_CABLE_LOOP" "" } { 216 -520 -317 232 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VEH_CABLE_LOOP " "Pin \"/SIG_VEH_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 -808 -520 224 "/SIG_VEH_CABLE_LOOP" "" } { 200 -520 -319 216 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_CABLE_LOOP " "Pin \"/SIG_DCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 240 -808 -520 256 "/SIG_DCU_CABLE_LOOP" "" } { 232 -520 -317 248 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_STATE " "Pin \"/SIG_PCU_STATE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 -768 -528 416 "/SIG_PCU_STATE" "" } { 392 -528 -382 408 "/SIG_PCU_STATE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_MT_CABLE_LOOP " "Pin \"/SIG_AZ_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 -832 -520 304 "/SIG_AZ_MT_CABLE_LOOP" "" } { 280 -520 -298 296 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_MT_CABLE_LOOP " "Pin \"/SIG_EL_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 336 -840 -520 352 "/SIG_EL_MT_CABLE_LOOP" "" } { 328 -520 -298 344 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_CABLE_LOOP " "Pin \"/SIG_SENSOR_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 352 -848 -520 368 "/SIG_SENSOR_CABLE_LOOP" "" } { 344 -520 -284 360 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_INS_CABLE_LOOP " "Pin \"/SIG_INS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 192 -808 -520 208 "/SIG_INS_CABLE_LOOP" "" } { 184 -520 -326 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_ENC_CABLE_LOOP " "Pin \"/SIG_AZ_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 256 -840 -520 272 "/SIG_AZ_ENC_CABLE_LOOP" "" } { 248 -520 -289 264 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_ENC_CABLE_LOOP " "Pin \"/SIG_EL_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 -840 -520 320 "/SIG_EL_ENC_CABLE_LOOP" "" } { 296 -520 -289 312 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_SIG_CABLE_LOOP " "Pin \"/SIG_EL_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 320 -832 -520 336 "/SIG_EL_SIG_CABLE_LOOP" "" } { 312 -520 -295 328 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_SIG_CABLE_LOOP " "Pin \"/SIG_AZ_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 272 -840 -520 288 "/SIG_AZ_SIG_CABLE_LOOP" "" } { 264 -520 -295 280 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT1 " "Pin \"/SIG_SENSOR_OUT1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 -792 -528 432 "/SIG_SENSOR_OUT1" "" } { 408 -528 -357 424 "/SIG_SENSOR_OUT1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT2 " "Pin \"/SIG_SENSOR_OUT2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 -792 -528 448 "/SIG_SENSOR_OUT2" "" } { 424 -528 -357 440 "/SIG_SENSOR_OUT2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT3 " "Pin \"/SIG_SENSOR_OUT3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 -792 -528 464 "/SIG_SENSOR_OUT3" "" } { 440 -528 -357 456 "/SIG_SENSOR_OUT3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_U " "Pin \"/SIG_AZ_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 -800 -528 688 "/SIG_AZ_IGBT_ERR_U" "" } { 664 -528 -346 680 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_V " "Pin \"/SIG_AZ_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 688 -808 -528 704 "/SIG_AZ_IGBT_ERR_V" "" } { 680 -528 -346 696 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_W " "Pin \"/SIG_AZ_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 704 -808 -528 720 "/SIG_AZ_IGBT_ERR_W" "" } { 696 -528 -341 712 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_U " "Pin \"/SIG_EL_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 720 -800 -528 736 "/SIG_EL_IGBT_ERR_U" "" } { 712 -528 -346 728 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_V " "Pin \"/SIG_EL_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 736 -808 -528 752 "/SIG_EL_IGBT_ERR_V" "" } { 728 -528 -346 744 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_W " "Pin \"/SIG_EL_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 752 -808 -528 768 "/SIG_EL_IGBT_ERR_W" "" } { 744 -528 -341 760 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_LOCKING_SW " "Pin \"/SIG_AZ_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 464 -808 -528 480 "/SIG_AZ_LOCKING_SW" "" } { 456 -528 -340 472 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EMER_SIG " "Pin \"/SIG_EMER_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 528 -752 -528 544 "/SIG_EMER_SIG" "" } { 520 -528 -395 536 "/SIG_EMER_SIG" "" } { 1784 2048 2240 1800 "/SIG_EMER_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE1_SW " "Pin \"/SIG_DCU_MODE1_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 544 -800 -528 560 "/SIG_DCU_MODE1_SW" "" } { 536 -528 -340 552 "/SIG_DCU_MODE1_SW" "" } { 896 5000 5196 912 "/SIG_DCU_MODE1_SW" "" } { 1976 2048 2240 1992 "/SIG_DCU_MODE1_SW" "" } { 2176 2048 2240 2192 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE2_SW " "Pin \"/SIG_DCU_MODE2_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 560 -800 -528 576 "/SIG_DCU_MODE2_SW" "" } { 552 -528 -340 568 "/SIG_DCU_MODE2_SW" "" } { 1120 5000 5196 1136 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_PC_ON_SIG " "Pin \"/SIG_DCU_PC_ON_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 576 -808 -528 592 "/SIG_DCU_PC_ON_SIG" "" } { 568 -528 -341 584 "/SIG_DCU_PC_ON_SIG" "" } { 1344 5000 5195 1360 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_SLOW_SW " "Pin \"/SIG_JOY_SLOW_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 592 -800 -528 608 "/SIG_JOY_SLOW_SW" "" } { 584 -528 -353 600 "/SIG_JOY_SLOW_SW" "" } { 448 5000 5192 464 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_FAST_SW " "Pin \"/SIG_JOY_FAST_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 608 -792 -528 624 "/SIG_JOY_FAST_SW" "" } { 600 -528 -359 616 "/SIG_JOY_FAST_SW" "" } { 224 5000 5192 240 "/SIG_JOY_FAST_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_OPER_SW " "Pin \"/SIG_JOY_OPER_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 624 -792 -528 640 "/SIG_JOY_OPER_SW" "" } { 616 -528 -356 632 "/SIG_JOY_OPER_SW" "" } { 672 5000 5192 688 "/SIG_JOY_OPER_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_LOT " "Pin \"SIG_RDC1_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 -752 -528 904 "SIG_RDC1_LOT" "" } { 880 -528 -395 896 "SIG_RDC1_LOT" "" } { 840 1976 2109 856 "SIG_RDC1_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DOS " "Pin \"SIG_RDC1_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 904 -760 -528 920 "SIG_RDC1_DOS" "" } { 896 -528 -392 912 "SIG_RDC1_DOS" "" } { 856 1976 2112 872 "SIG_RDC1_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_LOT " "Pin \"SIG_RDC2_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 -752 -528 952 "SIG_RDC2_LOT" "" } { 928 -528 -395 944 "SIG_RDC2_LOT" "" } { 888 1976 2109 904 "SIG_RDC2_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DOS " "Pin \"SIG_RDC2_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 -760 -528 968 "SIG_RDC2_DOS" "" } { 944 -528 -392 960 "SIG_RDC2_DOS" "" } { 904 1976 2112 920 "SIG_RDC2_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC1_/ELOC " "Pin \"SIG_ADC1_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 -768 -528 808 "SIG_ADC1_/ELOC" "" } { 600 2424 2573 616 "SIG_ADC1_/ELOC" "" } { 784 -528 -379 800 "SIG_ADC1_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC2_/ELOC " "Pin \"SIG_ADC2_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 808 -768 -528 824 "SIG_ADC2_/ELOC" "" } { 616 2424 2573 632 "SIG_ADC2_/ELOC" "" } { 800 -528 -379 816 "SIG_ADC2_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC3_/ELOC " "Pin \"SIG_ADC3_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 824 -768 -528 840 "SIG_ADC3_/ELOC" "" } { 632 2424 2573 648 "SIG_ADC3_/ELOC" "" } { 816 -528 -379 832 "SIG_ADC3_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC4_/ELOC " "Pin \"SIG_ADC4_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 840 -768 -528 856 "SIG_ADC4_/ELOC" "" } { 648 2424 2573 664 "SIG_ADC4_/ELOC" "" } { 832 -528 -379 848 "SIG_ADC4_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1WE " "Pin \"/EM1WE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 -696 -528 1088 "/EM1WE" "" } { 1064 -528 -400 1080 "/EM1WE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EM1WAIT " "Pin \"EM1WAIT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 -704 -528 1104 "EM1WAIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_LOCKING_SW " "Pin \"/SIG_EL_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 -808 -528 496 "/SIG_EL_LOCKING_SW" "" } { 472 -528 -340 488 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC1_/LDAC " "Pin \"SIG_DAC1_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 992 -760 -528 1008 "SIG_DAC1_/LDAC" "" } { 312 2424 2572 328 "SIG_DAC1_/LDAC" "" } { 984 -528 -380 1000 "SIG_DAC1_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_DAC2_/LDAC " "Pin \"SIG_DAC2_/LDAC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1008 -760 -528 1024 "SIG_DAC2_/LDAC" "" } { 328 2424 2572 344 "SIG_DAC2_/LDAC" "" } { 1000 -528 -380 1016 "SIG_DAC2_/LDAC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A3 " "Pin \"BF_A3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A4 " "Pin \"BF_A4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst107 " "Primitive \"DFF\" of instance \"inst107\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5448 5512 296 "inst107" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst108 " "Primitive \"DFF\" of instance \"inst108\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5272 5336 520 "inst108" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst111 " "Primitive \"DFF\" of instance \"inst111\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5360 5424 520 "inst111" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst112 " "Primitive \"DFF\" of instance \"inst112\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 5448 5512 520 "inst112" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst113 " "Primitive \"DFF\" of instance \"inst113\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 5760 5824 200 "inst113" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst114 " "Primitive \"DFF\" of instance \"inst114\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 5760 5824 424 "inst114" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst115 " "Primitive \"DFF\" of instance \"inst115\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5272 5336 744 "inst115" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst116 " "Primitive \"DFF\" of instance \"inst116\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5360 5424 744 "inst116" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst117 " "Primitive \"DFF\" of instance \"inst117\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 664 5448 5512 744 "inst117" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst118 " "Primitive \"DFF\" of instance \"inst118\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5272 5336 968 "inst118" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst119 " "Primitive \"DFF\" of instance \"inst119\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5360 5424 968 "inst119" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst120 " "Primitive \"DFF\" of instance \"inst120\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 5448 5512 968 "inst120" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst121 " "Primitive \"DFF\" of instance \"inst121\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5272 5336 1192 "inst121" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst122 " "Primitive \"DFF\" of instance \"inst122\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5360 5424 1192 "inst122" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst123 " "Primitive \"DFF\" of instance \"inst123\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1112 5448 5512 1192 "inst123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst124 " "Primitive \"DFF\" of instance \"inst124\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5272 5336 1416 "inst124" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst125 " "Primitive \"DFF\" of instance \"inst125\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5360 5424 1416 "inst125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst126 " "Primitive \"DFF\" of instance \"inst126\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 5448 5512 1416 "inst126" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst139 " "Primitive \"DFF\" of instance \"inst139\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1776 2320 2384 1856 "inst139" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst140 " "Primitive \"DFF\" of instance \"inst140\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1776 2408 2472 1856 "inst140" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst141 " "Primitive \"DFF\" of instance \"inst141\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1776 2496 2560 1856 "inst141" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst142 " "Primitive \"DFF\" of instance \"inst142\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1968 2320 2384 2048 "inst142" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst143 " "Primitive \"DFF\" of instance \"inst143\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1968 2408 2472 2048 "inst143" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst144 " "Primitive \"DFF\" of instance \"inst144\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1968 2496 2560 2048 "inst144" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst145 " "Primitive \"DFF\" of instance \"inst145\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2168 2320 2384 2248 "inst145" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst146 " "Primitive \"DFF\" of instance \"inst146\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2168 2408 2472 2248 "inst146" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst147 " "Primitive \"DFF\" of instance \"inst147\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2168 2496 2560 2248 "inst147" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst2 " "Primitive \"GND\" of instance \"inst2\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1352 -632 -600 1384 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst30 " "Primitive \"AND4\" of instance \"inst30\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 5528 5592 424 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst31 " "Primitive \"NOT\" of instance \"inst31\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 5192 5240 256 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst32 " "Primitive \"NOT\" of instance \"inst32\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 5192 5240 480 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst33 " "Primitive \"AND4\" of instance \"inst33\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 5528 5592 648 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst37 " "Primitive \"NOT\" of instance \"inst37\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 5192 5240 704 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst38 " "Primitive \"AND4\" of instance \"inst38\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 5528 5592 872 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst39 " "Primitive \"AND4\" of instance \"inst39\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1016 5528 5592 1096 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst40 " "Primitive \"NOT\" of instance \"inst40\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 896 5192 5240 928 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst42 " "Primitive \"NOT\" of instance \"inst42\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1120 5192 5240 1152 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst43 " "Primitive \"AND4\" of instance \"inst43\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1240 5528 5592 1320 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst44 " "Primitive \"NOT\" of instance \"inst44\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1344 5192 5240 1376 "inst44" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst45 " "Primitive \"AND4\" of instance \"inst45\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1680 2576 2640 1760 "inst45" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst46 " "Primitive \"NOT\" of instance \"inst46\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1784 2240 2288 1816 "inst46" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst47 " "Primitive \"XOR\" of instance \"inst47\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1976 2624 2688 2024 "inst47" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst48 " "Primitive \"NOT\" of instance \"inst48\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1976 2240 2288 2008 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst49 " "Primitive \"NOT\" of instance \"inst49\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2176 2240 2288 2208 "inst49" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst50 " "Primitive \"XOR\" of instance \"inst50\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2176 2624 2688 2224 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst51 " "Primitive \"OR2\" of instance \"inst51\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 2072 2760 2824 2120 "inst51" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst9 " "Primitive \"AND4\" of instance \"inst9\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 5528 5592 200 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst93 " "Primitive \"DFF\" of instance \"inst93\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5272 5336 296 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst94 " "Primitive \"DFF\" of instance \"inst94\" not used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 5360 5424 296 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701676183997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst12 " "Elaborating entity \"74138\" for hierarchy \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "inst12" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst12 " "Elaborated megafunction instantiation \"74138:inst12\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 1296 1416 328 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER25 LPM_COUNTER25:inst23 " "Elaborating entity \"LPM_COUNTER25\" for hierarchy \"LPM_COUNTER25:inst23\"" {  } { { "SPB_CPLD.bdf" "inst23" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 104 3104 3248 200 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER25.vhd" "LPM_COUNTER_component" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER25.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER25.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER25.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 25 " "Parameter \"lpm_modulus\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184087 ""}  } { { "LPM_COUNTER25.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER25.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701676184087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r4k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r4k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r4k " "Found entity 1: cntr_r4k" {  } { { "db/cntr_r4k.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r4k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676184147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676184147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r4k LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated " "Elaborating entity \"cntr_r4k\" for hierarchy \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2vb " "Found entity 1: cmpr_2vb" {  } { { "db/cmpr_2vb.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cmpr_2vb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676184217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676184217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2vb LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|cmpr_2vb:cmpr1 " "Elaborating entity \"cmpr_2vb\" for hierarchy \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|cmpr_2vb:cmpr1\"" {  } { { "db/cntr_r4k.tdf" "cmpr1" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r4k.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER20 LPM_COUNTER20:inst8 " "Elaborating entity \"LPM_COUNTER20\" for hierarchy \"LPM_COUNTER20:inst8\"" {  } { { "SPB_CPLD.bdf" "inst8" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -64 3104 3248 32 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER20.vhd" "LPM_COUNTER_component" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER20.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER20.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER20.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184317 ""}  } { { "LPM_COUNTER20.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER20.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701676184317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l4k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l4k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l4k " "Found entity 1: cntr_l4k" {  } { { "db/cntr_l4k.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_l4k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676184357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676184357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l4k LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_l4k:auto_generated " "Elaborating entity \"cntr_l4k\" for hierarchy \"LPM_COUNTER20:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_l4k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER10 LPM_COUNTER10:inst11 " "Elaborating entity \"LPM_COUNTER10\" for hierarchy \"LPM_COUNTER10:inst11\"" {  } { { "SPB_CPLD.bdf" "inst11" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 1400 1544 1168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "LPM_COUNTER_component" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184397 ""}  } { { "LPM_COUNTER10.vhd" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/LPM_COUNTER10.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701676184397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r1j " "Found entity 1: cntr_r1j" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676184447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676184447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r1j LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated " "Elaborating entity \"cntr_r1j\" for hierarchy \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1vb " "Found entity 1: cmpr_1vb" {  } { { "db/cmpr_1vb.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cmpr_1vb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701676184538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701676184538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1vb LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1 " "Elaborating entity \"cmpr_1vb\" for hierarchy \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|cmpr_1vb:cmpr1\"" {  } { { "db/cntr_r1j.tdf" "cmpr1" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701676184538 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1701676184669 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1701676184669 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO0 " "Inserted always-enabled tri-state buffer between \"EGPIO0\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EGPIO1 " "Inserted always-enabled tri-state buffer between \"EGPIO1\" and its non-tri-state driver." {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1701676184840 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1701676184840 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT0 " "Bidir \"/INT0\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 80 584 760 96 "/INT0" "" } { 72 456 584 88 "/INT0" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT1 " "Bidir \"/INT1\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 96 584 760 112 "/INT1" "" } { 88 456 584 104 "/INT1" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT2 " "Bidir \"/INT2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 112 584 760 128 "/INT2" "" } { 104 456 584 120 "/INT2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT3 " "Bidir \"/INT3\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 128 584 760 144 "/INT3" "" } { 120 456 584 136 "/INT3" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT4 " "Bidir \"/INT4\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 584 760 160 "/INT4" "" } { 136 456 584 152 "/INT4" "" } { -424 2720 2840 -408 "/INT4" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT5 " "Bidir \"/INT5\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 584 760 176 "/INT5" "" } { 152 456 584 168 "/INT5" "" } { -376 2720 2840 -360 "/INT5" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO2 " "Bidir \"EGPIO2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1701676184840 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1701676184840 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "EGPIO0~synth " "Node \"EGPIO0~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184860 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EGPIO1~synth " "Node \"EGPIO1~synth\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184860 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1701676184860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_FAST GND " "Pin \"LED_JOY_FAST\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 8 227 432 "LED_JOY_FAST" "" } { 408 -120 13 424 "LED_JOY_FAST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED_JOY_FAST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_SLOW GND " "Pin \"LED_JOY_SLOW\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 8 233 448 "LED_JOY_SLOW" "" } { 424 -120 19 440 "LED_JOY_SLOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED_JOY_SLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DCU_POWER GND " "Pin \"LED_DCU_POWER\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 8 250 416 "LED_DCU_POWER" "" } { 392 -120 36 408 "LED_DCU_POWER" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED_DCU_POWER"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC_/CLR VCC " "Pin \"SIG_DAC_/CLR\" is stuck at VCC" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 8 222 224 "SIG_DAC_/CLR" "" } { 264 2424 2552 280 "SIG_DAC_/CLR" "" } { 200 -120 8 216 "SIG_DAC_/CLR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|SIG_DAC_/CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/RD GND " "Pin \"SIG_X_/RD\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 8 187 304 "SIG_X_/RD" "" } { 280 -120 8 296 "SIG_X_/RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|SIG_X_/RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/WR GND " "Pin \"SIG_X_/WR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 8 191 320 "SIG_X_/WR" "" } { 296 -120 8 312 "SIG_X_/WR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|SIG_X_/WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 8 184 584 "LED2" "" } { 560 -120 8 576 "LED2" "" } { -368 3152 3280 -352 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 184 600 "LED3" "" } { 576 -120 8 592 "LED3" "" } { -320 3152 3280 -304 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 184 616 "LED4" "" } { 592 -120 8 608 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 8 184 632 "LED5" "" } { 608 -120 8 624 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 184 648 "LED6" "" } { 624 -120 8 640 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 184 664 "LED7" "" } { 640 -120 8 656 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC_/RESET VCC " "Pin \"SIG_RDC_/RESET\" is stuck at VCC" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 8 244 176 "SIG_RDC_/RESET" "" } { 904 2512 2662 920 "SIG_RDC_/RESET" "" } { 152 -120 30 168 "SIG_RDC_/RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701676184860 "|SPB_CPLD|SIG_RDC_/RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701676184860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1701676184900 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_MDU_CABLE_LOOP " "No output dependent on input pin \"/SIG_MDU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 -808 -520 160 "/SIG_MDU_CABLE_LOOP" "" } { 136 -520 -316 152 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_MDU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_PCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 176 -808 -520 192 "/SIG_PCU_CABLE_LOOP" "" } { 168 -520 -318 184 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_PCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_OCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_OCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 -808 -520 176 "/SIG_OCU_CABLE_LOOP" "" } { 152 -520 -316 168 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_OCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VMS_CABLE_LOOP " "No output dependent on input pin \"/SIG_VMS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 224 -808 -520 240 "/SIG_VMS_CABLE_LOOP" "" } { 216 -520 -317 232 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_VMS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VEH_CABLE_LOOP " "No output dependent on input pin \"/SIG_VEH_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 208 -808 -520 224 "/SIG_VEH_CABLE_LOOP" "" } { 200 -520 -319 216 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_VEH_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_DCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 240 -808 -520 256 "/SIG_DCU_CABLE_LOOP" "" } { 232 -520 -317 248 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_DCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_STATE " "No output dependent on input pin \"/SIG_PCU_STATE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 400 -768 -528 416 "/SIG_PCU_STATE" "" } { 392 -528 -382 408 "/SIG_PCU_STATE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_PCU_STATE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 288 -832 -520 304 "/SIG_AZ_MT_CABLE_LOOP" "" } { 280 -520 -298 296 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 336 -840 -520 352 "/SIG_EL_MT_CABLE_LOOP" "" } { 328 -520 -298 344 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_CABLE_LOOP " "No output dependent on input pin \"/SIG_SENSOR_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 352 -848 -520 368 "/SIG_SENSOR_CABLE_LOOP" "" } { 344 -520 -284 360 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_SENSOR_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_INS_CABLE_LOOP " "No output dependent on input pin \"/SIG_INS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 192 -808 -520 208 "/SIG_INS_CABLE_LOOP" "" } { 184 -520 -326 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_INS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 256 -840 -520 272 "/SIG_AZ_ENC_CABLE_LOOP" "" } { 248 -520 -289 264 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 304 -840 -520 320 "/SIG_EL_ENC_CABLE_LOOP" "" } { 296 -520 -289 312 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 320 -832 -520 336 "/SIG_EL_SIG_CABLE_LOOP" "" } { 312 -520 -295 328 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 272 -840 -520 288 "/SIG_AZ_SIG_CABLE_LOOP" "" } { 264 -520 -295 280 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT1 " "No output dependent on input pin \"/SIG_SENSOR_OUT1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 416 -792 -528 432 "/SIG_SENSOR_OUT1" "" } { 408 -528 -357 424 "/SIG_SENSOR_OUT1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_SENSOR_OUT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT2 " "No output dependent on input pin \"/SIG_SENSOR_OUT2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 432 -792 -528 448 "/SIG_SENSOR_OUT2" "" } { 424 -528 -357 440 "/SIG_SENSOR_OUT2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_SENSOR_OUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT3 " "No output dependent on input pin \"/SIG_SENSOR_OUT3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 448 -792 -528 464 "/SIG_SENSOR_OUT3" "" } { 440 -528 -357 456 "/SIG_SENSOR_OUT3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_SENSOR_OUT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_U " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 672 -800 -528 688 "/SIG_AZ_IGBT_ERR_U" "" } { 664 -528 -346 680 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_V " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 688 -808 -528 704 "/SIG_AZ_IGBT_ERR_V" "" } { 680 -528 -346 696 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_W " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 704 -808 -528 720 "/SIG_AZ_IGBT_ERR_W" "" } { 696 -528 -341 712 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_U " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 720 -800 -528 736 "/SIG_EL_IGBT_ERR_U" "" } { 712 -528 -346 728 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_V " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 736 -808 -528 752 "/SIG_EL_IGBT_ERR_V" "" } { 728 -528 -346 744 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_W " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 752 -808 -528 768 "/SIG_EL_IGBT_ERR_W" "" } { 744 -528 -341 760 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_LOCKING_SW " "No output dependent on input pin \"/SIG_AZ_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 464 -808 -528 480 "/SIG_AZ_LOCKING_SW" "" } { 456 -528 -340 472 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_AZ_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EMER_SIG " "No output dependent on input pin \"/SIG_EMER_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 528 -752 -528 544 "/SIG_EMER_SIG" "" } { 520 -528 -395 536 "/SIG_EMER_SIG" "" } { 1784 2048 2240 1800 "/SIG_EMER_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EMER_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE1_SW " "No output dependent on input pin \"/SIG_DCU_MODE1_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 544 -800 -528 560 "/SIG_DCU_MODE1_SW" "" } { 536 -528 -340 552 "/SIG_DCU_MODE1_SW" "" } { 896 5000 5196 912 "/SIG_DCU_MODE1_SW" "" } { 1976 2048 2240 1992 "/SIG_DCU_MODE1_SW" "" } { 2176 2048 2240 2192 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_DCU_MODE1_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE2_SW " "No output dependent on input pin \"/SIG_DCU_MODE2_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 560 -800 -528 576 "/SIG_DCU_MODE2_SW" "" } { 552 -528 -340 568 "/SIG_DCU_MODE2_SW" "" } { 1120 5000 5196 1136 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_DCU_MODE2_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_PC_ON_SIG " "No output dependent on input pin \"/SIG_DCU_PC_ON_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 576 -808 -528 592 "/SIG_DCU_PC_ON_SIG" "" } { 568 -528 -341 584 "/SIG_DCU_PC_ON_SIG" "" } { 1344 5000 5195 1360 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_DCU_PC_ON_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_SLOW_SW " "No output dependent on input pin \"/SIG_JOY_SLOW_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 592 -800 -528 608 "/SIG_JOY_SLOW_SW" "" } { 584 -528 -353 600 "/SIG_JOY_SLOW_SW" "" } { 448 5000 5192 464 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_JOY_SLOW_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_FAST_SW " "No output dependent on input pin \"/SIG_JOY_FAST_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 608 -792 -528 624 "/SIG_JOY_FAST_SW" "" } { 600 -528 -359 616 "/SIG_JOY_FAST_SW" "" } { 224 5000 5192 240 "/SIG_JOY_FAST_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_JOY_FAST_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_OPER_SW " "No output dependent on input pin \"/SIG_JOY_OPER_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 624 -792 -528 640 "/SIG_JOY_OPER_SW" "" } { 616 -528 -356 632 "/SIG_JOY_OPER_SW" "" } { 672 5000 5192 688 "/SIG_JOY_OPER_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_JOY_OPER_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_LOT " "No output dependent on input pin \"SIG_RDC1_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 888 -752 -528 904 "SIG_RDC1_LOT" "" } { 880 -528 -395 896 "SIG_RDC1_LOT" "" } { 840 1976 2109 856 "SIG_RDC1_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_RDC1_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DOS " "No output dependent on input pin \"SIG_RDC1_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 904 -760 -528 920 "SIG_RDC1_DOS" "" } { 896 -528 -392 912 "SIG_RDC1_DOS" "" } { 856 1976 2112 872 "SIG_RDC1_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_RDC1_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_LOT " "No output dependent on input pin \"SIG_RDC2_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 -752 -528 952 "SIG_RDC2_LOT" "" } { 928 -528 -395 944 "SIG_RDC2_LOT" "" } { 888 1976 2109 904 "SIG_RDC2_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_RDC2_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DOS " "No output dependent on input pin \"SIG_RDC2_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 -760 -528 968 "SIG_RDC2_DOS" "" } { 944 -528 -392 960 "SIG_RDC2_DOS" "" } { 904 1976 2112 920 "SIG_RDC2_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_RDC2_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC1_/ELOC " "No output dependent on input pin \"SIG_ADC1_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 792 -768 -528 808 "SIG_ADC1_/ELOC" "" } { 600 2424 2573 616 "SIG_ADC1_/ELOC" "" } { 784 -528 -379 800 "SIG_ADC1_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_ADC1_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC2_/ELOC " "No output dependent on input pin \"SIG_ADC2_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 808 -768 -528 824 "SIG_ADC2_/ELOC" "" } { 616 2424 2573 632 "SIG_ADC2_/ELOC" "" } { 800 -528 -379 816 "SIG_ADC2_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_ADC2_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC3_/ELOC " "No output dependent on input pin \"SIG_ADC3_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 824 -768 -528 840 "SIG_ADC3_/ELOC" "" } { 632 2424 2573 648 "SIG_ADC3_/ELOC" "" } { 816 -528 -379 832 "SIG_ADC3_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_ADC3_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC4_/ELOC " "No output dependent on input pin \"SIG_ADC4_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 840 -768 -528 856 "SIG_ADC4_/ELOC" "" } { 648 2424 2573 664 "SIG_ADC4_/ELOC" "" } { 832 -528 -379 848 "SIG_ADC4_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_ADC4_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1WE " "No output dependent on input pin \"/EM1WE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 -696 -528 1088 "/EM1WE" "" } { 1064 -528 -400 1080 "/EM1WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/EM1WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EM1WAIT " "No output dependent on input pin \"EM1WAIT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 -704 -528 1104 "EM1WAIT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|EM1WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_LOCKING_SW " "No output dependent on input pin \"/SIG_EL_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 480 -808 -528 496 "/SIG_EL_LOCKING_SW" "" } { 472 -528 -340 488 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|/SIG_EL_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_DAC1_/LDAC " "No output dependent on input pin \"SIG_DAC1_/LDAC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 992 -760 -528 1008 "SIG_DAC1_/LDAC" "" } { 312 2424 2572 328 "SIG_DAC1_/LDAC" "" } { 984 -528 -380 1000 "SIG_DAC1_/LDAC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_DAC1_/LDAC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_DAC2_/LDAC " "No output dependent on input pin \"SIG_DAC2_/LDAC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1008 -760 -528 1024 "SIG_DAC2_/LDAC" "" } { 328 2424 2572 344 "SIG_DAC2_/LDAC" "" } { 1000 -528 -380 1016 "SIG_DAC2_/LDAC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|SIG_DAC2_/LDAC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A3 " "No output dependent on input pin \"BF_A3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|BF_A3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A4 " "No output dependent on input pin \"BF_A4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -24 -712 -528 -8 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701676184950 "|SPB_CPLD|BF_A4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701676184950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701676184960 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701676184960 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1701676184960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701676184960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701676184960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701676185291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:49:45 2023 " "Processing ended: Mon Dec 04 16:49:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701676185291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701676185291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701676185291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701676185291 ""}
