[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112301 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 00 sec)
Tendency balance: 0.224380.
Warmup finished CPU 0 instructions: 20000000 cycles: 16189085 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 57 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16189085 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16189087 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 57 sec)
Tendency balance: 0.233932.
Simulation finished CPU 0 instructions: 10000002 cycles: 6584499 cumulative IPC: 1.519 (Simulation time: 00 hr 05 min 37 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6584499 cumulative IPC: 1.519 (Simulation time: 00 hr 05 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.519 instructions: 10000002 cycles: 6584499
CPU 0 Branch Prediction Accuracy: 99.57% MPKI: 0.8375 Average ROB Occupancy at Mispredict: 26.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.8127
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10946 HIT:      10846 MISS:        100 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10946 HIT:      10846 MISS:        100 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 334.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     934501 HIT:     683289 MISS:     251212 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6229 HIT:       1614 MISS:       4615 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     463117 HIT:     216843 MISS:     246274 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     465054 HIT:     464832 MISS:        222 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        101 HIT:          0 MISS:        101 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 13.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2009938 HIT:    2009422 MISS:        516 MSHR_MERGE:         53
cpu0->cpu0_L1I LOAD         ACCESS:    2009938 HIT:    2009422 MISS:        516 MSHR_MERGE:         53
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 27.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071728 HIT:     801213 MISS:    3270515 MSHR_MERGE:    2801530
cpu0->cpu0_L1D LOAD         ACCESS:      55508 HIT:      48255 MISS:       7253 MSHR_MERGE:       1487
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4016119 HIT:     752958 MISS:    3263161 MSHR_MERGE:    2800043
cpu0->cpu0_L1D TRANSLATION  ACCESS:        101 HIT:          0 MISS:        101 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2004865 HIT:    2004708 MISS:        157 MSHR_MERGE:         56
cpu0->cpu0_ITLB LOAD         ACCESS:    2004865 HIT:    2004708 MISS:        157 MSHR_MERGE:         56
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    3073577 HIT:    3046407 MISS:      27170 MSHR_MERGE:      16325
cpu0->cpu0_DTLB LOAD         ACCESS:    3073577 HIT:    3046407 MISS:      27170 MSHR_MERGE:      16325
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.093 cycles
cpu0->LLC TOTAL        ACCESS:     497849 HIT:     490637 MISS:       7212 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       4615 HIT:       3277 MISS:       1338 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     246274 HIT:     244654 MISS:       1620 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     246859 HIT:     242680 MISS:       4179 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        101 HIT:         26 MISS:         75 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:        300 USELESS:         34
cpu0->LLC AVERAGE MISS LATENCY: 72.56 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         46
  ROW_BUFFER_MISS:       2987
  AVG DBUS CONGESTED CYCLE: 23.4
Channel 0 WQ ROW_BUFFER_HIT:        188
  ROW_BUFFER_MISS:        275
  FULL:          0
Channel 0 REFRESHES ISSUED:        548
