<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xd:vendor="xilinx.com" xd:library="xd" xd:name="xd_ip" xd:version="2.01.a" xmlns:xd="http://www.xilinx.com/xd" >
    <xd:fcnMap xd:fcnName="vss_axis_sink" xd:type="RTLKernel" xd:clockId="0" xd:flow="aie" xd:componentRef="vss_axis_sink">
        <xd:arg xd:name="S_AXIS" xd:swRootName="S_AXIS" xd:dataWidth="8" xd:offset="0x0" xd:portInterfaceType="axis" xd:direction="in" xd:busInterfaceRef="S_AXIS"/>
    </xd:fcnMap>
    <xd:component xd:vendor="xilinx.com" xd:library="ip" xd:name="vss_axis_sink" xd:version="1.0" xd:type="accelerator">
        <xd:busInterface xd:name="S_AXIS" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:dataWidth="8" xd:hasTlast="false" xd:clockRef="ACLK"/>
        <xd:busInterface xd:name="ACLK" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aclk" xd:resetRef="ARESETN"/>
        <xd:busInterface xd:name="ARESETN" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="aresetn" xd:clockRef="ACLK" xd:activeLevel="low"/>
    </xd:component>
</xd:repository>

