{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647564437311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647564437312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 00:47:17 2022 " "Processing started: Fri Mar 18 00:47:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647564437312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564437312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLDemo -c AND2Gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLDemo -c AND2Gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564437312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647564437499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647564437499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND2Gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AND2Gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2gate-behavioral " "Found design unit 1: and2gate-behavioral" {  } { { "AND2Gate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/AND2Gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444822 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2gate " "Found entity 1: and2gate" {  } { { "AND2Gate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/AND2Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564444822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GateDemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GateDemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gatedemo-shell " "Found design unit 1: gatedemo-shell" {  } { { "GateDemo.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/GateDemo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""} { "Info" "ISGN_ENTITY_NAME" "1 gatedemo " "Found entity 1: gatedemo" {  } { { "GateDemo.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/GateDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564444823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOTGate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NOTGate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notgate-behavioral " "Found design unit 1: notgate-behavioral" {  } { { "NOTGate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NOTGate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""} { "Info" "ISGN_ENTITY_NAME" "1 notgate " "Found entity 1: notgate" {  } { { "NOTGate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NOTGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564444823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NAND2Gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NAND2Gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand2gate-structural " "Found design unit 1: nand2gate-structural" {  } { { "NAND2Gate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NAND2Gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand2gate " "Found entity 1: nand2gate" {  } { { "NAND2Gate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NAND2Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647564444823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564444823 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "inport1 GateDemo.vhd(13) " "VHDL Association List error at GateDemo.vhd(13): formal \"inport1\" does not exist" {  } { { "GateDemo.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/GateDemo.vhd" 13 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1647564444824 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inport2 GateDemo.vhd(11) " "VHDL error at GateDemo.vhd(11): formal port or parameter \"inport2\" must have actual or default value" {  } { { "GateDemo.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/GateDemo.vhd" 11 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1647564444824 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "inport2 NAND2Gate.vhd(6) " "HDL error at NAND2Gate.vhd(6): see declaration for object \"inport2\"" {  } { { "NAND2Gate.vhd" "" { Text "/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NAND2Gate.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647564444824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647564444919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 18 00:47:24 2022 " "Processing ended: Fri Mar 18 00:47:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647564444919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647564444919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647564444919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564444919 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647564445024 ""}
