<div id="pf243" class="pf w0 h0" data-page-no="243"><div class="pc pc243 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg243.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">32.3.6<span class="_ _b"> </span>Timer Control Register (PIT_TCTRL<span class="ff7 ls142">n</span>)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">These register contain the control bits for each timer.</div><div class="t m0 x9 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_7000h base + 108h offset + (16d × i), where i=0d to 1d</div><div class="t m0 xb9 h1d y3373 ff2 fsd fc0 sc0 ls0 ws40c">Bit<span class="_ _6"> </span>0 1 2 3 4 5 6 7 8 9<span class="_ _142"> </span>10<span class="_ _3"> </span>11<span class="_ _f3"> </span>12<span class="_ _3"> </span>13<span class="_ _f3"> </span>14<span class="_ _3"> </span>15</div><div class="t m0 x50 h71 y338b ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y338c ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y338d ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y338e ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31</span></div><div class="t m0 x50 h71 y338f ff2 fsd fc0 sc0 ls1d5">R<span class="fs4 ls268 v11">0<span class="ls0 ws40f ve">CHN TIE<span class="_ _59"> </span>TEN</span></span></div><div class="t m0 x91 h1d y3390 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y3391 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x18 h9 y3392 ff1 fs2 fc0 sc0 ls0 ws20b">PIT_TCTRL<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y3393 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y3394 ff2 fs4 fc0 sc0 ls0">0–28</div><div class="t m0 x91 h7 y3395 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y3394 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3395 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y3396 ff2 fs4 fc0 sc0 ls0">29</div><div class="t m0 x3a h7 y3397 ff2 fs4 fc0 sc0 ls0">CHN</div><div class="t m0 x83 h7 y3396 ff2 fs4 fc0 sc0 ls0 ws0">Chain Mode</div><div class="t m0 x83 h7 y3398 ff2 fs4 fc0 sc0 ls0 ws0">When activated, Timer n-1 needs to expire before timer n can decrement by 1.</div><div class="t m0 x83 h7 y3399 ff2 fs4 fc0 sc0 ls0 ws0">Timer 0 can not be changed.</div><div class="t m0 x83 h7 y339a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Timer is not chained.</div><div class="t m0 x83 h7 y339b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to</div><div class="t m0 x5 h7 y339c ff2 fs4 fc0 sc0 ls0 ws0">Timer 1.</div><div class="t m0 x94 h7 y339d ff2 fs4 fc0 sc0 ls0">30</div><div class="t m0 x8b h7 y339e ff2 fs4 fc0 sc0 ls0">TIE</div><div class="t m0 x83 h7 y339d ff2 fs4 fc0 sc0 ls0 ws0">Timer Interrupt Enable</div><div class="t m0 x83 h7 y339f ff2 fs4 fc0 sc0 ls0 ws0">When an interrupt is pending, or, TFLGn[TIF] is set, enabling the interrupt will immediately cause an</div><div class="t m0 x83 h7 y33a0 ff2 fs4 fc0 sc0 ls0 ws0">interrupt event. To avoid this, the associated TFLGn[TIF] must be cleared first.</div><div class="t m0 x83 h7 y33a1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupt requests from Timer n are disabled.</div><div class="t m0 x83 h7 y33a2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Interrupt will be requested whenever TIF is set.</div><div class="t m0 x94 h7 y33a3 ff2 fs4 fc0 sc0 ls0">31</div><div class="t m0 x12c h7 y33a4 ff2 fs4 fc0 sc0 ls0">TEN</div><div class="t m0 x83 h7 y33a3 ff2 fs4 fc0 sc0 ls0 ws0">Timer Enable</div><div class="t m0 x83 h7 y33a5 ff2 fs4 fc0 sc0 ls0 ws0">Enables or disables the timer.</div><div class="t m0 x83 h7 y33a6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Timer n is disabled.</div><div class="t m0 x83 h7 y33a7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Timer n is enabled.</div><div class="t m0 x150 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 32 Periodic Interrupt Timer (PIT)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>579</div><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,472.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:604.700000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,472.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:273.851000px;bottom:545.950000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,445.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:474.135000px;bottom:541.450000px;width:19.494000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,350.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:506.527000px;bottom:541.450000px;width:14.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,268.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:534.177000px;bottom:541.450000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
