Classic Timing Analyzer report for Report1
Fri Apr 10 07:18:36 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.404 ns   ; Cin  ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 17.404 ns       ; Cin  ; S[3] ;
; N/A   ; None              ; 15.939 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 15.346 ns       ; Cin  ; Cout ;
; N/A   ; None              ; 15.170 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 15.159 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 14.466 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 14.377 ns       ; Cin  ; S[2] ;
; N/A   ; None              ; 13.948 ns       ; Cin  ; S[1] ;
; N/A   ; None              ; 13.946 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 13.881 ns       ; A[0] ; Cout ;
; N/A   ; None              ; 13.549 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 13.193 ns       ; Cin  ; S[0] ;
; N/A   ; None              ; 13.158 ns       ; A[3] ; S[3] ;
; N/A   ; None              ; 13.112 ns       ; B[2] ; Cout ;
; N/A   ; None              ; 13.101 ns       ; B[0] ; Cout ;
; N/A   ; None              ; 12.912 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 12.880 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 12.483 ns       ; A[0] ; S[1] ;
; N/A   ; None              ; 12.408 ns       ; B[1] ; Cout ;
; N/A   ; None              ; 12.139 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 12.132 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 11.888 ns       ; A[1] ; Cout ;
; N/A   ; None              ; 11.728 ns       ; A[0] ; S[0] ;
; N/A   ; None              ; 11.703 ns       ; B[0] ; S[1] ;
; N/A   ; None              ; 11.491 ns       ; A[2] ; Cout ;
; N/A   ; None              ; 11.439 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 11.102 ns       ; A[3] ; Cout ;
; N/A   ; None              ; 11.011 ns       ; B[1] ; S[1] ;
; N/A   ; None              ; 10.948 ns       ; B[0] ; S[0] ;
; N/A   ; None              ; 10.919 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 10.825 ns       ; B[3] ; Cout ;
; N/A   ; None              ; 10.518 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 10.491 ns       ; A[1] ; S[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Apr 10 07:18:36 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "S[3]" is 17.404 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 2; PIN Node = 'Cin'
    Info: 2: + IC(7.691 ns) + CELL(0.114 ns) = 9.274 ns; Loc. = LC_X2_Y17_N4; Fanout = 2; COMB Node = 'inst4~0'
    Info: 3: + IC(0.414 ns) + CELL(0.442 ns) = 10.130 ns; Loc. = LC_X2_Y17_N7; Fanout = 2; COMB Node = 'inst9~0'
    Info: 4: + IC(0.448 ns) + CELL(0.292 ns) = 10.870 ns; Loc. = LC_X2_Y17_N6; Fanout = 2; COMB Node = 'inst14~0'
    Info: 5: + IC(0.446 ns) + CELL(0.114 ns) = 11.430 ns; Loc. = LC_X2_Y17_N2; Fanout = 1; COMB Node = 'inst16'
    Info: 6: + IC(3.866 ns) + CELL(2.108 ns) = 17.404 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 4.539 ns ( 26.08 % )
    Info: Total interconnect delay = 12.865 ns ( 73.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Fri Apr 10 07:18:36 2009
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


