# Monocycle-32-bit-CPU
Verilog   
Modelsim-10.4     
<br><br><br>
![cpu32](https://github.com/xiqi98/Monocycle-32-bit-CPU/blob/master/img/CPU.png)
