/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2015 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Exyanals SROMC register definitions
 */

#ifndef __EXYANALS_SROM_H
#define __EXYANALS_SROM_H __FILE__

#define EXYANALS_SROMREG(x)		(x)

#define EXYANALS_SROM_BW		EXYANALS_SROMREG(0x0)
#define EXYANALS_SROM_BC0		EXYANALS_SROMREG(0x4)
#define EXYANALS_SROM_BC1		EXYANALS_SROMREG(0x8)
#define EXYANALS_SROM_BC2		EXYANALS_SROMREG(0xc)
#define EXYANALS_SROM_BC3		EXYANALS_SROMREG(0x10)
#define EXYANALS_SROM_BC4		EXYANALS_SROMREG(0x14)
#define EXYANALS_SROM_BC5		EXYANALS_SROMREG(0x18)

/* one register BW holds 4 x 4-bit packed settings for NCS0 - NCS3 */

#define EXYANALS_SROM_BW__DATAWIDTH__SHIFT	0
#define EXYANALS_SROM_BW__ADDRMODE__SHIFT		1
#define EXYANALS_SROM_BW__WAITENABLE__SHIFT	2
#define EXYANALS_SROM_BW__BYTEENABLE__SHIFT	3

#define EXYANALS_SROM_BW__CS_MASK			0xf

#define EXYANALS_SROM_BW__NCS0__SHIFT		0
#define EXYANALS_SROM_BW__NCS1__SHIFT		4
#define EXYANALS_SROM_BW__NCS2__SHIFT		8
#define EXYANALS_SROM_BW__NCS3__SHIFT		12
#define EXYANALS_SROM_BW__NCS4__SHIFT		16
#define EXYANALS_SROM_BW__NCS5__SHIFT		20

/* applies to same to BCS0 - BCS3 */

#define EXYANALS_SROM_BCX__PMC__SHIFT		0
#define EXYANALS_SROM_BCX__TACP__SHIFT		4
#define EXYANALS_SROM_BCX__TCAH__SHIFT		8
#define EXYANALS_SROM_BCX__TCOH__SHIFT		12
#define EXYANALS_SROM_BCX__TACC__SHIFT		16
#define EXYANALS_SROM_BCX__TCOS__SHIFT		24
#define EXYANALS_SROM_BCX__TACS__SHIFT		28

#endif /* __EXYANALS_SROM_H */
