#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002fd05ed8eb0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v000002fd05f447b0_0 .var "CLK", 0 0;
v000002fd05f44df0_0 .net "INSTRUCTION", 31 0, L_000002fd05f9df20;  1 drivers
v000002fd05f442b0_0 .net "PC", 31 0, v000002fd05ed76a0_0;  1 drivers
v000002fd05f44350_0 .var "RESET", 0 0;
v000002fd05f438b0_0 .net *"_ivl_0", 7 0, L_000002fd05f44d50;  1 drivers
v000002fd05f43310_0 .net *"_ivl_10", 31 0, L_000002fd05f43270;  1 drivers
v000002fd05f43f90_0 .net *"_ivl_12", 7 0, L_000002fd05f433b0;  1 drivers
L_000002fd05f450e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002fd05f43630_0 .net/2u *"_ivl_14", 31 0, L_000002fd05f450e8;  1 drivers
v000002fd05f443f0_0 .net *"_ivl_16", 31 0, L_000002fd05f43450;  1 drivers
v000002fd05f43bd0_0 .net *"_ivl_18", 7 0, L_000002fd05f9ea60;  1 drivers
L_000002fd05f45058 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002fd05f43c70_0 .net/2u *"_ivl_2", 31 0, L_000002fd05f45058;  1 drivers
v000002fd05f43d10_0 .net *"_ivl_4", 31 0, L_000002fd05f44e90;  1 drivers
v000002fd05f43130_0 .net *"_ivl_6", 7 0, L_000002fd05f431d0;  1 drivers
L_000002fd05f450a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002fd05f44030_0 .net/2u *"_ivl_8", 31 0, L_000002fd05f450a0;  1 drivers
v000002fd05f43090_0 .var/i "i", 31 0;
v000002fd05f44f30 .array "instr_mem", 0 1023, 7 0;
L_000002fd05f44d50 .array/port v000002fd05f44f30, L_000002fd05f44e90;
L_000002fd05f44e90 .arith/sum 32, v000002fd05ed76a0_0, L_000002fd05f45058;
L_000002fd05f431d0 .array/port v000002fd05f44f30, L_000002fd05f43270;
L_000002fd05f43270 .arith/sum 32, v000002fd05ed76a0_0, L_000002fd05f450a0;
L_000002fd05f433b0 .array/port v000002fd05f44f30, L_000002fd05f43450;
L_000002fd05f43450 .arith/sum 32, v000002fd05ed76a0_0, L_000002fd05f450e8;
L_000002fd05f9ea60 .array/port v000002fd05f44f30, v000002fd05ed76a0_0;
L_000002fd05f9df20 .delay 32 (2,2,2) L_000002fd05f9df20/d;
L_000002fd05f9df20/d .concat [ 8 8 8 8], L_000002fd05f9ea60, L_000002fd05f433b0, L_000002fd05f431d0, L_000002fd05f44d50;
S_000002fd05e66fa0 .scope module, "mycpu" "cpu" 2 44, 3 5 0, S_000002fd05ed8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 32 "PC";
v000002fd05f3e560_0 .net "ALUOP", 2 0, v000002fd05f3fe60_0;  1 drivers
v000002fd05f3f140_0 .net "ALURESULT", 7 0, v000002fd05ed5ee0_0;  1 drivers
v000002fd05f3f280_0 .net "BRANCHMUXSELECT", 0 0, v000002fd05f3f1e0_0;  1 drivers
v000002fd05f3e920_0 .net "BUSYWAIT", 0 0, v000002fd05f3f6e0_0;  1 drivers
v000002fd05f3f320_0 .net "CLK", 0 0, v000002fd05f447b0_0;  1 drivers
v000002fd05f3f3c0_0 .net "CLKPAUSE", 0 0, v000002fd05f3ff00_0;  1 drivers
v000002fd05f3e600_0 .net "DATAFROMDM", 7 0, v000002fd05f3fbe0_0;  1 drivers
v000002fd05f3eba0_0 .net "INSTRUCTION", 31 0, L_000002fd05f9df20;  alias, 1 drivers
v000002fd05f3f460_0 .net "ISFORMDM", 0 0, v000002fd05f3e880_0;  1 drivers
v000002fd05f3eb00_0 .net "MUX1OUT", 7 0, L_000002fd05f9d8e0;  1 drivers
v000002fd05f434f0_0 .net "MUX1SELECT", 0 0, v000002fd05f3ed80_0;  1 drivers
v000002fd05f448f0_0 .net "MUX2OUT", 7 0, L_000002fd05f9ece0;  1 drivers
v000002fd05f44210_0 .net "MUX2SELECT", 0 0, v000002fd05f3f500_0;  1 drivers
v000002fd05f44ad0_0 .net "MUX3OUT", 7 0, L_000002fd05f9ec40;  1 drivers
v000002fd05f43950_0 .net "NEXTPCMUXSELECT", 0 0, v000002fd05f3ef60_0;  1 drivers
v000002fd05f44850_0 .net "OPCODE", 7 0, L_000002fd05f9d480;  1 drivers
v000002fd05f439f0_0 .net "PC", 31 0, v000002fd05ed76a0_0;  alias, 1 drivers
v000002fd05f44710_0 .net "RD", 7 0, L_000002fd05f9d0c0;  1 drivers
v000002fd05f44c10_0 .net "READFROMDM", 0 0, v000002fd05f3f960_0;  1 drivers
v000002fd05f43590_0 .net "READREG1", 2 0, L_000002fd05f9e240;  1 drivers
v000002fd05f43a90_0 .net "READREG2", 2 0, L_000002fd05f9e060;  1 drivers
v000002fd05f436d0_0 .net "REGOUT1", 7 0, v000002fd05f3f0a0_0;  1 drivers
v000002fd05f43db0_0 .net "REGOUT2", 7 0, v000002fd05f3ec40_0;  1 drivers
v000002fd05f43e50_0 .net "REGOUT2_2SCOMP", 7 0, v000002fd05f3f8c0_0;  1 drivers
v000002fd05f43ef0_0 .net "RESET", 0 0, v000002fd05f44350_0;  1 drivers
v000002fd05f44170_0 .net "RS_IMM", 7 0, L_000002fd05f9e2e0;  1 drivers
v000002fd05f43810_0 .net "RT", 7 0, L_000002fd05f9e880;  1 drivers
v000002fd05f43770_0 .net "WRITEENABLE", 0 0, v000002fd05f3ee20_0;  1 drivers
v000002fd05f44cb0_0 .net "WRITEREG", 2 0, L_000002fd05f9e380;  1 drivers
v000002fd05f440d0_0 .net "WRITETODM", 0 0, v000002fd05f3fa00_0;  1 drivers
v000002fd05f43b30_0 .net "ZERO", 0 0, v000002fd05ebf190_0;  1 drivers
L_000002fd05f9d480 .part L_000002fd05f9df20, 24, 8;
L_000002fd05f9d0c0 .part L_000002fd05f9df20, 16, 8;
L_000002fd05f9e880 .part L_000002fd05f9df20, 8, 8;
L_000002fd05f9e2e0 .part L_000002fd05f9df20, 0, 8;
L_000002fd05f9e240 .part L_000002fd05f9e880, 0, 3;
L_000002fd05f9e060 .part L_000002fd05f9e2e0, 0, 3;
L_000002fd05f9e380 .part L_000002fd05f9d0c0, 0, 3;
L_000002fd05f9d8e0 .functor MUXZ 8, v000002fd05f3ec40_0, v000002fd05f3f8c0_0, v000002fd05f3ed80_0, C4<>;
L_000002fd05f9ece0 .functor MUXZ 8, L_000002fd05f9e2e0, L_000002fd05f9d8e0, v000002fd05f3f500_0, C4<>;
L_000002fd05f9ec40 .functor MUXZ 8, v000002fd05ed5ee0_0, v000002fd05f3fbe0_0, v000002fd05f3e880_0, C4<>;
S_000002fd05e67130 .scope module, "addpc" "pcadder" 3 30, 4 1 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 8 "RD_OFFSET";
    .port_info 4 /INPUT 1 "BRANCH";
    .port_info 5 /INPUT 1 "JUMP";
    .port_info 6 /INPUT 1 "ZERO";
    .port_info 7 /INPUT 1 "CLKPAUSE";
    .port_info 8 /INPUT 1 "BUSYWAIT";
L_000002fd05ebe070 .functor AND 1, v000002fd05f3f1e0_0, v000002fd05ebf190_0, C4<1>, C4<1>;
v000002fd05ed6e80_0 .net "BEQADDRESS", 31 0, L_000002fd05f9e7e0;  1 drivers
v000002fd05ed7920_0 .net "BEQSELECT", 0 0, L_000002fd05ebe070;  1 drivers
v000002fd05ed68e0_0 .net "BRANCH", 0 0, v000002fd05f3f1e0_0;  alias, 1 drivers
v000002fd05ed7b00_0 .net "BUSYWAIT", 0 0, v000002fd05f3f6e0_0;  alias, 1 drivers
v000002fd05ed6a20_0 .net "CLK", 0 0, v000002fd05f447b0_0;  alias, 1 drivers
v000002fd05ed6ac0_0 .net "CLKPAUSE", 0 0, v000002fd05f3ff00_0;  alias, 1 drivers
v000002fd05ed6480_0 .net "JUMP", 0 0, v000002fd05f3ef60_0;  alias, 1 drivers
v000002fd05ed6b60_0 .net "NEXTPC", 31 0, L_000002fd05f9dfc0;  1 drivers
v000002fd05ed76a0_0 .var "PC", 31 0;
v000002fd05ed6fc0_0 .var "PCPLUS4", 31 0;
v000002fd05ed7060_0 .net/s "RD_OFFSET", 7 0, L_000002fd05f9d0c0;  alias, 1 drivers
v000002fd05ed6f20_0 .net "RESET", 0 0, v000002fd05f44350_0;  alias, 1 drivers
v000002fd05ed7740_0 .net/s "SHIFTLEFTADDRESS", 31 0, L_000002fd05f9ef60;  1 drivers
v000002fd05ed7380_0 .var/s "SIGNEXTNDVALUE", 31 0;
v000002fd05ed7880_0 .net "ZERO", 0 0, v000002fd05ebf190_0;  alias, 1 drivers
v000002fd05ed77e0_0 .net *"_ivl_0", 31 0, L_000002fd05f9eb00;  1 drivers
v000002fd05ed6340_0 .net *"_ivl_2", 29 0, L_000002fd05f9d980;  1 drivers
L_000002fd05f45130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002fd05ed7100_0 .net *"_ivl_4", 1 0, L_000002fd05f45130;  1 drivers
E_000002fd05ecbab0 .event posedge, v000002fd05ed6a20_0;
E_000002fd05ecbd30 .event anyedge, v000002fd05ed76a0_0;
E_000002fd05ecb130 .event anyedge, v000002fd05ed7060_0;
L_000002fd05f9d980 .part v000002fd05ed7380_0, 0, 30;
L_000002fd05f9eb00 .concat [ 2 30 0 0], L_000002fd05f45130, L_000002fd05f9d980;
L_000002fd05f9ef60 .delay 32 (2,2,2) L_000002fd05f9ef60/d;
L_000002fd05f9ef60/d .arith/sum 32, v000002fd05ed6fc0_0, L_000002fd05f9eb00;
L_000002fd05f9e7e0 .functor MUXZ 32, v000002fd05ed6fc0_0, L_000002fd05f9ef60, L_000002fd05ebe070, C4<>;
L_000002fd05f9dfc0 .functor MUXZ 32, L_000002fd05f9e7e0, L_000002fd05f9ef60, v000002fd05f3ef60_0, C4<>;
S_000002fd05e68570 .scope module, "alu_cpu" "alu" 3 68, 5 74 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000002fd05ed65c0_0 .net/s "DATA1", 7 0, v000002fd05f3f0a0_0;  alias, 1 drivers
v000002fd05ed67a0_0 .net/s "DATA2", 7 0, L_000002fd05f9ece0;  alias, 1 drivers
v000002fd05ed6660_0 .net/s "RESULT", 7 0, v000002fd05ed5ee0_0;  alias, 1 drivers
v000002fd05ed7560_0 .net "SELECT", 2 0, v000002fd05f3fe60_0;  alias, 1 drivers
v000002fd05ebf190_0 .var "ZERO", 0 0;
v000002fd05ebfd70_0 .net "tempResult1", 7 0, v000002fd05ed5f80_0;  1 drivers
v000002fd05ebf230_0 .net "tempResult2", 7 0, v000002fd05ed71a0_0;  1 drivers
v000002fd05ebf5f0_0 .net "tempResult3", 7 0, v000002fd05ed72e0_0;  1 drivers
v000002fd05ebf690_0 .net "tempResult4", 7 0, v000002fd05ed74c0_0;  1 drivers
E_000002fd05ecb2b0 .event anyedge, v000002fd05ed5ee0_0;
S_000002fd05e68700 .scope module, "addVal" "addFunct" 5 81, 5 16 0, S_000002fd05e68570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000002fd05ed7420_0 .net/s "DATA1", 7 0, v000002fd05f3f0a0_0;  alias, 1 drivers
v000002fd05ed7c40_0 .net/s "DATA2", 7 0, L_000002fd05f9ece0;  alias, 1 drivers
v000002fd05ed71a0_0 .var/s "tempResult", 7 0;
E_000002fd05ecbaf0 .event anyedge, v000002fd05ed7c40_0, v000002fd05ed7420_0;
S_000002fd05e329c0 .scope module, "andVal" "andFunct" 5 82, 5 25 0, S_000002fd05e68570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000002fd05ed6de0_0 .net/s "DATA1", 7 0, v000002fd05f3f0a0_0;  alias, 1 drivers
v000002fd05ed7240_0 .net/s "DATA2", 7 0, L_000002fd05f9ece0;  alias, 1 drivers
v000002fd05ed72e0_0 .var/s "tempResult", 7 0;
S_000002fd05e32b50 .scope module, "forwardVal" "forwardFunct" 5 80, 5 4 0, S_000002fd05e68570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "tempResult";
v000002fd05ed7ce0_0 .net/s "DATA2", 7 0, L_000002fd05f9ece0;  alias, 1 drivers
v000002fd05ed5f80_0 .var/s "tempResult", 7 0;
E_000002fd05ecca70 .event anyedge, v000002fd05ed7c40_0;
S_000002fd05e80200 .scope module, "mux" "multiplexer" 5 84, 5 47 0, S_000002fd05e68570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "tempResult1";
    .port_info 1 /INPUT 8 "tempResult2";
    .port_info 2 /INPUT 8 "tempResult3";
    .port_info 3 /INPUT 8 "tempResult4";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v000002fd05ed5ee0_0 .var/s "RESULT", 7 0;
v000002fd05ed7d80_0 .net "SELECT", 2 0, v000002fd05f3fe60_0;  alias, 1 drivers
v000002fd05ed6020_0 .net/s "tempResult1", 7 0, v000002fd05ed5f80_0;  alias, 1 drivers
v000002fd05ed60c0_0 .net/s "tempResult2", 7 0, v000002fd05ed71a0_0;  alias, 1 drivers
v000002fd05ed6200_0 .net/s "tempResult3", 7 0, v000002fd05ed72e0_0;  alias, 1 drivers
v000002fd05ed6520_0 .net/s "tempResult4", 7 0, v000002fd05ed74c0_0;  alias, 1 drivers
E_000002fd05ecc3b0/0 .event anyedge, v000002fd05ed7d80_0, v000002fd05ed6520_0, v000002fd05ed72e0_0, v000002fd05ed71a0_0;
E_000002fd05ecc3b0/1 .event anyedge, v000002fd05ed5f80_0;
E_000002fd05ecc3b0 .event/or E_000002fd05ecc3b0/0, E_000002fd05ecc3b0/1;
S_000002fd05e80390 .scope module, "orVal" "orFunct" 5 83, 5 35 0, S_000002fd05e68570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000002fd05ed6160_0 .net/s "DATA1", 7 0, v000002fd05f3f0a0_0;  alias, 1 drivers
v000002fd05ed62a0_0 .net/s "DATA2", 7 0, L_000002fd05f9ece0;  alias, 1 drivers
v000002fd05ed74c0_0 .var/s "tempResult", 7 0;
S_000002fd05eaffb0 .scope module, "complement" "twoScomp" 3 56, 3 238 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "REGOUT2_2SCOMP";
    .port_info 1 /INPUT 8 "REGOUT2";
v000002fd05f3ece0_0 .net "REGOUT2", 7 0, v000002fd05f3ec40_0;  alias, 1 drivers
v000002fd05f3f8c0_0 .var/s "REGOUT2_2SCOMP", 7 0;
E_000002fd05ecc470 .event anyedge, v000002fd05f3ece0_0;
S_000002fd05eb0140 .scope module, "cpu_control" "control_unit" 3 37, 3 75 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /INPUT 1 "BUSYWAIT";
    .port_info 2 /OUTPUT 3 "ALUOP";
    .port_info 3 /OUTPUT 1 "MUX1SELECT";
    .port_info 4 /OUTPUT 1 "MUX2SELECT";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 1 "BRANCHMUXSELECT";
    .port_info 7 /OUTPUT 1 "NEXTPCMUXSELECT";
    .port_info 8 /OUTPUT 1 "READFROMDM";
    .port_info 9 /OUTPUT 1 "WRITETODM";
    .port_info 10 /OUTPUT 1 "CLKPAUSE";
    .port_info 11 /OUTPUT 1 "ISFORMDM";
v000002fd05f3fe60_0 .var "ALUOP", 2 0;
v000002fd05f3f1e0_0 .var "BRANCHMUXSELECT", 0 0;
v000002fd05f3fb40_0 .net "BUSYWAIT", 0 0, v000002fd05f3f6e0_0;  alias, 1 drivers
v000002fd05f3ff00_0 .var "CLKPAUSE", 0 0;
v000002fd05f3e880_0 .var "ISFORMDM", 0 0;
v000002fd05f3ed80_0 .var "MUX1SELECT", 0 0;
v000002fd05f3f500_0 .var "MUX2SELECT", 0 0;
v000002fd05f3ef60_0 .var "NEXTPCMUXSELECT", 0 0;
v000002fd05f3e2e0_0 .net "OPCODE", 7 0, L_000002fd05f9d480;  alias, 1 drivers
v000002fd05f3f960_0 .var "READFROMDM", 0 0;
v000002fd05f3ee20_0 .var "WRITEENABLE", 0 0;
v000002fd05f3fa00_0 .var "WRITETODM", 0 0;
E_000002fd05ecc0b0 .event anyedge, v000002fd05f3e2e0_0;
E_000002fd05ecc4b0 .event anyedge, v000002fd05ed7b00_0;
S_000002fd05e8fb30 .scope module, "dm" "data_memory" 3 69, 6 12 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000002fd05f3eec0_0 .var *"_ivl_4", 7 0; Local signal
v000002fd05f3f000_0 .var *"_ivl_5", 7 0; Local signal
v000002fd05f3e6a0_0 .net "address", 7 0, v000002fd05ed5ee0_0;  alias, 1 drivers
v000002fd05f3f6e0_0 .var "busywait", 0 0;
v000002fd05f3f780_0 .net "clock", 0 0, v000002fd05f447b0_0;  alias, 1 drivers
v000002fd05f3e740_0 .var/i "i", 31 0;
v000002fd05f3faa0 .array "memory_array", 0 255, 7 0;
v000002fd05f3e240_0 .net "read", 0 0, v000002fd05f3f960_0;  alias, 1 drivers
v000002fd05f3e9c0_0 .var "readaccess", 0 0;
v000002fd05f3fbe0_0 .var "readdata", 7 0;
v000002fd05f3f5a0_0 .net "reset", 0 0, v000002fd05f44350_0;  alias, 1 drivers
v000002fd05f3ea60_0 .net "write", 0 0, v000002fd05f3fa00_0;  alias, 1 drivers
v000002fd05f3fc80_0 .var "writeaccess", 0 0;
v000002fd05f3e7e0_0 .net "writedata", 7 0, v000002fd05f3f0a0_0;  alias, 1 drivers
E_000002fd05eccaf0 .event posedge, v000002fd05ed6f20_0;
E_000002fd05ecda30 .event anyedge, v000002fd05ed5ee0_0, v000002fd05f3fa00_0, v000002fd05f3f960_0;
S_000002fd05e8fcc0 .scope module, "reg_8x8" "reg_file" 3 51, 7 1 0, S_000002fd05e66fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDR";
    .port_info 4 /INPUT 3 "OUT1ADD";
    .port_info 5 /INPUT 3 "OUT2ADD";
    .port_info 6 /INPUT 1 "WRITEEN";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000002fd05f3f640_0 .net "CLK", 0 0, v000002fd05f447b0_0;  alias, 1 drivers
v000002fd05f3f820_0 .net "IN", 7 0, L_000002fd05f9ec40;  alias, 1 drivers
v000002fd05f3fd20_0 .net "INADDR", 2 0, L_000002fd05f9e380;  alias, 1 drivers
v000002fd05f3f0a0_0 .var "OUT1", 7 0;
v000002fd05f3fdc0_0 .net "OUT1ADD", 2 0, L_000002fd05f9e240;  alias, 1 drivers
v000002fd05f3ec40_0 .var "OUT2", 7 0;
v000002fd05f3e060_0 .net "OUT2ADD", 2 0, L_000002fd05f9e060;  alias, 1 drivers
v000002fd05f3e420_0 .net "RESET", 0 0, v000002fd05f44350_0;  alias, 1 drivers
v000002fd05f3e100_0 .net "WRITEEN", 0 0, v000002fd05f3ee20_0;  alias, 1 drivers
v000002fd05f3e4c0_0 .var/i "k", 31 0;
v000002fd05f3e1a0 .array "regArr", 0 7, 7 0;
v000002fd05f3e1a0_0 .array/port v000002fd05f3e1a0, 0;
v000002fd05f3e1a0_1 .array/port v000002fd05f3e1a0, 1;
v000002fd05f3e1a0_2 .array/port v000002fd05f3e1a0, 2;
E_000002fd05ecd2f0/0 .event anyedge, v000002fd05f3fdc0_0, v000002fd05f3e1a0_0, v000002fd05f3e1a0_1, v000002fd05f3e1a0_2;
v000002fd05f3e1a0_3 .array/port v000002fd05f3e1a0, 3;
v000002fd05f3e1a0_4 .array/port v000002fd05f3e1a0, 4;
v000002fd05f3e1a0_5 .array/port v000002fd05f3e1a0, 5;
v000002fd05f3e1a0_6 .array/port v000002fd05f3e1a0, 6;
E_000002fd05ecd2f0/1 .event anyedge, v000002fd05f3e1a0_3, v000002fd05f3e1a0_4, v000002fd05f3e1a0_5, v000002fd05f3e1a0_6;
v000002fd05f3e1a0_7 .array/port v000002fd05f3e1a0, 7;
E_000002fd05ecd2f0/2 .event anyedge, v000002fd05f3e1a0_7, v000002fd05f3e060_0;
E_000002fd05ecd2f0 .event/or E_000002fd05ecd2f0/0, E_000002fd05ecd2f0/1, E_000002fd05ecd2f0/2;
S_000002fd05ed9210 .scope module, "jumpAlu" "jumpAlu" 3 276;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCPLUS4";
    .port_info 1 /INPUT 32 "SIGN_EXTEND_VALUE";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v000002fd05f44490_0 .var "JUMPADDRESS", 31 0;
o000002fd05edffe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002fd05f44530_0 .net "PCPLUS4", 31 0, o000002fd05edffe8;  0 drivers
o000002fd05ee0018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002fd05f445d0_0 .net "SIGN_EXTEND_VALUE", 31 0, o000002fd05ee0018;  0 drivers
E_000002fd05ecdbb0 .event anyedge, v000002fd05f445d0_0;
S_000002fd05e75a40 .scope module, "shiftLeft" "shiftLeft" 3 267;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input32bit";
    .port_info 1 /OUTPUT 32 "leftshiftoutput";
o000002fd05ee00d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002fd05f44670_0 .net "input32bit", 31 0, o000002fd05ee00d8;  0 drivers
v000002fd05f44990_0 .var "leftshiftoutput", 31 0;
E_000002fd05ecd9b0 .event anyedge, v000002fd05f44670_0;
S_000002fd05e75bd0 .scope module, "signExtend" "signExtend" 3 250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input8bit";
    .port_info 1 /OUTPUT 32 "output32bit";
o000002fd05ee0198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002fd05f44a30_0 .net "input8bit", 7 0, o000002fd05ee0198;  0 drivers
v000002fd05f44b70_0 .var "output32bit", 31 0;
E_000002fd05ecd7f0 .event anyedge, v000002fd05f44a30_0;
    .scope S_000002fd05e67130;
T_0 ;
    %wait E_000002fd05ecb130;
    %load/vec4 v000002fd05ed7060_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002fd05ed7060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002fd05ed7380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002fd05ed7060_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v000002fd05ed7060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002fd05ed7380_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002fd05e67130;
T_1 ;
    %wait E_000002fd05ecbd30;
    %delay 1, 0;
    %load/vec4 v000002fd05ed76a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002fd05ed6fc0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002fd05e67130;
T_2 ;
    %wait E_000002fd05ecbab0;
    %load/vec4 v000002fd05ed6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002fd05ed76a0_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002fd05ed7b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002fd05ed6b60_0;
    %assign/vec4 v000002fd05ed76a0_0, 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002fd05eb0140;
T_3 ;
    %wait E_000002fd05ecc4b0;
    %load/vec4 v000002fd05f3fb40_0;
    %assign/vec4 v000002fd05f3ff00_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002fd05eb0140;
T_4 ;
    %wait E_000002fd05ecc0b0;
    %load/vec4 v000002fd05f3e2e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002fd05f3fe60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ed80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f500_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3ee20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f1e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3ef60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3f960_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002fd05f3fa00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002fd05f3e880_0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002fd05e8fcc0;
T_5 ;
    %wait E_000002fd05ecd2f0;
    %load/vec4 v000002fd05f3fdc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002fd05f3e1a0, 4;
    %assign/vec4 v000002fd05f3f0a0_0, 2;
    %load/vec4 v000002fd05f3e060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002fd05f3e1a0, 4;
    %assign/vec4 v000002fd05f3ec40_0, 2;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002fd05e8fcc0;
T_6 ;
    %wait E_000002fd05ecbab0;
    %load/vec4 v000002fd05f3e100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %load/vec4 v000002fd05f3f820_0;
    %load/vec4 v000002fd05f3fd20_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002fd05f3e1a0, 4, 0;
T_6.0 ;
    %load/vec4 v000002fd05f3e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002fd05f3e4c0_0, 0, 32;
T_6.4 ;
    %load/vec4 v000002fd05f3e4c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002fd05f3e4c0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002fd05f3e1a0, 0, 4;
    %load/vec4 v000002fd05f3e4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002fd05f3e4c0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002fd05eaffb0;
T_7 ;
    %wait E_000002fd05ecc470;
    %delay 1, 0;
    %load/vec4 v000002fd05f3ece0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000002fd05f3f8c0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002fd05e32b50;
T_8 ;
    %wait E_000002fd05ecca70;
    %delay 1, 0;
    %load/vec4 v000002fd05ed7ce0_0;
    %store/vec4 v000002fd05ed5f80_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002fd05e68700;
T_9 ;
    %wait E_000002fd05ecbaf0;
    %delay 2, 0;
    %load/vec4 v000002fd05ed7420_0;
    %load/vec4 v000002fd05ed7c40_0;
    %add;
    %store/vec4 v000002fd05ed71a0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002fd05e329c0;
T_10 ;
    %wait E_000002fd05ecbaf0;
    %delay 1, 0;
    %load/vec4 v000002fd05ed6de0_0;
    %load/vec4 v000002fd05ed7240_0;
    %and;
    %store/vec4 v000002fd05ed72e0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002fd05e80390;
T_11 ;
    %wait E_000002fd05ecbaf0;
    %delay 1, 0;
    %load/vec4 v000002fd05ed6160_0;
    %load/vec4 v000002fd05ed62a0_0;
    %or;
    %store/vec4 v000002fd05ed74c0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002fd05e80200;
T_12 ;
    %wait E_000002fd05ecc3b0;
    %load/vec4 v000002fd05ed7d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002fd05ed5ee0_0, 0, 8;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v000002fd05ed6020_0;
    %store/vec4 v000002fd05ed5ee0_0, 0, 8;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v000002fd05ed60c0_0;
    %store/vec4 v000002fd05ed5ee0_0, 0, 8;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v000002fd05ed6200_0;
    %store/vec4 v000002fd05ed5ee0_0, 0, 8;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000002fd05ed6520_0;
    %store/vec4 v000002fd05ed5ee0_0, 0, 8;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002fd05e68570;
T_13 ;
    %wait E_000002fd05ecb2b0;
    %load/vec4 v000002fd05ed6660_0;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v000002fd05ebf190_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002fd05e8fb30;
T_14 ;
    %wait E_000002fd05ecda30;
    %load/vec4 v000002fd05f3e240_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v000002fd05f3ea60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/s 1;
    %store/vec4 v000002fd05f3f6e0_0, 0, 1;
    %load/vec4 v000002fd05f3e240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v000002fd05f3ea60_0;
    %nor/r;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0 T_14.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.4, 8;
T_14.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.4, 8;
 ; End of false expr.
    %blend;
T_14.4;
    %pad/s 1;
    %store/vec4 v000002fd05f3e9c0_0, 0, 1;
    %load/vec4 v000002fd05f3e240_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v000002fd05f3ea60_0;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %pad/s 1;
    %store/vec4 v000002fd05f3fc80_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002fd05e8fb30;
T_15 ;
    %wait E_000002fd05ecbab0;
    %load/vec4 v000002fd05f3e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002fd05f3e6a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002fd05f3faa0, 4;
    %store/vec4 v000002fd05f3eec0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002fd05f3eec0_0;
    %store/vec4 v000002fd05f3fbe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3f6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3e9c0_0, 0, 1;
T_15.0 ;
    %load/vec4 v000002fd05f3fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002fd05f3e7e0_0;
    %store/vec4 v000002fd05f3f000_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002fd05f3f000_0;
    %load/vec4 v000002fd05f3e6a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002fd05f3faa0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3f6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3fc80_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002fd05e8fb30;
T_16 ;
    %wait E_000002fd05eccaf0;
    %load/vec4 v000002fd05f3f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002fd05f3e740_0, 0, 32;
T_16.2 ;
    %load/vec4 v000002fd05f3e740_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002fd05f3e740_0;
    %store/vec4a v000002fd05f3faa0, 4, 0;
    %load/vec4 v000002fd05f3e740_0;
    %addi 1, 0, 32;
    %store/vec4 v000002fd05f3e740_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3f6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f3fc80_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002fd05ed8eb0;
T_17 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v000002fd05f44f30 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000002fd05ed8eb0;
T_18 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002fd05ed8eb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002fd05f43090_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002fd05f43090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002fd05f3e1a0, v000002fd05f43090_0 > {0 0 0};
    %load/vec4 v000002fd05f43090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002fd05f43090_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002fd05f43090_0, 0, 32;
T_18.2 ;
    %load/vec4 v000002fd05f43090_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002fd05f3faa0, v000002fd05f43090_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002fd05f43090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002fd05f43090_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f447b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f44350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002fd05f44350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002fd05f44350_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002fd05ed8eb0;
T_19 ;
    %delay 4, 0;
    %load/vec4 v000002fd05f447b0_0;
    %inv;
    %store/vec4 v000002fd05f447b0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000002fd05ed9210;
T_20 ;
    %wait E_000002fd05ecdbb0;
    %load/vec4 v000002fd05f44530_0;
    %load/vec4 v000002fd05f445d0_0;
    %add;
    %assign/vec4 v000002fd05f44490_0, 2;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002fd05e75a40;
T_21 ;
    %wait E_000002fd05ecd9b0;
    %load/vec4 v000002fd05f44670_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002fd05f44990_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002fd05e75bd0;
T_22 ;
    %wait E_000002fd05ecd7f0;
    %load/vec4 v000002fd05f44a30_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002fd05f44a30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002fd05f44b70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002fd05f44a30_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v000002fd05f44a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002fd05f44b70_0, 0, 32;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./pcadder.v";
    "./alu.v";
    "./dataMemory.v";
    "./registerFile.v";
