// Seed: 928868893
module module_0 (
    output id_0,
    input id_1
    , id_6,
    output logic id_2,
    input logic id_3#(.id_7(1)),
    input logic id_4,
    input id_5
);
  if (id_5) begin
    assign id_2 = 1;
  end else assign id_0 = id_7;
endmodule
