{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449282693808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449282693809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:31:33 2015 " "Processing started: Fri Dec 04 21:31:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449282693809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449282693809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449282693809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449282694395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695230 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695237 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "../Lab3/g10_7_segment_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_7_seg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_seg_test-behaviour " "Found design unit 1: g10_7_seg_test-behaviour" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695243 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_seg_test " "Found entity 1: g10_7_seg_test" {  } { { "../Lab3/g10_7_seg_test.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_7_seg_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder-implementation " "Found design unit 1: g10_score_encoder-implementation" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695249 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder " "Found entity 1: g10_score_encoder" {  } { { "../Lab3/g10_score_encoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num_matches-a " "Found design unit 1: g10_num_matches-a" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695255 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num_matches " "Found entity 1: g10_num_matches" {  } { { "../Lab3/g10_num_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_minimum3-a " "Found design unit 1: g10_minimum3-a" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695262 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_minimum3 " "Found entity 1: g10_minimum3" {  } { { "../Lab3/g10_minimum3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_minimum3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695269 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "../Lab3/g10_mastermind_score.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695275 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "../Lab3/g10_comp3.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_color_matches-implementation " "Found design unit 1: g10_color_matches-implementation" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695282 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_color_matches " "Found entity 1: g10_color_matches" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num1s-Implementation " "Found design unit 1: g10_num1s-Implementation" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695288 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num1s " "Found entity 1: g10_num1s" {  } { { "../Lab3/g10_num1s.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab3/g10_comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab3/g10_comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp6-bdf_type " "Found design unit 1: g10_comp6-bdf_type" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695294 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp6 " "Found entity 1: g10_comp6" {  } { { "../Lab3/g10_comp6.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_comp6.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12bit-behavior " "Found design unit 1: register_12bit-behavior" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695300 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12bit " "Found entity 1: register_12bit" {  } { { "../Lab4/register_12bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695307 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "../Lab4/register_4bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695313 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "../Lab4/register_3bit.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_datapath-behavior " "Found design unit 1: g10_mastermind_datapath-behavior" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695321 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_datapath " "Found entity 1: g10_mastermind_datapath" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_controller-behavior " "Found design unit 1: g10_mastermind_controller-behavior" {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695329 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_controller " "Found entity 1: g10_mastermind_controller" {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benjamin/desktop/dsd/lab4/g10_comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benjamin/desktop/dsd/lab4/g10_comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695342 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "../Lab4/g10_comp4.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randompatterngenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randompatterngenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomPatternGenerator-behavior " "Found design unit 1: RandomPatternGenerator-behavior" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695355 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomPatternGenerator " "Found entity 1: RandomPatternGenerator" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastermind.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTERMIND-behavior " "Found design unit 1: MASTERMIND-behavior" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695369 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTERMIND " "Found entity 1: MASTERMIND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_table-behavior " "Found design unit 1: counter_table-behavior" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695381 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_table " "Found entity 1: counter_table" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_ledi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file switch_ledi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_rptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_rptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_rptest-behaviour " "Found design unit 1: g10_rptest-behaviour" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695405 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_rptest " "Found entity 1: g10_rptest" {  } { { "g10_rptest.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_rptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_3to4_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_3to4_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_3to4_decoder-behaviour " "Found design unit 1: g10_3to4_decoder-behaviour" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695418 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_3to4_decoder " "Found entity 1: g10_3to4_decoder" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_3to4_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_score_encoder_user_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_score_encoder_user_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder_user_mode-behavior " "Found design unit 1: g10_score_encoder_user_mode-behavior" {  } { { "g10_score_encoder_user_mode.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_score_encoder_user_mode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695431 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder_user_mode " "Found entity 1: g10_score_encoder_user_mode" {  } { { "g10_score_encoder_user_mode.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_score_encoder_user_mode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_display_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_display_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_display_LED-behavior " "Found design unit 1: g10_display_LED-behavior" {  } { { "g10_display_LED.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695443 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_display_LED " "Found entity 1: g10_display_LED" {  } { { "g10_display_LED.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282695443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282695443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MASTERMIND " "Elaborating entity \"MASTERMIND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449282696242 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gg MASTERMIND.vhd(25) " "VHDL Signal Declaration warning at MASTERMIND.vhd(25): used implicit default value for signal \"gg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696245 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grl MASTERMIND.vhd(26) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(26): object \"grl\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282696246 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sol MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"sol\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282696246 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmout MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"tmout\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282696246 "|MASTERMIND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_controller g10_mastermind_controller:gate1 " "Elaborating entity \"g10_mastermind_controller\" for hierarchy \"g10_mastermind_controller:gate1\"" {  } { { "MASTERMIND.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696254 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_SEL g10_mastermind_controller.vhd(12) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(12): used implicit default value for signal \"SR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696258 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P_SEL g10_mastermind_controller.vhd(13) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(13): used implicit default value for signal \"P_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696259 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_SEL g10_mastermind_controller.vhd(14) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(14): used implicit default value for signal \"GR_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696259 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GR_LD g10_mastermind_controller.vhd(15) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(15): used implicit default value for signal \"GR_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696259 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw1_LD g10_mastermind_controller.vhd(26) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(26): used implicit default value for signal \"sw1_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696259 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw2_LD g10_mastermind_controller.vhd(26) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(26): used implicit default value for signal \"sw2_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696260 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw3_LD g10_mastermind_controller.vhd(26) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(26): used implicit default value for signal \"sw3_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696260 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw4_LD g10_mastermind_controller.vhd(26) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(26): used implicit default value for signal \"sw4_LD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696260 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_IN g10_mastermind_controller.vhd(32) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(32): used implicit default value for signal \"TM_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696261 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_EN g10_mastermind_controller.vhd(33) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(33): used implicit default value for signal \"TM_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696261 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_EN g10_mastermind_controller.vhd(34) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(34): used implicit default value for signal \"TC_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696261 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_RST g10_mastermind_controller.vhd(35) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(35): used implicit default value for signal \"TC_RST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696261 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SOLVED g10_mastermind_controller.vhd(36) " "VHDL Signal Declaration warning at g10_mastermind_controller.vhd(36): used implicit default value for signal \"SOLVED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696261 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode g10_mastermind_controller.vhd(57) " "VHDL Process Statement warning at g10_mastermind_controller.vhd(57): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282696262 "|MASTERMIND|g10_mastermind_controller:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_datapath g10_mastermind_datapath:gate2 " "Elaborating entity \"g10_mastermind_datapath\" for hierarchy \"g10_mastermind_datapath:gate2\"" {  } { { "MASTERMIND.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696269 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i g10_mastermind_datapath.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath.vhd(38): used implicit default value for signal \"i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449282696274 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exact g10_mastermind_datapath.vhd(41) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(41): object \"exact\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282696274 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color g10_mastermind_datapath.vhd(41) " "Verilog HDL or VHDL warning at g10_mastermind_datapath.vhd(41): object \"color\" assigned a value but never read" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282696274 "|MASTERMIND|g10_mastermind_datapath:gate2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_score g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1 " "Elaborating entity \"g10_mastermind_score\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num_matches g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1 " "Elaborating entity \"g10_num_matches\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp3 g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1 " "Elaborating entity \"g10_comp3\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_comp3:Gate1\"" {  } { { "../Lab3/g10_num_matches.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num1s g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5 " "Elaborating entity \"g10_num1s\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_num_matches:Gate1\|g10_num1s:Gate5\"" {  } { { "../Lab3/g10_num_matches.vhd" "Gate5" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_num_matches.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_color_matches g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2 " "Elaborating entity \"g10_color_matches\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696434 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449282696434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7jg " "Found entity 1: decode_7jg" {  } { { "db/decode_7jg.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/decode_7jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282696546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282696546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7jg g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated " "Elaborating entity \"decode_7jg\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_minimum3 g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21 " "Elaborating entity \"g10_minimum3\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|g10_minimum3:Gate21\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate21" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate27" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696714 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449282696714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hf " "Found entity 1: add_sub_8hf" {  } { { "db/add_sub_8hf.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_8hf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282696789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282696789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hf g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated " "Elaborating entity \"add_sub_8hf\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "../Lab3/g10_color_matches.vhd" "Gate34" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborated megafunction instantiation \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Instantiated megafunction \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696851 ""}  } { { "../Lab3/g10_color_matches.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_color_matches.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449282696851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r4f " "Found entity 1: add_sub_r4f" {  } { { "db/add_sub_r4f.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/add_sub_r4f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282696961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282696961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r4f g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated " "Elaborating entity \"add_sub_r4f\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3 " "Elaborating entity \"g10_score_encoder\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_mastermind_score:Gate1\|g10_score_encoder:Gate3\"" {  } { { "../Lab3/g10_mastermind_score.vhd" "Gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_mastermind_score.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit g10_mastermind_datapath:gate2\|register_4bit:Gate2 " "Elaborating entity \"register_4bit\" for hierarchy \"g10_mastermind_datapath:gate2\|register_4bit:Gate2\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp4 g10_mastermind_datapath:gate2\|g10_comp4:Gate3 " "Elaborating entity \"g10_comp4\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_comp4:Gate3\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3bit g10_mastermind_datapath:gate2\|register_3bit:Gate8 " "Elaborating entity \"register_3bit\" for hierarchy \"g10_mastermind_datapath:gate2\|register_3bit:Gate8\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "Gate8" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_3to4_decoder g10_mastermind_datapath:gate2\|g10_3to4_decoder:gate12 " "Elaborating entity \"g10_3to4_decoder\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_3to4_decoder:gate12\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "gate12" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282696992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_display_LED g10_mastermind_datapath:gate2\|g10_display_LED:gate16 " "Elaborating entity \"g10_display_LED\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_display_LED:gate16\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "gate16" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rippleout g10_display_LED.vhd(16) " "Verilog HDL or VHDL warning at g10_display_LED.vhd(16): object \"rippleout\" assigned a value but never read" {  } { { "g10_display_LED.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282697003 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RippleBlank_In_state g10_display_LED.vhd(39) " "VHDL Process Statement warning at g10_display_LED.vhd(39): signal \"RippleBlank_In_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_display_LED.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697003 "|MASTERMIND|g10_mastermind_datapath:gate2|g10_display_LED:gate16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_7_segment_decoder g10_mastermind_datapath:gate2\|g10_display_LED:gate16\|g10_7_segment_decoder:gate10 " "Elaborating entity \"g10_7_segment_decoder\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_display_LED:gate16\|g10_7_segment_decoder:gate10\"" {  } { { "g10_display_LED.vhd" "gate10" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/g10_display_LED.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder_user_mode g10_mastermind_datapath:gate2\|g10_score_encoder_user_mode:gate17 " "Elaborating entity \"g10_score_encoder_user_mode\" for hierarchy \"g10_mastermind_datapath:gate2\|g10_score_encoder_user_mode:gate17\"" {  } { { "../Lab4/g10_mastermind_datapath.vhd" "gate17" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_possibility_table g10_possibility_table:gate3 " "Elaborating entity \"g10_possibility_table\" for hierarchy \"g10_possibility_table:gate3\"" {  } { { "MASTERMIND.vhd" "gate3" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(43) " "VHDL Process Statement warning at g10_possibility_table.vhd(43): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697052 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last g10_possibility_table.vhd(95) " "VHDL Process Statement warning at g10_possibility_table.vhd(95): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697052 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(98) " "VHDL Process Statement warning at g10_possibility_table.vhd(98): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3/g10_possibility_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab3/g10_possibility_table.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697052 "|MASTERMIND|g10_possibility_table:gate3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Elaborated megafunction instantiation \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1 " "Instantiated megafunction \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697107 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449282697107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdi1 " "Found entity 1: altsyncram_jdi1" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/altsyncram_jdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449282697186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449282697186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdi1 g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated " "Elaborating entity \"altsyncram_jdi1\" for hierarchy \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPatternGenerator RandomPatternGenerator:gate4 " "Elaborating entity \"RandomPatternGenerator\" for hierarchy \"RandomPatternGenerator:gate4\"" {  } { { "MASTERMIND.vhd" "gate4" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last2 RandomPatternGenerator.vhd(20) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(20): object \"last2\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282697197 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rpld RandomPatternGenerator.vhd(21) " "Verilog HDL or VHDL warning at RandomPatternGenerator.vhd(21): object \"rpld\" assigned a value but never read" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282697197 "|g10_rptest|RandomPatternGenerator:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_table RandomPatternGenerator:gate4\|counter_table:gate1 " "Elaborating entity \"counter_table\" for hierarchy \"RandomPatternGenerator:gate4\|counter_table:gate1\"" {  } { { "RandomPatternGenerator.vhd" "gate1" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_value counter_table.vhd(20) " "Verilog HDL or VHDL warning at counter_table.vhd(20): object \"Q_value\" assigned a value but never read" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449282697201 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(41) " "VHDL Process Statement warning at counter_table.vhd(41): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697201 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last counter_table.vhd(93) " "VHDL Process Statement warning at counter_table.vhd(93): signal \"last\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697201 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int counter_table.vhd(96) " "VHDL Process Statement warning at counter_table.vhd(96): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449282697201 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last counter_table.vhd(26) " "VHDL Process Statement warning at counter_table.vhd(26): inferring latch(es) for signal or variable \"last\", which holds its previous value in one or more paths through the process" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449282697202 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last counter_table.vhd(26) " "Inferred latch for \"last\" at counter_table.vhd(26)" {  } { { "counter_table.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/counter_table.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449282697202 "|MASTERMIND|RandomPatternGenerator:gate4|counter_table:gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12bit RandomPatternGenerator:gate4\|register_12bit:gate2 " "Elaborating entity \"register_12bit\" for hierarchy \"RandomPatternGenerator:gate4\|register_12bit:gate2\"" {  } { { "RandomPatternGenerator.vhd" "gate2" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449282697205 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\] " "Synthesized away node \"g10_possibility_table:gate3\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/db/altsyncram_jdi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282697552 "|MASTERMIND|g10_possibility_table:gate3|altsyncram:TM[0]__1|altsyncram_jdi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449282697552 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449282697552 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomPatternGenerator.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/RandomPatternGenerator.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449282698498 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449282698498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449282699030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449282699396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449282699396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449282699535 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449282699535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449282699535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449282699535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449282699575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:31:39 2015 " "Processing ended: Fri Dec 04 21:31:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449282699575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449282699575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449282699575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449282699575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449282701302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449282701303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:31:40 2015 " "Processing started: Fri Dec 04 21:31:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449282701303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449282701303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449282701304 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449282701566 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1449282701566 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1449282701567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449282701708 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449282701722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449282701760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449282701760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449282701851 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449282701864 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449282702267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449282702267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449282702267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449282702267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449282702272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449282702272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449282702272 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449282702272 ""}
{ "Info" "ISTA_SDC_FOUND" "mastermind.sdc " "Reading SDC File: 'mastermind.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1449282702513 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1449282702526 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449282702527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449282702527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449282702527 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1449282702527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449282702551 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "MASTERMIND.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab5/MASTERMIND.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449282702551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g10_mastermind_controller:gate1\|y_present.a~0  " "Automatically promoted node g10_mastermind_controller:gate1\|y_present.a~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449282702552 ""}  } { { "../Lab4/g10_mastermind_controller.vhd" "" { Text "C:/Users/Benjamin/Desktop/DSD/Lab4/g10_mastermind_controller.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g10_mastermind_controller:gate1|y_present.a~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449282702552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449282702641 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449282702642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449282702642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449282702643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449282702643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449282702644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449282702644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449282702644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449282702645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449282702645 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449282702645 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449282702676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449282703652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449282703802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449282703811 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449282704032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449282704033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449282704120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/Benjamin/Desktop/DSD/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449282704880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449282704880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449282704984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449282704986 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1449282704986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449282704986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449282704998 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449282705003 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[0\] 0 " "Pin \"segment1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[1\] 0 " "Pin \"segment1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[2\] 0 " "Pin \"segment1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[3\] 0 " "Pin \"segment1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[4\] 0 " "Pin \"segment1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[5\] 0 " "Pin \"segment1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[6\] 0 " "Pin \"segment1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[0\] 0 " "Pin \"segment2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[1\] 0 " "Pin \"segment2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[2\] 0 " "Pin \"segment2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[3\] 0 " "Pin \"segment2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[4\] 0 " "Pin \"segment2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[5\] 0 " "Pin \"segment2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[6\] 0 " "Pin \"segment2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[0\] 0 " "Pin \"segment3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[1\] 0 " "Pin \"segment3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[2\] 0 " "Pin \"segment3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[3\] 0 " "Pin \"segment3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[4\] 0 " "Pin \"segment3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[5\] 0 " "Pin \"segment3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment3\[6\] 0 " "Pin \"segment3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[0\] 0 " "Pin \"segment4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[1\] 0 " "Pin \"segment4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[2\] 0 " "Pin \"segment4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[3\] 0 " "Pin \"segment4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[4\] 0 " "Pin \"segment4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[5\] 0 " "Pin \"segment4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment4\[6\] 0 " "Pin \"segment4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449282705014 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449282705014 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449282705177 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449282705198 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449282705349 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449282705608 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449282705685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Benjamin/Desktop/DSD/Lab5/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/Benjamin/Desktop/DSD/Lab5/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449282705794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449282706090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:31:46 2015 " "Processing ended: Fri Dec 04 21:31:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449282706090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449282706090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449282706090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449282706090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449282707217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449282707218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:31:46 2015 " "Processing started: Fri Dec 04 21:31:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449282707218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449282707218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449282707218 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449282708330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449282708367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449282708851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:31:48 2015 " "Processing ended: Fri Dec 04 21:31:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449282708851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449282708851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449282708851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449282708851 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449282709518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449282710243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:31:49 2015 " "Processing started: Fri Dec 04 21:31:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449282710244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449282710244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449282710244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449282710518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449282710700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449282710741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449282710741 ""}
{ "Info" "ISTA_SDC_FOUND" "mastermind.sdc " "Reading SDC File: 'mastermind.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1449282710865 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449282710875 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449282710896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.310 " "Worst-case setup slack is 8.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.310         0.000 clk  " "    8.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282710913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282710923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.064 " "Worst-case recovery slack is 18.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.064         0.000 clk  " "   18.064         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282710931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.672 " "Worst-case removal slack is 1.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672         0.000 clk  " "    1.672         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282710940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.889 " "Worst-case minimum pulse width slack is 8.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 clk  " "    8.889         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282710947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282710947 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449282711036 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449282711039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.677 " "Worst-case setup slack is 15.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.677         0.000 clk  " "   15.677         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282711081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282711092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.105 " "Worst-case recovery slack is 19.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.105         0.000 clk  " "   19.105         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282711099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.766 " "Worst-case removal slack is 0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766         0.000 clk  " "    0.766         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282711107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 clk  " "    9.000         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449282711118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449282711118 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449282711233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449282711270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449282711270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449282711367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:31:51 2015 " "Processing ended: Fri Dec 04 21:31:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449282711367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449282711367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449282711367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449282711367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449282712758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449282712758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:31:52 2015 " "Processing started: Fri Dec 04 21:31:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449282712758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449282712758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449282712758 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab5.vho\", \"lab5_fast.vho lab5_vhd.sdo lab5_vhd_fast.sdo C:/Users/Benjamin/Desktop/DSD/Lab5/simulation/modelsim/ simulation " "Generated files \"lab5.vho\", \"lab5_fast.vho\", \"lab5_vhd.sdo\" and \"lab5_vhd_fast.sdo\" in directory \"C:/Users/Benjamin/Desktop/DSD/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449282713329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449282713390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:31:53 2015 " "Processing ended: Fri Dec 04 21:31:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449282713390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449282713390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449282713390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449282713390 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449282714047 ""}
