/*
 * ASM2464PD Firmware - State and Address Helper Functions
 *
 * Collection of small helper functions for address calculations,
 * state lookups, and data access patterns used throughout the firmware.
 *
 * These functions implement common patterns for:
 * - Computing addresses in various XDATA regions (0x00xx, 0x01xx, 0x04xx, 0x05xx, 0xCExx)
 * - Loading and storing multi-byte values
 * - State machine support (counters, flags, indices)
 *
 * ============================================================================
 * ADDRESS CALCULATION PATTERNS
 * ============================================================================
 *
 * The firmware uses several address regions with computed offsets:
 *
 *   0x00xx region (low XDATA):
 *     - 0x0007: Triple load source
 *     - 0x0059+offset: State array access
 *
 *   0x01xx region (mid XDATA):
 *     - 0x014E+IDATA[0x43]: Indexed state access
 *     - 0x0159+IDATA[0x43]: Indexed state write
 *     - 0x0171+IDATA[0x43]: Related state
 *
 *   0x04xx region (work area):
 *     - 0x0464: G_SYS_STATUS_PRIMARY
 *     - 0x0465: G_SYS_STATUS_SECONDARY
 *     - 0x0474-0x0475: State write targets
 *     - 0x045E: Triple load destination
 *
 *   0x05xx region (buffer/state):
 *     - 0x053D + (G_SYS_STATUS_SECONDARY * 0x14): State table
 *     - 0x05B4 + (index * 0x22): Array access (34-byte entries)
 *     - 0x05A6: G_PCIE_TXN_COUNT_LO
 *
 *   0xCExx region (SCSI/hardware):
 *     - 0xCE40+offset: Register array access
 *
 * ============================================================================
 * IDATA LOCATIONS USED
 * ============================================================================
 *
 *   0x3F: Offset modifier (used with IDATA[0x41])
 *   0x40: Temporary storage (used by multiple functions)
 *   0x41: Index or counter
 *   0x43: Base offset for 0x01xx calculations
 *   0x52: Base offset for 0x00xx calculations
 *
 * ============================================================================
 */

#include "types.h"
#include "sfr.h"
#include "registers.h"
#include "globals.h"

/* External helper functions */
extern uint8_t get_ep_config_indexed(void);
extern void addr_setup_0059(uint8_t offset);
extern void mem_write_via_ptr(uint8_t value);

/* External functions */
extern uint8_t pcie_read_ctrl_b402(void);
extern void pcie_lane_disable_e8a9(uint8_t param);
extern void timer_phy_config_e57d(uint8_t param);
extern void power_config_d630(uint8_t param);
extern void pcie_lane_config(uint8_t lane_mask);

/*
 * state_get_table_entry - Get state table entry pointer
 * Address: 0x15dc-0x15ee (19 bytes)
 *
 * Computes: 0x053D + (XDATA[0x0465] * 0x14)
 * Used to access 20-byte (0x14) state table entries.
 *
 * Original disassembly:
 *   15dc: mov dptr, #0x0465
 *   15df: movx a, @dptr       ; A = G_SYS_STATUS_SECONDARY
 *   15e0: mov 0xf0, #0x14     ; B = 20
 *   15e3: mul ab              ; A = (index * 20) low, B = high
 *   15e4: add a, #0x3d        ; A = A + 0x3D
 *   15e6: mov 0x82, a         ; DPL = A
 *   15e8: clr a
 *   15e9: addc a, #0x05       ; DPH = 0x05 + carry
 *   15eb: mov 0x83, a
 *   15ed: movx a, @dptr       ; read value
 *   15ee: ret
 */
uint8_t state_get_table_entry(void)
{
    uint8_t index = G_SYS_STATUS_SECONDARY;
    uint16_t addr = 0x053D + ((uint16_t)index * 0x14);
    return *(__xdata uint8_t *)addr;
}

/*
 * state_calc_scsi_reg_addr - Calculate address in 0xCE40+ region
 * Address: 0x15ef-0x15f9 (11 bytes)
 *
 * Computes: 0xCE40 + R7
 * Used for accessing SCSI/hardware register array.
 *
 * Original disassembly:
 *   15ef: mov a, #0x40
 *   15f1: add a, r7           ; A = 0x40 + R7
 *   15f2: mov 0x82, a         ; DPL = A
 *   15f4: clr a
 *   15f5: addc a, #0xce       ; DPH = 0xCE + carry
 *   15f7: mov 0x83, a
 *   15f9: ret
 */
__xdata uint8_t *state_calc_scsi_reg_addr(uint8_t offset)
{
    return (__xdata uint8_t *)(0xCE40 + offset);
}

/*
 * state_load_work_area - Load triple from XDATA[0x0007]
 * Address: 0x15fa-0x1601 (8 bytes)
 *
 * Loads 3 bytes from 0x0007 using xdata_load_triple, returns R1.
 *
 * Original disassembly:
 *   15fa: mov dptr, #0x0007
 *   15fd: lcall 0x0ddd        ; xdata_load_triple
 *   1600: mov a, r1
 *   1601: ret
 */
uint8_t state_load_work_area(void)
{
    __xdata uint8_t *ptr = (__xdata uint8_t *)0x0007;
    /* Load 3 bytes, return middle byte (R1 in original) */
    return ptr[1];
}

/*
 * state_calc_difference - Calculate 3 - IDATA[0x40], return ptr to 0xCE40+result
 * Address: 0x1602-0x161a (25 bytes)
 *
 * Computes R7 = 3 - IDATA[0x40], R6 = 0 (16-bit subtraction)
 * Then calculates 0xCE40 + R7 as DPTR.
 *
 * Original disassembly:
 *   1602: clr c
 *   1603: mov a, #0x03
 *   1605: subb a, 0x40        ; A = 3 - IDATA[0x40]
 *   1607: mov r7, a           ; R7 = result
 *   1608: clr a
 *   1609: subb a, #0x00       ; A = 0 - borrow
 *   160b: mov r6, a           ; R6 = sign extension
 *   160c: mov a, #0x40
 *   160e: add a, r7           ; A = 0x40 + R7
 *   160f: mov 0x82, a         ; DPL
 *   1611: mov a, #0xce
 *   1613: addc a, r6          ; DPH = 0xCE + R6 + carry
 *   1615: mov 0x83, a
 *   1617: movx a, @dptr       ; read value
 *   1618: mov r7, a           ; return in R7
 *   1619: inc dptr
 *   161a: ret
 */
uint8_t state_calc_difference(void)
{
    int8_t diff = 3 - *(__idata uint8_t *)0x40;
    uint16_t addr = 0xCE40 + (uint8_t)diff;
    return *(__xdata uint8_t *)addr;
}

/*
 * state_store_and_calc_addr - Store to DPTR, calculate 0x04xx address
 * Address: 0x1659-0x1667 (15 bytes)
 *
 * Writes A to @DPTR (assumed pre-set), then calculates:
 * DPTR = 0x0400 + XDATA[0x0464] + 0x4E
 *
 * Original disassembly:
 *   1659: movx @dptr, a       ; store A to caller's DPTR
 *   165a: mov dptr, #0x0464
 *   165d: movx a, @dptr       ; A = G_SYS_STATUS_PRIMARY
 *   165e: add a, #0x4e        ; A = A + 0x4E
 *   1660: mov 0x82, a         ; DPL
 *   1662: clr a
 *   1663: addc a, #0x04       ; DPH = 0x04 + carry
 *   1665: mov 0x83, a
 *   1667: ret
 */
__xdata uint8_t *state_calc_addr_044e(void)
{
    uint8_t val = G_SYS_STATUS_PRIMARY;
    return (__xdata uint8_t *)(0x0400 + val + 0x4E);
}

/*
 * state_write_0474_and_calc - Write IDATA[0x41] to 0x0474, calculate offset
 * Address: 0x1586-0x15ab (38 bytes)
 *
 * Stores IDATA[0x41] to 0x0474, then calculates:
 * (IDATA[0x41] + IDATA[0x3F]) & 0x1F -> 0x0475
 * Then calculates: 0x0000 + 0x59 + IDATA[0x43] as DPTR
 * Then writes IDATA[0x41] to DPTR
 * Finally calculates: 0x014E + IDATA[0x43] as DPTR
 *
 * Original disassembly:
 *   1586: mov dptr, #0x0474
 *   1589: mov a, 0x41         ; A = IDATA[0x41]
 *   158b: movx @dptr, a       ; [0x0474] = A
 *   158c: add a, 0x3f         ; A = A + IDATA[0x3F]
 *   158e: anl a, #0x1f        ; A = A & 0x1F
 *   1590: inc dptr            ; DPTR = 0x0475
 *   1591: movx @dptr, a       ; [0x0475] = A
 *   1592: mov a, #0x59
 *   1594: add a, 0x43         ; A = 0x59 + IDATA[0x43]
 *   1596: mov 0x82, a         ; DPL
 *   1598: clr a
 *   1599: addc a, #0x00       ; DPH = carry
 *   159b: mov 0x83, a
 *   159d: mov a, 0x41         ; A = IDATA[0x41]
 *   159f: movx @dptr, a       ; write to 0x00xx
 *   15a0: mov a, #0x4e
 *   15a2: add a, 0x43         ; A = 0x4E + IDATA[0x43]
 *   15a4: mov 0x82, a
 *   15a6: clr a
 *   15a7: addc a, #0x01       ; DPH = 0x01 + carry
 *   15a9: mov 0x83, a
 *   15ab: ret
 */
void state_write_0474_and_calc(void)
{
    uint8_t val_41 = *(__idata uint8_t *)0x41;
    uint8_t val_3f = *(__idata uint8_t *)0x3F;
    uint8_t val_43 = *(__idata uint8_t *)0x43;
    uint8_t masked;
    __xdata uint8_t *ptr;

    /* Write to state helper storage */
    G_STATE_HELPER_41 = val_41;

    /* Calculate masked value and write to state helper 42 */
    masked = (val_41 + val_3f) & 0x1F;
    G_STATE_HELPER_42 = masked;

    /* Write val_41 to 0x0059 + IDATA[0x43] */
    ptr = (__xdata uint8_t *)(0x0059 + val_43);
    *ptr = val_41;

    /* Final DPTR would be 0x014E + IDATA[0x43] for caller's use */
}

/*
 * state_calc_addr_0171 - Calculate address 0x0171 + IDATA[0x43]
 * Address: 0x15b6-0x15c2 (13 bytes)
 *
 * Writes A to DPTR (pre-set), then calculates 0x0171 + IDATA[0x43].
 *
 * Original disassembly:
 *   15b6: movx @dptr, a       ; store to caller's DPTR
 *   15b7: mov a, #0x71
 *   15b9: add a, 0x43         ; A = 0x71 + IDATA[0x43]
 *   15bb: mov 0x82, a         ; DPL
 *   15bd: clr a
 *   15be: addc a, #0x01       ; DPH = 0x01 + carry
 *   15c0: mov 0x83, a
 *   15c2: ret
 */
__xdata uint8_t *state_calc_addr_0171(void)
{
    uint8_t val_43 = *(__idata uint8_t *)0x43;
    return (__xdata uint8_t *)(0x0171 + val_43);
}

/*
 * state_calc_addr_00c2 - Calculate address from IDATA[0x52] region
 * Address: 0x15c3-0x15db (25 bytes)
 *
 * Calculates two addresses from IDATA[0x52] base:
 * First: 0x00C2 + IDATA[0x52] -> read value to R6
 * Second: 0x009F + IDATA[0x52] -> return DPTR
 *
 * Original disassembly:
 *   15c3: mov a, #0xc2
 *   15c5: add a, 0x52         ; A = 0xC2 + IDATA[0x52]
 *   15c7: mov 0x82, a         ; DPL
 *   15c9: clr a
 *   15ca: addc a, #0x00       ; DPH = carry
 *   15cc: mov 0x83, a
 *   15ce: movx a, @dptr       ; read from 0x00C2+offset
 *   15cf: mov r6, a           ; R6 = value
 *   15d0: mov a, #0x9f
 *   15d2: add a, 0x52         ; A = 0x9F + IDATA[0x52]
 *   15d4: mov 0x82, a
 *   15d6: clr a
 *   15d7: addc a, #0x00       ; DPH = carry
 *   15d9: mov 0x83, a
 *   15db: ret
 */
uint8_t state_read_and_calc_00xx(uint8_t *out_ptr_addr)
{
    uint8_t val_52 = *(__idata uint8_t *)0x52;
    uint8_t val;

    /* Read from 0x00C2 + offset */
    val = *(__xdata uint8_t *)(0x00C2 + val_52);

    /* Return second address for caller */
    if (out_ptr_addr) {
        *out_ptr_addr = 0x9F + val_52;
    }

    return val;
}

/*
 * state_calc_addr_05b4 - Calculate 0x05B4 + index * 0x22
 * Address: 0x1579-0x1585 (13 bytes)
 *
 * Reads value from 0x05A6, uses as index to calculate:
 * 0x05B4 + (index * 0x22)
 * Then jumps to dptr_index_mul at 0x0dd1.
 *
 * Original disassembly:
 *   1579: mov dptr, #0x05a6
 *   157c: movx a, @dptr       ; A = G_PCIE_TXN_COUNT_LO
 *   157d: mov dptr, #0x05b4   ; base address
 *   1580: mov 0xf0, #0x22     ; B = 34 (element size)
 *   1583: ljmp 0x0dd1         ; dptr_index_mul
 */
__xdata uint8_t *state_calc_addr_05b4_indexed(void)
{
    uint8_t index = G_PCIE_TXN_COUNT_LO;
    return (__xdata uint8_t *)(0x05B4 + (uint16_t)index * 0x22);
}

/*
 * state_load_triple_to_045e - Load triple to 0x045E region
 * Address: 0x1567-0x156e (8 bytes)
 *
 * Sets DPTR to 0x045E and calls xdata_load_triple, returns R1.
 *
 * Original disassembly:
 *   1567: mov dptr, #0x045e
 *   156a: lcall 0x0ddd        ; xdata_load_triple
 *   156d: mov a, r1           ; return middle byte
 *   156e: ret
 */
uint8_t state_load_triple_045e(void)
{
    __xdata uint8_t *ptr = (__xdata uint8_t *)0x045E;
    /* The xdata_load_triple returns R3:R2:R1, we want R1 */
    return ptr[1];
}

/*
 * state_add_and_store - Add offset and store via generic memory access
 * Address: 0x156f-0x1578 (10 bytes)
 *
 * Adds 0x28 to A, stores in R1, clears A, adds carry to R2,
 * moves R7 to A, then jumps to generic memory store at 0x0be6.
 *
 * Original disassembly:
 *   156f: add a, #0x28
 *   1571: mov r1, a
 *   1572: clr a
 *   1573: addc a, r2          ; propagate carry
 *   1574: mov r2, a
 *   1575: mov a, r7
 *   1576: ljmp 0x0be6         ; generic memory access
 */
void state_add_offset_0x28(uint8_t val, uint8_t hi_byte)
{
    uint16_t addr = ((uint16_t)hi_byte << 8) + val + 0x28;
    /* Generic memory access at 0x0be6 would use R1:R2 as address */
    (void)addr;  /* Actual implementation depends on 0x0be6 */
}

/*
 * state_add_and_access_0x0e - Add 0x0E offset and access memory
 * Address: 0x15ac-0x15b5 (10 bytes)
 *
 * Similar pattern: adds 0x0E to R1, propagates carry to R2,
 * then jumps to 0x0bc8 for memory access.
 *
 * Original disassembly:
 *   15ac: mov a, r1
 *   15ad: add a, #0x0e
 *   15af: mov r1, a
 *   15b0: clr a
 *   15b1: addc a, r2
 *   15b2: mov r2, a
 *   15b3: ljmp 0x0bc8
 */
void state_add_offset_0x0e(uint8_t *lo, uint8_t *hi)
{
    uint16_t addr = ((*hi) << 8) | (*lo);
    addr += 0x0E;
    *lo = addr & 0xFF;
    *hi = addr >> 8;
}

/*
 * ============================================================================
 * PROTOCOL STATE MACHINE HELPERS (for protocol.c)
 * ============================================================================
 */

/* External functions called by state_action_dispatch */
extern uint8_t transfer_status_check(void);  /* 0x3f4a - Returns status */
extern void state_dispatch_setup(void);     /* 0x1d1d - Setup helper */
extern uint8_t core_process_buffer(void);  /* 0x1c9f - Check status, returns NZ on success */
extern void state_processing_helper(uint8_t param);  /* 0x4f77 - Processing helper */
extern uint8_t helper_11a2(uint8_t param);  /* 0x11a2 - Transfer helper, returns status */
extern void buffer_setup(uint8_t param);     /* 0x5359 - Buffer setup */
extern uint8_t helper_1cd4(void);  /* 0x1cd4 - Returns status with bit 1 flag */
extern void helper_1cc8(void);     /* 0x1cc8 - Register setup */
extern void carry_flag_check(void);     /* 0x1c22 - Carry flag helper */
extern uint8_t get_ep_config_indexed(void);  /* 0x1646 - Get endpoint config value */
extern void addr_setup_0059(uint8_t offset);  /* 0x1755 - Set up address pointer */
extern void mem_write_via_ptr(uint8_t value);   /* 0x159f - Write value via pointer */

/*
 * state_action_dispatch - Dispatch state action
 * Address: 0x2bea-0x2f66 (893 bytes)
 *
 * This is a complex state machine dispatcher that:
 * 1. Stores action_code to 0x0A83
 * 2. Calls transfer_status_check to get initial status
 * 3. Based on status and flags, performs various state operations
 * 4. Returns status codes: 0 (success), 1, 3, 4, 5, or 0x80 (error/pending)
 *
 * Return values:
 * - 0: Action completed successfully
 * - 1: Pending, more processing needed
 * - 3: Error with bit 1 set
 * - 4: Error without bit 1
 * - 5: Transfer error
 * - 0x80: Error flag set
 *
 * Used by protocol_state_machine() in protocol.c.
 */
uint8_t state_action_dispatch(uint8_t action_code)
{
    uint8_t status;
    uint8_t action_flags;

    /* Store action code to global */
    G_ACTION_CODE_0A83 = action_code;

    /* Call initial status check - returns 0 on failure */
    status = transfer_status_check();
    *(__idata uint8_t *)0x3b = status;

    /* If status is 0, return immediately */
    if (status == 0) {
        return 0;  /* ret at 0x2bf8 */
    }

    /* Setup helper */
    state_dispatch_setup();

    /* Read back action code and check bit 1 */
    action_flags = G_ACTION_CODE_0A83;
    if (!(action_flags & ACTION_CODE_EXTENDED)) {
        /* Bit 1 not set - write 1 to 0x07EA */
        G_XFER_FLAG_07EA = 0x01;
    }

    /* Call status check helper */
    status = core_process_buffer();
    if (status == 0) {
        return 5;  /* ret at 0x2c11 with r7=5 */
    }

    /* Write R4:R5 to 0xC426:0xC427 (from core_process_buffer) */
    /* Read 4 bytes from 0xC4CC using helper_0d84 */
    /* Store to IDATA 0x09, then to IDATA 0x6B-0x6E */
    /* Call math_sub32 to compute */
    /* Store R4-R7 to IDATA 0x6F-0x72 */

    /* Check bit 1 of action code again */
    action_flags = G_ACTION_CODE_0A83;
    if (action_flags & ACTION_CODE_EXTENDED) {
        /* Bit 1 set - r7 = 0x80 */
        status = 0x80;
    } else {
        status = 0;
    }

    /* Call 4f77 with status parameter */
    state_processing_helper(status);

    /* If helper returns 0 */
    action_flags = G_ACTION_CODE_0A83;
    if (action_flags & ACTION_CODE_EXTENDED) {
        /* Bit 1 set */
        return 3;  /* 0x2c55: r7=3 then ret */
    } else {
        return 4;  /* 0x2c50: r7=4 then ret */
    }

    /* Note: The actual function continues with much more complex logic
     * involving NVMe register manipulation, buffer management, and
     * state transitions. For now, this captures the key entry/exit behavior.
     *
     * The remaining code (0x2c58-0x2f66) handles:
     * - Write 0x0E to 0x0470
     * - Complex DMA and buffer setup via 0x1cc8
     * - Transfer operations via 0x11a2
     * - Status tracking in 0x0108, 0x012B
     * - NVMe register writes to 0xC4xx
     * - CE register operations (CE89, CE6C, CE3A, CE6E, CE00, CE01, CE60)
     * - State loop management with IDATA 0x3a-0x3e
     * - Final cleanup via 0x1d1d and return
     */
}

/*
 * transfer_func_16a2 - Read value and calculate address in 0x04XX region
 * Address: 0x16a2-0x16ad (12 bytes)
 *
 * Reads from current DPTR, calculates: DPTR = 0x0400 + value + 0x52
 * Sets R7 to the original value read.
 *
 * Original disassembly:
 *   16a2: movx a, @dptr      ; read from DPTR
 *   16a3: mov r7, a          ; save to R7
 *   16a4: add a, #0x52       ; add offset
 *   16a6: mov 0x82, a        ; DPL = result
 *   16a8: clr a
 *   16a9: addc a, #0x04      ; DPH = 0x04 + carry
 *   16ab: mov 0x83, a
 *   16ad: ret
 */
void transfer_func_16a2(void)
{
    /* This function reads value from 0x0AA4 (state counter low) and computes
     * an address in the 0x04xx region: DPTR = 0x0452 + value
     * This address points to state table entries.
     * The result is then used by subsequent operations.
     * Since we can't return DPTR in C, the caller must handle this directly. */
    uint8_t val = G_STATE_COUNTER_LO;
    /* Address would be 0x0452 + val, which points to state table at 0x0452-0x04FF */
    (void)val;
}

/*
 * transfer_func_16b7 - Write to DPTR and calculate address in 0x046X region
 * Address: 0x16b7-0x16c2 (12 bytes)
 *
 * Writes A to @DPTR, then calculates: DPTR = 0x046A + R7
 *
 * Original disassembly:
 *   16b7: movx @dptr, a      ; write A to current DPTR
 *   16b8: mov a, #0x6a       ; base offset
 *   16ba: add a, r7          ; add parameter
 *   16bb: mov 0x82, a        ; DPL = result
 *   16bd: clr a
 *   16be: addc a, #0x04      ; DPH = 0x04 + carry
 *   16c0: mov 0x83, a
 *   16c2: ret
 */
void transfer_func_16b7(uint8_t param)
{
    /* The function writes value to DPTR (set by previous call)
     * then computes address 0x046A + param for next operation.
     * This is typically used to write state to computed addresses.
     * param is typically the state counter value. */
    /* Write param value to state address at 0x046A + something */
    uint16_t addr = 0x046A + param;
    /* The caller chain uses this address for state tracking */
    (void)addr;
}

/*
 * transfer_func_17ed - Read 3 bytes from 0x0461
 * Address: 0x17ed-0x17f2 (6 bytes)
 *
 * Sets DPTR to 0x0461 and calls xdata_load_triple.
 * Returns R1:R2:R3 with triple value (we just use the result).
 *
 * Original disassembly:
 *   17ed: mov dptr, #0x0461
 *   17f0: ljmp 0x0ddd        ; xdata_load_triple
 */
void transfer_func_17ed(void)
{
    /* Reads 3 bytes from 0x0461-0x0463 (state wait counter area)
     * Using the xdata_load_triple pattern (R3, R2, R1).
     * The result is used by caller for state calculations.
     * In C, we can read the values but can't return in registers.
     * The caller chain in protocol.c handles these values. */
    __xdata uint8_t *ptr = (__xdata uint8_t *)0x0461;
    /* R3 = ptr[0], R2 = ptr[1], R1 = ptr[2] */
    (void)ptr;
}

/*
 * state_helper_15ac - Add 0x0E offset and jump to 0x0bc8
 * Address: 0x15ac-0x15b5 (10 bytes)
 *
 * Adds 0x0E to R1, propagates carry to R2, then jumps to 0x0bc8.
 * This modifies the address in R1:R2 by adding 0x0E.
 *
 * Original disassembly:
 *   15ac: mov a, r1
 *   15ad: add a, #0x0e
 *   15af: mov r1, a
 *   15b0: clr a
 *   15b1: addc a, r2
 *   15b2: mov r2, a
 *   15b3: ljmp 0x0bc8
 *
 * Returns bit 0 status (from the function at 0x0bc8).
 */
uint8_t state_helper_15ac(void)
{
    /* This function reads from computed address and returns status bit */
    /* The value is used to check state transitions */
    return 0;  /* Placeholder - actual value from state machine */
}

/*
 * state_helper_15af - Same as 15ac but entry at R1 assignment
 * Address: 0x15af (entry point within 15ac-15b5)
 *
 * Entry at 15af: mov r1, a (takes value in A, adds carry to R2)
 * Returns computed state value.
 */
uint8_t state_helper_15af(void)
{
    /* Entry point within state_helper_15ac */
    return 0;  /* Placeholder */
}

/*
 * flash_func_1679 - Address calculation helper
 * Address: 0x167a-0x1686 (13 bytes)
 *
 * Computes an address in the 0x04xx region:
 * DPTR = 0x0477 + (A * 4)
 * where A is the input value from accumulator.
 *
 * Original disassembly:
 *   1679: add a, 0xe0       ; A = A + A (multiply by 2)
 *   167b: add a, 0xe0       ; A = A + A (multiply by 4)
 *   167d: add a, #0x77      ; A = A + 0x77
 *   167f: mov 0x82, a       ; DPL = A
 *   1681: clr a
 *   1682: addc a, #0x04     ; DPH = 0x04 + carry
 *   1684: mov 0x83, a
 *   1686: ret
 *
 * Called during state transitions - returns pointer to
 * state table entry at 0x0477 + (index * 4).
 */
__xdata uint8_t *flash_func_1679_ptr(uint8_t index)
{
    /* Compute address: 0x0477 + (index * 4) */
    uint16_t addr = 0x0477 + ((uint16_t)index * 4);
    return (__xdata uint8_t *)addr;
}

/* Stub for compatibility with existing externs */
void flash_func_1679(void)
{
    /* This function is typically called via assembly with A set.
     * In our C implementation, callers should use flash_func_1679_ptr() instead.
     * This stub exists for link compatibility. */
}

/*
 * flash_func_0bc8 - Flash operation (does not return)
 * Address: 0x0bc8
 *
 * Called at end of state transition, never returns.
 */
void flash_func_0bc8(void)
{
    /* This function is marked noreturn - it likely does a reset
     * or jumps to a different execution context */
    while (1) {
        /* Halt - TODO: implement actual behavior */
    }
}

/*
 * reg_wait_bit_clear - Wait for register bit to clear
 * Address: 0x0461 region
 *
 * Waits for specified bit in register to clear with timeout.
 */
void reg_wait_bit_clear(uint16_t addr, uint8_t mask, uint8_t flags, uint8_t timeout)
{
    (void)addr;
    (void)mask;
    (void)flags;
    (void)timeout;
    /* TODO: Implement register polling with timeout */
}

/*
 * nvme_func_04da - Dispatch to bank 1 function via 0xE3B7
 * Address: 0x04da-0x04de (5 bytes)
 *
 * Sets DPTR to 0xE3B7 and jumps to bank switch handler at 0x0300.
 * This is a dispatch stub for bank 1 error/event handling.
 *
 * Original disassembly:
 *   04da: mov dptr, #0xe3b7
 *   04dd: ajmp 0x0300         ; bank switch handler
 */
void nvme_func_04da(uint8_t param)
{
    (void)param;
    /* Dispatch to bank 1 function at 0xE3B7 */
    /* TODO: Implement bank 1 call when bank1.c is complete */
}

/*
 * reg_wait_bit_set - Load 3 bytes from address to R3,R2,R1
 * Address: 0x0ddd-0x0de5 (9 bytes)
 *
 * This is a triple-byte load function that reads 3 consecutive
 * bytes from the address pointed to by DPTR into R3, R2, R1.
 * Despite the name, it's a load function not a wait function.
 *
 * Original disassembly:
 *   0ddd: movx a, @dptr       ; read byte 0
 *   0dde: mov r3, a           ; R3 = byte 0
 *   0ddf: inc dptr
 *   0de0: movx a, @dptr       ; read byte 1
 *   0de1: mov r2, a           ; R2 = byte 1
 *   0de2: inc dptr
 *   0de3: movx a, @dptr       ; read byte 2
 *   0de4: mov r1, a           ; R1 = byte 2
 *   0de5: ret
 *
 * Note: The return values are in R1-R3 which SDCC uses for
 * function return values in --model-large mode.
 */
void reg_wait_bit_set(uint16_t addr)
{
    /* Load 3 bytes from address - return values go to R1-R3 */
    volatile uint8_t b0 = *(__xdata uint8_t *)addr;
    volatile uint8_t b1 = *(__xdata uint8_t *)(addr + 1);
    volatile uint8_t b2 = *(__xdata uint8_t *)(addr + 2);
    (void)b0;
    (void)b1;
    (void)b2;
}

/*
 * usb_copy_xdata_to_idata12 - USB address helper function
 * Address: 0x1b15-0x1b1f (12 bytes, falls through to 0x1b20)
 *
 * Takes param in A, computes DPTR from param + R2*256, reads 4 bytes
 * from that address, then writes to IDATA[0x12] and returns value at 0x0009.
 *
 * Original disassembly:
 *   1b14: mov r1, a            ; R1 = param (low byte)
 *   1b15: clr a
 *   1b16: addc a, r2           ; A = R2 + carry (high byte)
 *   1b17: mov 0x82, r1         ; DPL = R1 (param)
 *   1b19: mov 0x83, a          ; DPH = R2
 *   1b1b: lcall 0x0d84         ; Read 4 bytes from DPTR into R4-R7
 *   1b1e: mov r0, #0x12        ; R0 = 0x12
 *   1b20: lcall 0x0db9         ; Write R4-R7 to IDATA[0x12]
 *   (continues to 0x1b23)
 *
 * Used by protocol.c scsi_core_dispatch.
 */
uint8_t usb_copy_xdata_to_idata12(uint8_t param)
{
    /* Read 4 bytes from XDATA address (param as low byte, R2 as high)
     * For simplicity, assuming R2=0, so address is just param */
    __xdata uint8_t *src = (__xdata uint8_t *)(uint16_t)param;
    __idata uint8_t *dst = (__idata uint8_t *)0x12;

    /* Copy 4 bytes from XDATA to IDATA[0x12-0x15] */
    dst[0] = src[0];
    dst[1] = src[1];
    dst[2] = src[2];
    dst[3] = src[3];

    /* Return value at 0x0009 (like usb_get_boot_status) */
    return G_BOOT_STATUS_0009;
}

/*
 * usb_store_idata_at_offset - USB helper function / IDATA write
 * Address: 0x1b20-0x1b22 (3 bytes)
 *
 * Calls 0x0db9 which writes R4-R7 to 4 bytes at IDATA[R0].
 * The param is passed in R0 as the IDATA address.
 * Since this function just calls 0x0db9 and falls through to 0x1b23,
 * it writes to IDATA[param] and then returns the value at 0x0009.
 *
 * Original disassembly:
 *   1b20: lcall 0x0db9      ; Write R4-R7 to IDATA[@R0]
 *   1b23: (continues to usb_get_boot_status)
 *
 * Note: The actual implementation continues into 1b23, so it:
 * 1. Writes 4 bytes to IDATA[param]
 * 2. Returns the value at XDATA 0x0009
 */
uint8_t usb_store_idata_at_offset(uint8_t param)
{
    /* Write 4 bytes to IDATA address specified by param */
    /* The values to write would be in R4-R7 from the caller */
    /* This is a pass-through to 0x0db9 - falls through to 1b23 */
    __idata uint8_t *dst = (__idata uint8_t *)param;

    /* For now, the write is stubbed as we don't have R4-R7 values */
    /* The function continues to usb_get_boot_status logic */
    (void)dst;

    /* Return the value at 0x0009 (like usb_get_boot_status) */
    return G_BOOT_STATUS_0009;
}

/*
 * usb_get_boot_status - USB helper function
 * Address: 0x1b23-0x1b2a (8 bytes)
 *
 * Reads 3 bytes from 0x0007-0x0009 and returns the third byte (0x0009).
 * This appears to read a stored address/value structure.
 *
 * Original disassembly:
 *   1b23: mov dptr, #0x0007
 *   1b26: lcall 0x0ddd      ; Read 3 bytes from DPTR into R3, R2, R1
 *   1b29: mov a, r1         ; Return R1 (third byte at 0x0009)
 *   1b2a: ret
 */
uint8_t usb_get_boot_status(void)
{
    /* Read the third byte of the 3-byte value at 0x0007 */
    return G_BOOT_STATUS_0009;
}

/*
 * usb_reset_interface - Set DPTR from param
 * Address: 0x1bc4-0x1bca (7 bytes)
 *
 * Takes param in A, computes DPTR from param (low) + R2 (high).
 * This is used to set up a pointer for subsequent operations.
 *
 * Original disassembly:
 *   1bc3: mov r1, a          ; R1 = param
 *   1bc4: clr a
 *   1bc5: addc a, r2         ; A = R2 + carry
 *   1bc6: mov 0x82, r1       ; DPL = param
 *   1bc8: mov 0x83, a        ; DPH = R2
 *   1bca: ret
 *
 * Used by protocol.c scsi_core_dispatch.
 */
void usb_reset_interface(uint8_t param)
{
    /* This function sets up DPTR for subsequent operations.
     * In C we can't directly manipulate DPTR, but the effect
     * is to prepare for reading from address (R2:param).
     * The caller uses the result via DPTR reads. */
    (void)param;
    /* No actual state change needed - DPTR setup is implicit */
}

/*
 * xdata_load_dword_noarg - Load 32-bit value from current DPTR
 * Address: 0x0d84
 *
 * This is the void version called by protocol.c where DPTR is
 * set by the previous function call. In the original firmware,
 * this reads into R4-R7 registers.
 */
void xdata_load_dword_noarg(void)
{
    /* Original reads 4 bytes from DPTR into R4-R7.
     * Since we can't access DPTR directly in C, this is a stub.
     * The caller (scsi_core_dispatch) doesn't use the return value. */
}

/* reg_wait_bit_set and nvme_func_04da are defined earlier in this file */

/*
 * handler_d07f - USB/NVMe command initialization handler
 * Address: 0xd07f
 *
 * Initializes command registers based on parameter.
 * Called during USB power initialization.
 *
 * From ghidra (simplified):
 *   if (param == 0) DAT_INTMEM_3e = 0xff; else DAT_INTMEM_3e = 0;
 *   Calls FUN_CODE_bb47 multiple times with register addresses
 *   Sets DAT_EXTMEM_9018 = (param == 0) ? 3 : 2
 *   Sets REG_USB_DATA_L = (param == 0) ? 0xfe : 0
 */
void usb_mode_config_d07f(uint8_t param)
{
    uint8_t mode_val;
    uint8_t data_val;

    /* d07f: Set IDATA[0x3E] based on param */
    if (param != 0) {
        *(__idata uint8_t *)0x3E = 0;
    } else {
        *(__idata uint8_t *)0x3E = 0xFF;
    }

    /* d08a: Write 0xFF to various registers via helper_bb47 */
    /* These calls write 0xFF then read back with mask operations */
    /* 0xC430, 0xC440, 0x9096, 0x9097 all get 0xFF */
    REG_NVME_CMD_PRP1 = 0xFF;
    REG_NVME_QUEUE_CTRL = 0xFF;
    REG_USB_EP_READY = 0xFF;
    REG_USB_EP_CTRL_9097 = 0xFF;

    /* d0a3: Write 3 to 0x9098 */
    REG_USB_EP_MODE_9098 = 3;

    /* d0a6: Write IDATA[0x3E] (0xFF or 0) via helper_bb44 */
    /* This writes to a register based on the mode */

    /* d0ab: More register writes */
    REG_NVME_INIT_CTRL2 = 0xFF;
    REG_USB_DATA_H = 0xFF;

    /* d0ba: Set mode based on param */
    if (param == 0) {
        mode_val = 3;
        data_val = 0xFE;
    } else {
        mode_val = 2;
        data_val = 0;
    }

    /* d0c1: Write mode to 0x9018 */
    REG_USB_XCVR_MODE = mode_val;

    /* d0cd: Write data to 0x9010 */
    REG_USB_DATA_L = data_val;
}

/*
 * handler_e214 - NVMe queue configuration handler
 * Address: 0xe214
 *
 * Configures NVMe queue and related settings.
 * Called during USB power initialization.
 *
 * From ghidra:
 *   REG_NVME_QUEUE_CFG &= 0xf7 (clear bit 3)
 *   Calls FUN_CODE_bba8, FUN_CODE_bbaf, FUN_CODE_bb7e, etc.
 */
void nvme_queue_config_e214(void)
{
    uint8_t val;

    /* e214: Clear bit 3 of 0xC428 */
    val = REG_NVME_QUEUE_CFG;
    REG_NVME_QUEUE_CFG = val & 0xF7;

    /* e21b: Call helpers for 0xC473 setup */
    /* These are register config helpers */
    /* helper_bba8, helper_bbaf, helper_bb7e, helper_bb47 */

    /* e22a: Read 0xC473, clear bit 5, set bit 5, write back via helper_bb6d */
    val = REG_NVME_LINK_PARAM;
    val = (val & 0xDF) | 0x20;
    REG_NVME_LINK_PARAM = val;

    /* e235: Call helper_bb37 - additional cleanup */
}

/*
 * handler_e8ef - Power initialization completion handler
 * Address: 0xe8ef
 *
 * Handles completion of power initialization sequence.
 * Called after PHY polling completes.
 *
 * From ghidra: Complex state handling based on param value.
 */
void power_init_complete_e8ef(uint8_t param)
{
    (void)param;
    /* e8ef: Write 4 then 2 to 0xCC11 */
    REG_TIMER0_CSR = 4;
    REG_TIMER0_CSR = 2;
}

/*
 * Helper functions used by dma_interrupt_handler
 */

/*
 * get_queue_entry_ptr - Get queue entry DPTR from G_SYS_STATUS_PRIMARY
 * Address: 0x1687-0x1695 (15 bytes)
 *
 * Computes DPTR = 0x045A + G_SYS_STATUS_PRIMARY
 */
static __xdata uint8_t *get_queue_entry_ptr(void)
{
    uint8_t val = G_SYS_STATUS_PRIMARY;
    return (__xdata uint8_t *)(0x045A + val);
}

/*
 * get_queue_data_ptr - Get queue data DPTR from IDATA[0x53]
 * Address: 0x16de-0x16e8 (11 bytes)
 *
 * Computes DPTR = 0x0466 + IDATA[0x53]
 */
static __xdata uint8_t *get_queue_data_ptr(uint8_t idx)
{
    return (__xdata uint8_t *)(0x0466 + idx);
}

/*
 * helper_1633 - Set bit 0 of DMA status register
 * Address: 0x1633-0x1639 (7 bytes)
 */
static void helper_1633(void)
{
    uint8_t val = REG_DMA_STATUS;
    REG_DMA_STATUS = (val & ~DMA_STATUS_TRIGGER) | DMA_STATUS_TRIGGER;
}

/*
 * get_addr_9f_offset - Get address 0x009F + IDATA[0x52]
 * Address: 0x15d0-0x15db (12 bytes)
 */
static __xdata uint8_t *get_addr_9f_offset(uint8_t idx)
{
    return (__xdata uint8_t *)(0x009F + idx);
}

/*
 * get_addr_c2_offset - Get address 0x00C2 + IDATA[0x52]
 * Address: 0x179d-0x17a8 (12 bytes)
 */
static __xdata uint8_t *get_addr_c2_offset(uint8_t idx)
{
    return (__xdata uint8_t *)(0x00C2 + idx);
}

/*
 * get_addr_4b7_offset - Get address 0x04B7 + IDATA[0x55]
 * Address: 0x1696-0x16a1 (12 bytes)
 */
static __xdata uint8_t *get_addr_4b7_offset(uint8_t idx)
{
    return (__xdata uint8_t *)(0x04B7 + idx);
}

/*
 * read_queue_offset - Read from 0x00C2 + offset, return DPTR to 0x009F + offset
 * Address: 0x15c3-0x15db
 */
static uint8_t read_queue_offset(uint8_t idx)
{
    /* Reads 0x00C2 + idx, sets DPTR to 0x009F + idx */
    return *(__xdata uint8_t *)(0x00C2 + idx);
}

/*
 * helper_15bb - Store to DPTR then compute 0x0171 + IDATA[0x52]
 * Address: 0x15bb-0x15c2
 */
static __xdata uint8_t *helper_15bb(uint8_t idx)
{
    return (__xdata uint8_t *)(0x0171 + idx);
}

/*
 * queue_processing_helper - Queue processing helper
 * Address: 0x280a-0x2813 (10 bytes)
 *
 * Calls protocol_setup_params with r3=3, r5=0x47, r7=0x0b
 */
extern void protocol_setup_params(uint8_t r3, uint8_t r5, uint8_t r7);

static void queue_processing_helper(void)
{
    protocol_setup_params(0x03, 0x47, 0x0B);
}

/*
 * dma_completion_handler - Setup DMA/buffer configuration
 * Address: 0x53a7
 */
extern void dma_completion_handler(void);

/*
 * dma_buffer_write - Alternate DMA/buffer configuration
 * Address: 0x53c0
 */
extern void dma_buffer_write(void);

/*
 * dma_buffer_config - Generic helper function
 * Address: 0x0206
 */
extern void dma_buffer_config(uint8_t r5, uint8_t r7);

/*
 * dma_buffer_config_direct - DMA buffer configuration (direct entry)
 * Address: 0x020b
 * Alternate entry point to dma_buffer_config that skips initial check
 */
extern void dma_buffer_config_direct(uint8_t r5, uint8_t r7);

/*
 * transfer_control - Transfer control helper
 * Address: 0x45d0
 */
extern void transfer_control(uint8_t param);

/*
 * endpoint_config_init - Endpoint configuration
 * Address: 0x0421
 */
extern void endpoint_config_init(uint8_t param);

/*
 * dma_interrupt_handler - DMA/buffer queue state handler
 * Address: 0x2608-0x2809 (513 bytes)
 *
 * This is a complex state machine handler that manages:
 * - DMA queue entries
 * - Buffer state tracking
 * - Endpoint configuration
 * - Queue synchronization
 *
 * Uses IDATA locations:
 * - 0x51: Queue index low (B80C)
 * - 0x52: Queue index high (B80D)
 * - 0x53: Entry index (5-bit, wraps at 0x1F)
 * - 0x54: Buffer status flags
 * - 0x55: Loop counter
 * - 0x56: Computed queue position
 */
void dma_queue_state_handler(void)
{
    __idata uint8_t *i_entry_idx = (__idata uint8_t *)0x53;
    __idata uint8_t *i_queue_lo = (__idata uint8_t *)0x51;
    __idata uint8_t *i_queue_hi = (__idata uint8_t *)0x52;
    __idata uint8_t *i_buf_flags = (__idata uint8_t *)0x54;
    __idata uint8_t *i_loop_cnt = (__idata uint8_t *)0x55;
    __idata uint8_t *i_queue_pos = (__idata uint8_t *)0x56;
    __idata uint8_t *i_state_6a = (__idata uint8_t *)0x6A;

    uint8_t entry_idx, queue_flags_lo, queue_flags_hi;
    uint8_t buf_flags, sys_status;
    uint8_t r7 = 0;
    __xdata uint8_t *ptr;

handler_loop:
    /* Get entry index from 0x045A + G_SYS_STATUS_PRIMARY */
    ptr = get_queue_entry_ptr();
    entry_idx = *ptr;
    *i_entry_idx = entry_idx;

    /* Get buffer state value from get_queue_data_ptr and store */
    ptr = get_queue_data_ptr(entry_idx);
    G_BUFFER_STATE_0AA7 = *ptr;

    /* Check G_SYS_STATUS_PRIMARY */
    sys_status = G_SYS_STATUS_PRIMARY;
    if (sys_status != 0) {
        /* Add 0x20 to entry_idx for position */
        *i_queue_pos = entry_idx + 0x20;
    } else {
        *i_queue_pos = entry_idx;
    }

    /* Set bit 0 in DMA status register */
    helper_1633();

    /* Write queue position to DMA queue index */
    REG_DMA_QUEUE_IDX = *i_queue_pos;

    /* Read queue flags from B80E */
    queue_flags_lo = REG_PCIE_QUEUE_FLAGS_LO & PCIE_QUEUE_FLAG_VALID;

    /* Check if buffer state matches flags */
    if (G_BUFFER_STATE_0AA7 == queue_flags_lo) {
        /* Clear bit 0 in DMA status */
        REG_DMA_STATUS = REG_DMA_STATUS & ~DMA_STATUS_TRIGGER;
        goto handler_epilogue;
    }

    /* Read queue index bytes */
    *i_queue_lo = REG_PCIE_QUEUE_INDEX_LO;
    *i_queue_hi = REG_PCIE_QUEUE_INDEX_HI;

    /* Clear buffer state 0AA6 */
    G_BUFFER_STATE_0AA6 = 0;

    /* Check flags combination */
    queue_flags_lo = REG_PCIE_QUEUE_FLAGS_LO & ~PCIE_QUEUE_FLAG_VALID;
    queue_flags_hi = REG_PCIE_QUEUE_FLAGS_HI;

    if ((queue_flags_lo | queue_flags_hi) != 0) {
        /* Process queue entry - extract queue ID */
        uint8_t queue_id = (queue_flags_hi >> 1) & 0x07;

        /* Write to 0x04D7 + queue_lo */
        ptr = (__xdata uint8_t *)(0x04D7 + *i_queue_lo);
        *ptr = queue_id;

        /* Extract bit 7 flag from B80F */
        uint8_t bit7_flag = ((REG_PCIE_QUEUE_FLAGS_HI << 4) >> 4) & 0x80;
        bit7_flag |= (REG_PCIE_QUEUE_FLAGS_LO >> 1);

        /* Write to 0x04F7 + queue_lo */
        ptr = (__xdata uint8_t *)(0x04F7 + *i_queue_lo);
        *ptr = bit7_flag;

        /* Update buffer state */
        G_BUFFER_STATE_0AA6 = bit7_flag;
    }

    /* Check 0x0B3E state */
    if (G_STATE_CTRL_0B3E == 0x01) {
        G_STATE_CTRL_0B3F++;
    }

    /* Read buffer status from 0x0108 + queue_hi */
    ptr = (__xdata uint8_t *)(0x0108 + *i_queue_hi);
    buf_flags = *ptr;
    *i_buf_flags = buf_flags;

    /* Check for IDATA flag result */
    ptr = get_addr_9f_offset(*i_queue_hi);

    if (*ptr == 0x01) {
        /* Check bit 4 of buf_flags */
        if (buf_flags & 0x10) {
            r7 = 1;
            goto handler_final_check;
        }
        /* Call get_addr_c2_offset and write 1 */
        ptr = get_addr_c2_offset(*i_queue_hi);
        *ptr = 0x01;
        goto handler_final_check;
    } else {
        /* Different path - increment via get_addr_c2_offset */
        ptr = get_addr_c2_offset(*i_queue_hi);
        (*ptr)++;

        /* Read from 0x00E5 + queue_hi to temp */
        ptr = (__xdata uint8_t *)(0x00E5 + *i_queue_hi);
        /* Push/pop DPTR pattern - read value, OR with 0AA6, write back */
        uint8_t temp_val = *ptr;
        temp_val |= G_BUFFER_STATE_0AA6;
        *ptr = temp_val;
        G_BUFFER_STATE_0AA6 = temp_val;

        /* Check bit 4 of buf_flags */
        if (buf_flags & 0x10) {
            /* Bit 6 check */
            if (buf_flags & 0x40) {
                /* Write endpoint 0x0578 */
                G_DMA_ENDPOINT_0578 = *i_queue_lo;

                /* Call read_queue_offset and compare */
                uint8_t r6_val = read_queue_offset(*i_queue_hi);
                ptr = get_addr_9f_offset(*i_queue_hi);
                if (*ptr != r6_val) {
                    r7 = 1;
                    goto handler_final_check;
                }
            } else {
                /* Check G_SCSI_CTRL (0x0171) */
                if (G_SCSI_CTRL > 0) {
                    /* Complex loop checking queue slots */
                    *i_loop_cnt = 0;

                    while (*i_loop_cnt < 0x20) {
                        ptr = get_addr_4b7_offset(*i_loop_cnt);
                        if (*ptr == 0xFF) {
                            /* Write queue_lo to get_addr_4b7_offset slot */
                            ptr = get_addr_4b7_offset(*i_loop_cnt);
                            *ptr = *i_queue_lo;

                            /* Write loop_cnt to 0x053B */
                            G_NVME_STATE_053B = *i_loop_cnt;

                            /* Compare with read_queue_offset */
                            uint8_t r6_val = read_queue_offset(*i_queue_hi);
                            if (*i_loop_cnt >= r6_val) {
                                goto handler_final_check;
                            }

                            /* Write loop_cnt to 0x053B */
                            G_NVME_STATE_053B = *i_loop_cnt;
                            break;
                        }
                        (*i_loop_cnt)++;
                    }
                } else {
                    /* Call read_queue_offset and compare */
                    uint8_t r6_val = read_queue_offset(*i_queue_hi);
                    ptr = get_addr_9f_offset(*i_queue_hi);
                    if (*ptr != r6_val) {
                        r7 = 1;
                        goto handler_final_check;
                    }
                }
            }
        }
    }

handler_final_check:
    if (r7 == 0) {
        goto handler_advance;
    }

    /* r7 != 0 path - buffer state handling */
    buf_flags = *i_buf_flags;

    if (buf_flags & 0x40) {
        /* Bit 6 set - check 0AA6 */
        if (G_BUFFER_STATE_0AA6 == 0) {
            /* Write to C508 buffer config */
            REG_NVME_BUF_CFG = (REG_NVME_BUF_CFG & 0xC0) | *i_queue_hi;

            /* Write to 0x0AF5 */
            G_EP_DISPATCH_OFFSET = *i_queue_hi;

            /* Call dma_completion_handler */
            dma_completion_handler();
        } else {
            /* Call queue_processing_helper */
            queue_processing_helper();

            /* Clear r5, set r7 = queue_hi, call dma_buffer_config */
            dma_buffer_config(0, *i_queue_hi);
        }

        /* Write 0xFF to 0x0171 + queue_hi slot */
        ptr = helper_15bb(*i_queue_hi);
        *ptr = 0xFF;

        /* Write 0 to 0x0517 + queue_hi */
        ptr = (__xdata uint8_t *)(0x0517 + *i_queue_hi);
        *ptr = 0;
    } else {
        /* Bit 6 not set - check IDATA[0x6A] == 4 */
        if (*i_state_6a == 0x04) {
            if (G_BUFFER_STATE_0AA6 != 0) {
                queue_processing_helper();
            }

            /* Call dma_buffer_write */
            dma_buffer_write();

            /* Write 0x01 to 0x90A1 (USB signal) */
            REG_USB_BULK_DMA_TRIGGER = 0x01;

            /* Set IDATA[0x6A] = 5 */
            *i_state_6a = 0x05;

            /* Clear loop counter */
            *i_loop_cnt = 0;

            /* Loop while loop_cnt < G_NVME_STATE_053B */
            while (*i_loop_cnt < G_NVME_STATE_053B) {
                ptr = get_addr_4b7_offset(*i_loop_cnt);
                *ptr = 0xFF;
                (*i_loop_cnt)++;
            }
        }
    }

    /* Check bit 2 of buf_flags */
    if (*i_buf_flags & 0x04) {
        transfer_control(*i_queue_hi);
    }

handler_advance:
    /* Increment entry_idx, mask to 5 bits */
    entry_idx = (*i_entry_idx + 1) & 0x1F;
    *i_entry_idx = entry_idx;

    if (entry_idx != 0) {
        /* Store updated entry_idx and continue loop */
        goto handler_loop;
    }

    /* Entry wrapped - toggle buffer state 0AA7 */
    G_BUFFER_STATE_0AA7 ^= 0x01;
    goto handler_loop;

handler_epilogue:
    /* Check if entry_idx matches current */
    sys_status = G_SYS_STATUS_PRIMARY;
    ptr = (__xdata uint8_t *)(0x045A + sys_status);
    if (*ptr != *i_entry_idx) {
        /* Call endpoint_config_init with entry_idx */
        endpoint_config_init(*i_entry_idx);

        /* Update pointer with new entry */
        ptr = get_queue_entry_ptr();
        *ptr = *i_entry_idx;

        /* Update buffer state from 0AA7 */
        uint8_t r6_val = G_BUFFER_STATE_0AA7;
        ptr = get_queue_data_ptr(*i_entry_idx);
        *ptr = r6_val;
    }
}

/*
 * event_state_handler - Event handler
 * Address: 0x0494-0x0498 (5 bytes) -> dispatches to bank 1 0xE56F
 *
 * Function at 0xE56F (file offset 0x164DA):
 * Event state machine handler called when events & 0x81 is set.
 *
 * Algorithm:
 *   1. Read XDATA[0x0AEE], check bit 3
 *   2. If bit 3 set: R7=1, call 0xE6F0
 *   3. Read XDATA[0x09EF], check bit 0
 *   4. If bit 0 not set, check XDATA[0x0991]
 *   5. If 0x0991 == 0, ljmp to 0xEE11
 *   6. If 0x098E == 1, R7=0x0A, call 0xABC9
 *   7. Write 0x84 to 0x097A
 *   8. Continue with helper calls for state processing
 *
 * Original disassembly:
 *   e56f: movx a, @dptr         ; read from DPTR (0x0AEE set earlier)
 *   e570: jnb 0xe0.3, 0xe578    ; if bit 3 not set, skip
 *   e573: mov r7, #0x01
 *   e575: lcall 0xe6f0          ; helper call
 *   e578: mov dptr, #0x09ef
 *   e57b: movx a, @dptr
 *   e57c: jnb 0xe0.0, 0xe596    ; if bit 0 not set, skip to check
 *   e57f: sjmp 0xe587           ; else skip
 *   e581-e596: branch logic for 0x0991 check
 *   e596: mov dptr, #0x097a
 *   e599: mov a, #0x84
 *   e59b: movx @dptr, a         ; write 0x84 to 0x097A
 *   e59c: ret
 */
void event_state_handler(void)
{
    uint8_t val;
    uint8_t r7;

    /* Read state flag and check bit 3 */
    val = G_STATE_CHECK_0AEE;
    if (val & 0x08) {
        /* Call helper at 0xE6F0 with R7=1 */
        r7 = 0x01;
        /* Helper function would be called here */
        (void)r7;
    }

    /* Read event state */
    val = G_EVENT_CHECK_09EF;
    if ((val & 0x01) == 0) {
        /* Check loop state */
        val = G_LOOP_STATE_0991;
        if (val != 0) {
            /* Check loop check for state 1 */
            val = G_LOOP_CHECK_098E;
            if (val == 0x01) {
                /* Call helper 0xABC9 with R7=0x0A */
                r7 = 0x0A;
                (void)r7;
            }
        } else {
            /* State 0: ljmp to 0xEE11 */
            /* This would dispatch to another handler */
        }
    }

    /* Write final state 0x84 to event init */
    G_EVENT_INIT_097A = 0x84;
}

/*
 * error_state_config - Error/State handler
 * Address: 0x0606-0x060a (5 bytes) -> dispatches to bank 1 0xB230
 *
 * Function at 0xB230 (file offset 0x1319B):
 * Error and state management handler. Configures various control registers
 * for error handling and link state management.
 *
 * Algorithm:
 *   1. Call helper 0x96B7 to get value, modify bits, call 0x980D
 *   2. Read 0xE7FC, clear bits 0-1 and write back
 *   3. Call helpers 0x968E, 0x99E0 for state setup
 *   4. Write 0xA0 to register via 0x0BE6 helper
 *   5. Clear 0x06EC, set up R4:R5=0x0271 for transfer params
 *   6. Configure 0x0C7A with value 0x3E and mask 0x80
 *   7. Call 0x97EF, then configure 0xCCD8, 0xC801, 0xCCDA
 *
 * Original disassembly:
 *   b230: anl a, #0xef           ; clear bit 4
 *   b232: orl a, #0x10           ; set bit 4
 *   b234: lcall 0x96b7           ; helper
 *   b237: lcall 0x980d           ; helper
 *   b23a: mov dptr, #0xe7fc
 *   b23d: movx a, @dptr
 *   b23e: anl a, #0xfc           ; clear bits 0-1
 *   b240: movx @dptr, a
 *   ... (continues with state configuration)
 */
void error_state_config(void)
{
    uint8_t val;

    /* Configure REG_LINK_MODE_CTRL - clear bits 0-1 */
    val = REG_LINK_MODE_CTRL;
    val = val & 0xFC;
    REG_LINK_MODE_CTRL = val;

    /* Clear error counter */
    G_MISC_FLAG_06EC = 0x00;

    /* Configure transfer2 DMA control - clear bit 4 */
    val = REG_XFER2_DMA_CTRL;
    val = val & 0xEF;
    REG_XFER2_DMA_CTRL = val;

    /* Configure interrupt control - clear bit 4, set bit 4 */
    val = REG_INT_ENABLE;
    val = (val & 0xEF) | 0x10;
    REG_INT_ENABLE = val;

    /* Configure transfer2 DMA control - clear bits 0-2, set bits 0-2 to 4 */
    val = REG_XFER2_DMA_CTRL;
    val = (val & 0xF8) | 0x04;
    REG_XFER2_DMA_CTRL = val;

    /* Set transfer2 DMA address to 0x00C8 */
    REG_XFER2_DMA_ADDR_LO = 0x00;
    REG_XFER2_DMA_ADDR_HI = 0xC8;
}

/*
 * reg_set_bit6_bba8 - Set bit 6 of register at DPTR
 * Address: 0xbba8-0xbbae (7 bytes)
 *
 * Reads register, clears bit 6, sets bit 6 (always sets bit 6).
 *
 * Parameters:
 *   addr: Register address to modify
 *
 * Original disassembly:
 *   bba8: movx a, @dptr       ; Read current value
 *   bba9: anl a, #0xbf        ; Clear bit 6
 *   bbab: orl a, #0x40        ; Set bit 6
 *   bbad: movx @dptr, a       ; Write back
 *   bbae: ret
 */
void reg_set_bit6_bba8(__xdata uint8_t *addr)
{
    uint8_t val = *addr;
    val = (val & 0xBF) | 0x40;
    *addr = val;
}

/*
 * reg_set_bit1_bbaf - Set bit 1 of register at DPTR
 * Address: 0xbbaf-0xbbb5 (7 bytes)
 *
 * Reads register, clears bit 1, sets bit 1 (always sets bit 1).
 *
 * Parameters:
 *   addr: Register address to modify
 *
 * Original disassembly:
 *   bbaf: movx a, @dptr       ; Read current value
 *   bbb0: anl a, #0xfd        ; Clear bit 1
 *   bbb2: orl a, #0x02        ; Set bit 1
 *   bbb4: movx @dptr, a       ; Write back
 *   bbb5: ret
 */
void reg_set_bit1_bbaf(__xdata uint8_t *addr)
{
    uint8_t val = *addr;
    val = (val & 0xFD) | 0x02;
    *addr = val;
}

/* External declarations for called functions */
extern void dispatch_057f(void);                 /* dispatch.c */
extern void phy_link_ctrl_update(uint8_t param);          /* cmd.c - 0xdd42 */
extern void pcie_param_handler(uint8_t param);         /* via dispatch */

/*
 * power_state_handler - Handle system state transitions
 * Address: 0xca0d-0xca70 (100 bytes)
 *
 * Main handler for system state transitions. Checks event control
 * and system state, performs appropriate actions based on state.
 *
 * State machine:
 *   - If G_EVENT_CTRL_09FA == 4: call handler_dd42(4), pcie_param_handler(0)
 *   - If G_SYSTEM_STATE_0AE2 == 1: call dispatch_057f, set bit 6 of 0x92E1,
 *                                  clear bit 6 of power status
 *   - If G_SYSTEM_STATE_0AE2 == 2: clear bit 1 of PHY control 0x91C0
 *   - If G_SYSTEM_STATE_0AE2 == 4: clear bit 0 of 0xCC30, configure 0xE710,
 *                                  clear bit 1 of 0x91C0, set bit 1 of 0xCC3B
 *   - Finally: set G_SYSTEM_STATE_0AE2 = 0x10
 *
 * Original disassembly:
 *   ca0d: mov dptr, #0x09fa   ; G_EVENT_CTRL_09FA
 *   ca10: movx a, @dptr
 *   ca11: cjne a, #0x04, ca1e ; if != 4, skip
 *   ca14: mov r7, #0x04
 *   ca16: lcall 0xdd42        ; handler_dd42(4)
 *   ca19: clr a
 *   ca1a: mov r7, a
 *   ca1b: lcall 0xe7c1        ; pcie_param_handler(0)
 *   ca1e: mov dptr, #0x0ae2   ; G_SYSTEM_STATE_0AE2
 *   ...
 *   ca70: ret
 */
void power_state_handler(void)
{
    uint8_t val;

    /* Check event control for state 4 */
    if (G_EVENT_CTRL_09FA == 4) {
        phy_link_ctrl_update(4);
        pcie_param_handler(0);
    }

    /* Handle system state transitions */
    val = G_SYSTEM_STATE_0AE2;

    if (val == 1) {
        /* State 1: Resume from suspend */
        dispatch_057f();

        /* Set bit 6 of power event register (0x92E1) */
        reg_set_bit6_bba8(&REG_POWER_EVENT_92E1);

        /* Clear bit 6 of power status (clear suspended flag) */
        val = REG_POWER_STATUS;
        REG_POWER_STATUS = val & 0xBF;
    }
    else if (val == 2) {
        /* State 2: PHY state change */
        /* Clear bit 1 of PHY control */
        val = REG_USB_PHY_CTRL_91C0;
        REG_USB_PHY_CTRL_91C0 = val & 0xFD;
    }
    else if (val == 4) {
        /* State 4: Full reset/reconfigure */

        /* Clear bit 0 of CPU mode */
        val = REG_CPU_MODE;
        REG_CPU_MODE = val & 0xFE;

        /* Configure link width: clear bits 0-4, set 0x1F */
        val = REG_LINK_WIDTH_E710;
        REG_LINK_WIDTH_E710 = (val & 0xE0) | 0x1F;

        /* Clear bit 1 of PHY control */
        val = REG_USB_PHY_CTRL_91C0;
        REG_USB_PHY_CTRL_91C0 = val & 0xFD;

        /* Set bit 1 of 0xCC3B */
        reg_set_bit1_bbaf((__xdata uint8_t *)0xCC3B);
    }

    /* Set system state to 0x10 (idle/ready) */
    G_SYSTEM_STATE_0AE2 = 0x10;
}

/*
 * state_transfer_calc_120d - Transfer calculation state handler
 * Address: 0x120d-0x1271 (100 bytes)
 *
 * Algorithm:
 *   1. Read G_SCSI_CMD_PARAM_0470, check bit 3
 *   2. If bit 3 set:
 *      - Call get_ep_config_indexed to get divider (EP config value)
 *      - Compute G_XFER_DIV_0476 = ceil(I_TRANSFER_COUNT / divider)
 *   3. Check REG_BUF_CFG_9000 bit 0
 *   4. If bit 0 set:
 *      - Call helper_15b7 (increments DPTR)
 *      - Read slot value, if 0xFF -> compute and write to slot
 *      - Clear G_NVME_PARAM_053A
 *   5. Update slot value based on REG_NVME_LINK_CTRL_C414 comparison
 */
void state_transfer_calc_120d(void)
{
    uint8_t divider;
    uint8_t quotient;
    uint8_t remainder;
    uint8_t slot_val;
    uint8_t ctrl_val;
    __xdata uint8_t *slot_ptr;

    /* Check bit 3 of G_SCSI_CMD_PARAM_0470 */
    if ((G_SCSI_CMD_PARAM_0470 & 0x08) == 0) {
        return;  /* Bit 3 not set, nothing to do */
    }

    /* Get divider from EP config array */
    divider = get_ep_config_indexed();

    /* Compute quotient = I_TRANSFER_COUNT / divider */
    if (divider != 0) {
        quotient = I_TRANSFER_COUNT / divider;
        remainder = I_TRANSFER_COUNT % divider;

        /* If there's a remainder, round up */
        if (remainder != 0) {
            quotient++;
        }
    } else {
        quotient = 0;
    }

    /* Store result to G_XFER_DIV_0476 */
    G_XFER_DIV_0476 = quotient;

    /* Check REG_USB_STATUS (0x9000) bit 0 */
    if ((REG_USB_STATUS & USB_STATUS_DMA_READY) == 0) {
        return;  /* Bit 0 not set, nothing to do */
    }

    /* Calculate slot pointer: 0x009F + I_CMD_SLOT_INDEX */
    /* Using helper_15b7 pattern internally */
    slot_ptr = (__xdata uint8_t *)(0x009F + I_CMD_SLOT_INDEX);

    /* Read slot value */
    slot_val = *slot_ptr;

    if (slot_val == 0xFF) {
        /* Slot is uninitialized - compute new value */
        /* Calculate address 0x009F + I_CMD_SLOT_INDEX and store quotient */
        *slot_ptr = quotient;

        /* Clear G_NVME_PARAM_053A */
        G_NVME_PARAM_053A = 0;
    }

    /* Read current slot value again for comparison */
    slot_val = *slot_ptr;

    /* Read from helper_15b7 computed address and compare with ctrl */
    ctrl_val = REG_NVME_DATA_CTRL;

    if (slot_val != ctrl_val) {
        /* Values differ - modify control register */
        /* Clear bit 7, set bit 7 (toggle pattern) */
        ctrl_val = ctrl_val & 0x7F;  /* Clear bit 7 */
        ctrl_val = ctrl_val | 0x80;  /* Set bit 7 */
        REG_NVME_DATA_CTRL = ctrl_val;
    }
}

/*
 * state_transfer_setup_12aa - Transfer setup with boundary check
 * Address: 0x12aa-0x12da (49 bytes)
 *
 * Algorithm:
 *   1. Check if param >= 0x40, if so return 0 (out of bounds)
 *   2. Write I_XFER_STATUS to REG_SCSI_DMA_STATUS_L and G_STATE_HELPER_41
 *   3. Write I_XFER_STATUS + I_TRANSFER_COUNT to G_STATE_HELPER_42
 *   4. Call addr_setup_0059 with 0x59 + I_CMD_SLOT_INDEX
 *   5. Call mem_write_via_ptr with I_XFER_STATUS
 *   6. Call helper_166a with I_XFER_STATUS (writes to computed slot)
 *   7. Write 1 to slot and return 1
 *
 * Parameters:
 *   param: Transfer index (must be < 0x40)
 *
 * Returns: 1 if setup successful, 0 if param out of bounds
 */
uint8_t state_transfer_setup_12aa(uint8_t param)
{
    uint8_t sum;
    __xdata uint8_t *slot_ptr;

    /* Check if param >= 0x40 */
    if (param >= 0x40) {
        return 0;  /* Out of bounds */
    }

    /* Write I_XFER_STATUS to SCSI DMA status register */
    REG_SCSI_DMA_STATUS_L = I_XFER_STATUS;

    /* Store I_XFER_STATUS to state helper variables */
    G_STATE_HELPER_41 = I_XFER_STATUS;

    /* Compute and store I_XFER_STATUS + I_TRANSFER_COUNT */
    sum = I_XFER_STATUS + I_TRANSFER_COUNT;
    G_STATE_HELPER_42 = sum;

    /* Call addr_setup_0059 with 0x59 + I_CMD_SLOT_INDEX */
    /* This sets up address at 0x0059 + I_CMD_SLOT_INDEX */
    addr_setup_0059(0x59 + I_CMD_SLOT_INDEX);

    /* Call mem_write_via_ptr with I_XFER_STATUS */
    /* This increments pointer and writes I_XFER_STATUS */
    mem_write_via_ptr(I_XFER_STATUS);

    /* Call helper_166a: writes I_XFER_STATUS to DPTR, then computes new DPTR = 0x7C + I_CMD_SLOT_INDEX */
    /* This stores I_XFER_STATUS to the current address, then computes slot pointer */
    slot_ptr = (__xdata uint8_t *)(0x007C + I_CMD_SLOT_INDEX);

    /* helper_15b6: write A to DPTR and increment DPTR */
    /* Write 1 to slot */
    *slot_ptr = 1;

    return 1;  /* Success */
}

/*
 * scsi_get_ctrl_ptr_1b3b - Get pointer to SCSI control array element
 * Address: 0x1b3b-0x1b46 (12 bytes)
 *
 * Disassembly:
 *   1b3b: mov a, #0x4e        ; A = 0x4E
 *   1b3d: add a, 0x3e         ; A = 0x4E + I_WORK_3E
 *   1b3f: mov 0x82, a         ; DPL = A
 *   1b41: clr a
 *   1b42: addc a, #0x01       ; DPH = 0x01 + carry
 *   1b44: mov 0x83, a
 *   1b46: ret
 *
 * Computes DPTR = 0x014E + I_WORK_3E
 * This accesses the G_USB_INDEX_COUNTER array at 0x014E indexed by I_WORK_3E.
 *
 * Returns: Pointer to SCSI control array element
 */
__xdata uint8_t *scsi_get_ctrl_ptr_1b3b(void)
{
    uint8_t low = 0x4E + I_WORK_3E;
    uint16_t addr = 0x0100 + low;  /* Base is 0x0100 */
    if (low < 0x4E) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * state_inc_and_calc_120b - Increment work register and calculate transfer
 * Address: 0x120b-0x120c (2 bytes)
 *
 * Disassembly:
 *   120b: inc 0x3f              ; I_TRANSFER_COUNT++
 *   120d: ...                   ; falls through to state_transfer_calc_120d
 *
 * This is an entry point that increments I_TRANSFER_COUNT before falling through
 * to state_transfer_calc_120d.
 */
void state_inc_and_calc_120b(void)
{
    I_TRANSFER_COUNT++;
    state_transfer_calc_120d();
}

/*
 * get_usb_index_ptr_15a0 - Get pointer to USB index array element
 * Address: 0x15a0-0x15ab (12 bytes)
 *
 * Disassembly:
 *   15a0: mov a, #0x4e        ; A = 0x4E
 *   15a2: add a, 0x43         ; A = 0x4E + I_CMD_SLOT_INDEX
 *   15a4: mov 0x82, a         ; DPL = A
 *   15a6: clr a
 *   15a7: addc a, #0x01       ; DPH = 0x01 + carry
 *   15a9: mov 0x83, a
 *   15ab: ret
 *
 * Computes DPTR = 0x014E + I_CMD_SLOT_INDEX
 * This accesses the G_USB_INDEX_COUNTER array at 0x014E indexed by I_CMD_SLOT_INDEX.
 *
 * Returns: Pointer to USB index array element
 */
__xdata uint8_t *get_usb_index_ptr_15a0(void)
{
    uint8_t low = 0x4E + I_CMD_SLOT_INDEX;
    uint16_t addr = 0x0100 + low;  /* Base is 0x0100 */
    if (low < 0x4E) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * set_usb_status_bit0_1be1 - Set bit 0 of USB status register
 * Address: 0x1be1-0x1bea (10 bytes)
 *
 * Disassembly:
 *   1be1: mov dptr, #0x9006
 *   1be4: movx a, @dptr
 *   1be5: orl a, #0x01
 *   1be7: movx @dptr, a
 *   1be8: ret
 *
 * Reads register 0x9006, sets bit 0, writes back.
 */
void set_usb_status_bit0_1be1(void)
{
    /* d0b9: Set bit 0 of 0x9006 (REG_USB_EP0_CONFIG) */
    REG_USB_EP0_CONFIG |= USB_EP0_CONFIG_ENABLE;
}

/*
 * read_idata_pair_1b77 - Read 2 bytes from idata
 * Address: 0x1b77-0x1b82 (12 bytes)
 *
 * Disassembly:
 *   1b77: mov r0, #0x16
 *   1b79: mov a, @r0
 *   1b7a: mov r5, a
 *   1b7b: inc r0
 *   1b7c: mov a, @r0
 *   1b7d: mov r6, a
 *   1b7e: ret
 *
 * Reads bytes at idata 0x16 and 0x17 into r5 and r6.
 * Returns low byte in R5, high byte in R6 (as 16-bit value).
 */
uint16_t read_idata_pair_1b77(void)
{
    return ((uint16_t)I_WORK_17 << 8) | I_WORK_16;
}

/*
 * set_dptr_04xx_1660 - Set DPTR to address in 0x04xx range
 * Address: 0x1660-0x1669 (10 bytes)
 *
 * Disassembly:
 *   1660: add a, #0x60        ; A = A + 0x60
 *   1662: mov 0x82, a         ; DPL = A
 *   1664: clr a
 *   1665: addc a, #0x04       ; DPH = 0x04 + carry
 *   1667: mov 0x83, a
 *   1669: ret
 *
 * Computes DPTR = 0x0460 + offset (passed in A), with carry to high byte.
 * Returns: Pointer to address
 */
__xdata uint8_t *set_dptr_04xx_1660(uint8_t offset)
{
    uint8_t low = offset + 0x60;
    uint16_t addr = 0x0400 + low;
    if (low < offset) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * set_c412_bit1_1b59 - Set bit 1 of NVME control register
 * Address: 0x1b59-0x1b63 (11 bytes)
 *
 * Disassembly:
 *   1b59: mov dptr, #0xc412
 *   1b5c: movx a, @dptr
 *   1b5d: orl a, #0x02
 *   1b5f: movx @dptr, a
 *   1b60: ret
 *
 * Reads register 0xC412, sets bit 1, writes back.
 */
void set_c412_bit1_1b59(void)
{
    REG_NVME_CTRL_STATUS |= NVME_CTRL_STATUS_READY;
}

/*
 * write_and_set_c412_bit1_1b55 - Write value then set bit 1 of control register
 * Address: 0x1b55-0x1b58 (4 bytes) + falls through to 1b59
 *
 * Disassembly:
 *   1b55: mov dptr, #0xc412
 *   1b58: movx @dptr, a       ; Write A to 0xC412
 *   1b59: ...                 ; Falls through to set_c412_bit1_1b59
 *
 * Writes A to 0xC412 then sets bit 1 (via fall through).
 */
void write_and_set_c412_bit1_1b55(uint8_t value)
{
    REG_NVME_CTRL_STATUS = value;
    set_c412_bit1_1b59();
}

/*
 * write_ff_to_ce40_offset_1607 - Write 0xFF to address 0xCE40 + offset
 * Address: 0x1607-0x1619 (19 bytes)
 *
 * Disassembly:
 *   1607: mov r7, a           ; Save offset in R7
 *   1608: clr a
 *   1609: subb a, #0x00       ; R6 = borrow (0 or -1)
 *   160b: mov r6, a
 *   160c: mov a, #0x40        ; Low byte base
 *   160e: add a, r7           ; Add offset
 *   160f: mov 0x82, a         ; DPL
 *   1611: mov a, #0xce        ; High byte base
 *   1613: addc a, r6          ; Add carry/borrow
 *   1614: mov 0x83, a         ; DPH
 *   1616: mov a, #0xff
 *   1618: movx @dptr, a       ; Write 0xFF
 *   1619: ret
 *
 * Writes 0xFF to address 0xCE40 + offset, handles negative offset.
 */
void write_ff_to_ce40_offset_1607(uint8_t offset)
{
    __xdata uint8_t *ptr = (__xdata uint8_t *)(0xCE40 + offset);
    *ptr = 0xFF;
}

/*
 * get_ptr_044e_offset_165e - Get pointer to 0x044E + offset
 * Address: 0x165f-0x1667 (9 bytes)
 *
 * Disassembly:
 *   165e: add a, #0x4e        ; A = A + 0x4E
 *   1660: mov 0x82, a         ; DPL = A
 *   1662: clr a
 *   1663: addc a, #0x04       ; DPH = 0x04 + carry
 *   1665: mov 0x83, a
 *   1667: ret
 *
 * Computes DPTR = 0x044E + offset (passed in A).
 * Entry point 0x165e is called when caller adds #0x4E to offset.
 */
__xdata uint8_t *get_ptr_044e_offset_165e(uint8_t offset)
{
    uint8_t low = offset + 0x4E;
    uint16_t addr = 0x0400 + low;
    if (low < 0x4E) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * get_ptr_045a_offset_168c - Get pointer to 0x045A + offset
 * Address: 0x168c-0x1695 (10 bytes)
 *
 * Disassembly:
 *   168c: add a, #0x5a        ; A = A + 0x5A
 *   168e: mov 0x82, a         ; DPL = A
 *   1690: clr a
 *   1691: addc a, #0x04       ; DPH = 0x04 + carry
 *   1693: mov 0x83, a
 *   1695: ret
 *
 * Computes DPTR = 0x045A + offset (passed in A).
 */
__xdata uint8_t *get_ptr_045a_offset_168c(uint8_t offset)
{
    uint8_t low = offset + 0x5A;
    uint16_t addr = 0x0400 + low;
    if (low < 0x5A) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * get_ptr_0466_1660 - Get pointer at 0x0460 + offset (without adding 0x4E first)
 * Address: 0x1660-0x1667 (8 bytes)
 *
 * This is the same code as 0x165e but entered after the add instruction.
 * Called when A already contains (offset + 0x4E) from caller.
 *
 * Disassembly:
 *   1660: mov 0x82, a         ; DPL = A (already has offset + 0x4E)
 *   1662: clr a
 *   1663: addc a, #0x04       ; DPH = 0x04 + carry
 *   1665: mov 0x83, a
 *   1667: ret
 *
 * Entry point when A already contains low byte offset.
 */
__xdata uint8_t *get_ptr_04xx_raw_1660(uint8_t low_byte, uint8_t carry)
{
    uint16_t addr = 0x0400 + low_byte;
    if (carry) {
        addr += 0x0100;
    }
    return (__xdata uint8_t *)addr;
}

/*
 * get_ptr_04b7_idx55_1696 - Get pointer to 0x04B7 + I_VENDOR_STATE
 * Address: 0x1696-0x16a1 (12 bytes)
 *
 * Disassembly:
 *   1696: mov a, #0xb7        ; A = 0xB7
 *   1698: add a, 0x55         ; A = 0xB7 + I_VENDOR_STATE
 *   169a: mov 0x82, a         ; DPL = A
 *   169c: clr a
 *   169d: addc a, #0x04       ; DPH = 0x04 + carry
 *   169f: mov 0x83, a
 *   16a1: ret
 *
 * Computes DPTR = 0x04B7 + I_VENDOR_STATE
 */
__xdata uint8_t *get_ptr_04b7_idx55_1696(void)
{
    uint8_t low = 0xB7 + I_VENDOR_STATE;
    uint16_t addr = 0x0400 + low;
    if (low < 0xB7) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * get_ptr_0466_r7_16de - Get pointer to 0x0466 + R7 offset
 * Address: 0x16de-0x16e8 (11 bytes)
 *
 * Disassembly:
 *   16de: mov a, #0x66        ; A = 0x66
 *   16e0: add a, r7           ; A = 0x66 + R7
 *   16e1: mov 0x82, a         ; DPL = A
 *   16e3: clr a
 *   16e4: addc a, #0x04       ; DPH = 0x04 + carry
 *   16e6: mov 0x83, a
 *   16e8: ret
 *
 * Computes DPTR = 0x0466 + R7
 */
__xdata uint8_t *get_ptr_0466_r7_16de(uint8_t r7_offset)
{
    uint8_t low = 0x66 + r7_offset;
    uint16_t addr = 0x0400 + low;
    if (low < 0x66) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * get_ptr_0456_offset_16e9 - Get pointer to 0x0456 + offset
 * Address: 0x16e9-0x16f2 (10 bytes)
 *
 * Disassembly:
 *   16e9: add a, #0x56        ; A = A + 0x56
 *   16eb: mov 0x82, a         ; DPL = A
 *   16ed: clr a
 *   16ee: addc a, #0x04       ; DPH = 0x04 + carry
 *   16f0: mov 0x83, a
 *   16f2: ret
 *
 * Computes DPTR = 0x0456 + A
 */
__xdata uint8_t *get_ptr_0456_offset_16e9(uint8_t offset)
{
    uint8_t low = offset + 0x56;
    uint16_t addr = 0x0400 + low;
    if (low < 0x56) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return (__xdata uint8_t *)addr;
}

/*
 * clear_c8d6_bits_16f3 - Clear bits 3 and 2 of register 0xC8D6
 * Address: 0x16f3-0x16fe (12 bytes)
 *
 * Disassembly:
 *   16f3: mov dptr, #0xc8d6
 *   16f6: movx a, @dptr
 *   16f7: anl a, #0xf7        ; Clear bit 3
 *   16f9: movx @dptr, a
 *   16fa: movx a, @dptr
 *   16fb: anl a, #0xfb        ; Clear bit 2
 *   16fd: movx @dptr, a
 *   16fe: ret
 *
 * Clears bits 3 and 2 of register 0xC8D6.
 */
void clear_c8d6_bits_16f3(void)
{
    REG_DMA_STATUS &= ~DMA_STATUS_ERROR;  /* Clear bit 3 */
    REG_DMA_STATUS &= ~DMA_STATUS_DONE;  /* Clear bit 2 */
}

/*
 * read_009f_idx3e_1b88 - Read from address 0x009F + I_WORK_3E
 * Address: 0x1b88-0x1b95 (14 bytes)
 *
 * Disassembly:
 *   1b88: mov r7, a           ; Save A in R7
 *   1b89: mov a, #0x9f        ; A = 0x9F
 *   1b8b: add a, 0x3e         ; A = 0x9F + I_WORK_3E
 *   1b8d: mov 0x82, a         ; DPL = A
 *   1b8f: clr a
 *   1b90: addc a, #0x00       ; DPH = carry
 *   1b92: mov 0x83, a
 *   1b94: movx a, @dptr       ; Read from DPTR
 *   1b95: ret
 *
 * Reads byte from address 0x009F + I_WORK_3E.
 */
uint8_t read_009f_idx3e_1b88(void)
{
    uint8_t low = 0x9F + I_WORK_3E;
    uint16_t addr = 0x0000 + low;
    if (low < 0x9F) {
        addr += 0x0100;  /* Handle overflow carry */
    }
    return *(__xdata uint8_t *)addr;
}

/*
 * read_0472_pair_171d - Read 16-bit value from 0x0472-0x0473
 * Address: 0x171d-0x1729 (13 bytes)
 *
 * Disassembly:
 *   171d: mov dptr, #0x0472
 *   1720: movx a, @dptr
 *   1721: mov r6, a           ; R6 = low byte
 *   1722: inc dptr
 *   1723: movx a, @dptr
 *   1724: mov r7, a           ; R7 = high byte
 *   1725: mov r5, 0x03        ; R5 = some parameter
 *   1727: mov r4, #0x00
 *   1729: ljmp 0x0c0f         ; Jump to division routine
 *
 * Reads 16-bit value from G_TRANSFER_SIZE_0472 and jumps to 0x0c0f.
 */
uint16_t read_0472_pair_171d(void)
{
    return ((uint16_t)G_DMA_LOAD_PARAM2 << 8) | G_DMA_LOAD_PARAM1;
}

/*
 * write_idx41_plus2_17d8 - Write I_SLOT_START_INDEX+2 and I_SLOT_START_INDEX+3 to DPTR
 * Address: 0x17d8-0x17e2 (11 bytes)
 *
 * Disassembly:
 *   17d8: mov a, 0x41         ; A = I_SLOT_START_INDEX
 *   17da: add a, #0x02        ; A = I_SLOT_START_INDEX + 2
 *   17dc: movx @dptr, a       ; Write to DPTR
 *   17dd: mov a, 0x41         ; A = I_SLOT_START_INDEX
 *   17df: add a, #0x03        ; A = I_SLOT_START_INDEX + 3
 *   17e1: movx @dptr, a       ; Write to DPTR again
 *   17e2: ret
 *
 * Writes I_SLOT_START_INDEX+2 and I_SLOT_START_INDEX+3 to consecutive DPTR locations.
 * Note: The second write overwrites the same location (bug or intentional).
 */
void write_idx41_plus2_17d8(__xdata uint8_t *ptr)
{
    *ptr = I_SLOT_START_INDEX + 2;
    *ptr = I_SLOT_START_INDEX + 3;
}

/*
 * setup_c415_from_0475_1b47 - Read 0x0475 and 0xC415, combine and write
 * Address: 0x1b47-0x1b5e (24 bytes)
 *
 * Disassembly:
 *   1b47: mov dptr, #0x0475
 *   1b4a: movx a, @dptr
 *   1b4b: mov r6, a           ; R6 = value from 0x0475
 *   1b4c: mov dptr, #0xc415
 *   1b4f: movx a, @dptr
 *   1b50: anl a, #0xc0        ; Keep bits 7-6 only
 *   1b52: mov r5, a           ; R5 = (0xC415 & 0xC0)
 *   1b53: mov a, r6
 *   1b54: orl a, r5           ; A = R6 | R5
 *   1b55: movx @dptr, a       ; Write to 0xC415
 *   1b56: mov dptr, #0xc412   ; Falls through to set bit on C412
 *   ...continues at 1b59...
 *
 * Reads G_NVME_PARAM_0475, combines with bits 7-6 of REG_NVME_CONFIG_C415,
 * writes result to REG_NVME_CONFIG_C415, then sets bit 1 of REG_NVME_CTRL_STATUS.
 */
void setup_c415_from_0475_1b47(void)
{
    uint8_t val_0475 = G_STATE_HELPER_42;
    uint8_t val_c415 = REG_NVME_DEV_STATUS & 0xC0;
    REG_NVME_DEV_STATUS = val_0475 | val_c415;
    REG_NVME_CTRL_STATUS &= ~NVME_CTRL_STATUS_READY;  /* Clear bit 1 */
    REG_NVME_CTRL_STATUS |= NVME_CTRL_STATUS_READY;  /* Set bit 1 */
}

/* Forward declarations */
extern void flash_config_copy_9403(void);
extern uint8_t reg_read_indexed_0a84(uint8_t offset, uint8_t base);

/*
 * flash_config_init_9388 - Initialize flash config arrays from flash buffer
 * Address: 0x9388-0x9401 (entry point within 0x9378-0x9401)
 *
 * This function initializes configuration arrays from flash buffer data.
 * For entries that read as 0xFF (invalid/unprogrammed), default values are used.
 *
 * Array initialization:
 *   0x703C-0x7043 -> 0x01BD-0x01C4 (8 bytes, default 0x20)
 *   0x7044-0x7063 -> 0x08B0-0x08CF (32 bytes, default 0x00)
 *   0x7064-0x7073 -> 0x01C5-0x01D4 (16 bytes, default 0x20, if 0x7064 valid)
 *
 * Also copies 0x7074-0x7075 to 0x086C-0x086D if valid.
 *
 * Note: 0x9388 is an overlapping code entry point that unconditionally writes
 * the default value 0x20 before continuing. In C we implement the full behavior.
 */
void flash_config_init_9388(void)
{
    uint8_t i;
    uint8_t val;
    __xdata uint8_t *dst;

    /* Loop 1: Copy 0x703C-0x7043 -> 0x01BD-0x01C4 (8 bytes) */
    /* If source byte is 0xFF, use default 0x20 */
    for (i = 0; i < 8; i++) {
        val = reg_read_indexed_0a84(0x3C, i);  /* Read 0x703C+i */
        if (val == 0xFF) {
            val = 0x20;  /* Default value */
        }
        /* Store to 0x01BD+i */
        dst = (__xdata uint8_t *)(0x01BD + i);
        *dst = val;
    }

    /* Loop 2: Copy 0x7044-0x7063 -> 0x08B0-0x08CF (32 bytes) */
    /* If source byte is 0xFF, use default 0x00 */
    for (i = 0; i < 32; i++) {
        val = reg_read_indexed_0a84(0x44, i);  /* Read 0x7044+i */
        if (val == 0xFF) {
            val = 0x00;  /* Default value */
        }
        /* Store to 0x08B0+i */
        dst = (__xdata uint8_t *)(0x08B0 + i);
        *dst = val;
    }

    /* Check if 0x7064 area is valid (not 0xFF) */
    val = G_FLASH_PCIE_WIDTH;
    if ((uint8_t)~val != 0) {  /* If not 0xFF */
        /* Loop 3: Copy 0x7064-0x7073 -> 0x01C5-0x01D4 (16 bytes) */
        /* If source byte is 0xFF, use default 0x20 */
        for (i = 0; i < 16; i++) {
            val = reg_read_indexed_0a84(0x64, i);  /* Read 0x7064+i */
            if (val == 0xFF) {
                val = 0x20;  /* Default value */
            }
            /* Store to 0x01C5+i */
            dst = (__xdata uint8_t *)(0x01C5 + i);
            *dst = val;
        }
    }

    /* Check and copy 0x7074/0x7075 -> 0x086C/0x086D if valid */
    val = G_FLASH_PWR_PROFILE;
    if (val != 0xFF || (uint8_t)~G_FLASH_VOLT_MODE != 0) {
        G_FLASH_CFG_086C = G_FLASH_PWR_PROFILE;
        G_FLASH_CFG_086D = G_FLASH_VOLT_MODE;
    }

    /* Continue with flash_config_copy_9403 behavior */
    flash_config_copy_9403();
}

/*
 * flash_config_copy_9403 - Copy flash config to XDATA globals
 * Address: 0x9403-0x9535 (306 bytes)
 *
 * This function reads flash configuration from the flash buffer area (0x7076-0x707D)
 * and copies the data to config globals (0x086E-0x0871, 0x0AE3-0x0AF1), extracting
 * various bitfields and setting system flags.
 *
 * Flash buffer layout:
 *   0x7076-0x7077: Config block 1 (copied to 0x086E-0x086F if valid)
 *   0x7078-0x7079: Config block 2 (copied to 0x0870-0x0871 if valid)
 *   0x707A: Config byte A (low nibble -> 0x0AE9, bits 4-5 -> 0x0AEE)
 *   0x707B: Config byte B (bits 0-1 -> 0x0AEB/0x0AEC, bits 4-5 -> 0x0AED)
 *   0x707D: Config byte D (individual bits -> 0x0AEA, 0x0AE3-0x0AE8, 0x0AF0)
 *
 * A block is considered "invalid" if both bytes read as 0xFF.
 */
extern void helper_e5fe(void);
extern void helper_dbbb(void);
extern void state_checksum_calc(void);
extern void flash_set_bit3(__xdata uint8_t *dest);
extern void flash_set_bit2(__xdata uint8_t *dest);

void flash_config_copy_9403(void)
{
    uint8_t val;
    uint8_t cfg_707d;
    uint8_t cfg_707a;
    uint8_t cfg_707b;
    uint8_t r6_ae3;
    uint8_t r7_ae6;

    /* Check if flash block 0x7076-0x7077 is valid (not both 0xFF) */
    val = G_FLASH_PWR_PDO_0;
    if (val != 0xFF || (uint8_t)~G_FLASH_PWR_PDO_1 != 0) {
        /* Valid - copy 0x7076 -> 0x086E, 0x7077 -> 0x086F */
        G_FLASH_CFG_086E = G_FLASH_PWR_PDO_0;
        G_FLASH_CFG_086F = G_FLASH_PWR_PDO_1;
    }

    /* Check if flash block 0x7078-0x7079 is valid (not both 0xFF) */
    val = G_FLASH_PWR_PDO_2;
    if (val != 0xFF || (uint8_t)~G_FLASH_PWR_PDO_3 != 0) {
        /* Valid - copy 0x7078 -> 0x0870, 0x7079 -> 0x0871 */
        G_FLASH_CFG_0870 = G_FLASH_PWR_PDO_2;
        G_FLASH_CFG_0871 = G_FLASH_PWR_PDO_3;
    }

    /* Read config byte from 0x707D and extract bitfields */
    cfg_707d = G_FLASH_CFG_FLAGS;

    /* Bit 0 -> 0x0AEA (flash config flag) */
    G_FLASH_CFG_0AEA = cfg_707d & FLASH_CFG_ENABLE;

    /* Bit 1 (shifted to bit 0) -> 0x0AE3 (state flag) */
    cfg_707d = G_FLASH_CFG_FLAGS;  /* Re-read for helper chain */
    G_STATE_FLAG_0AE3 = (cfg_707d >> 1) & 0x01;

    /* Bit 2 (shifted) -> 0x0AE4 (PHY lane config) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_PHY_LANE_CFG_0AE4 = (cfg_707d >> 2) & 0x01;

    /* Bit 3 -> 0x0AF0 (flash config) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_FLASH_CFG_0AF0 = (cfg_707d >> 3) & FLASH_CFG_ENABLE;

    /* Bit 4 (from swap) -> 0x0AE5 (TLP init flag) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_TLP_INIT_FLAG_0AE5 = (cfg_707d >> 4) & 0x01;

    /* Bit 5 (from swap + shift) -> 0x0AE6 (link speed mode) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_LINK_SPEED_MODE_0AE6 = r7_ae6 = (cfg_707d >> 5) & 0x01;

    /* Bit 6 (from swap/rrc/rrc) -> 0x0AE7 (link config bit) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_LINK_CFG_BIT_0AE7 = (cfg_707d >> 6) & 0x01;

    /* Bit 7 -> 0x0AE8 (state) */
    cfg_707d = G_FLASH_CFG_FLAGS;
    G_STATE_0AE8 = (cfg_707d >> 7) & 0x01;

    /* Read config byte from 0x707A and extract bitfields */
    cfg_707a = G_FLASH_THERMAL_THRESH;

    /* Low nibble -> 0x0AE9 (state) */
    G_STATE_0AE9 = cfg_707a & 0x0F;

    /* Bits 4-5 -> 0x0AEE (state check byte) */
    G_STATE_CHECK_0AEE = (cfg_707a >> 4) & 0x03;

    /* Process 0x707A upper bits with flash_extract_2bits_shift2 pattern -> 0x0AEF */
    cfg_707a = G_FLASH_THERMAL_THRESH;
    G_LINK_CFG_0AEF = (cfg_707a >> 6) & 0x03;

    /* Read config byte from 0x707B */
    cfg_707b = G_FLASH_FAN_MODE;

    /* Bits 0-1 -> 0x0AEB (link config) */
    G_LINK_CFG_0AEB = cfg_707b & 0x03;

    /* Bits 4-5 -> 0x0AED (PHY config) */
    G_PHY_CFG_0AED = (cfg_707b >> 4) & 0x03;

    /* Set bit 0 of G_SYS_FLAGS_07F7 */
    G_SYS_FLAGS_07F7 |= 0x01;

    /* Set bit 0 of link config 0x0AEB */
    G_LINK_CFG_0AEB |= 0x01;

    /* Check G_LINK_SPEED_MODE_0AE6 (r7) for conditional processing */
    if (r7_ae6 != 0) {
        /* Clear G_STATE_FLAG_0AF1 (set to 0) */
        G_STATE_FLAG_0AF1 = 0;
    } else {
        /* Set G_STATE_FLAG_0AF1 to 0x3F */
        G_STATE_FLAG_0AF1 = 0x3F;
    }

    /* Read G_STATE_FLAG_0AE3 (r6) for conditional PHY config */
    r6_ae3 = G_STATE_FLAG_0AE3;

    /* PHY config based on G_PHY_LANE_CFG_0AE4 and r6_ae3 */
    if (G_PHY_LANE_CFG_0AE4 == 0) {
        /* Call flash_set_bit3 to set bit 3 at 0xC655 and 0xC65A */
        flash_set_bit3(&REG_PHY_CFG_C655);
        flash_set_bit3(&REG_PHY_CFG_C65A);
    } else {
        /* Clear bit 3 at 0xC65A */
        REG_PHY_CFG_C65A &= ~PHY_CFG_C65A_BIT3;
    }

    /* Check r6_ae3 and r7_ae6 for REG_CPU_EXEC_STATUS_3 (0xCC35) update */
    if (r6_ae3 == 0 || r7_ae6 == 0) {
        flash_set_bit2(&REG_CPU_EXEC_STATUS_3);
    } else {
        REG_CPU_EXEC_STATUS_3 &= ~CPU_EXEC_STATUS_3_BIT2;  /* Clear bit 2 */
    }

    /* Call helper based on r6_ae3 state */
    if (r6_ae3 == 0) {
        helper_e5fe();
    }

    /* Check G_STATE_FLAG_0AF1 bits and call helpers */
    val = G_STATE_FLAG_0AF1;
    if (val & 0x01) {
        helper_dbbb();
    }

    val = G_STATE_FLAG_0AF1;
    if (val & 0x04) {
        state_checksum_calc();
    }

    /* Clear bit 4 of USB endpoint control */
    REG_USB_EP_CTRL_905F &= ~USB_EP_CTRL_905F_BIT4;
}

/*
 * External dispatch functions from dispatch.c
 */
extern void dispatch_036d(void);  /* handler_e96f - buffer status 0 handler */
extern void dispatch_0368(void);  /* handler_df15 - link status handler */
extern void dispatch_0372(void);  /* handler_e970 - buffer status 1 handler */
extern void dispatch_0377(void);  /* handler_e952 - buffer status 2 handler */
extern void dispatch_037c(void);  /* handler_e941 - buffer status 3 handler */
extern void dispatch_0381(void);  /* handler_e947 - buffer status 4 handler */
extern void dispatch_0386(void);  /* handler_e92c - buffer status 5 handler */
extern void dispatch_038b(void);  /* handler_d2bd - config status handler */

/* External USB/NVMe functions */
extern void usb_set_transfer_active_flag(void);  /* 0x312a */
extern void nvme_read_status(void);              /* 0x31ce */
extern void usb_ep_loop_180d(uint8_t param);     /* 0x180d */
extern void usb_ep_loop_3419(void);              /* 0x3419 */
extern void dma_interrupt_handler(void);                  /* 0x2608 - link event handler (dma.c) */
extern void nvme_completion_handler(uint8_t param);         /* 0x3adb - CEF2 handler (protocol.c) */
extern void scsi_csw_ext_build(void);                   /* 0x488f - queue processor */
extern void usb_status_handler(void);                   /* 0x3e81 - USB status handler */
extern void nvme_queue_cfg_by_state(void);                   /* 0x4784 - link status handler */
extern void nvme_queue_index_update(void);                   /* 0x49e9 - USB control handler */

/*
 * nvme_cmd_status_init - USB endpoint loop with r7=1 and C47A write
 * Address: 0x1196-0x11a1 (12 bytes)
 *
 * Calls usb_ep_loop_180d(1) then writes 0xFF to REG_NVME_CMD_STATUS_C47A.
 *
 * Original disassembly:
 *   1196: mov r7, #0x01
 *   1198: lcall 0x180d        ; usb_ep_loop_180d(1)
 *   119b: mov dptr, #0xc47a   ; REG_NVME_CMD_STATUS_C47A
 *   119e: mov a, #0xff
 *   11a0: movx @dptr, a       ; Write 0xFF
 *   11a1: ret
 */
void nvme_cmd_status_init(void)
{
    usb_ep_loop_180d(0x01);
    REG_NVME_CMD_STATUS_C47A = 0xFF;
}

/*
 * usb_state_handler_isr_1006 - USB State Machine Interrupt Handler
 * Address: 0x1006-0x1195 (400 bytes)
 *
 * This is the main USB state machine interrupt service routine.
 * It handles USB endpoint events, buffer configuration, and link state changes.
 *
 * Entry flow:
 *   1. Save context via usb_set_transfer_active_flag + nvme_read_status
 *   2. Write default 0x04 to REG_USB_EP_CFG1
 *   3. Check REG_INT_SYSTEM bit 5 for link events
 *   4. Check REG_INT_USB_STATUS bit 2 for queue processing
 *   5. Loop up to 32 times processing queue entries
 *   6. Restore context and return from interrupt
 *
 * Note: The firmware has multiple entry points into this handler for
 * different USB/PCIe event sources. The main entry at 0x1006 is for
 * the default USB endpoint configuration path.
 *
 * Original disassembly (entry):
 *   1006: lcall 0x5455          ; usb_set_transfer_active_flag + nvme_read_status
 *   1009: mov dptr, #0x9093     ; REG_USB_EP_CFG1
 *   100c: ljmp 0x10d1           ; Jump to write 0x04 and continue
 */
void usb_state_handler_isr_1006(void)
{
    uint8_t i;
    uint8_t val;

    /* Save context - calls usb_set_transfer_active_flag + nvme_read_status */
    usb_set_transfer_active_flag();
    nvme_read_status();

    /* Default action: Write 0x04 to REG_USB_EP_CFG1 (0x9093) */
    REG_USB_EP_CFG1 = 0x04;

    /*
     * Common exit path processing (0x10e0)
     * Check REG_INT_SYSTEM (0xC806) bit 5 for link state change events
     */
    val = REG_INT_SYSTEM;
    if (val & 0x20) {  /* Bit 5: Link state change */
        /* Check REG_CPU_LINK_CEF3 bit 3 */
        val = REG_CPU_LINK_CEF3;
        if (val & 0x08) {  /* Bit 3: Link active */
            /* Clear G_SYS_STATUS_PRIMARY, write 0x08 to CEF3, call helper */
            G_SYS_STATUS_PRIMARY = 0;
            REG_CPU_LINK_CEF3 = 0x08;
            dma_interrupt_handler();
        } else {
            /* Check REG_CPU_LINK_CEF2 bit 7 */
            val = REG_CPU_LINK_CEF2;
            if (val & 0x80) {  /* Bit 7: Link ready */
                /* Write 0x80 to CEF2, call nvme_completion_handler(0) */
                REG_CPU_LINK_CEF2 = 0x80;
                nvme_completion_handler(0);
            }
        }
    }

    /*
     * Queue processing (0x110d)
     * Check REG_INT_USB_STATUS (0xC802) bit 2 for NVMe queue processing
     */
    val = REG_INT_USB_STATUS;
    if (val & 0x04) {  /* Bit 2: NVMe queue processing */
        /* Loop up to 32 times (0x20) processing queue entries */
        for (i = 0; i < 0x20; i++) {
            /* Check REG_NVME_QUEUE_BUSY (0xC471) bit 0 */
            val = REG_NVME_QUEUE_BUSY;
            if (!(val & 0x01)) {  /* Bit 0 not set - queue not busy */
                break;
            }

            /* Check G_NVME_QUEUE_READY (0x0055) for queue state */
            val = G_NVME_QUEUE_READY;
            if (val == 0) {
                /* Check REG_NVME_LINK_STATUS (0xC520) bit 1 */
                val = REG_NVME_LINK_STATUS;
                if (val & 0x02) {  /* Bit 1 set */
                    scsi_csw_ext_build();
                }
            }

            /* Always call nvme_cmd_status_init for each iteration */
            nvme_cmd_status_init();
        }
    }

    /*
     * Final status checks (0x113a onwards)
     * Check REG_USB_STATUS (0x9000) bit 0
     */
    val = REG_USB_STATUS;
    if (val & 0x01) {  /* Bit 0: USB active */
        /* Check REG_NVME_LINK_STATUS (0xC520) bit 0 */
        val = REG_NVME_LINK_STATUS;
        if (val & 0x01) {  /* Bit 0 set */
            usb_status_handler();
        }

        /* Check REG_NVME_LINK_STATUS bit 1 */
        val = REG_NVME_LINK_STATUS;
        if (val & 0x02) {  /* Bit 1 set */
            scsi_csw_ext_build();
        }
    } else {
        /* USB not active - check link status */
        /* Check REG_NVME_LINK_STATUS (0xC520) bit 1 */
        val = REG_NVME_LINK_STATUS;
        if (val & 0x02) {  /* Bit 1 set */
            nvme_queue_cfg_by_state();
        }

        /* Check REG_NVME_LINK_STATUS bit 0 */
        val = REG_NVME_LINK_STATUS;
        if (val & 0x01) {  /* Bit 0 set */
            nvme_queue_index_update();
        }
    }

    /* Check REG_USB_MSC_CTRL (0xC42C) bit 0 */
    val = REG_USB_MSC_CTRL;
    if (val & 0x01) {  /* Bit 0 set */
        nvme_queue_cfg_by_state();
        REG_USB_MSC_CTRL = 0x01;  /* Write back to acknowledge */
    }

    /* Return from interrupt - context restored by caller */
}

/* ============================================================
 * State Update Functions
 * ============================================================ */

/*
 * state_update_e25e - Update state registers
 * Address: 0xe25e-0xe281
 */
void state_update_e25e(void)
{
    uint8_t val;
    val = REG_FLASH_BUF_CFG_78AF; val = (val & 0xBF) | 0x40; REG_FLASH_BUF_CFG_78AF = val;
    val = REG_FLASH_BUF_CFG_78B0; val = (val & 0xBF) | 0x40; REG_FLASH_BUF_CFG_78B0 = val;
    val = REG_FLASH_BUF_CFG_78B1; val = (val & 0xBF) | 0x40; REG_FLASH_BUF_CFG_78B1 = val;
    val = REG_FLASH_BUF_CFG_78B2; val = (val & 0xBF) | 0x40; REG_FLASH_BUF_CFG_78B2 = val;
}

/*
 * system_state_update - PCIe state machine handler
 * Address: 0xd996-0xd9d4 (63 bytes)
 *
 * Complex state machine handler that configures PCIe registers
 * and calls multiple helper functions. Called as tail call from
 * dma_start_transfer.
 *
 * TODO: Full implementation requires:
 *   - helper_ccac, helper_e8a9(0x0F), helper_e57d
 *   - helper_d630(0x01), helper_d436(0x0F), helper_e25e
 *   - ext_mem_bank_access calls for register configuration
 */
void system_state_update(void)
{
    uint8_t val;
    val = pcie_read_ctrl_b402();
    (void)val;
    pcie_lane_disable_e8a9(0x0F);
    timer_phy_config_e57d(0x0F);
    power_config_d630(0x01);
    pcie_lane_config(0x0F);
    state_update_e25e();
    val = REG_FLASH_BUF_CTRL_7041; val &= 0xBF; REG_FLASH_BUF_CTRL_7041 = val;
    /* 0x1507 is in banked PCIe config space */
    val = REG_BANK_1507; val = (val & 0xFB) | 0x04; REG_BANK_1507 = val;
    val = REG_BANK_1507; val = (val & 0xFD) | 0x02; REG_BANK_1507 = val;
}
