<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Mon Apr 06 13:43:06 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 88.670000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.119ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2431">o_Rx_DV_40</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.269ns  (60.5% logic, 39.5% route), 35 logic levels.

 Constraint Details:

     14.269ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.119ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2D.CLK,R22C2D.Q0,SLICE_2431:ROUTE, 1.101,R22C2D.Q0,R21C2A.B0,o_Rx_DV:CTOF_DEL, 0.495,R21C2A.B0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF1_DEL, 0.643,R18C10A.FCI,R18C10A.F1,SLICE_55:ROUTE, 0.000,R18C10A.F1,R18C10A.DI1,n2817">Data path</A> SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 <A href="#@comp:SLICE_2431">SLICE_2431</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.101<A href="#@net:o_Rx_DV:R22C2D.Q0:R21C2A.B0:1.101">      R22C2D.Q0 to R21C2A.B0     </A> <A href="#@net:o_Rx_DV">o_Rx_DV</A>
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2817:R18C10A.F1:R18C10A.DI1:0.000">     R18C10A.F1 to R18C10A.DI1   </A> <A href="#@net:n2817">n2817</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.269   (60.5% logic, 39.5% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2D.CLK:4.161">        OSC.OSC to R22C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.083ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2289">o_Rx_Byte_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.233ns  (60.7% logic, 39.3% route), 35 logic levels.

 Constraint Details:

     14.233ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.083ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2C.CLK,R22C2C.Q0,SLICE_2289:ROUTE, 1.065,R22C2C.Q0,R21C2A.A0,o_Rx_Byte_5:CTOF_DEL, 0.495,R21C2A.A0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF1_DEL, 0.643,R18C10A.FCI,R18C10A.F1,SLICE_55:ROUTE, 0.000,R18C10A.F1,R18C10A.DI1,n2817">Data path</A> SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 <A href="#@comp:SLICE_2289">SLICE_2289</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.065<A href="#@net:o_Rx_Byte_5:R22C2C.Q0:R21C2A.A0:1.065">      R22C2C.Q0 to R21C2A.A0     </A> <A href="#@net:o_Rx_Byte_5">o_Rx_Byte_5</A>
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2817:R18C10A.F1:R18C10A.DI1:0.000">     R18C10A.F1 to R18C10A.DI1   </A> <A href="#@net:n2817">n2817</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.233   (60.7% logic, 39.3% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2C.CLK:4.161">        OSC.OSC to R22C2C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.061ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2431">o_Rx_DV_40</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.211ns  (60.3% logic, 39.7% route), 35 logic levels.

 Constraint Details:

     14.211ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.061ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2D.CLK,R22C2D.Q0,SLICE_2431:ROUTE, 1.101,R22C2D.Q0,R21C2A.B0,o_Rx_DV:CTOF_DEL, 0.495,R21C2A.B0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF0_DEL, 0.585,R18C10A.FCI,R18C10A.F0,SLICE_55:ROUTE, 0.000,R18C10A.F0,R18C10A.DI0,n2818">Data path</A> SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 <A href="#@comp:SLICE_2431">SLICE_2431</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.101<A href="#@net:o_Rx_DV:R22C2D.Q0:R21C2A.B0:1.101">      R22C2D.Q0 to R21C2A.B0     </A> <A href="#@net:o_Rx_DV">o_Rx_DV</A>
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2818:R18C10A.F0:R18C10A.DI0:0.000">     R18C10A.F0 to R18C10A.DI0   </A> <A href="#@net:n2818">n2818</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.211   (60.3% logic, 39.7% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2D.CLK:4.161">        OSC.OSC to R22C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.025ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2289">o_Rx_Byte_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.175ns  (60.5% logic, 39.5% route), 35 logic levels.

 Constraint Details:

     14.175ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.025ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2C.CLK,R22C2C.Q0,SLICE_2289:ROUTE, 1.065,R22C2C.Q0,R21C2A.A0,o_Rx_Byte_5:CTOF_DEL, 0.495,R21C2A.A0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF0_DEL, 0.585,R18C10A.FCI,R18C10A.F0,SLICE_55:ROUTE, 0.000,R18C10A.F0,R18C10A.DI0,n2818">Data path</A> SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 <A href="#@comp:SLICE_2289">SLICE_2289</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.065<A href="#@net:o_Rx_Byte_5:R22C2C.Q0:R21C2A.A0:1.065">      R22C2C.Q0 to R21C2A.A0     </A> <A href="#@net:o_Rx_Byte_5">o_Rx_Byte_5</A>
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2818:R18C10A.F0:R18C10A.DI0:0.000">     R18C10A.F0 to R18C10A.DI0   </A> <A href="#@net:n2818">n2818</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.175   (60.5% logic, 39.5% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2C.CLK:4.161">        OSC.OSC to R22C2C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.019ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2431">o_Rx_DV_40</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.169ns  (62.3% logic, 37.7% route), 37 logic levels.

 Constraint Details:

     14.169ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 3.019ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2D.CLK,R22C2D.Q0,SLICE_2431:ROUTE, 1.101,R22C2D.Q0,R21C2A.B0,o_Rx_DV:CTOF_DEL, 0.495,R21C2A.B0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.769,R21C4C.F0,R21C5C.C1,n12533:CTOF_DEL, 0.495,R21C5C.C1,R21C5C.F1,SLICE_2389:ROUTE, 1.102,R21C5C.F1,R21C3D.A0,n13056:CTOF_DEL, 0.495,R21C3D.A0,R21C3D.F0,SLICE_2414:ROUTE, 1.583,R21C3D.F0,R18C2B.C1,n2361:C1TOFCO_DEL, 0.889,R18C2B.C1,R18C2B.FCO,SLICE_86:ROUTE, 0.000,R18C2B.FCO,R18C2C.FCI,n10979:FCITOFCO_DEL, 0.162,R18C2C.FCI,R18C2C.FCO,SLICE_85:ROUTE, 0.000,R18C2C.FCO,R18C2D.FCI,n10980:FCITOFCO_DEL, 0.162,R18C2D.FCI,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF1_DEL, 0.643,R18C10A.FCI,R18C10A.F1,SLICE_55:ROUTE, 0.000,R18C10A.F1,R18C10A.DI1,n2817">Data path</A> SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 <A href="#@comp:SLICE_2431">SLICE_2431</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.101<A href="#@net:o_Rx_DV:R22C2D.Q0:R21C2A.B0:1.101">      R22C2D.Q0 to R21C2A.B0     </A> <A href="#@net:o_Rx_DV">o_Rx_DV</A>
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.769<A href="#@net:n12533:R21C4C.F0:R21C5C.C1:0.769">      R21C4C.F0 to R21C5C.C1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 <A href="#@comp:SLICE_2389">SLICE_2389</A>
ROUTE        52     1.102<A href="#@net:n13056:R21C5C.F1:R21C3D.A0:1.102">      R21C5C.F1 to R21C3D.A0     </A> <A href="#@net:n13056">n13056</A>
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 <A href="#@comp:SLICE_2414">SLICE_2414</A>
ROUTE         1     1.583<A href="#@net:n2361:R21C3D.F0:R18C2B.C1:1.583">      R21C3D.F0 to R18C2B.C1     </A> <A href="#@net:n2361">n2361</A>
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO <A href="#@comp:SLICE_86">SLICE_86</A>
ROUTE         1     0.000<A href="#@net:n10979:R18C2B.FCO:R18C2C.FCI:0.000">     R18C2B.FCO to R18C2C.FCI    </A> <A href="#@net:n10979">n10979</A>
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO <A href="#@comp:SLICE_85">SLICE_85</A>
ROUTE         1     0.000<A href="#@net:n10980:R18C2C.FCO:R18C2D.FCI:0.000">     R18C2C.FCO to R18C2D.FCI    </A> <A href="#@net:n10980">n10980</A>
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2817:R18C10A.F1:R18C10A.DI1:0.000">     R18C10A.F1 to R18C10A.DI1   </A> <A href="#@net:n2817">n2817</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.169   (62.3% logic, 37.7% route), 37 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2D.CLK:4.161">        OSC.OSC to R22C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.983ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2289">o_Rx_Byte_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.133ns  (62.4% logic, 37.6% route), 37 logic levels.

 Constraint Details:

     14.133ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.983ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2C.CLK,R22C2C.Q0,SLICE_2289:ROUTE, 1.065,R22C2C.Q0,R21C2A.A0,o_Rx_Byte_5:CTOF_DEL, 0.495,R21C2A.A0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.769,R21C4C.F0,R21C5C.C1,n12533:CTOF_DEL, 0.495,R21C5C.C1,R21C5C.F1,SLICE_2389:ROUTE, 1.102,R21C5C.F1,R21C3D.A0,n13056:CTOF_DEL, 0.495,R21C3D.A0,R21C3D.F0,SLICE_2414:ROUTE, 1.583,R21C3D.F0,R18C2B.C1,n2361:C1TOFCO_DEL, 0.889,R18C2B.C1,R18C2B.FCO,SLICE_86:ROUTE, 0.000,R18C2B.FCO,R18C2C.FCI,n10979:FCITOFCO_DEL, 0.162,R18C2C.FCI,R18C2C.FCO,SLICE_85:ROUTE, 0.000,R18C2C.FCO,R18C2D.FCI,n10980:FCITOFCO_DEL, 0.162,R18C2D.FCI,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF1_DEL, 0.643,R18C10A.FCI,R18C10A.F1,SLICE_55:ROUTE, 0.000,R18C10A.F1,R18C10A.DI1,n2817">Data path</A> SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 <A href="#@comp:SLICE_2289">SLICE_2289</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.065<A href="#@net:o_Rx_Byte_5:R22C2C.Q0:R21C2A.A0:1.065">      R22C2C.Q0 to R21C2A.A0     </A> <A href="#@net:o_Rx_Byte_5">o_Rx_Byte_5</A>
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.769<A href="#@net:n12533:R21C4C.F0:R21C5C.C1:0.769">      R21C4C.F0 to R21C5C.C1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 <A href="#@comp:SLICE_2389">SLICE_2389</A>
ROUTE        52     1.102<A href="#@net:n13056:R21C5C.F1:R21C3D.A0:1.102">      R21C5C.F1 to R21C3D.A0     </A> <A href="#@net:n13056">n13056</A>
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 <A href="#@comp:SLICE_2414">SLICE_2414</A>
ROUTE         1     1.583<A href="#@net:n2361:R21C3D.F0:R18C2B.C1:1.583">      R21C3D.F0 to R18C2B.C1     </A> <A href="#@net:n2361">n2361</A>
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO <A href="#@comp:SLICE_86">SLICE_86</A>
ROUTE         1     0.000<A href="#@net:n10979:R18C2B.FCO:R18C2C.FCI:0.000">     R18C2B.FCO to R18C2C.FCI    </A> <A href="#@net:n10979">n10979</A>
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO <A href="#@comp:SLICE_85">SLICE_85</A>
ROUTE         1     0.000<A href="#@net:n10980:R18C2C.FCO:R18C2D.FCI:0.000">     R18C2C.FCO to R18C2D.FCI    </A> <A href="#@net:n10980">n10980</A>
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF1_DE  ---     0.643    R18C10A.FCI to     R18C10A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2817:R18C10A.F1:R18C10A.DI1:0.000">     R18C10A.F1 to R18C10A.DI1   </A> <A href="#@net:n2817">n2817</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.133   (62.4% logic, 37.6% route), 37 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2C.CLK:4.161">        OSC.OSC to R22C2C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.961ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2431">o_Rx_DV_40</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.111ns  (62.1% logic, 37.9% route), 37 logic levels.

 Constraint Details:

     14.111ns physical path delay SLICE_2431 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.961ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2D.CLK,R22C2D.Q0,SLICE_2431:ROUTE, 1.101,R22C2D.Q0,R21C2A.B0,o_Rx_DV:CTOF_DEL, 0.495,R21C2A.B0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.769,R21C4C.F0,R21C5C.C1,n12533:CTOF_DEL, 0.495,R21C5C.C1,R21C5C.F1,SLICE_2389:ROUTE, 1.102,R21C5C.F1,R21C3D.A0,n13056:CTOF_DEL, 0.495,R21C3D.A0,R21C3D.F0,SLICE_2414:ROUTE, 1.583,R21C3D.F0,R18C2B.C1,n2361:C1TOFCO_DEL, 0.889,R18C2B.C1,R18C2B.FCO,SLICE_86:ROUTE, 0.000,R18C2B.FCO,R18C2C.FCI,n10979:FCITOFCO_DEL, 0.162,R18C2C.FCI,R18C2C.FCO,SLICE_85:ROUTE, 0.000,R18C2C.FCO,R18C2D.FCI,n10980:FCITOFCO_DEL, 0.162,R18C2D.FCI,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF0_DEL, 0.585,R18C10A.FCI,R18C10A.F0,SLICE_55:ROUTE, 0.000,R18C10A.F0,R18C10A.DI0,n2818">Data path</A> SLICE_2431 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 <A href="#@comp:SLICE_2431">SLICE_2431</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.101<A href="#@net:o_Rx_DV:R22C2D.Q0:R21C2A.B0:1.101">      R22C2D.Q0 to R21C2A.B0     </A> <A href="#@net:o_Rx_DV">o_Rx_DV</A>
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.769<A href="#@net:n12533:R21C4C.F0:R21C5C.C1:0.769">      R21C4C.F0 to R21C5C.C1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 <A href="#@comp:SLICE_2389">SLICE_2389</A>
ROUTE        52     1.102<A href="#@net:n13056:R21C5C.F1:R21C3D.A0:1.102">      R21C5C.F1 to R21C3D.A0     </A> <A href="#@net:n13056">n13056</A>
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 <A href="#@comp:SLICE_2414">SLICE_2414</A>
ROUTE         1     1.583<A href="#@net:n2361:R21C3D.F0:R18C2B.C1:1.583">      R21C3D.F0 to R18C2B.C1     </A> <A href="#@net:n2361">n2361</A>
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO <A href="#@comp:SLICE_86">SLICE_86</A>
ROUTE         1     0.000<A href="#@net:n10979:R18C2B.FCO:R18C2C.FCI:0.000">     R18C2B.FCO to R18C2C.FCI    </A> <A href="#@net:n10979">n10979</A>
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO <A href="#@comp:SLICE_85">SLICE_85</A>
ROUTE         1     0.000<A href="#@net:n10980:R18C2C.FCO:R18C2D.FCI:0.000">     R18C2C.FCO to R18C2D.FCI    </A> <A href="#@net:n10980">n10980</A>
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2818:R18C10A.F0:R18C10A.DI0:0.000">     R18C10A.F0 to R18C10A.DI0   </A> <A href="#@net:n2818">n2818</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.111   (62.1% logic, 37.9% route), 37 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2D.CLK:4.161">        OSC.OSC to R22C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.957ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2431">o_Rx_DV_40</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_56">phase_inc_carrGen_i0_i61</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.107ns  (60.1% logic, 39.9% route), 34 logic levels.

 Constraint Details:

     14.107ns physical path delay SLICE_2431 to SLICE_56 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.957ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2D.CLK,R22C2D.Q0,SLICE_2431:ROUTE, 1.101,R22C2D.Q0,R21C2A.B0,o_Rx_DV:CTOF_DEL, 0.495,R21C2A.B0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOF1_DEL, 0.643,R18C9D.FCI,R18C9D.F1,SLICE_56:ROUTE, 0.000,R18C9D.F1,R18C9D.DI1,n2819">Data path</A> SLICE_2431 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2D.CLK to      R22C2D.Q0 <A href="#@comp:SLICE_2431">SLICE_2431</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.101<A href="#@net:o_Rx_DV:R22C2D.Q0:R21C2A.B0:1.101">      R22C2D.Q0 to R21C2A.B0     </A> <A href="#@net:o_Rx_DV">o_Rx_DV</A>
CTOF_DEL    ---     0.495      R21C2A.B0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOF1_DE  ---     0.643     R18C9D.FCI to      R18C9D.F1 <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n2819:R18C9D.F1:R18C9D.DI1:0.000">      R18C9D.F1 to R18C9D.DI1    </A> <A href="#@net:n2819">n2819</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.107   (60.1% logic, 39.9% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2D.CLK:4.161">        OSC.OSC to R22C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C9D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C9D.CLK:4.199">        OSC.OSC to R18C9D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.925ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2289">o_Rx_Byte_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.075ns  (62.3% logic, 37.7% route), 37 logic levels.

 Constraint Details:

     14.075ns physical path delay SLICE_2289 to SLICE_55 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.925ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2C.CLK,R22C2C.Q0,SLICE_2289:ROUTE, 1.065,R22C2C.Q0,R21C2A.A0,o_Rx_Byte_5:CTOF_DEL, 0.495,R21C2A.A0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.769,R21C4C.F0,R21C5C.C1,n12533:CTOF_DEL, 0.495,R21C5C.C1,R21C5C.F1,SLICE_2389:ROUTE, 1.102,R21C5C.F1,R21C3D.A0,n13056:CTOF_DEL, 0.495,R21C3D.A0,R21C3D.F0,SLICE_2414:ROUTE, 1.583,R21C3D.F0,R18C2B.C1,n2361:C1TOFCO_DEL, 0.889,R18C2B.C1,R18C2B.FCO,SLICE_86:ROUTE, 0.000,R18C2B.FCO,R18C2C.FCI,n10979:FCITOFCO_DEL, 0.162,R18C2C.FCI,R18C2C.FCO,SLICE_85:ROUTE, 0.000,R18C2C.FCO,R18C2D.FCI,n10980:FCITOFCO_DEL, 0.162,R18C2D.FCI,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOFCO_DEL, 0.162,R18C9D.FCI,R18C9D.FCO,SLICE_56:ROUTE, 0.000,R18C9D.FCO,R18C10A.FCI,n11009:FCITOF0_DEL, 0.585,R18C10A.FCI,R18C10A.F0,SLICE_55:ROUTE, 0.000,R18C10A.F0,R18C10A.DI0,n2818">Data path</A> SLICE_2289 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 <A href="#@comp:SLICE_2289">SLICE_2289</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.065<A href="#@net:o_Rx_Byte_5:R22C2C.Q0:R21C2A.A0:1.065">      R22C2C.Q0 to R21C2A.A0     </A> <A href="#@net:o_Rx_Byte_5">o_Rx_Byte_5</A>
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.769<A href="#@net:n12533:R21C4C.F0:R21C5C.C1:0.769">      R21C4C.F0 to R21C5C.C1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5C.C1 to      R21C5C.F1 <A href="#@comp:SLICE_2389">SLICE_2389</A>
ROUTE        52     1.102<A href="#@net:n13056:R21C5C.F1:R21C3D.A0:1.102">      R21C5C.F1 to R21C3D.A0     </A> <A href="#@net:n13056">n13056</A>
CTOF_DEL    ---     0.495      R21C3D.A0 to      R21C3D.F0 <A href="#@comp:SLICE_2414">SLICE_2414</A>
ROUTE         1     1.583<A href="#@net:n2361:R21C3D.F0:R18C2B.C1:1.583">      R21C3D.F0 to R18C2B.C1     </A> <A href="#@net:n2361">n2361</A>
C1TOFCO_DE  ---     0.889      R18C2B.C1 to     R18C2B.FCO <A href="#@comp:SLICE_86">SLICE_86</A>
ROUTE         1     0.000<A href="#@net:n10979:R18C2B.FCO:R18C2C.FCI:0.000">     R18C2B.FCO to R18C2C.FCI    </A> <A href="#@net:n10979">n10979</A>
FCITOFCO_D  ---     0.162     R18C2C.FCI to     R18C2C.FCO <A href="#@comp:SLICE_85">SLICE_85</A>
ROUTE         1     0.000<A href="#@net:n10980:R18C2C.FCO:R18C2D.FCI:0.000">     R18C2C.FCO to R18C2D.FCI    </A> <A href="#@net:n10980">n10980</A>
FCITOFCO_D  ---     0.162     R18C2D.FCI to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11009:R18C9D.FCO:R18C10A.FCI:0.000">     R18C9D.FCO to R18C10A.FCI   </A> <A href="#@net:n11009">n11009</A>
FCITOF0_DE  ---     0.585    R18C10A.FCI to     R18C10A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2818:R18C10A.F0:R18C10A.DI0:0.000">     R18C10A.F0 to R18C10A.DI0   </A> <A href="#@net:n2818">n2818</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.075   (62.3% logic, 37.7% route), 37 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2C.CLK:4.161">        OSC.OSC to R22C2C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C10A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C10A.CLK:4.199">        OSC.OSC to R18C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.921ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2289">o_Rx_Byte_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_56">phase_inc_carrGen_i0_i61</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.071ns  (60.2% logic, 39.8% route), 34 logic levels.

 Constraint Details:

     14.071ns physical path delay SLICE_2289 to SLICE_56 exceeds
     11.278ns delay constraint less
     -0.038ns skew and
      0.166ns DIN_SET requirement (totaling 11.150ns) by 2.921ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R22C2C.CLK,R22C2C.Q0,SLICE_2289:ROUTE, 1.065,R22C2C.Q0,R21C2A.A0,o_Rx_Byte_5:CTOF_DEL, 0.495,R21C2A.A0,R21C2A.F0,SLICE_2475:ROUTE, 0.790,R21C2A.F0,R21C4C.C0,n8257:CTOF_DEL, 0.495,R21C4C.C0,R21C4C.F0,SLICE_2449:ROUTE, 0.648,R21C4C.F0,R21C5B.D1,n12533:CTOF_DEL, 0.495,R21C5B.D1,R21C5B.F1,SLICE_2387:ROUTE, 1.051,R21C5B.F1,R22C5A.A0,n2563:CTOF_DEL, 0.495,R22C5A.A0,R22C5A.F0,SLICE_2411:ROUTE, 2.045,R22C5A.F0,R18C2D.C0,n2358:C0TOFCO_DEL, 1.023,R18C2D.C0,R18C2D.FCO,SLICE_84:ROUTE, 0.000,R18C2D.FCO,R18C3A.FCI,n10981:FCITOFCO_DEL, 0.162,R18C3A.FCI,R18C3A.FCO,SLICE_83:ROUTE, 0.000,R18C3A.FCO,R18C3B.FCI,n10982:FCITOFCO_DEL, 0.162,R18C3B.FCI,R18C3B.FCO,SLICE_82:ROUTE, 0.000,R18C3B.FCO,R18C3C.FCI,n10983:FCITOFCO_DEL, 0.162,R18C3C.FCI,R18C3C.FCO,SLICE_81:ROUTE, 0.000,R18C3C.FCO,R18C3D.FCI,n10984:FCITOFCO_DEL, 0.162,R18C3D.FCI,R18C3D.FCO,SLICE_80:ROUTE, 0.000,R18C3D.FCO,R18C4A.FCI,n10985:FCITOFCO_DEL, 0.162,R18C4A.FCI,R18C4A.FCO,SLICE_79:ROUTE, 0.000,R18C4A.FCO,R18C4B.FCI,n10986:FCITOFCO_DEL, 0.162,R18C4B.FCI,R18C4B.FCO,SLICE_78:ROUTE, 0.000,R18C4B.FCO,R18C4C.FCI,n10987:FCITOFCO_DEL, 0.162,R18C4C.FCI,R18C4C.FCO,SLICE_77:ROUTE, 0.000,R18C4C.FCO,R18C4D.FCI,n10988:FCITOFCO_DEL, 0.162,R18C4D.FCI,R18C4D.FCO,SLICE_76:ROUTE, 0.000,R18C4D.FCO,R18C5A.FCI,n10989:FCITOFCO_DEL, 0.162,R18C5A.FCI,R18C5A.FCO,SLICE_75:ROUTE, 0.000,R18C5A.FCO,R18C5B.FCI,n10990:FCITOFCO_DEL, 0.162,R18C5B.FCI,R18C5B.FCO,SLICE_74:ROUTE, 0.000,R18C5B.FCO,R18C5C.FCI,n10991:FCITOFCO_DEL, 0.162,R18C5C.FCI,R18C5C.FCO,SLICE_73:ROUTE, 0.000,R18C5C.FCO,R18C5D.FCI,n10992:FCITOFCO_DEL, 0.162,R18C5D.FCI,R18C5D.FCO,SLICE_72:ROUTE, 0.000,R18C5D.FCO,R18C6A.FCI,n10993:FCITOFCO_DEL, 0.162,R18C6A.FCI,R18C6A.FCO,SLICE_71:ROUTE, 0.000,R18C6A.FCO,R18C6B.FCI,n10994:FCITOFCO_DEL, 0.162,R18C6B.FCI,R18C6B.FCO,SLICE_70:ROUTE, 0.000,R18C6B.FCO,R18C6C.FCI,n10995:FCITOFCO_DEL, 0.162,R18C6C.FCI,R18C6C.FCO,SLICE_69:ROUTE, 0.000,R18C6C.FCO,R18C6D.FCI,n10996:FCITOFCO_DEL, 0.162,R18C6D.FCI,R18C6D.FCO,SLICE_68:ROUTE, 0.000,R18C6D.FCO,R18C7A.FCI,n10997:FCITOFCO_DEL, 0.162,R18C7A.FCI,R18C7A.FCO,SLICE_67:ROUTE, 0.000,R18C7A.FCO,R18C7B.FCI,n10998:FCITOFCO_DEL, 0.162,R18C7B.FCI,R18C7B.FCO,SLICE_66:ROUTE, 0.000,R18C7B.FCO,R18C7C.FCI,n10999:FCITOFCO_DEL, 0.162,R18C7C.FCI,R18C7C.FCO,SLICE_65:ROUTE, 0.000,R18C7C.FCO,R18C7D.FCI,n11000:FCITOFCO_DEL, 0.162,R18C7D.FCI,R18C7D.FCO,SLICE_64:ROUTE, 0.000,R18C7D.FCO,R18C8A.FCI,n11001:FCITOFCO_DEL, 0.162,R18C8A.FCI,R18C8A.FCO,SLICE_63:ROUTE, 0.000,R18C8A.FCO,R18C8B.FCI,n11002:FCITOFCO_DEL, 0.162,R18C8B.FCI,R18C8B.FCO,SLICE_62:ROUTE, 0.000,R18C8B.FCO,R18C8C.FCI,n11003:FCITOFCO_DEL, 0.162,R18C8C.FCI,R18C8C.FCO,SLICE_61:ROUTE, 0.000,R18C8C.FCO,R18C8D.FCI,n11004:FCITOFCO_DEL, 0.162,R18C8D.FCI,R18C8D.FCO,SLICE_60:ROUTE, 0.000,R18C8D.FCO,R18C9A.FCI,n11005:FCITOFCO_DEL, 0.162,R18C9A.FCI,R18C9A.FCO,SLICE_59:ROUTE, 0.000,R18C9A.FCO,R18C9B.FCI,n11006:FCITOFCO_DEL, 0.162,R18C9B.FCI,R18C9B.FCO,SLICE_58:ROUTE, 0.000,R18C9B.FCO,R18C9C.FCI,n11007:FCITOFCO_DEL, 0.162,R18C9C.FCI,R18C9C.FCO,SLICE_57:ROUTE, 0.000,R18C9C.FCO,R18C9D.FCI,n11008:FCITOF1_DEL, 0.643,R18C9D.FCI,R18C9D.F1,SLICE_56:ROUTE, 0.000,R18C9D.F1,R18C9D.DI1,n2819">Data path</A> SLICE_2289 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R22C2C.CLK to      R22C2C.Q0 <A href="#@comp:SLICE_2289">SLICE_2289</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     1.065<A href="#@net:o_Rx_Byte_5:R22C2C.Q0:R21C2A.A0:1.065">      R22C2C.Q0 to R21C2A.A0     </A> <A href="#@net:o_Rx_Byte_5">o_Rx_Byte_5</A>
CTOF_DEL    ---     0.495      R21C2A.A0 to      R21C2A.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         4     0.790<A href="#@net:n8257:R21C2A.F0:R21C4C.C0:0.790">      R21C2A.F0 to R21C4C.C0     </A> <A href="#@net:n8257">n8257</A>
CTOF_DEL    ---     0.495      R21C4C.C0 to      R21C4C.F0 <A href="#@comp:SLICE_2449">SLICE_2449</A>
ROUTE         5     0.648<A href="#@net:n12533:R21C4C.F0:R21C5B.D1:0.648">      R21C4C.F0 to R21C5B.D1     </A> <A href="#@net:n12533">n12533</A>
CTOF_DEL    ---     0.495      R21C5B.D1 to      R21C5B.F1 <A href="#@comp:SLICE_2387">SLICE_2387</A>
ROUTE        49     1.051<A href="#@net:n2563:R21C5B.F1:R22C5A.A0:1.051">      R21C5B.F1 to R22C5A.A0     </A> <A href="#@net:n2563">n2563</A>
CTOF_DEL    ---     0.495      R22C5A.A0 to      R22C5A.F0 <A href="#@comp:SLICE_2411">SLICE_2411</A>
ROUTE         1     2.045<A href="#@net:n2358:R22C5A.F0:R18C2D.C0:2.045">      R22C5A.F0 to R18C2D.C0     </A> <A href="#@net:n2358">n2358</A>
C0TOFCO_DE  ---     1.023      R18C2D.C0 to     R18C2D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n10981:R18C2D.FCO:R18C3A.FCI:0.000">     R18C2D.FCO to R18C3A.FCI    </A> <A href="#@net:n10981">n10981</A>
FCITOFCO_D  ---     0.162     R18C3A.FCI to     R18C3A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n10982:R18C3A.FCO:R18C3B.FCI:0.000">     R18C3A.FCO to R18C3B.FCI    </A> <A href="#@net:n10982">n10982</A>
FCITOFCO_D  ---     0.162     R18C3B.FCI to     R18C3B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n10983:R18C3B.FCO:R18C3C.FCI:0.000">     R18C3B.FCO to R18C3C.FCI    </A> <A href="#@net:n10983">n10983</A>
FCITOFCO_D  ---     0.162     R18C3C.FCI to     R18C3C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n10984:R18C3C.FCO:R18C3D.FCI:0.000">     R18C3C.FCO to R18C3D.FCI    </A> <A href="#@net:n10984">n10984</A>
FCITOFCO_D  ---     0.162     R18C3D.FCI to     R18C3D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n10985:R18C3D.FCO:R18C4A.FCI:0.000">     R18C3D.FCO to R18C4A.FCI    </A> <A href="#@net:n10985">n10985</A>
FCITOFCO_D  ---     0.162     R18C4A.FCI to     R18C4A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n10986:R18C4A.FCO:R18C4B.FCI:0.000">     R18C4A.FCO to R18C4B.FCI    </A> <A href="#@net:n10986">n10986</A>
FCITOFCO_D  ---     0.162     R18C4B.FCI to     R18C4B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n10987:R18C4B.FCO:R18C4C.FCI:0.000">     R18C4B.FCO to R18C4C.FCI    </A> <A href="#@net:n10987">n10987</A>
FCITOFCO_D  ---     0.162     R18C4C.FCI to     R18C4C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n10988:R18C4C.FCO:R18C4D.FCI:0.000">     R18C4C.FCO to R18C4D.FCI    </A> <A href="#@net:n10988">n10988</A>
FCITOFCO_D  ---     0.162     R18C4D.FCI to     R18C4D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n10989:R18C4D.FCO:R18C5A.FCI:0.000">     R18C4D.FCO to R18C5A.FCI    </A> <A href="#@net:n10989">n10989</A>
FCITOFCO_D  ---     0.162     R18C5A.FCI to     R18C5A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n10990:R18C5A.FCO:R18C5B.FCI:0.000">     R18C5A.FCO to R18C5B.FCI    </A> <A href="#@net:n10990">n10990</A>
FCITOFCO_D  ---     0.162     R18C5B.FCI to     R18C5B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n10991:R18C5B.FCO:R18C5C.FCI:0.000">     R18C5B.FCO to R18C5C.FCI    </A> <A href="#@net:n10991">n10991</A>
FCITOFCO_D  ---     0.162     R18C5C.FCI to     R18C5C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n10992:R18C5C.FCO:R18C5D.FCI:0.000">     R18C5C.FCO to R18C5D.FCI    </A> <A href="#@net:n10992">n10992</A>
FCITOFCO_D  ---     0.162     R18C5D.FCI to     R18C5D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n10993:R18C5D.FCO:R18C6A.FCI:0.000">     R18C5D.FCO to R18C6A.FCI    </A> <A href="#@net:n10993">n10993</A>
FCITOFCO_D  ---     0.162     R18C6A.FCI to     R18C6A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n10994:R18C6A.FCO:R18C6B.FCI:0.000">     R18C6A.FCO to R18C6B.FCI    </A> <A href="#@net:n10994">n10994</A>
FCITOFCO_D  ---     0.162     R18C6B.FCI to     R18C6B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n10995:R18C6B.FCO:R18C6C.FCI:0.000">     R18C6B.FCO to R18C6C.FCI    </A> <A href="#@net:n10995">n10995</A>
FCITOFCO_D  ---     0.162     R18C6C.FCI to     R18C6C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n10996:R18C6C.FCO:R18C6D.FCI:0.000">     R18C6C.FCO to R18C6D.FCI    </A> <A href="#@net:n10996">n10996</A>
FCITOFCO_D  ---     0.162     R18C6D.FCI to     R18C6D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n10997:R18C6D.FCO:R18C7A.FCI:0.000">     R18C6D.FCO to R18C7A.FCI    </A> <A href="#@net:n10997">n10997</A>
FCITOFCO_D  ---     0.162     R18C7A.FCI to     R18C7A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n10998:R18C7A.FCO:R18C7B.FCI:0.000">     R18C7A.FCO to R18C7B.FCI    </A> <A href="#@net:n10998">n10998</A>
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n10999:R18C7B.FCO:R18C7C.FCI:0.000">     R18C7B.FCO to R18C7C.FCI    </A> <A href="#@net:n10999">n10999</A>
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11000:R18C7C.FCO:R18C7D.FCI:0.000">     R18C7C.FCO to R18C7D.FCI    </A> <A href="#@net:n11000">n11000</A>
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11001:R18C7D.FCO:R18C8A.FCI:0.000">     R18C7D.FCO to R18C8A.FCI    </A> <A href="#@net:n11001">n11001</A>
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11002:R18C8A.FCO:R18C8B.FCI:0.000">     R18C8A.FCO to R18C8B.FCI    </A> <A href="#@net:n11002">n11002</A>
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11003:R18C8B.FCO:R18C8C.FCI:0.000">     R18C8B.FCO to R18C8C.FCI    </A> <A href="#@net:n11003">n11003</A>
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11004:R18C8C.FCO:R18C8D.FCI:0.000">     R18C8C.FCO to R18C8D.FCI    </A> <A href="#@net:n11004">n11004</A>
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11005:R18C8D.FCO:R18C9A.FCI:0.000">     R18C8D.FCO to R18C9A.FCI    </A> <A href="#@net:n11005">n11005</A>
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11006:R18C9A.FCO:R18C9B.FCI:0.000">     R18C9A.FCO to R18C9B.FCI    </A> <A href="#@net:n11006">n11006</A>
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11007:R18C9B.FCO:R18C9C.FCI:0.000">     R18C9B.FCO to R18C9C.FCI    </A> <A href="#@net:n11007">n11007</A>
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11008:R18C9C.FCO:R18C9D.FCI:0.000">     R18C9C.FCO to R18C9D.FCI    </A> <A href="#@net:n11008">n11008</A>
FCITOF1_DE  ---     0.643     R18C9D.FCI to      R18C9D.F1 <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n2819:R18C9D.F1:R18C9D.DI1:0.000">      R18C9D.F1 to R18C9D.DI1    </A> <A href="#@net:n2819">n2819</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.071   (60.2% logic, 39.8% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R22C2C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R22C2C.CLK:4.161">        OSC.OSC to R22C2C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R18C9D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R18C9D.CLK:4.199">        OSC.OSC to R18C9D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  69.459MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN4">PWMOutN4</A>

   Data Path Delay:    10.787ns  (40.7% logic, 59.3% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
     10.787ns delay PWM1/SLICE_6 to PWMOutN4 (totaling 14.986ns) meets
     20.000ns offset OSCH_inst to PWMOutN4 by 5.014ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.716,R3C14B.Q1,R25C35A.D0,PWMOutP4_c:CTOF_DEL, 0.495,R25C35A.D0,R25C35A.F0,SLICE_2496:ROUTE, 1.676,R25C35A.F0,71.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,71.PADDO,71.PAD,PWMOutN4">Data path</A> PWM1/SLICE_6 to PWMOutN4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.716<A href="#@net:PWMOutP4_c:R3C14B.Q1:R25C35A.D0:4.716">      R3C14B.Q1 to R25C35A.D0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 <A href="#@comp:SLICE_2496">SLICE_2496</A>
ROUTE         4     1.676<A href="#@net:PWMOutN4_c:R25C35A.F0:71.PADDO:1.676">     R25C35A.F0 to 71.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       71.PADDO to         71.PAD <A href="#@comp:PWMOutN4">PWMOutN4</A>
                  --------
                   10.787   (40.7% logic, 59.3% route), 3 logic levels.


Passed:  The following path meets requirements by 5.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN3">PWMOutN3</A>

   Data Path Delay:    10.787ns  (40.7% logic, 59.3% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
     10.787ns delay PWM1/SLICE_6 to PWMOutN3 (totaling 14.986ns) meets
     20.000ns offset OSCH_inst to PWMOutN3 by 5.014ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.716,R3C14B.Q1,R25C35A.D0,PWMOutP4_c:CTOF_DEL, 0.495,R25C35A.D0,R25C35A.F0,SLICE_2496:ROUTE, 1.676,R25C35A.F0,70.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,70.PADDO,70.PAD,PWMOutN3">Data path</A> PWM1/SLICE_6 to PWMOutN3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.716<A href="#@net:PWMOutP4_c:R3C14B.Q1:R25C35A.D0:4.716">      R3C14B.Q1 to R25C35A.D0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 <A href="#@comp:SLICE_2496">SLICE_2496</A>
ROUTE         4     1.676<A href="#@net:PWMOutN4_c:R25C35A.F0:70.PADDO:1.676">     R25C35A.F0 to 70.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       70.PADDO to         70.PAD <A href="#@comp:PWMOutN3">PWMOutN3</A>
                  --------
                   10.787   (40.7% logic, 59.3% route), 3 logic levels.


Passed:  The following path meets requirements by 5.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2465">o_Rx_Byte_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[6]">MYLED[6]</A>

   Data Path Delay:    10.743ns  (30.2% logic, 69.8% route), 2 logic levels.

   Clock Path Delay:    4.161ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.161ns delay OSCH_inst to SLICE_2465 and
     10.743ns delay SLICE_2465 to MYLED[6] (totaling 14.904ns) meets
     20.000ns offset OSCH_inst to MYLED[6] by 5.096ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.161,OSC.OSC,R21C2D.CLK,osc_clk">Clock path</A> OSCH_inst to SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2D.CLK:4.161">        OSC.OSC to R21C2D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.161   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R21C2D.CLK,R21C2D.Q0,SLICE_2465:ROUTE, 7.494,R21C2D.Q0,106.PADDO,MYLED_c_6:DOPAD_DEL, 2.797,106.PADDO,106.PAD,MYLED[6]">Data path</A> SLICE_2465 to MYLED[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q0 <A href="#@comp:SLICE_2465">SLICE_2465</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        11     7.494<A href="#@net:MYLED_c_6:R21C2D.Q0:106.PADDO:7.494">      R21C2D.Q0 to 106.PADDO     </A> <A href="#@net:MYLED_c_6">MYLED_c_6</A>
DOPAD_DEL   ---     2.797      106.PADDO to        106.PAD <A href="#@comp:MYLED[6]">MYLED[6]</A>
                  --------
                   10.743   (30.2% logic, 69.8% route), 2 logic levels.


Passed:  The following path meets requirements by 5.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN2">PWMOutN2</A>

   Data Path Delay:     9.943ns  (44.2% logic, 55.8% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.943ns delay PWM1/SLICE_6 to PWMOutN2 (totaling 14.142ns) meets
     20.000ns offset OSCH_inst to PWMOutN2 by 5.858ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.716,R3C14B.Q1,R25C35A.D0,PWMOutP4_c:CTOF_DEL, 0.495,R25C35A.D0,R25C35A.F0,SLICE_2496:ROUTE, 0.832,R25C35A.F0,67.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,67.PADDO,67.PAD,PWMOutN2">Data path</A> PWM1/SLICE_6 to PWMOutN2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.716<A href="#@net:PWMOutP4_c:R3C14B.Q1:R25C35A.D0:4.716">      R3C14B.Q1 to R25C35A.D0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 <A href="#@comp:SLICE_2496">SLICE_2496</A>
ROUTE         4     0.832<A href="#@net:PWMOutN4_c:R25C35A.F0:67.PADDO:0.832">     R25C35A.F0 to 67.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       67.PADDO to         67.PAD <A href="#@comp:PWMOutN2">PWMOutN2</A>
                  --------
                    9.943   (44.2% logic, 55.8% route), 3 logic levels.


Passed:  The following path meets requirements by 5.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN1">PWMOutN1</A>

   Data Path Delay:     9.943ns  (44.2% logic, 55.8% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.943ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 14.142ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 5.858ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.716,R3C14B.Q1,R25C35A.D0,PWMOutP4_c:CTOF_DEL, 0.495,R25C35A.D0,R25C35A.F0,SLICE_2496:ROUTE, 0.832,R25C35A.F0,65.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,65.PADDO,65.PAD,PWMOutN1">Data path</A> PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.716<A href="#@net:PWMOutP4_c:R3C14B.Q1:R25C35A.D0:4.716">      R3C14B.Q1 to R25C35A.D0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C35A.D0 to     R25C35A.F0 <A href="#@comp:SLICE_2496">SLICE_2496</A>
ROUTE         4     0.832<A href="#@net:PWMOutN4_c:R25C35A.F0:65.PADDO:0.832">     R25C35A.F0 to 65.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD <A href="#@comp:PWMOutN1">PWMOutN1</A>
                  --------
                    9.943   (44.2% logic, 55.8% route), 3 logic levels.


Passed:  The following path meets requirements by 6.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP4">PWMOutP4</A>

   Data Path Delay:     9.218ns  (42.3% logic, 57.7% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.218ns delay PWM1/SLICE_6 to PWMOutP4 (totaling 13.417ns) meets
     20.000ns offset OSCH_inst to PWMOutP4 by 6.583ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 5.318,R3C14B.Q1,69.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,69.PADDO,69.PAD,PWMOutP4">Data path</A> PWM1/SLICE_6 to PWMOutP4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     5.318<A href="#@net:PWMOutP4_c:R3C14B.Q1:69.PADDO:5.318">      R3C14B.Q1 to 69.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       69.PADDO to         69.PAD <A href="#@comp:PWMOutP4">PWMOutP4</A>
                  --------
                    9.218   (42.3% logic, 57.7% route), 2 logic levels.


Passed:  The following path meets requirements by 6.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP3">PWMOutP3</A>

   Data Path Delay:     9.218ns  (42.3% logic, 57.7% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      9.218ns delay PWM1/SLICE_6 to PWMOutP3 (totaling 13.417ns) meets
     20.000ns offset OSCH_inst to PWMOutP3 by 6.583ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 5.318,R3C14B.Q1,68.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,68.PADDO,68.PAD,PWMOutP3">Data path</A> PWM1/SLICE_6 to PWMOutP3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     5.318<A href="#@net:PWMOutP4_c:R3C14B.Q1:68.PADDO:5.318">      R3C14B.Q1 to 68.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       68.PADDO to         68.PAD <A href="#@comp:PWMOutP3">PWMOutP3</A>
                  --------
                    9.218   (42.3% logic, 57.7% route), 2 logic levels.


Passed:  The following path meets requirements by 7.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP2">PWMOutP2</A>

   Data Path Delay:     8.719ns  (44.7% logic, 55.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      8.719ns delay PWM1/SLICE_6 to PWMOutP2 (totaling 12.918ns) meets
     20.000ns offset OSCH_inst to PWMOutP2 by 7.082ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.819,R3C14B.Q1,62.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,62.PADDO,62.PAD,PWMOutP2">Data path</A> PWM1/SLICE_6 to PWMOutP2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.819<A href="#@net:PWMOutP4_c:R3C14B.Q1:62.PADDO:4.819">      R3C14B.Q1 to 62.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       62.PADDO to         62.PAD <A href="#@comp:PWMOutP2">PWMOutP2</A>
                  --------
                    8.719   (44.7% logic, 55.3% route), 2 logic levels.


Passed:  The following path meets requirements by 7.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     8.719ns  (44.7% logic, 55.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      8.719ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 12.918ns) meets
     20.000ns offset OSCH_inst to PWMOutP1 by 7.082ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.819,R3C14B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.819<A href="#@net:PWMOutP4_c:R3C14B.Q1:61.PADDO:4.819">      R3C14B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    8.719   (44.7% logic, 55.3% route), 2 logic levels.


Passed:  The following path meets requirements by 8.111ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     7.690ns  (50.7% logic, 49.3% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to PWM1/SLICE_6 and
      7.690ns delay PWM1/SLICE_6 to PWMOut (totaling 11.889ns) meets
     20.000ns offset OSCH_inst to PWMOut by 8.111ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:4.199">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 3.790,R3C14B.Q1,43.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     3.790<A href="#@net:PWMOutP4_c:R3C14B.Q1:43.PADDO:3.790">      R3C14B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    7.690   (50.7% logic, 49.3% route), 2 logic levels.

Report:   14.986ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2223">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     4.725ns  (76.4% logic, 23.6% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to Mixer1/SLICE_2223 and
      4.725ns delay Mixer1/SLICE_2223 to DiffOut (totaling 8.379ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 8.379ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R2C24A.CLK,osc_clk">Clock path</A> OSCH_inst to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R2C24A.CLK:3.654">        OSC.OSC to R2C24A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R2C24A.CLK,R2C24A.Q1,Mixer1/SLICE_2223:ROUTE, 1.113,R2C24A.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 3.220,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2223 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R2C24A.CLK to      R2C24A.Q1 <A href="#@comp:Mixer1/SLICE_2223">Mixer1/SLICE_2223</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.113<A href="#@net:DiffOut_c:R2C24A.Q1:122.PADDO:1.113">      R2C24A.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.220      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    4.725   (76.4% logic, 23.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     4.922ns  (61.0% logic, 39.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      4.922ns delay CIC1Sin/SLICE_2218 to MYLED[0] (totaling 8.576ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 8.576ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C28D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C28D.CLK:3.654">        OSC.OSC to R8C28D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C28D.CLK,R8C28D.Q0,CIC1Sin/SLICE_2218:ROUTE, 1.919,R8C28D.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 2.611,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2218 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C28D.CLK to      R8C28D.Q0 <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/SLICE_2218</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.919<A href="#@net:MYLED_c_0:R8C28D.Q0:97.PADDO:1.919">      R8C28D.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     2.611       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    4.922   (61.0% logic, 39.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.658ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     5.004ns  (60.0% logic, 40.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      5.004ns delay CIC1Sin/SLICE_2219 to MYLED[2] (totaling 8.658ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 8.658ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C29D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C29D.CLK:3.654">        OSC.OSC to R8C29D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C29D.CLK,R8C29D.Q0,CIC1Sin/SLICE_2219:ROUTE, 2.001,R8C29D.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 2.611,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2219 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C29D.CLK to      R8C29D.Q0 <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/SLICE_2219</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.001<A href="#@net:MYLED_c_2:R8C29D.Q0:99.PADDO:2.001">      R8C29D.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     2.611       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    5.004   (60.0% logic, 40.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     5.260ns  (57.1% logic, 42.9% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      5.260ns delay CIC1Sin/SLICE_2219 to MYLED[3] (totaling 8.914ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 8.914ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C29D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C29D.CLK:3.654">        OSC.OSC to R8C29D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C29D.CLK,R8C29D.Q1,CIC1Sin/SLICE_2219:ROUTE, 2.257,R8C29D.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 2.611,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2219 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C29D.CLK to      R8C29D.Q1 <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/SLICE_2219</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.257<A href="#@net:MYLED_c_3:R8C29D.Q1:100.PADDO:2.257">      R8C29D.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     2.611      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    5.260   (57.1% logic, 42.9% route), 2 logic levels.


Passed:  The following path meets requirements by 8.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     5.267ns  (57.0% logic, 43.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      5.267ns delay CIC1Sin/SLICE_2218 to MYLED[1] (totaling 8.921ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 8.921ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C28D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C28D.CLK:3.654">        OSC.OSC to R8C28D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C28D.CLK,R8C28D.Q1,CIC1Sin/SLICE_2218:ROUTE, 2.264,R8C28D.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 2.611,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2218 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C28D.CLK to      R8C28D.Q1 <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/SLICE_2218</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.264<A href="#@net:MYLED_c_1:R8C28D.Q1:98.PADDO:2.264">      R8C28D.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     2.611       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    5.267   (57.0% logic, 43.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     5.331ns  (56.3% logic, 43.7% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      5.331ns delay CIC1Sin/SLICE_2220 to MYLED[4] (totaling 8.985ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 8.985ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C29B.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C29B.CLK:3.654">        OSC.OSC to R8C29B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C29B.CLK,R8C29B.Q0,CIC1Sin/SLICE_2220:ROUTE, 2.328,R8C29B.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 2.611,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C29B.CLK to      R8C29B.Q0 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.328<A href="#@net:MYLED_c_4:R8C29B.Q0:104.PADDO:2.328">      R8C29B.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     2.611      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    5.331   (56.3% logic, 43.7% route), 2 logic levels.


Passed:  The following path meets requirements by 8.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     5.331ns  (56.3% logic, 43.7% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      5.331ns delay CIC1Sin/SLICE_2221 to MYLED[5] (totaling 8.985ns) meets
      0.000ns hold offset OSCH_inst to MYLED[5] by 8.985ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R8C29A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R8C29A.CLK:3.654">        OSC.OSC to R8C29A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R8C29A.CLK,R8C29A.Q0,CIC1Sin/SLICE_2221:ROUTE, 2.328,R8C29A.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 2.611,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R8C29A.CLK to      R8C29A.Q0 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.328<A href="#@net:MYLED_c_5:R8C29A.Q0:105.PADDO:2.328">      R8C29A.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     2.611      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    5.331   (56.3% logic, 43.7% route), 2 logic levels.


Passed:  The following path meets requirements by 10.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ncoGen/SLICE_725">ncoGen/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sinGen">sinGen</A>

   Data Path Delay:     6.613ns  (60.2% logic, 39.8% route), 3 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to ncoGen/SLICE_725 and
      6.613ns delay ncoGen/SLICE_725 to sinGen (totaling 10.267ns) meets
      0.000ns hold offset OSCH_inst to sinGen by 10.267ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R12C10D.CLK,osc_clk">Clock path</A> OSCH_inst to ncoGen/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R12C10D.CLK:3.654">        OSC.OSC to R12C10D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R12C10D.CLK,R12C10D.Q1,ncoGen/SLICE_725:ROUTE, 1.524,R12C10D.Q1,R2C10B.A0,phase_accum_63:CTOF_DEL, 0.367,R2C10B.A0,R2C10B.F0,ncoGen/SLICE_2510:ROUTE, 1.110,R2C10B.F0,142.PADDO,sinGen_c:DOPAD_DEL, 3.220,142.PADDO,142.PAD,sinGen">Data path</A> ncoGen/SLICE_725 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R12C10D.CLK to     R12C10D.Q1 <A href="#@comp:ncoGen/SLICE_725">ncoGen/SLICE_725</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     1.524<A href="#@net:phase_accum_63:R12C10D.Q1:R2C10B.A0:1.524">     R12C10D.Q1 to R2C10B.A0     </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.367      R2C10B.A0 to      R2C10B.F0 <A href="#@comp:ncoGen/SLICE_2510">ncoGen/SLICE_2510</A>
ROUTE         1     1.110<A href="#@net:sinGen_c:R2C10B.F0:142.PADDO:1.110">      R2C10B.F0 to 142.PADDO     </A> <A href="#@net:sinGen_c">sinGen_c</A>
DOPAD_DEL   ---     3.220      142.PADDO to        142.PAD <A href="#@comp:sinGen">sinGen</A>
                  --------
                    6.613   (60.2% logic, 39.8% route), 3 logic levels.


Passed:  The following path meets requirements by 10.537ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     6.883ns  (52.5% logic, 47.5% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to PWM1/SLICE_6 and
      6.883ns delay PWM1/SLICE_6 to PWMOut (totaling 10.537ns) meets
      0.000ns hold offset OSCH_inst to PWMOut by 10.537ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:3.654">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 3.271,R3C14B.Q1,43.PADDO,PWMOutP4_c:DOPAD_DEL, 3.220,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     3.271<A href="#@net:PWMOutP4_c:R3C14B.Q1:43.PADDO:3.271">      R3C14B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.220       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    6.883   (52.5% logic, 47.5% route), 2 logic levels.


Passed:  The following path meets requirements by 11.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     7.796ns  (46.3% logic, 53.7% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to PWM1/SLICE_6 and
      7.796ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 11.450ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 11.450ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:3.654">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 4.184,R3C14B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 3.220,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.184<A href="#@net:PWMOutP4_c:R3C14B.Q1:61.PADDO:4.184">      R3C14B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.220       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    7.796   (46.3% logic, 53.7% route), 2 logic levels.

Report:    8.379ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   69.459 MHz|  35 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    20.000 ns|    14.986 ns|   3  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     8.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n12533                                  |       5|      10|    100.00%
                                        |        |        |
n10981                                  |       1|      10|    100.00%
                                        |        |        |
n10982                                  |       1|      10|    100.00%
                                        |        |        |
n10983                                  |       1|      10|    100.00%
                                        |        |        |
n10984                                  |       1|      10|    100.00%
                                        |        |        |
n10985                                  |       1|      10|    100.00%
                                        |        |        |
n10986                                  |       1|      10|    100.00%
                                        |        |        |
n10987                                  |       1|      10|    100.00%
                                        |        |        |
n10988                                  |       1|      10|    100.00%
                                        |        |        |
n10989                                  |       1|      10|    100.00%
                                        |        |        |
n10990                                  |       1|      10|    100.00%
                                        |        |        |
n10991                                  |       1|      10|    100.00%
                                        |        |        |
n10992                                  |       1|      10|    100.00%
                                        |        |        |
n10993                                  |       1|      10|    100.00%
                                        |        |        |
n10994                                  |       1|      10|    100.00%
                                        |        |        |
n10995                                  |       1|      10|    100.00%
                                        |        |        |
n10996                                  |       1|      10|    100.00%
                                        |        |        |
n10997                                  |       1|      10|    100.00%
                                        |        |        |
n10998                                  |       1|      10|    100.00%
                                        |        |        |
n10999                                  |       1|      10|    100.00%
                                        |        |        |
n11000                                  |       1|      10|    100.00%
                                        |        |        |
n11001                                  |       1|      10|    100.00%
                                        |        |        |
n11002                                  |       1|      10|    100.00%
                                        |        |        |
n11003                                  |       1|      10|    100.00%
                                        |        |        |
n11004                                  |       1|      10|    100.00%
                                        |        |        |
n11005                                  |       1|      10|    100.00%
                                        |        |        |
n11006                                  |       1|      10|    100.00%
                                        |        |        |
n11007                                  |       1|      10|    100.00%
                                        |        |        |
n11008                                  |       1|      10|    100.00%
                                        |        |        |
n8257                                   |       4|      10|    100.00%
                                        |        |        |
n11009                                  |       1|       8|     80.00%
                                        |        |        |
n2358                                   |       1|       6|     60.00%
                                        |        |        |
n2563                                   |      49|       6|     60.00%
                                        |        |        |
o_Rx_Byte_5                             |       4|       5|     50.00%
                                        |        |        |
o_Rx_DV                                 |       4|       5|     50.00%
                                        |        |        |
n10979                                  |       1|       4|     40.00%
                                        |        |        |
n10980                                  |       1|       4|     40.00%
                                        |        |        |
n2817                                   |       1|       4|     40.00%
                                        |        |        |
n2818                                   |       1|       4|     40.00%
                                        |        |        |
n2361                                   |       1|       4|     40.00%
                                        |        |        |
n13056                                  |      52|       4|     40.00%
                                        |        |        |
n2819                                   |       1|       2|     20.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 10  Score: 30054
Cumulative negative slack: 30054

Constraints cover 1466995 paths, 1 nets, and 16496 connections (99.99% coverage)

