module alarm_clocking(
	input div_clk,//1sä¸€æ¬¡çš„åˆ†é¢‘å¥½çš„æ—¶é’Ÿä¿¡å·
	input rst_n,//å¤ä½ä¿¡å·
	input add_time,//æŒ‰é”®1(key1)ç”¨æ¥å†³å®šæ‰‹åŠ¨è°ƒæ•´çš„æ—¶åˆ†ç§’çš„å¤§å°ï¼Œæ¯æŒ‰ä¸‹ä¸€æ¬¡æŒ‰é”®ï¼ŒåŠ?
	
	input wire [3:0] secL,//æœ€ç»ˆçš„ç§’çš„ä¸ªä½
	input wire [3:0] secH,//æœ€ç»ˆçš„ç§’çš„åä½
	input wire [3:0] minL,//æœ€ç»ˆçš„åˆ†çš„ä¸ªä½
	input wire [3:0] minH,//æœ€ç»ˆçš„åˆ†çš„åä½
	input wire [3:0] hourL,//æœ€ç»ˆçš„æ—¶çš„ä¸ªä½
	input wire [3:0] hourH,//æœ€ç»ˆçš„æ—¶çš„åä½
	
	input wire [3:0] alarm_secL,//è°ƒé—¹é’Ÿçš„ç§’çš„ä¸ªä½
	input wire [3:0] alarm_secH,//è°ƒé—¹é’Ÿçš„ç§’çš„åä½
	input wire [3:0] alarm_minL,//è°ƒé—¹é’Ÿçš„åˆ†çš„ä¸ªä½
	input wire [3:0] alarm_minH,//è°ƒé—¹é’Ÿçš„åˆ†çš„åä½
	input wire [3:0] alarm_hourL,//è°ƒé—¹é’Ÿçš„æ—¶çš„ä¸ªä½
	input wire [3:0] alarm_hourH,//è°ƒé—¹é’Ÿçš„æ—¶çš„åä½
	
	output reg alarm_led//è®¾ç½®led3ä¸ºè§¦å‘é—¹é’Ÿçš„æ ‡å¿—ï¼Œå½“åˆ°è¾¾è®¾ç½®çš„é—¹é’Ÿç‚¹çš„æ—¶å€?é—¹é’Ÿç‚¹å10ç§?å¼€å§‹æŠ¥æ—?å³é—ªçƒ?ï¼Œled3é—ªçƒ10ç§?
);

always @ (posedge add_time or negedge rst_n) begin
	if(!rst_n) begin //åˆå§‹åŒ?
		alarm_led<=1'b0;//è®¾åˆå§‹åŒ–ä¸ºç­ç¯çš„çŠ¶æ€?
	end
	else begin
		//å½“å½“å‰æ—¶é—´çš„å°æ—¶é«˜ä½ä½ã€åˆ†é’Ÿé«˜ä½ä½ã€ç§’çš„é«˜ä½ç­‰äºsè®¾ç½®çš„é—¹é’Ÿçš„æ—¶å€™ï¼ŒæŒç»­äº®ç¯
		if(secL==alarm_secL && secH==alarm_secH && minL==alarm_minL && minH==alarm_minH && hourL==alarm_hourL && hourH==alarm_hourH)
			alarm_led<=1'b1;//è®¾ç½®ä¸ºå¸¸äº?
//		else if(secL==alarm_secL && secH==alarm_secH && minL==alarm_minL && minH==alarm_minH && hourL==alarm_hourL && hourH==alarm_hourH)
	//		alarm_led<=1'b0;//è®¾ç½®ä¸ºé•¿ç?
		else
			alarm_led<=1'b0;//è®¾ç½®ä¸ºé•¿ç?
	end
end
 
endmodule
