
synthesis -f "seed_driver_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 08 23:20:35 2025


Command Line:  synthesis -f seed_driver_impl1_lattice.synproj -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5 (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/impl1 (searchpath added)
-p C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5 (searchpath added)
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/registers.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/i2c_slave_top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/heart_beat.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/adc_control.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/dds_gain_control.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/dds_control_interface.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/i2cslave_controller_top.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/i2cslave_controller.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/reset_generator.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/src/filter.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/TestBench/top_tb.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/TestBench/tb_defines.v
Verilog design file = C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/TestBench/i2c_master.v
NGD file = seed_driver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2c_slave_top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller_top.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/reset_generator.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/filter.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/top_tb.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/top_tb.v(2): " arg1="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/tb_defines.v" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/top_tb.v" arg3="2"  />
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/tb_defines.v. VERI-1482
Analyzing Verilog file c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/i2c_master.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/i2c_master.v(51): " arg1="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/tb_defines.v" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/testbench/i2c_master.v" arg3="51"  />
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(20): " arg1="top" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg3="20"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/reset_generator.v(21): " arg1="reset_generator" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/reset_generator.v" arg3="21"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v(21): " arg1="heart_beat" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v" arg3="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v(40): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v" arg4="40"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v(49): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/heart_beat.v" arg4="49"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2c_slave_top.v(20): " arg1="i2c_slave_top" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2c_slave_top.v" arg3="20"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller_top.v(53): " arg1="i2cslave_controller_top" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller_top.v" arg3="53"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/filter.v(39): " arg1="filter" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/filter.v" arg3="39"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(54): " arg1="i2cslave_controller" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="54"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(408): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="408"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(433): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="433"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(454): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="454"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(495): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="495"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(545): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="545"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(582): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg4="582"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller_top.v(180): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller_top.v" arg4="180"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(3): " arg1="registers" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(88): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg4="88"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(212): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg4="212"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(217): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg4="217"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(234): " arg1="32" arg2="12" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg4="234"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v(259): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/registers.v" arg4="259"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(184): " arg1="1" arg2="8" arg3="monitor_status" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="184"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(191): " arg1="1" arg2="16" arg3="dds_mon_current_limit" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="191"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(192): " arg1="1" arg2="16" arg3="cw_mon_current_limit" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="192"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(3): " arg1="dds_gain_control" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(124): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg4="124"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(162): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg4="162"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(190): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg4="190"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(199): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg4="199"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(3): " arg1="dds_control_interface" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(124): " arg1="32" arg2="16" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg4="124"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(151): " arg1="state" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="151"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(153): " arg1="ss0_temp" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="153"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(154): " arg1="count" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="154"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(154): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg4="154"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(155): " arg1="data" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="155"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(156): " arg1="data" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="156"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(161): " arg1="data_temp" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="161"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(162): " arg1="data_temp" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="162"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(163): " arg1="count" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="163"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(166): " arg1="count" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="166"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(166): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg4="166"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(190): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg4="190"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v(21): " arg1="adc_control" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v" arg3="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v(133): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v" arg4="133"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v(146): " arg1="32" arg2="4" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v" arg4="146"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v(174): " arg1="32" arg2="8" arg3="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/adc_control.v" arg4="174"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(241): " arg1="1" arg2="16" arg3="dds_mon_current_limit" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="241"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(242): " arg1="1" arg2="16" arg3="cw_mon_current_limit" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="242"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(252): " arg1="1" arg2="8" arg3="monitor_status" arg4="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg5="252"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(76): " arg1="status[0]" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg3="76"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(97): " arg1="update_mon_limit" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg3="97"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v(244): " arg1="adc_status_clear" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/top.v" arg3="244"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
######## Converting I/O port mcu_gpio to output.
######## Converting I/O port seed_spare1 to output.
######## Converting I/O port seed_spare2 to output.
######## Converting I/O port seed_spare3 to output.
######## Converting I/O port seed_spare4 to output.
######## Converting I/O port seed_gpio1 to output.
######## Converting I/O port seed_gpio2 to output.
######## Converting I/O port seed_gpio3 to output.
######## Converting I/O port seed_gpio4 to output.
######## Missing driver on net status[0]. Patching with GND.
######## Missing driver on net update_mon_limit. Patching with GND.
######## Missing driver on net adc_status_clear. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(313): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_10bit_en_reg_i_754" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="313"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(323): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/hs_mode_reg_i_755" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="323"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(735): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_ack2_i_773" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="735"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(745): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/master_code_not_ack_reg_i_776" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="745"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 00000001

 0001 -> 00000010

 0010 -> 00000100

 0011 -> 00001000

 0100 -> 00010000

 0101 -> 00100000

 0110 -> 01000000

 0111 -> 10000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\dds_gain_control/dac_state"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(618): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i3" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="618"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(231): " arg1="\dds_gain_control/data_i23" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg3="231"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(170): " arg1="\dds_gain_control/data_temp__i0" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg3="170"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(1087): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/timeout_state_i__i1" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="1087"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v(138): " arg1="\dds_gain_control/cstate__i3" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_gain_control.v" arg3="138"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v(141): " arg1="\dds_control_interface/cstate__i3" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/dds_control_interface.v" arg3="141"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(1074): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/timeout_counter_i_1543__i0" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="1074"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v(1097): " arg1="\i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_fsm_i_804" arg2="c:/project/working/fpga/home/lattice/seed_driver/rev_5/src/i2cslave_controller.v" arg3="1097"  />
GSR instance connected to net reset_n.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\dds_control_interface/state_3__I_0_332_i1"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\dds_control_interface/data_temp_15__I_0_i1"  />
Duplicate register/latch removal. \dds_gain_control/data_valid_142 is a one-to-one match with \dds_gain_control/data_i21.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i15.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \dds_gain_control/data_i20 is a one-to-one match with \dds_gain_control/data_valid_142.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i15.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Applying 200.000000 MHz constraint to all clocks

Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i15.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i15.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i15 is a one-to-one match with \adc_control/adc_current_data_temp_i15.
Duplicate register/latch removal. \adc_control/adc_voltage_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
Duplicate register/latch removal. \adc_control/capture_state_i0 is a one-to-one match with \adc_control/capture_state_i1.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i15 is a one-to-one match with \adc_control/adc_voltage_data_temp_i14.
Duplicate register/latch removal. \adc_control/adc_current_data_temp_i14 is a one-to-one match with \adc_control/adc_voltage_data_temp_i15.
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1553 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file seed_driver_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 609 of 2352 (25 % )
BB => 2
CCU2D => 84
FD1P3AX => 238
FD1P3AY => 72
FD1P3BX => 3
FD1P3DX => 74
FD1P3IX => 48
FD1P3JX => 3
FD1S1B => 4
FD1S1D => 30
FD1S3AX => 80
FD1S3AY => 4
FD1S3BX => 10
FD1S3DX => 21
FD1S3IX => 21
FD1S3JX => 1
GSR => 1
IB => 6
INV => 3
L6MUX21 => 10
LUT4 => 736
OB => 25
PFUMX => 74
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 19
  Net : clk_10mhz_c, loads : 397
  Net : adc_control/adc_sck_temp, loads : 74
  Net : dds_gain_control/seed_spare1_c, loads : 37
  Net : i2c_slave_top/registers/data_vld_dly, loads : 20
  Net : i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n, loads : 21
  Net : dds_control_interface/data_temp_15__N_1301, loads : 16
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg, loads : 12
  Net : heart_beat/prescale_15, loads : 9
  Net : dds_control_interface/count_7__N_1284, loads : 8
  Net : reset_generator/clk_d2, loads : 5
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_587, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_591, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_590, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_593, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_595, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_594, loads : 2
  Net : dds_control_interface/state_3__N_1257, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_592, loads : 2
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_596, loads : 2
Clock Enable Nets
Number of Clock Enables: 88
Top 10 highest fanout Clock Enables:
  Net : adc_control/adc_sck_temp_enable_62, loads : 34
  Net : dds_gain_control/seed_spare1_c_enable_34, loads : 24
  Net : dds_gain_control/clk_10mhz_c_enable_229, loads : 18
  Net : adc_control/adc_sck_temp_enable_72, loads : 18
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_3__N_129, loads : 17
  Net : dds_gain_control/clk_10mhz_c_enable_251, loads : 16
  Net : dds_control_interface/clk_10mhz_c_enable_74, loads : 16
  Net : adc_control/state_1, loads : 9
  Net : adc_control/clk_10mhz_c_enable_255, loads : 9
  Net : i2c_slave_top/registers/clk_10mhz_c_enable_179, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i2c_slave_top/registers/n12641, loads : 68
  Net : i2c_slave_top/registers/addr_i_2, loads : 64
  Net : i2c_slave_top/registers/n12637, loads : 55
  Net : dds_gain_control/state_3__N_882, loads : 53
  Net : dds_control_interface/cstate_2, loads : 39
  Net : i2c_slave_top/registers/n12631, loads : 36
  Net : adc_control/adc_sck_temp_enable_62, loads : 34
  Net : i2c_slave_top/registers/control_3, loads : 32
  Net : i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78, loads : 32
  Net : i2c_slave_top/registers/n12639, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets                          |             |             |
\i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg]          |  200.000 MHz|  150.807 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets                          |             |             |
\adc_control/adc_sck_temp]              |  200.000 MHz|  121.065 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \heart_beat/prescale[15]]|  200.000 MHz|  224.115 MHz|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets seed_spare1_c]           |  200.000 MHz|  140.449 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \reset_generator/clk_d2] |  200.000 MHz|  155.473 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_10mhz_c]             |  200.000 MHz|   69.940 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\i2c_slave_top/registers/data_vld_dly]  |  200.000 MHz|  105.396 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets                          |             |             |
\i2c_slave_top/i2cslave_controller_top/o|             |             |
ut_n]                                   |  200.000 MHz|   49.751 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


7 constraints not met.


Peak Memory Usage: 79.996  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.078  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 4 -oc Commercial   "seed_driver_impl1.ngd" -o "seed_driver_impl1_map.ncd" -pr "seed_driver_impl1.prf" -mp "seed_driver_impl1.mrp" -lpf "C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/impl1/seed_driver_impl1.lpf" -lpf "C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/seed_driver.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: seed_driver_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 4.

Loading device for application map from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    609 out of  2352 (26%)
      PFU registers:          609 out of  2112 (29%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       679 out of  1056 (64%)
      SLICEs as Logic/ROM:    679 out of  1056 (64%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         84 out of  1056 (8%)
   Number of LUT4s:        913 out of  2112 (43%)
      Number used as logic LUTs:        745
      Number used as distributed RAM:     0
      Number used as ripple logic:      168
      Number used as shift registers:     0
   Number of PIO sites used: 33 + 4(JTAG) out of 80 (46%)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  19
     Net seed_spare1_c: 26 loads, 26 rising, 0 falling (Driver: dds_gain_control/sck_temp_126 )
     Net clk_10mhz_c: 240 loads, 231 rising, 9 falling (Driver: PIO clk_10mhz )
     Net i2c_slave_top/registers/data_vld_dly: 20 loads, 20 rising, 0 falling (Driver: i2c_slave_top/registers/data_vld_dly_162 )
     Net i2c_slave_top/addr_i_7__N_595: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_199_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_591: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_195_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_592: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_196_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_593: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_197_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_594: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_198_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_590: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_194_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_587: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__I_0_208_2_lut_3_lut_4_lut )
     Net i2c_slave_top/addr_i_7__N_596: 1 loads, 1 rising, 0 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/addr_i_7__N_588_I_0_200_2_lut_3_lut_4_lut )
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg: 2 loads, 1 rising, 1 falling (Driver: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749 )
     Net i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n: 23 loads, 16 rising, 7 falling (Driver: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16 )
     Net reset_generator/clk_d2: 3 loads, 3 rising, 0 falling (Driver: reset_generator/clk_d2_19 )
     Net adc_control/adc_sck_temp: 51 loads, 51 rising, 0 falling (Driver: adc_control/adc_sck_temp_134 )
     Net dds_control_interface/count_7__N_1284: 4 loads, 4 rising, 0 falling (Driver: dds_control_interface/i1_2_lut_3_lut_3_lut_adj_127 )
     Net dds_control_interface/data_temp_15__N_1301: 9 loads, 9 rising, 0 falling (Driver: dds_control_interface/i1_2_lut_3_lut_adj_126 )
     Net dds_control_interface/state_3__N_1257: 1 loads, 1 rising, 0 falling (Driver: dds_control_interface/i6470_4_lut_4_lut )
     Net heart_beat/prescale[15]: 5 loads, 5 rising, 0 falling (Driver: heart_beat/prescale_1535__i15 )
   Number of Clock Enables:  88
     Net reset_n: 1 loads, 1 LSLICEs
     Net state_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_205: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_222: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_96: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_111: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_126: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_141: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_156: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_171: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_197: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_N_1433_enable_8: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_1: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/state_0: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_214: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_104: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_134: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_2: 1 loads, 1 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_190: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_259: 5 loads, 5 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_119: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_149: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_164: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/clk_10mhz_c_enable_179: 4 loads, 4 LSLICEs
     Net control_3: 16 loads, 16 LSLICEs
     Net i2c_slave_top/registers/data_vld_dly_enable_3: 1 loads, 1 LSLICEs
     Net clk_10mhz_c_enable_89: 8 loads, 8 LSLICEs
     Net i2c_slave_top/registers/count_3__N_643: 2 loads, 2 LSLICEs
     Net clk_10mhz_c_enable_54: 9 loads, 9 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_3__N_129: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_4: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_i_N_418: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_2: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_3: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_5: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_6: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_7: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_9: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_10: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_12: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_11: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/filter_sda_inst/out_n_N_71: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_N_71: 1 loads, 1 LSLICEs
     Net dds_gain_control/seed_spare1_c_enable_34: 21 loads, 21 LSLICEs
     Net dds_gain_control/seed_spare1_c_enable_20: 4 loads, 4 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_2: 2 loads, 2 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_3: 1 loads, 1 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_265: 3 loads, 3 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_232: 2 loads, 2 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_229: 9 loads, 9 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_251: 8 loads, 8 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_264: 1 loads, 1 LSLICEs
     Net dds_gain_control/seed_spare1_c_enable_29: 1 loads, 1 LSLICEs
     Net dds_gain_control/clk_10mhz_c_enable_263: 1 loads, 1 LSLICEs
     Net reset_generator/reset_n_N_4: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_72: 5 loads, 5 LSLICEs
     Net adc_control/adc_sck_temp_enable_20: 2 loads, 2 LSLICEs
     Net adc_control/clk_10mhz_c_enable_10: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_21: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_62: 16 loads, 16 LSLICEs
     Net adc_control/adc_sck_temp_enable_4: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_64: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_22: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_23: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_24: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_25: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_26: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_27: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_28: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_29: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_30: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_31: 2 loads, 2 LSLICEs
     Net adc_control/adc_sck_temp_enable_32: 2 loads, 2 LSLICEs
     Net adc_control/clk_10mhz_c_enable_258: 2 loads, 2 LSLICEs
     Net adc_control/clk_10mhz_c_enable_23: 1 loads, 1 LSLICEs
     Net adc_control/clk_10mhz_c_enable_24: 1 loads, 1 LSLICEs
     Net adc_control/clk_10mhz_c_enable_255: 5 loads, 5 LSLICEs
     Net adc_control/clk_10mhz_c_enable_260: 1 loads, 1 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_74: 8 loads, 8 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_262: 2 loads, 2 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_8: 1 loads, 1 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_9: 1 loads, 1 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_223: 1 loads, 1 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_230: 2 loads, 2 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_59: 1 loads, 1 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_233: 2 loads, 2 LSLICEs
     Net dds_control_interface/clk_10mhz_c_enable_261: 1 loads, 1 LSLICEs
   Number of LSRs:  41
     Net rstn_c: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/n6165: 8 loads, 8 LSLICEs
     Net i2c_slave_top/n12573: 4 loads, 4 LSLICEs
     Net i2c_slave_top/addr_i_7__N_595: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_625: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_591: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_616: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_592: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_619: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_593: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_622: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_594: 1 loads, 1 LSLICEs
     Net i2c_slave_top/state_1_N_839_0: 4 loads, 4 LSLICEs
     Net i2c_slave_top/registers/n566: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_613: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_590: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_610: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_587: 1 loads, 1 LSLICEs
     Net i2c_slave_top/addr_i_7__N_597: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_628: 2 loads, 2 LSLICEs
     Net i2c_slave_top/addr_i_7__N_596: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78: 7 loads, 7 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n12587: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_N_340: 2 loads, 2 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n4762: 1 loads, 1 LSLICEs
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3913: 1 loads, 1 LSLICEs
     Net dds_gain_control/state_3__N_882: 36 loads, 36 LSLICEs
     Net dds_gain_control/n3915: 2 loads, 2 LSLICEs
     Net dds_gain_control/n6197: 9 loads, 9 LSLICEs
     Net dds_gain_control/n6840: 1 loads, 1 LSLICEs
     Net dds_gain_control/n6870: 1 loads, 1 LSLICEs
     Net adc_control/adc_sck_temp_enable_62: 1 loads, 1 LSLICEs
     Net adc_control/n6163: 5 loads, 5 LSLICEs
     Net adc_control/n6279: 5 loads, 5 LSLICEs
     Net adc_control/n6276: 2 loads, 2 LSLICEs
     Net dds_control_interface/state_3__N_1254: 14 loads, 14 LSLICEs
     Net dds_control_interface/n12627: 10 loads, 10 LSLICEs
     Net dds_control_interface/ss0_temp: 1 loads, 1 LSLICEs
     Net dds_control_interface/ss0_temp_dd: 1 loads, 1 LSLICEs
     Net dds_control_interface/n3921: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i2c_slave_top/n12641: 69 loads
     Net i2c_slave_top/registers/addr_i_2: 64 loads
     Net i2c_slave_top/registers/n12637: 55 loads
     Net dds_control_interface/cstate_2: 39 loads
     Net dds_gain_control/state_3__N_882: 36 loads
     Net i2c_slave_top/registers/n12631: 36 loads
     Net i2c_slave_top/n12639: 32 loads
     Net dds_control_interface/state_2: 29 loads
     Net dds_gain_control/state_1: 29 loads
     Net i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_3__N_78: 29 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 53 MB

Dumping design to file seed_driver_impl1_map.ncd.

ncd2vdb "seed_driver_impl1_map.ncd" ".vdbs/seed_driver_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.

trce -f "seed_driver_impl1.mt" -o "seed_driver_impl1.tw1" "seed_driver_impl1_map.ncd" "seed_driver_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file seed_driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 08 23:20:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o seed_driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1_map.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1_map.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 5917  Score: 1157047844
Cumulative negative slack: 1156808263

Constraints cover 13945 paths, 36 nets, and 4052 connections (95.70% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 08 23:20:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o seed_driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1_map.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1_map.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13945 paths, 36 nets, and 4157 connections (98.18% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 5917 (setup), 0 (hold)
Score: 1157047844 (setup), 0 (hold)
Cumulative negative slack: 1156808263 (1156808263+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 64 MB


ldbanno "seed_driver_impl1_map.ncd" -n Verilog -o "seed_driver_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the seed_driver_impl1_map design file.


Loading design for application ldbanno from file seed_driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application ldbanno from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design seed_driver_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file seed_driver_impl1_mapvo.vo
Writing SDF timing to file seed_driver_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 62 MB

mpartrce -p "seed_driver_impl1.p2t" -f "seed_driver_impl1.p3t" -tf "seed_driver_impl1.pt" "seed_driver_impl1_map.ncd" "seed_driver_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "seed_driver_impl1_map.ncd"
Tue Apr 08 23:20:42 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 seed_driver_impl1_map.ncd seed_driver_impl1.dir/5_1.ncd seed_driver_impl1.prf
Preference file: seed_driver_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file seed_driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application par from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   33+4(JTAG)/216     17% used
                  33+4(JTAG)/80      46% bonded

   SLICE            679/1056         64% used

   GSR                1/1           100% used


9 potential circuit loops found in timing analysis.
Number of Signals: 1485
Number of Connections: 4234
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   33 out of 33 pins locked (100% locked).

The following 5 signals are selected to use the primary clock routing resources:
    clk_10mhz_c (driver: clk_10mhz, clk load #: 240)
    adc_control/adc_sck_temp (driver: adc_control/SLICE_84, clk load #: 51)
    seed_spare1_c (driver: dds_gain_control/SLICE_437, clk load #: 26)
    i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n (driver: i2c_slave_top/i2cslave_controller_top/SLICE_531, clk load #: 23)
    i2c_slave_top/registers/data_vld_dly (driver: i2c_slave_top/SLICE_384, clk load #: 20)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_10mhz_c" arg1="Primary" arg2="clk_10mhz" arg3="1" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    dds_gain_control/state_3__N_882 (driver: dds_gain_control/SLICE_679, clk load #: 0, sr load #: 36, ce load #: 0)
    dds_gain_control/seed_spare1_c_enable_34 (driver: dds_gain_control/SLICE_677, clk load #: 0, sr load #: 0, ce load #: 21)
    dds_control_interface/data_temp_15__N_1301 (driver: dds_control_interface/SLICE_603, clk load #: 9, sr load #: 0, ce load #: 0)
    adc_control/adc_sck_temp_enable_62 (driver: adc_control/SLICE_613, clk load #: 0, sr load #: 1, ce load #: 16)
    control_3 (driver: i2c_slave_top/registers/SLICE_134, clk load #: 0, sr load #: 0, ce load #: 16)
    dds_control_interface/state_3__N_1254 (driver: dds_control_interface/SLICE_685, clk load #: 0, sr load #: 14, ce load #: 0)
    dds_control_interface/n12627 (driver: dds_control_interface/SLICE_580, clk load #: 0, sr load #: 10, ce load #: 0)
    heart_beat/prescale[15] (driver: heart_beat/SLICE_70, clk load #: 5, sr load #: 0, ce load #: 0)

Signal reset_n is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....
Placer score = 102359350.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  100674605
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 216 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_10mhz_c" from comp "clk_10mhz" on PIO site "1 (PL2A)", clk load = 240
  PRIMARY "adc_control/adc_sck_temp" from Q0 on comp "adc_control/SLICE_84" on site "R3C14A", clk load = 51
  PRIMARY "seed_spare1_c" from Q0 on comp "dds_gain_control/SLICE_437" on site "R9C8D", clk load = 26
  PRIMARY "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" from Q0 on comp "i2c_slave_top/i2cslave_controller_top/SLICE_531" on site "R5C14B", clk load = 23
  PRIMARY "i2c_slave_top/registers/data_vld_dly" from Q0 on comp "i2c_slave_top/SLICE_384" on site "R11C8B", clk load = 20
  SECONDARY "dds_gain_control/state_3__N_882" from F0 on comp "dds_gain_control/SLICE_679" on site "R9C21B", clk load = 0, ce load = 0, sr load = 36
  SECONDARY "dds_gain_control/seed_spare1_c_enable_34" from F0 on comp "dds_gain_control/SLICE_677" on site "R6C25C", clk load = 0, ce load = 21, sr load = 0
  SECONDARY "dds_control_interface/data_temp_15__N_1301" from F0 on comp "dds_control_interface/SLICE_603" on site "R6C25A", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "adc_control/adc_sck_temp_enable_62" from F1 on comp "adc_control/SLICE_613" on site "R4C2A", clk load = 0, ce load = 16, sr load = 1
  SECONDARY "control_3" from Q1 on comp "i2c_slave_top/registers/SLICE_134" on site "R13C9B", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "dds_control_interface/state_3__N_1254" from F0 on comp "dds_control_interface/SLICE_685" on site "R6C20A", clk load = 0, ce load = 0, sr load = 14
  SECONDARY "dds_control_interface/n12627" from F1 on comp "dds_control_interface/SLICE_580" on site "R7C18B", clk load = 0, ce load = 0, sr load = 10
  SECONDARY "heart_beat/prescale[15]" from Q0 on comp "heart_beat/SLICE_70" on site "R2C9A", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 5 out of 8 (62%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   33 + 4(JTAG) out of 216 (17.1%) PIO sites used.
   33 + 4(JTAG) out of 80 (46.3%) bonded PIO sites used.
   Number of PIO comps: 33; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 4 / 19 ( 21%)  | 2.5V       | -         |
| 1        | 10 / 21 ( 47%) | 2.5V       | -         |
| 2        | 7 / 20 ( 35%)  | 2.5V       | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 4 / 6 ( 66%)   | 2.5V       | -         |
| 5        | 2 / 8 ( 25%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file seed_driver_impl1.dir/5_1.ncd.

9 potential circuit loops found in timing analysis.
0 connections routed; 4234 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=i2c_slave_top/addr_i_7__N_595 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_591 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_592 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_593 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_594 loads=2 clock_loads=1&#xA;   Signal=i2c_   ....   _d2 loads=4 clock_loads=3&#xA;   Signal=dds_control_interface/count_7__N_1284 loads=4 clock_loads=4&#xA;   Signal=dds_control_interface/state_3__N_1257 loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 23:20:46 04/08/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

9 potential circuit loops found in timing analysis.
Start NBR special constraint process at 23:20:46 04/08/25

Start NBR section for initial routing at 23:20:46 04/08/25
Level 1, iteration 1
0(0.00%) conflict; 3292(77.75%) untouched conns; 892970423 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1985.044ns/-892970.423ns; real time: 4 secs 
Level 2, iteration 1
0(0.00%) conflict; 3292(77.75%) untouched conns; 892970423 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1985.044ns/-892970.423ns; real time: 4 secs 
Level 3, iteration 1
0(0.00%) conflict; 3293(77.78%) untouched conns; 887988845 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1824.057ns/-887988.845ns; real time: 4 secs 
Level 4, iteration 1
83(0.06%) conflicts; 10(0.24%) untouched conns; 837873995 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1712.587ns/-837873.995ns; real time: 5 secs 
Level 4, iteration 2
16(0.01%) conflicts; 10(0.24%) untouched conns; 841446265 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841446.265ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:20:47 04/08/25
Level 4, iteration 1
24(0.02%) conflicts; 0(0.00%) untouched conn; 841172597 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841172.597ns; real time: 6 secs 
Level 4, iteration 2
19(0.01%) conflicts; 0(0.00%) untouched conn; 841170899 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841170.899ns; real time: 6 secs 
Level 4, iteration 3
14(0.01%) conflicts; 0(0.00%) untouched conn; 841445383 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841445.383ns; real time: 6 secs 
Level 4, iteration 4
12(0.01%) conflicts; 0(0.00%) untouched conn; 841445383 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841445.383ns; real time: 6 secs 
Level 4, iteration 5
11(0.01%) conflicts; 0(0.00%) untouched conn; 841445384 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841445.384ns; real time: 6 secs 
Level 4, iteration 6
8(0.01%) conflicts; 0(0.00%) untouched conn; 841445384 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-841445.384ns; real time: 6 secs 
Level 4, iteration 7
8(0.01%) conflicts; 0(0.00%) untouched conn; 842923271 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-842923.271ns; real time: 6 secs 
Level 4, iteration 8
6(0.00%) conflicts; 0(0.00%) untouched conn; 842923271 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-842923.271ns; real time: 6 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 843409035 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843409.035ns; real time: 6 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 843409035 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843409.035ns; real time: 6 secs 
Level 4, iteration 11
2(0.00%) conflicts; 0(0.00%) untouched conn; 843420847 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843420.847ns; real time: 7 secs 
Level 4, iteration 12
2(0.00%) conflicts; 0(0.00%) untouched conn; 843420847 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843420.847ns; real time: 7 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 843407961 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843407.961ns; real time: 7 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 843407961 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-843407.961ns; real time: 7 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 845048233 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-845048.233ns; real time: 7 secs 

Start NBR section for performance tuning (iteration 1) at 23:20:49 04/08/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 845048233 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-845048.233ns; real time: 7 secs 

Start NBR section for re-routing at 23:20:49 04/08/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 845086469 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1313.229ns/-845086.469ns; real time: 7 secs 

Start NBR section for post-routing at 23:20:49 04/08/25
9 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 2357 (55.67%)
  Estimated worst slack<setup> : -1313.229ns
  Timing score<setup> : 1854822824
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=i2c_slave_top/addr_i_7__N_595 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_591 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_592 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_593 loads=2 clock_loads=1&#xA;   Signal=i2c_slave_top/addr_i_7__N_594 loads=2 clock_loads=1&#xA;   Signal=i2c_   ....   _d2 loads=4 clock_loads=3&#xA;   Signal=dds_control_interface/count_7__N_1284 loads=4 clock_loads=4&#xA;   Signal=dds_control_interface/state_3__N_1257 loads=1 clock_loads=1"  />

9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
Total CPU time 7 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  4234 routed (100.00%); 0 unrouted.

Hold time timing score: 569, hold timing errors: 410

Timing score: 1854822824 

Dumping design to file seed_driver_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -1313.230
PAR_SUMMARY::Timing score<setup/<ns>> = 1854822.824
PAR_SUMMARY::Worst  slack<hold /<ns>> = -5.869
PAR_SUMMARY::Timing score<hold /<ns>> = 569.522
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "seed_driver_impl1.pt" -o "seed_driver_impl1.twr" "seed_driver_impl1.ncd" "seed_driver_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 08 23:20:50 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o seed_driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 6048  Score: 1854822824
Cumulative negative slack: 1854474594

Constraints cover 13945 paths, 36 nets, and 4161 connections (98.28% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 08 23:20:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o seed_driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/Seed_Driver/Rev_5/promote.xml seed_driver_impl1.ncd seed_driver_impl1.prf 
Design file:     seed_driver_impl1.ncd
Preference file: seed_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 410  Score: 569522
Cumulative negative slack: 569522

Constraints cover 13945 paths, 36 nets, and 4161 connections (98.28% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 6048 (setup), 410 (hold)
Score: 1854822824 (setup), 569522 (hold)
Cumulative negative slack: 1855044116 (1854474594+569522)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 59 MB


iotiming  "seed_driver_impl1.ncd" "seed_driver_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application iotiming from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
9 potential circuit loops found in timing analysis.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
9 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
9 potential circuit loops found in timing analysis.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
9 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
9 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
9 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
9 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
9 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "seed_driver_impl1.par" 

bitgen -f "seed_driver_impl1.t2b" -w "seed_driver_impl1.ncd"  -jedec "seed_driver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file seed_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from seed_driver_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "seed_driver_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        639 Pages (128*639 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  639 Pages (Page 0 to Page 638).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 318592 bits for this design


Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 266 MB
