[2025-09-17 03:47:56] START suite=qualcomm_srv trace=srv441_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3344689 heartbeat IPC: 2.99 cumulative IPC: 2.99 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6164024 heartbeat IPC: 3.547 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6164024 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6164024 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11823311 heartbeat IPC: 1.767 cumulative IPC: 1.767 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 17716512 heartbeat IPC: 1.697 cumulative IPC: 1.731 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 23349808 heartbeat IPC: 1.775 cumulative IPC: 1.746 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 28959261 heartbeat IPC: 1.783 cumulative IPC: 1.755 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 34515690 heartbeat IPC: 1.8 cumulative IPC: 1.764 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 39967206 heartbeat IPC: 1.834 cumulative IPC: 1.775 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 45735478 heartbeat IPC: 1.734 cumulative IPC: 1.769 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 51353486 heartbeat IPC: 1.78 cumulative IPC: 1.77 (Simulation time: 00 hr 08 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000023 cycles: 56844455 heartbeat IPC: 1.821 cumulative IPC: 1.776 (Simulation time: 00 hr 09 min 53 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 56062006 cumulative IPC: 1.784 (Simulation time: 00 hr 10 min 46 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 56062006 cumulative IPC: 1.784 (Simulation time: 00 hr 10 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.784 instructions: 100000001 cycles: 56062006
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.35 Average ROB Occupancy at Mispredict: 86.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00064
BRANCH_INDIRECT: 0.00684
BRANCH_CONDITIONAL: 5.34
BRANCH_DIRECT_CALL: 0.00097
BRANCH_INDIRECT_CALL: 0.00166
BRANCH_RETURN: 0.00055


====Backend Stall Breakdown====
ROB_STALL: 800540
LQ_STALL: 0
SQ_STALL: 1433597


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.16223
REPLAY_LOAD: 94.31925
NON_REPLAY_LOAD: 11.702779

== Total ==
ADDR_TRANS: 150474
REPLAY_LOAD: 136197
NON_REPLAY_LOAD: 513869

== Counts ==
ADDR_TRANS: 1165
REPLAY_LOAD: 1444
NON_REPLAY_LOAD: 43910

cpu0->cpu0_STLB TOTAL        ACCESS:     950700 HIT:     907244 MISS:      43456 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     950700 HIT:     907244 MISS:      43456 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 182.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     768256 HIT:     432023 MISS:     336233 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     503008 HIT:     312213 MISS:     190795 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      71233 HIT:       7129 MISS:      64104 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      96203 HIT:      95579 MISS:        624 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97812 HIT:      17102 MISS:      80710 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15026226 HIT:   14583766 MISS:     442460 MSHR_MERGE:     137509
cpu0->cpu0_L1I LOAD         ACCESS:   15026226 HIT:   14583766 MISS:     442460 MSHR_MERGE:     137509
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.51 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27046639 HIT:   26187041 MISS:     859598 MSHR_MERGE:     492493
cpu0->cpu0_L1D LOAD         ACCESS:   14911622 HIT:   14513743 MISS:     397879 MSHR_MERGE:     199821
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12030631 HIT:   11667008 MISS:     363623 MSHR_MERGE:     292388
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104386 HIT:       6290 MISS:      98096 MSHR_MERGE:        284
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12824936 HIT:   12715433 MISS:     109503 MSHR_MERGE:      62806
cpu0->cpu0_ITLB LOAD         ACCESS:   12824936 HIT:   12715433 MISS:     109503 MSHR_MERGE:      62806
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.55 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24927629 HIT:   23601367 MISS:    1326262 MSHR_MERGE:     422259
cpu0->cpu0_DTLB LOAD         ACCESS:   24927629 HIT:   23601367 MISS:    1326262 MSHR_MERGE:     422259
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.32 cycles
cpu0->LLC TOTAL        ACCESS:     419882 HIT:     183706 MISS:     236176 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     190795 HIT:      52994 MISS:     137801 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      64103 HIT:      17585 MISS:      46518 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      84274 HIT:      84041 MISS:        233 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80710 HIT:      29086 MISS:      51624 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7638
  ROW_BUFFER_MISS:     228254
  AVG DBUS CONGESTED CYCLE: 6.257
Channel 0 WQ ROW_BUFFER_HIT:      11171
  ROW_BUFFER_MISS:      48923
  FULL:          0
Channel 0 REFRESHES ISSUED:       4672

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1035281        11694         7945        26164
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          236          411         2843         7683
  STLB miss resolved @ L2C                0          529         2429         5228        22187
  STLB miss resolved @ LLC                0          797         4063         5607        24355
  STLB miss resolved @ MEM                0         1132         8055        16835        47399

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28266         2284        54682         3064         1212
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            7           48          627          292
  STLB miss resolved @ L2C               13           29           29          158           38
  STLB miss resolved @ LLC               40           23          139         1965          576
  STLB miss resolved @ MEM               20            6           68         1009          717
[2025-09-17 03:58:43] END   suite=qualcomm_srv trace=srv441_ap (rc=0)
