{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676995421691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676995421691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 10:03:41 2023 " "Processing started: Tue Feb 21 10:03:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676995421691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995421691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995421691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676995422270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676995422270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/control_unit_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Single_Port " "Found entity 1: RAM_Single_Port" {  } { { "src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "src/Counter_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit_enum.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/control_unit_enum.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit_enum (SystemVerilog) " "Found design unit 1: Control_Unit_enum (SystemVerilog)" {  } { { "src/Control_Unit_enum.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_ext_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_ext_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext_Unit " "Found entity 1: Sign_Ext_Unit" {  } { { "src/Sign_Ext_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "src/Sign_Ext.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shifts.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/shifts.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Unit " "Found entity 1: Shift_Unit" {  } { { "src/Shift_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regs.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/regs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_sel.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/alu_sel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "src/Reg_File_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "src/Reg_File.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "src/Reg_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1 " "Found entity 1: Mux_4_1" {  } { { "src/Mux_4_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "src/Mux_2_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "src/ALU_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676995429819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995429819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676995429860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(141) " "Verilog HDL assignment warning at Control_Unit.sv(141): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429863 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(147) " "Verilog HDL Always Construct warning at Control_Unit.sv(147): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429863 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(173) " "Verilog HDL assignment warning at Control_Unit.sv(173): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429863 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(185) " "Verilog HDL Always Construct warning at Control_Unit.sv(185): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429863 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(198) " "Verilog HDL assignment warning at Control_Unit.sv(198): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(270) " "Verilog HDL Always Construct warning at Control_Unit.sv(270): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(270) " "Verilog HDL Always Construct warning at Control_Unit.sv(270): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(299) " "Verilog HDL Always Construct warning at Control_Unit.sv(299): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(302) " "Verilog HDL assignment warning at Control_Unit.sv(302): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(306) " "Verilog HDL assignment warning at Control_Unit.sv(306): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(310) " "Verilog HDL assignment warning at Control_Unit.sv(310): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(314) " "Verilog HDL assignment warning at Control_Unit.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(318) " "Verilog HDL assignment warning at Control_Unit.sv(318): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(322) " "Verilog HDL assignment warning at Control_Unit.sv(322): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(326) " "Verilog HDL assignment warning at Control_Unit.sv(326): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(347) " "Verilog HDL Always Construct warning at Control_Unit.sv(347): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(350) " "Verilog HDL assignment warning at Control_Unit.sv(350): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Control_Unit.sv(356) " "Verilog HDL assignment warning at Control_Unit.sv(356): truncated value with size 5 to match size of target (4)" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676995429864 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(363) " "Verilog HDL Always Construct warning at Control_Unit.sv(363): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(366) " "Verilog HDL Always Construct warning at Control_Unit.sv(366): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(366) " "Verilog HDL Always Construct warning at Control_Unit.sv(366): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(370) " "Verilog HDL Always Construct warning at Control_Unit.sv(370): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(370) " "Verilog HDL Always Construct warning at Control_Unit.sv(370): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(374) " "Verilog HDL Always Construct warning at Control_Unit.sv(374): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676995429865 "|Control_Unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_Unit.sv(124) " "Verilog HDL Case Statement information at Control_Unit.sv(124): all case item expressions in this case statement are onehot" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1676995429881 "|Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param Counter_Param:uart_dummy_wait_counter " "Elaborating entity \"Counter_Param\" for hierarchy \"Counter_Param:uart_dummy_wait_counter\"" {  } { { "src/Control_Unit.sv" "uart_dummy_wait_counter" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676995429913 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676995430355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676995430462 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676995430628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676995430752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676995430752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[0\] " "No output dependent on input pin \"Funct7\[0\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[1\] " "No output dependent on input pin \"Funct7\[1\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[2\] " "No output dependent on input pin \"Funct7\[2\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[3\] " "No output dependent on input pin \"Funct7\[3\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[4\] " "No output dependent on input pin \"Funct7\[4\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Funct7\[5\] " "No output dependent on input pin \"Funct7\[5\]\"" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676995430842 "|Control_Unit|Funct7[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676995430842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676995430844 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676995430844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676995430844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676995430844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676995430865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 10:03:50 2023 " "Processing ended: Tue Feb 21 10:03:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676995430865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676995430865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676995430865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676995430865 ""}
