{
  "Top": "Reorder_fft",
  "RtlTop": "Reorder_fft",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Reorder_fft",
    "Version": "1.0",
    "DisplayName": "Reorder_fft",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/Reorder_FFT.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Reorder_fft_fadd_hbi.vhd",
      "impl\/vhdl\/Reorder_fft_fmul_ibs.vhd",
      "impl\/vhdl\/Reorder_fft_lut_rbkb.vhd",
      "impl\/vhdl\/Reorder_fft_lut_rcud.vhd",
      "impl\/vhdl\/Reorder_fft_lut_rdEe.vhd",
      "impl\/vhdl\/Reorder_fft_lut_reOg.vhd",
      "impl\/vhdl\/Reorder_fft_lut_rfYi.vhd",
      "impl\/vhdl\/Reorder_fft_lut_rg8j.vhd",
      "impl\/vhdl\/Reorder_fft_mux_4jbC.vhd",
      "impl\/vhdl\/Reorder_fft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Reorder_fft_fadd_hbi.v",
      "impl\/verilog\/Reorder_fft_fmul_ibs.v",
      "impl\/verilog\/Reorder_fft_lut_rbkb.v",
      "impl\/verilog\/Reorder_fft_lut_rbkb_rom.dat",
      "impl\/verilog\/Reorder_fft_lut_rcud.v",
      "impl\/verilog\/Reorder_fft_lut_rcud_rom.dat",
      "impl\/verilog\/Reorder_fft_lut_rdEe.v",
      "impl\/verilog\/Reorder_fft_lut_rdEe_rom.dat",
      "impl\/verilog\/Reorder_fft_lut_reOg.v",
      "impl\/verilog\/Reorder_fft_lut_reOg_rom.dat",
      "impl\/verilog\/Reorder_fft_lut_rfYi.v",
      "impl\/verilog\/Reorder_fft_lut_rfYi_rom.dat",
      "impl\/verilog\/Reorder_fft_lut_rg8j.v",
      "impl\/verilog\/Reorder_fft_lut_rg8j_rom.dat",
      "impl\/verilog\/Reorder_fft_mux_4jbC.v",
      "impl\/verilog\/Reorder_fft.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Reorder_fft_ap_fadd_6_full_dsp_32_ip.tcl",
      "impl\/misc\/Reorder_fft_ap_fmul_3_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/EMILIO\/Desktop\/HLS\/FFR_Reorder_x_num\/with_out_OP\/.autopilot\/db\/Reorder_fft.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Reorder_fft_ap_fadd_6_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Reorder_fft_ap_fadd_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Reorder_fft_ap_fmul_3_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Reorder_fft_ap_fmul_3_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "Imag_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "Imag_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "Imag_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "Real_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "Real_r_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "Real_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "num_word": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "num_word": {
      "dir": "in",
      "width": "32"
    },
    "Real_r_address0": {
      "dir": "out",
      "width": "14"
    },
    "Real_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Real_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "Real_r_d0": {
      "dir": "out",
      "width": "32"
    },
    "Real_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "Imag_address0": {
      "dir": "out",
      "width": "14"
    },
    "Imag_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Imag_we0": {
      "dir": "out",
      "width": "1"
    },
    "Imag_d0": {
      "dir": "out",
      "width": "32"
    },
    "Imag_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "num_word": {
      "interfaceRef": "num_word",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Real_r_d0": {
      "interfaceRef": "Real_r_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "16384",
      "handshakeRef": "ap_none"
    },
    "Real_r_q0": {
      "interfaceRef": "Real_r_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "16384",
      "handshakeRef": "ap_none"
    },
    "Imag_d0": {
      "interfaceRef": "Imag_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "16384",
      "handshakeRef": "ap_none"
    },
    "Imag_q0": {
      "interfaceRef": "Imag_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "16384",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Reorder_fft"},
    "Metrics": {"Reorder_fft": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.63",
          "Estimate": "4.320"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "152",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "144",
                "PipelineII": "",
                "PipelineDepth": "36"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "3360",
            "LatencyMax": "56448",
            "Latency": "3360 ~ 56448",
            "PipelineII": "",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "16",
          "FF": "2519",
          "LUT": "2991"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Reorder_fft",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-28 22:20:04 -0600",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
