
MouseTreadmillSTM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007698  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  08007820  08007820  00017820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007aa4  08007aa4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08007aa4  08007aa4  00017aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007aac  08007aac  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aac  08007aac  00017aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ab0  08007ab0  00017ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08007ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008e4  20000010  08007ac4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008f4  08007ac4  000208f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f39  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023fa  00000000  00000000  00032f79  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001088  00000000  00000000  00035378  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f98  00000000  00000000  00036400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002831e  00000000  00000000  00037398  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d71a  00000000  00000000  0005f6b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f5218  00000000  00000000  0006cdd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161fe8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004618  00000000  00000000  00162064  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007808 	.word	0x08007808

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08007808 	.word	0x08007808

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	6039      	str	r1, [r7, #0]
 80004d2:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	881b      	ldrh	r3, [r3, #0]
 80004d8:	b2da      	uxtb	r2, r3
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	4053      	eors	r3, r2
 80004de:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	011b      	lsls	r3, r3, #4
 80004e4:	b25a      	sxtb	r2, r3
 80004e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ea:	4053      	eors	r3, r2
 80004ec:	b25b      	sxtb	r3, r3
 80004ee:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	881b      	ldrh	r3, [r3, #0]
 80004f4:	0a1b      	lsrs	r3, r3, #8
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	b21a      	sxth	r2, r3
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	021b      	lsls	r3, r3, #8
 80004fe:	b21b      	sxth	r3, r3
 8000500:	4053      	eors	r3, r2
 8000502:	b21a      	sxth	r2, r3
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	00db      	lsls	r3, r3, #3
 8000508:	b21b      	sxth	r3, r3
 800050a:	4053      	eors	r3, r2
 800050c:	b21a      	sxth	r2, r3
 800050e:	7bfb      	ldrb	r3, [r7, #15]
 8000510:	091b      	lsrs	r3, r3, #4
 8000512:	b2db      	uxtb	r3, r3
 8000514:	b21b      	sxth	r3, r3
 8000516:	4053      	eors	r3, r2
 8000518:	b21b      	sxth	r3, r3
 800051a:	b29a      	uxth	r2, r3
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	801a      	strh	r2, [r3, #0]
}
 8000520:	bf00      	nop
 8000522:	3714      	adds	r7, #20
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <crc_init>:
 * @brief Initiliaze the buffer for the X.25 CRC
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800053a:	801a      	strh	r2, [r3, #0]
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	460b      	mov	r3, r1
 8000552:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8000554:	f107 030e 	add.w	r3, r7, #14
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff ffe7 	bl	800052c <crc_init>
	while (length--) {
 800055e:	e009      	b.n	8000574 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	1c5a      	adds	r2, r3, #1
 8000564:	607a      	str	r2, [r7, #4]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	f107 020e 	add.w	r2, r7, #14
 800056c:	4611      	mov	r1, r2
 800056e:	4618      	mov	r0, r3
 8000570:	f7ff ffaa 	bl	80004c8 <crc_accumulate>
	while (length--) {
 8000574:	887b      	ldrh	r3, [r7, #2]
 8000576:	1e5a      	subs	r2, r3, #1
 8000578:	807a      	strh	r2, [r7, #2]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d1f0      	bne.n	8000560 <crc_calculate+0x18>
        }
        return crcTmp;
 800057e:	89fb      	ldrh	r3, [r7, #14]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	4613      	mov	r3, r2
 8000594:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	617b      	str	r3, [r7, #20]
	while (length--) {
 800059a:	e007      	b.n	80005ac <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	1c5a      	adds	r2, r3, #1
 80005a0:	617a      	str	r2, [r7, #20]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	68f9      	ldr	r1, [r7, #12]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ff8e 	bl	80004c8 <crc_accumulate>
	while (length--) {
 80005ac:	88fb      	ldrh	r3, [r7, #6]
 80005ae:	1e5a      	subs	r2, r3, #1
 80005b0:	80fa      	strh	r2, [r7, #6]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d1f2      	bne.n	800059c <crc_accumulate_buffer+0x14>
        }
}
 80005b6:	bf00      	nop
 80005b8:	3718      	adds	r7, #24
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
	...

080005c0 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	605a      	str	r2, [r3, #4]
    A = 0x6a09e667;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4a0e      	ldr	r2, [pc, #56]	; (8000610 <mavlink_sha256_init+0x50>)
 80005d8:	609a      	str	r2, [r3, #8]
    B = 0xbb67ae85;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <mavlink_sha256_init+0x54>)
 80005de:	60da      	str	r2, [r3, #12]
    C = 0x3c6ef372;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4a0d      	ldr	r2, [pc, #52]	; (8000618 <mavlink_sha256_init+0x58>)
 80005e4:	611a      	str	r2, [r3, #16]
    D = 0xa54ff53a;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4a0c      	ldr	r2, [pc, #48]	; (800061c <mavlink_sha256_init+0x5c>)
 80005ea:	615a      	str	r2, [r3, #20]
    E = 0x510e527f;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <mavlink_sha256_init+0x60>)
 80005f0:	619a      	str	r2, [r3, #24]
    F = 0x9b05688c;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a0b      	ldr	r2, [pc, #44]	; (8000624 <mavlink_sha256_init+0x64>)
 80005f6:	61da      	str	r2, [r3, #28]
    G = 0x1f83d9ab;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4a0b      	ldr	r2, [pc, #44]	; (8000628 <mavlink_sha256_init+0x68>)
 80005fc:	621a      	str	r2, [r3, #32]
    H = 0x5be0cd19;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4a0a      	ldr	r2, [pc, #40]	; (800062c <mavlink_sha256_init+0x6c>)
 8000602:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	6a09e667 	.word	0x6a09e667
 8000614:	bb67ae85 	.word	0xbb67ae85
 8000618:	3c6ef372 	.word	0x3c6ef372
 800061c:	a54ff53a 	.word	0xa54ff53a
 8000620:	510e527f 	.word	0x510e527f
 8000624:	9b05688c 	.word	0x9b05688c
 8000628:	1f83d9ab 	.word	0x1f83d9ab
 800062c:	5be0cd19 	.word	0x5be0cd19

08000630 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8000630:	b480      	push	{r7}
 8000632:	b0cf      	sub	sp, #316	; 0x13c
 8000634:	af00      	add	r7, sp, #0
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	6018      	str	r0, [r3, #0]
 800063a:	463b      	mov	r3, r7
 800063c:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = A;
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    BB = B;
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	68db      	ldr	r3, [r3, #12]
 800064e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    CC = C;
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    DD = D;
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    EE = E;
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    FF = F;
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	69db      	ldr	r3, [r3, #28]
 8000676:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GG = G;
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	6a1b      	ldr	r3, [r3, #32]
 8000680:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HH = H;
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800068a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

    for (i = 0; i < 16; ++i)
 800068e:	2300      	movs	r3, #0
 8000690:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000694:	e011      	b.n	80006ba <mavlink_sha256_calc+0x8a>
	data[i] = in[i];
 8000696:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	463a      	mov	r2, r7
 800069e:	6812      	ldr	r2, [r2, #0]
 80006a0:	4413      	add	r3, r2
 80006a2:	6819      	ldr	r1, [r3, #0]
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80006ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 80006b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006b4:	3301      	adds	r3, #1
 80006b6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80006ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006be:	2b0f      	cmp	r3, #15
 80006c0:	dde9      	ble.n	8000696 <mavlink_sha256_calc+0x66>
    for (i = 16; i < 64; ++i)
 80006c2:	2310      	movs	r3, #16
 80006c4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80006c8:	e057      	b.n	800077a <mavlink_sha256_calc+0x14a>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80006ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006ce:	1e9a      	subs	r2, r3, #2
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006d8:	ea4f 4273 	mov.w	r2, r3, ror #17
 80006dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006e0:	1e99      	subs	r1, r3, #2
 80006e2:	f107 030c 	add.w	r3, r7, #12
 80006e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80006ea:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80006ee:	405a      	eors	r2, r3
 80006f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006f4:	1e99      	subs	r1, r3, #2
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80006fe:	0a9b      	lsrs	r3, r3, #10
 8000700:	405a      	eors	r2, r3
 8000702:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000706:	1fd9      	subs	r1, r3, #7
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000710:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000712:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000716:	f1a3 010f 	sub.w	r1, r3, #15
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000722:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8000726:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800072a:	f1a3 000f 	sub.w	r0, r3, #15
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000736:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800073a:	4059      	eors	r1, r3
 800073c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000740:	f1a3 000f 	sub.w	r0, r3, #15
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800074c:	08db      	lsrs	r3, r3, #3
 800074e:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000750:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000752:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000756:	f1a3 0110 	sub.w	r1, r3, #16
 800075a:	f107 030c 	add.w	r3, r7, #12
 800075e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000762:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800076c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8000770:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000774:	3301      	adds	r3, #1
 8000776:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800077a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800077e:	2b3f      	cmp	r3, #63	; 0x3f
 8000780:	dda3      	ble.n	80006ca <mavlink_sha256_calc+0x9a>

    for (i = 0; i < 64; i++) {
 8000782:	2300      	movs	r3, #0
 8000784:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000788:	e076      	b.n	8000878 <mavlink_sha256_calc+0x248>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800078a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800078e:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000792:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000796:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800079a:	405a      	eors	r2, r3
 800079c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80007a0:	ea4f 6373 	mov.w	r3, r3, ror #25
 80007a4:	405a      	eors	r2, r3
 80007a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80007aa:	441a      	add	r2, r3
 80007ac:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 80007b0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80007b4:	4019      	ands	r1, r3
 80007b6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80007ba:	43d8      	mvns	r0, r3
 80007bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80007c0:	4003      	ands	r3, r0
 80007c2:	404b      	eors	r3, r1
 80007c4:	441a      	add	r2, r3
 80007c6:	4956      	ldr	r1, [pc, #344]	; (8000920 <mavlink_sha256_calc+0x2f0>)
 80007c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80007cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007d0:	441a      	add	r2, r3
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 80007da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007de:	4413      	add	r3, r2
 80007e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80007e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007e8:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80007ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007f0:	ea4f 3373 	mov.w	r3, r3, ror #13
 80007f4:	405a      	eors	r2, r3
 80007f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007fa:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80007fe:	405a      	eors	r2, r3
 8000800:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 8000804:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000808:	4059      	eors	r1, r3
 800080a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800080e:	4019      	ands	r1, r3
 8000810:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8000814:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000818:	4003      	ands	r3, r0
 800081a:	404b      	eors	r3, r1
 800081c:	4413      	add	r3, r2
 800081e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			     
	HH = GG;
 8000822:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000826:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	GG = FF;
 800082a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800082e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	FF = EE;
 8000832:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000836:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	EE = DD + T1;
 800083a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800083e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000842:	4413      	add	r3, r2
 8000844:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	DD = CC;
 8000848:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800084c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	CC = BB;
 8000850:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000854:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	BB = AA;
 8000858:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800085c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AA = T1 + T2;
 8000860:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000868:	4413      	add	r3, r2
 800086a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (i = 0; i < 64; i++) {
 800086e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000872:	3301      	adds	r3, #1
 8000874:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800087c:	2b3f      	cmp	r3, #63	; 0x3f
 800087e:	dd84      	ble.n	800078a <mavlink_sha256_calc+0x15a>
    }

    A += AA;
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	689a      	ldr	r2, [r3, #8]
 8000886:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800088a:	441a      	add	r2, r3
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	609a      	str	r2, [r3, #8]
    B += BB;
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	68da      	ldr	r2, [r3, #12]
 8000898:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800089c:	441a      	add	r2, r3
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	60da      	str	r2, [r3, #12]
    C += CC;
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	691a      	ldr	r2, [r3, #16]
 80008aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80008ae:	441a      	add	r2, r3
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	611a      	str	r2, [r3, #16]
    D += DD;
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	695a      	ldr	r2, [r3, #20]
 80008bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80008c0:	441a      	add	r2, r3
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	615a      	str	r2, [r3, #20]
    E += EE;
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	699a      	ldr	r2, [r3, #24]
 80008ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80008d2:	441a      	add	r2, r3
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	619a      	str	r2, [r3, #24]
    F += FF;
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	69da      	ldr	r2, [r3, #28]
 80008e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80008e4:	441a      	add	r2, r3
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	61da      	str	r2, [r3, #28]
    G += GG;
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	6a1a      	ldr	r2, [r3, #32]
 80008f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80008f6:	441a      	add	r2, r3
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	621a      	str	r2, [r3, #32]
    H += HH;
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000904:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000908:	441a      	add	r2, r3
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000910:	bf00      	nop
 8000912:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	08007820 	.word	0x08007820

08000924 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b09c      	sub	sp, #112	; 0x70
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint32_t old_sz = m->sz[0];
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	441a      	add	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800094e:	429a      	cmp	r2, r3
 8000950:	d904      	bls.n	800095c <mavlink_sha256_update+0x38>
	++m->sz[1];
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	1c5a      	adds	r2, r3, #1
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 800095c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800095e:	08db      	lsrs	r3, r3, #3
 8000960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000964:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8000966:	e054      	b.n	8000a12 <mavlink_sha256_update+0xee>
	uint32_t l = 64 - offset;
 8000968:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800096a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800096e:	667b      	str	r3, [r7, #100]	; 0x64
        if (len < l) {
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000974:	429a      	cmp	r2, r3
 8000976:	d201      	bcs.n	800097c <mavlink_sha256_update+0x58>
            l = len;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	667b      	str	r3, [r7, #100]	; 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8000982:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000984:	4413      	add	r3, r2
 8000986:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000988:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800098a:	4618      	mov	r0, r3
 800098c:	f006 ff29 	bl	80077e2 <memcpy>
	offset += l;
 8000990:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000992:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000994:	4413      	add	r3, r2
 8000996:	66bb      	str	r3, [r7, #104]	; 0x68
	p += l;
 8000998:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800099a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800099c:	4413      	add	r3, r2
 800099e:	66fb      	str	r3, [r7, #108]	; 0x6c
	len -= l;
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 80009a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009aa:	2b40      	cmp	r3, #64	; 0x40
 80009ac:	d131      	bne.n	8000a12 <mavlink_sha256_update+0xee>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3328      	adds	r3, #40	; 0x28
 80009b2:	65bb      	str	r3, [r7, #88]	; 0x58
	    for (i = 0; i < 16; i++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	663b      	str	r3, [r7, #96]	; 0x60
 80009b8:	e020      	b.n	80009fc <mavlink_sha256_update+0xd8>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 80009ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80009c0:	4413      	add	r3, r2
 80009c2:	657b      	str	r3, [r7, #84]	; 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 80009c4:	f107 0210 	add.w	r2, r7, #16
 80009c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	653b      	str	r3, [r7, #80]	; 0x50
                p2[0] = p1[3];
 80009d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009d2:	78da      	ldrb	r2, [r3, #3]
 80009d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009d6:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 80009d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009da:	3301      	adds	r3, #1
 80009dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009de:	7892      	ldrb	r2, [r2, #2]
 80009e0:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 80009e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009e4:	3302      	adds	r3, #2
 80009e6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009e8:	7852      	ldrb	r2, [r2, #1]
 80009ea:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 80009ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009ee:	3303      	adds	r3, #3
 80009f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009f2:	7812      	ldrb	r2, [r2, #0]
 80009f4:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 80009f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009f8:	3301      	adds	r3, #1
 80009fa:	663b      	str	r3, [r7, #96]	; 0x60
 80009fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009fe:	2b0f      	cmp	r3, #15
 8000a00:	dddb      	ble.n	80009ba <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8000a02:	f107 0310 	add.w	r3, r7, #16
 8000a06:	4619      	mov	r1, r3
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	f7ff fe11 	bl	8000630 <mavlink_sha256_calc>
	    offset = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1a7      	bne.n	8000968 <mavlink_sha256_update+0x44>
	}
    }
}
 8000a18:	bf00      	nop
 8000a1a:	3770      	adds	r7, #112	; 0x70
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b098      	sub	sp, #96	; 0x60
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	08db      	lsrs	r3, r3, #3
 8000a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a34:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000a36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a38:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8000a3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a40:	3301      	adds	r3, #1
 8000a42:	65bb      	str	r3, [r7, #88]	; 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3308      	adds	r3, #8
 8000a48:	657b      	str	r3, [r7, #84]	; 0x54
    
    *zeros = 0x80;
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	3301      	adds	r3, #1
 8000a54:	2247      	movs	r2, #71	; 0x47
 8000a56:	2100      	movs	r1, #0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f006 fecd 	bl	80077f8 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a64:	3307      	adds	r3, #7
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a6c:	440b      	add	r3, r1
 8000a6e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	0a1a      	lsrs	r2, r3, #8
 8000a78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a7a:	3306      	adds	r3, #6
 8000a7c:	b2d2      	uxtb	r2, r2
 8000a7e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a82:	440b      	add	r3, r1
 8000a84:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	0c1a      	lsrs	r2, r3, #16
 8000a8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a90:	3305      	adds	r3, #5
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a98:	440b      	add	r3, r1
 8000a9a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	0e1a      	lsrs	r2, r3, #24
 8000aa4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000aae:	440b      	add	r3, r1
 8000ab0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	685a      	ldr	r2, [r3, #4]
 8000ab8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000aba:	3303      	adds	r3, #3
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000ac2:	440b      	add	r3, r1
 8000ac4:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	0a1a      	lsrs	r2, r3, #8
 8000ace:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000ad8:	440b      	add	r3, r1
 8000ada:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	0c1a      	lsrs	r2, r3, #16
 8000ae4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000aee:	440b      	add	r3, r1
 8000af0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	0e1b      	lsrs	r3, r3, #24
 8000afa:	b2d9      	uxtb	r1, r3
 8000afc:	f107 020c 	add.w	r2, r7, #12
 8000b00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b02:	4413      	add	r3, r2
 8000b04:	460a      	mov	r2, r1
 8000b06:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8000b08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b0a:	f103 0208 	add.w	r2, r3, #8
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	4619      	mov	r1, r3
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff ff05 	bl	8000924 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8000b1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b1c:	78da      	ldrb	r2, [r3, #3]
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	3301      	adds	r3, #1
 8000b26:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b28:	7892      	ldrb	r2, [r2, #2]
 8000b2a:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	3302      	adds	r3, #2
 8000b30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b32:	7852      	ldrb	r2, [r2, #1]
 8000b34:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	3303      	adds	r3, #3
 8000b3a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	3304      	adds	r3, #4
 8000b44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b46:	79d2      	ldrb	r2, [r2, #7]
 8000b48:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	3305      	adds	r3, #5
 8000b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b50:	7992      	ldrb	r2, [r2, #6]
 8000b52:	701a      	strb	r2, [r3, #0]
}
 8000b54:	bf00      	nop
 8000b56:	3760      	adds	r7, #96	; 0x60
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8000b66:	79fa      	ldrb	r2, [r7, #7]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	4413      	add	r3, r2
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	4a03      	ldr	r2, [pc, #12]	; (8000b80 <mavlink_get_channel_status+0x24>)
 8000b72:	4413      	add	r3, r2
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	20000258 	.word	0x20000258

08000b84 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b0a1      	sub	sp, #132	; 0x84
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d005      	beq.n	8000ba4 <mavlink_sign_packet+0x20>
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <mavlink_sign_packet+0x24>
	    return 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	e04f      	b.n	8000c48 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	785a      	ldrb	r2, [r3, #1]
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8000bb6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	f107 0110 	add.w	r1, r7, #16
 8000bc2:	2206      	movs	r2, #6
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f006 fe0c 	bl	80077e2 <memcpy>
	signing->timestamp++;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8000bd0:	1c4b      	adds	r3, r1, #1
 8000bd2:	f142 0400 	adc.w	r4, r2, #0
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	
	mavlink_sha256_init(&ctx);
 8000bdc:	f107 0318 	add.w	r3, r7, #24
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fced 	bl	80005c0 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	f103 0110 	add.w	r1, r3, #16
 8000bec:	f107 0318 	add.w	r3, r7, #24
 8000bf0:	2220      	movs	r2, #32
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fe96 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8000bf8:	78fa      	ldrb	r2, [r7, #3]
 8000bfa:	f107 0318 	add.w	r3, r7, #24
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fe8f 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000c06:	f897 2094 	ldrb.w	r2, [r7, #148]	; 0x94
 8000c0a:	f107 0318 	add.w	r3, r7, #24
 8000c0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fe86 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000c18:	f107 0318 	add.w	r3, r7, #24
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fe7e 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000c28:	f107 0318 	add.w	r3, r7, #24
 8000c2c:	2207      	movs	r2, #7
 8000c2e:	68b9      	ldr	r1, [r7, #8]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fe77 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1dda      	adds	r2, r3, #7
 8000c3a:	f107 0318 	add.w	r3, r7, #24
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff feed 	bl	8000a20 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8000c46:	230d      	movs	r3, #13
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3784      	adds	r7, #132	; 0x84
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd90      	pop	{r4, r7, pc}

08000c50 <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000c5c:	e002      	b.n	8000c64 <_mav_trim_payload+0x14>
		length--;
 8000c5e:	78fb      	ldrb	r3, [r7, #3]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000c64:	78fb      	ldrb	r3, [r7, #3]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d906      	bls.n	8000c78 <_mav_trim_payload+0x28>
 8000c6a:	78fb      	ldrb	r3, [r7, #3]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0f2      	beq.n	8000c5e <_mav_trim_payload+0xe>
	}
	return length;
 8000c78:	78fb      	ldrb	r3, [r7, #3]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000c86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c88:	b08f      	sub	sp, #60	; 0x3c
 8000c8a:	af04      	add	r7, sp, #16
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	72fb      	strb	r3, [r7, #11]
 8000c94:	4613      	mov	r3, r2
 8000c96:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	7b1b      	ldrb	r3, [r3, #12]
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	bf14      	ite	ne
 8000ca4:	2301      	movne	r3, #1
 8000ca6:	2300      	moveq	r3, #0
 8000ca8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000cac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000cb0:	f083 0301 	eor.w	r3, r3, #1
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d00c      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d008      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	691b      	ldr	r3, [r3, #16]
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e000      	b.n	8000cd6 <mavlink_finalize_message_buffer+0x50>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000cda:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8000ce6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <mavlink_finalize_message_buffer+0x6c>
 8000cee:	230d      	movs	r3, #13
 8000cf0:	e000      	b.n	8000cf4 <mavlink_finalize_message_buffer+0x6e>
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8000cf8:	230a      	movs	r3, #10
 8000cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8000cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d006      	beq.n	8000d14 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	22fe      	movs	r2, #254	; 0xfe
 8000d0a:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000d0c:	2306      	movs	r3, #6
 8000d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d12:	e002      	b.n	8000d1a <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	22fd      	movs	r2, #253	; 0xfd
 8000d18:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000d1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10a      	bne.n	8000d38 <mavlink_finalize_message_buffer+0xb2>
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	330c      	adds	r3, #12
 8000d26:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff8f 	bl	8000c50 <_mav_trim_payload>
 8000d32:	4603      	mov	r3, r0
 8000d34:	461a      	mov	r2, r3
 8000d36:	e001      	b.n	8000d3c <mavlink_finalize_message_buffer+0xb6>
 8000d38:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	7afa      	ldrb	r2, [r7, #11]
 8000d44:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	7aba      	ldrb	r2, [r7, #10]
 8000d4a:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8000d52:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d006      	beq.n	8000d68 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	791b      	ldrb	r3, [r3, #4]
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	799a      	ldrb	r2, [r3, #6]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	799b      	ldrb	r3, [r3, #6]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	789b      	ldrb	r3, [r3, #2]
 8000d86:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	78db      	ldrb	r3, [r3, #3]
 8000d8c:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 8000d8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d013      	beq.n	8000dbe <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	799b      	ldrb	r3, [r3, #6]
 8000d9a:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	79db      	ldrb	r3, [r3, #7]
 8000da0:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	7a1b      	ldrb	r3, [r3, #8]
 8000da6:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	7a5a      	ldrb	r2, [r3, #9]
 8000dac:	7a99      	ldrb	r1, [r3, #10]
 8000dae:	0209      	lsls	r1, r1, #8
 8000db0:	430a      	orrs	r2, r1
 8000db2:	7adb      	ldrb	r3, [r3, #11]
 8000db4:	041b      	lsls	r3, r3, #16
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	777b      	strb	r3, [r7, #29]
 8000dbc:	e030      	b.n	8000e20 <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	791b      	ldrb	r3, [r3, #4]
 8000dc2:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	795b      	ldrb	r3, [r3, #5]
 8000dc8:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	799b      	ldrb	r3, [r3, #6]
 8000dce:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	79db      	ldrb	r3, [r3, #7]
 8000dd4:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	7a1b      	ldrb	r3, [r3, #8]
 8000dda:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	7a5a      	ldrb	r2, [r3, #9]
 8000de0:	7a99      	ldrb	r1, [r3, #10]
 8000de2:	0209      	lsls	r1, r1, #8
 8000de4:	430a      	orrs	r2, r1
 8000de6:	7adb      	ldrb	r3, [r3, #11]
 8000de8:	041b      	lsls	r3, r3, #16
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	7a5a      	ldrb	r2, [r3, #9]
 8000df4:	7a99      	ldrb	r1, [r3, #10]
 8000df6:	0209      	lsls	r1, r1, #8
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	7adb      	ldrb	r3, [r3, #11]
 8000dfc:	041b      	lsls	r3, r3, #16
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	121b      	asrs	r3, r3, #8
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	7a5a      	ldrb	r2, [r3, #9]
 8000e0c:	7a99      	ldrb	r1, [r3, #10]
 8000e0e:	0209      	lsls	r1, r1, #8
 8000e10:	430a      	orrs	r2, r1
 8000e12:	7adb      	ldrb	r3, [r3, #11]
 8000e14:	041b      	lsls	r3, r3, #16
 8000e16:	4313      	orrs	r3, r2
 8000e18:	141b      	asrs	r3, r3, #16
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8000e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	f107 0318 	add.w	r3, r7, #24
 8000e2e:	3301      	adds	r3, #1
 8000e30:	4611      	mov	r1, r2
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb88 	bl	8000548 <crc_calculate>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f103 010c 	add.w	r1, r3, #12
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	78db      	ldrb	r3, [r3, #3]
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	f107 0316 	add.w	r3, r7, #22
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fb9b 	bl	8000588 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8000e52:	f107 0216 	add.w	r2, r7, #22
 8000e56:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fb33 	bl	80004c8 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000e62:	8af9      	ldrh	r1, [r7, #22]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	330c      	adds	r3, #12
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	78d2      	ldrb	r2, [r2, #3]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	b2ca      	uxtb	r2, r1
 8000e70:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000e72:	8afb      	ldrh	r3, [r7, #22]
 8000e74:	0a1b      	lsrs	r3, r3, #8
 8000e76:	b299      	uxth	r1, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f103 020c 	add.w	r2, r3, #12
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	78db      	ldrb	r3, [r3, #3]
 8000e82:	3301      	adds	r3, #1
 8000e84:	4413      	add	r3, r2
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8000e8a:	8afa      	ldrh	r2, [r7, #22]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	801a      	strh	r2, [r3, #0]

	if (signing) {
 8000e90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d01a      	beq.n	8000ece <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f503 758b 	add.w	r5, r3, #278	; 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000eaa:	68f9      	ldr	r1, [r7, #12]
 8000eac:	310c      	adds	r1, #12
 8000eae:	68f8      	ldr	r0, [r7, #12]
 8000eb0:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8000eb2:	4401      	add	r1, r0
 8000eb4:	f897 6027 	ldrb.w	r6, [r7, #39]	; 0x27
 8000eb8:	f107 0018 	add.w	r0, r7, #24
 8000ebc:	9102      	str	r1, [sp, #8]
 8000ebe:	9201      	str	r2, [sp, #4]
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	4633      	mov	r3, r6
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	4629      	mov	r1, r5
 8000ec8:	4620      	mov	r0, r4
 8000eca:	f7ff fe5b 	bl	8000b84 <mavlink_sign_packet>
	}
	
	return msg->len + header_len + 2 + signature_len;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	78db      	ldrb	r3, [r3, #3]
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4413      	add	r3, r2
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	b29b      	uxth	r3, r3
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	372c      	adds	r7, #44	; 0x2c
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ef4 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b088      	sub	sp, #32
 8000ef8:	af04      	add	r7, sp, #16
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	4608      	mov	r0, r1
 8000efe:	4611      	mov	r1, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	4603      	mov	r3, r0
 8000f04:	70fb      	strb	r3, [r7, #3]
 8000f06:	460b      	mov	r3, r1
 8000f08:	70bb      	strb	r3, [r7, #2]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8000f0e:	787b      	ldrb	r3, [r7, #1]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fe23 	bl	8000b5c <mavlink_get_channel_status>
 8000f16:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8000f18:	78ba      	ldrb	r2, [r7, #2]
 8000f1a:	78f9      	ldrb	r1, [r7, #3]
 8000f1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f20:	9302      	str	r3, [sp, #8]
 8000f22:	7f3b      	ldrb	r3, [r7, #28]
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	7e3b      	ldrb	r3, [r7, #24]
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff feaa 	bl	8000c86 <mavlink_finalize_message_buffer>
 8000f32:	4603      	mov	r3, r0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af04      	add	r7, sp, #16
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	4608      	mov	r0, r1
 8000f46:	4611      	mov	r1, r2
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	70fb      	strb	r3, [r7, #3]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70bb      	strb	r3, [r7, #2]
 8000f52:	4613      	mov	r3, r2
 8000f54:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8000f56:	78ba      	ldrb	r2, [r7, #2]
 8000f58:	78f9      	ldrb	r1, [r7, #3]
 8000f5a:	7d3b      	ldrb	r3, [r7, #20]
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	7c3b      	ldrb	r3, [r7, #16]
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	787b      	ldrb	r3, [r7, #1]
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2300      	movs	r3, #0
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ffc3 	bl	8000ef4 <mavlink_finalize_message_chan>
 8000f6e:	4603      	mov	r3, r0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	78db      	ldrb	r3, [r3, #3]
 8000f86:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	789b      	ldrb	r3, [r3, #2]
 8000f8c:	2bfe      	cmp	r3, #254	; 0xfe
 8000f8e:	d13a      	bne.n	8001006 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000f94:	2305      	movs	r3, #5
 8000f96:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	789a      	ldrb	r2, [r3, #2]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	7bfa      	ldrb	r2, [r7, #15]
 8000fa6:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3302      	adds	r3, #2
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	7992      	ldrb	r2, [r2, #6]
 8000fb0:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	3303      	adds	r3, #3
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	79d2      	ldrb	r2, [r2, #7]
 8000fba:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3304      	adds	r3, #4
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	7a12      	ldrb	r2, [r2, #8]
 8000fc4:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	7a5a      	ldrb	r2, [r3, #9]
 8000fca:	7a99      	ldrb	r1, [r3, #10]
 8000fcc:	0209      	lsls	r1, r1, #8
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	7adb      	ldrb	r3, [r3, #11]
 8000fd2:	041b      	lsls	r3, r3, #16
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3305      	adds	r3, #5
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	1d98      	adds	r0, r3, #6
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f103 010c 	add.w	r1, r3, #12
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	78db      	ldrb	r3, [r3, #3]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	f006 fbf7 	bl	80077e2 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000ff4:	7dbb      	ldrb	r3, [r7, #22]
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	78d2      	ldrb	r2, [r2, #3]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	e06c      	b.n	80010e0 <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	330c      	adds	r3, #12
 800100a:	7bfa      	ldrb	r2, [r7, #15]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fe1e 	bl	8000c50 <_mav_trim_payload>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001018:	2309      	movs	r3, #9
 800101a:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	789a      	ldrb	r2, [r3, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3301      	adds	r3, #1
 8001028:	7bfa      	ldrb	r2, [r7, #15]
 800102a:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3302      	adds	r3, #2
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	7912      	ldrb	r2, [r2, #4]
 8001034:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3303      	adds	r3, #3
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	7952      	ldrb	r2, [r2, #5]
 800103e:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3304      	adds	r3, #4
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	7992      	ldrb	r2, [r2, #6]
 8001048:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3305      	adds	r3, #5
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	79d2      	ldrb	r2, [r2, #7]
 8001052:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3306      	adds	r3, #6
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	7a12      	ldrb	r2, [r2, #8]
 800105c:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	7a5a      	ldrb	r2, [r3, #9]
 8001062:	7a99      	ldrb	r1, [r3, #10]
 8001064:	0209      	lsls	r1, r1, #8
 8001066:	430a      	orrs	r2, r1
 8001068:	7adb      	ldrb	r3, [r3, #11]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	4313      	orrs	r3, r2
 800106e:	461a      	mov	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3307      	adds	r3, #7
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	7a5a      	ldrb	r2, [r3, #9]
 800107c:	7a99      	ldrb	r1, [r3, #10]
 800107e:	0209      	lsls	r1, r1, #8
 8001080:	430a      	orrs	r2, r1
 8001082:	7adb      	ldrb	r3, [r3, #11]
 8001084:	041b      	lsls	r3, r3, #16
 8001086:	4313      	orrs	r3, r2
 8001088:	121a      	asrs	r2, r3, #8
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3308      	adds	r3, #8
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	7a5a      	ldrb	r2, [r3, #9]
 8001096:	7a99      	ldrb	r1, [r3, #10]
 8001098:	0209      	lsls	r1, r1, #8
 800109a:	430a      	orrs	r2, r1
 800109c:	7adb      	ldrb	r3, [r3, #11]
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	4313      	orrs	r3, r2
 80010a2:	141a      	asrs	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3309      	adds	r3, #9
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f103 000a 	add.w	r0, r3, #10
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	330c      	adds	r3, #12
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	4619      	mov	r1, r3
 80010ba:	f006 fb92 	bl	80077e2 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80010be:	7dba      	ldrb	r2, [r7, #22]
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4413      	add	r3, r2
 80010c4:	3301      	adds	r3, #1
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	791b      	ldrb	r3, [r3, #4]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <mavlink_msg_to_send_buffer+0x164>
 80010d8:	230d      	movs	r3, #13
 80010da:	e000      	b.n	80010de <mavlink_msg_to_send_buffer+0x166>
 80010dc:	2300      	movs	r3, #0
 80010de:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	0a1b      	lsrs	r3, r3, #8
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 80010fe:	7dfb      	ldrb	r3, [r7, #23]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d008      	beq.n	8001116 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	1c98      	adds	r0, r3, #2
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f503 738b 	add.w	r3, r3, #278	; 0x116
 800110e:	7dfa      	ldrb	r2, [r7, #23]
 8001110:	4619      	mov	r1, r3
 8001112:	f006 fb66 	bl	80077e2 <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001116:	7dbb      	ldrb	r3, [r7, #22]
 8001118:	b29a      	uxth	r2, r3
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	b29b      	uxth	r3, r3
 800111e:	4413      	add	r3, r2
 8001120:	b29a      	uxth	r2, r3
 8001122:	7dfb      	ldrb	r3, [r7, #23]
 8001124:	b29b      	uxth	r3, r3
 8001126:	4413      	add	r3, r2
 8001128:	b29b      	uxth	r3, r3
 800112a:	3303      	adds	r3, #3
 800112c:	b29b      	uxth	r3, r3
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <mavlink_msg_heartbeat_pack>:
 * @param time  Time from boot of system
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_heartbeat_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint8_t mode, uint32_t time)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	603a      	str	r2, [r7, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4603      	mov	r3, r0
 8001142:	71fb      	strb	r3, [r7, #7]
 8001144:	460b      	mov	r3, r1
 8001146:	71bb      	strb	r3, [r7, #6]
 8001148:	4613      	mov	r3, r2
 800114a:	717b      	strb	r3, [r7, #5]
    _mav_put_uint8_t(buf, 4, mode);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.time = time;
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	60bb      	str	r3, [r7, #8]
    packet.mode = mode;
 8001150:	797b      	ldrb	r3, [r7, #5]
 8001152:	733b      	strb	r3, [r7, #12]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	330c      	adds	r3, #12
 8001158:	f107 0108 	add.w	r1, r7, #8
 800115c:	2205      	movs	r2, #5
 800115e:	4618      	mov	r0, r3
 8001160:	f006 fb3f 	bl	80077e2 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	725a      	strb	r2, [r3, #9]
 800116a:	2200      	movs	r2, #0
 800116c:	729a      	strb	r2, [r3, #10]
 800116e:	2200      	movs	r2, #0
 8001170:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001172:	79ba      	ldrb	r2, [r7, #6]
 8001174:	79f9      	ldrb	r1, [r7, #7]
 8001176:	2389      	movs	r3, #137	; 0x89
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2305      	movs	r3, #5
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2305      	movs	r3, #5
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff fedb 	bl	8000f3c <mavlink_finalize_message>
 8001186:	4603      	mov	r3, r0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <mavlink_msg_speed_info_pack>:
 * @param speed_z  Speed in z direction
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_speed_info_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time, float speed_x, float speed_y, float speed_z)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	; 0x30
 8001194:	af02      	add	r7, sp, #8
 8001196:	613a      	str	r2, [r7, #16]
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	ed87 0a02 	vstr	s0, [r7, #8]
 800119e:	edc7 0a01 	vstr	s1, [r7, #4]
 80011a2:	ed87 1a00 	vstr	s2, [r7]
 80011a6:	4603      	mov	r3, r0
 80011a8:	75fb      	strb	r3, [r7, #23]
 80011aa:	460b      	mov	r3, r1
 80011ac:	75bb      	strb	r3, [r7, #22]
    _mav_put_float(buf, 12, speed_z);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_SPEED_INFO_LEN);
#else
    mavlink_speed_info_t packet;
    packet.time = time;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	61bb      	str	r3, [r7, #24]
    packet.speed_x = speed_x;
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	61fb      	str	r3, [r7, #28]
    packet.speed_y = speed_y;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	623b      	str	r3, [r7, #32]
    packet.speed_z = speed_z;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_INFO_LEN);
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	330c      	adds	r3, #12
 80011c2:	f107 0118 	add.w	r1, r7, #24
 80011c6:	2210      	movs	r2, #16
 80011c8:	4618      	mov	r0, r3
 80011ca:	f006 fb0a 	bl	80077e2 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_SPEED_INFO;
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f042 0201 	orr.w	r2, r2, #1
 80011d6:	725a      	strb	r2, [r3, #9]
 80011d8:	2200      	movs	r2, #0
 80011da:	729a      	strb	r2, [r3, #10]
 80011dc:	2200      	movs	r2, #0
 80011de:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_SPEED_INFO_MIN_LEN, MAVLINK_MSG_ID_SPEED_INFO_LEN, MAVLINK_MSG_ID_SPEED_INFO_CRC);
 80011e0:	7dba      	ldrb	r2, [r7, #22]
 80011e2:	7df9      	ldrb	r1, [r7, #23]
 80011e4:	23ca      	movs	r3, #202	; 0xca
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	2310      	movs	r3, #16
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2310      	movs	r3, #16
 80011ee:	6938      	ldr	r0, [r7, #16]
 80011f0:	f7ff fea4 	bl	8000f3c <mavlink_finalize_message>
 80011f4:	4603      	mov	r3, r0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	; 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <mavlink_msg_speed_info_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param speed_info C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_info_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_info_t* speed_info)
{
 80011fe:	b5b0      	push	{r4, r5, r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	60ba      	str	r2, [r7, #8]
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	4603      	mov	r3, r0
 800120a:	73fb      	strb	r3, [r7, #15]
 800120c:	460b      	mov	r3, r1
 800120e:	73bb      	strb	r3, [r7, #14]
    return mavlink_msg_speed_info_pack(system_id, component_id, msg, speed_info->time, speed_info->speed_x, speed_info->speed_y, speed_info->speed_z);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681d      	ldr	r5, [r3, #0]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	4613      	mov	r3, r2
 800121a:	461a      	mov	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6899      	ldr	r1, [r3, #8]
 8001220:	460b      	mov	r3, r1
 8001222:	4619      	mov	r1, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	7bbc      	ldrb	r4, [r7, #14]
 800122a:	7bf8      	ldrb	r0, [r7, #15]
 800122c:	ee01 3a10 	vmov	s2, r3
 8001230:	ee00 1a90 	vmov	s1, r1
 8001234:	ee00 2a10 	vmov	s0, r2
 8001238:	462b      	mov	r3, r5
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	4621      	mov	r1, r4
 800123e:	f7ff ffa7 	bl	8001190 <mavlink_msg_speed_info_pack>
 8001242:	4603      	mov	r3, r0
}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bdb0      	pop	{r4, r5, r7, pc}

0800124c <mavlink_msg_speed_setpoint_pack>:
 * @param setpoint_z  Speed setpoint in z direction
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_speed_setpoint_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               float setpoint_x, float setpoint_y, float setpoint_z)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	; 0x30
 8001250:	af02      	add	r7, sp, #8
 8001252:	4603      	mov	r3, r0
 8001254:	613a      	str	r2, [r7, #16]
 8001256:	ed87 0a03 	vstr	s0, [r7, #12]
 800125a:	edc7 0a02 	vstr	s1, [r7, #8]
 800125e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001262:	75fb      	strb	r3, [r7, #23]
 8001264:	460b      	mov	r3, r1
 8001266:	75bb      	strb	r3, [r7, #22]
    _mav_put_float(buf, 8, setpoint_z);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
#else
    mavlink_speed_setpoint_t packet;
    packet.setpoint_x = setpoint_x;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	61fb      	str	r3, [r7, #28]
    packet.setpoint_y = setpoint_y;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	623b      	str	r3, [r7, #32]
    packet.setpoint_z = setpoint_z;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	627b      	str	r3, [r7, #36]	; 0x24

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	330c      	adds	r3, #12
 8001278:	f107 011c 	add.w	r1, r7, #28
 800127c:	220c      	movs	r2, #12
 800127e:	4618      	mov	r0, r3
 8001280:	f006 faaf 	bl	80077e2 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_SPEED_SETPOINT;
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	2200      	movs	r2, #0
 8001288:	f042 0202 	orr.w	r2, r2, #2
 800128c:	725a      	strb	r2, [r3, #9]
 800128e:	2200      	movs	r2, #0
 8001290:	729a      	strb	r2, [r3, #10]
 8001292:	2200      	movs	r2, #0
 8001294:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_SPEED_SETPOINT_MIN_LEN, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN, MAVLINK_MSG_ID_SPEED_SETPOINT_CRC);
 8001296:	7dba      	ldrb	r2, [r7, #22]
 8001298:	7df9      	ldrb	r1, [r7, #23]
 800129a:	2381      	movs	r3, #129	; 0x81
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	230c      	movs	r3, #12
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	230c      	movs	r3, #12
 80012a4:	6938      	ldr	r0, [r7, #16]
 80012a6:	f7ff fe49 	bl	8000f3c <mavlink_finalize_message>
 80012aa:	4603      	mov	r3, r0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <mavlink_msg_speed_setpoint_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param speed_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_setpoint_t* speed_setpoint)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60ba      	str	r2, [r7, #8]
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4603      	mov	r3, r0
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	460b      	mov	r3, r1
 80012c4:	73bb      	strb	r3, [r7, #14]
    return mavlink_msg_speed_setpoint_pack(system_id, component_id, msg, speed_setpoint->setpoint_x, speed_setpoint->setpoint_y, speed_setpoint->setpoint_z);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4613      	mov	r3, r2
 80012cc:	461a      	mov	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6859      	ldr	r1, [r3, #4]
 80012d2:	460b      	mov	r3, r1
 80012d4:	4619      	mov	r1, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	7bbc      	ldrb	r4, [r7, #14]
 80012dc:	7bf8      	ldrb	r0, [r7, #15]
 80012de:	ee01 3a10 	vmov	s2, r3
 80012e2:	ee00 1a90 	vmov	s1, r1
 80012e6:	ee00 2a10 	vmov	s0, r2
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	4621      	mov	r1, r4
 80012ee:	f7ff ffad 	bl	800124c <mavlink_msg_speed_setpoint_pack>
 80012f2:	4603      	mov	r3, r0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd90      	pop	{r4, r7, pc}

080012fc <mavlink_msg_speed_setpoint_decode>:
 *
 * @param msg The message to decode
 * @param speed_setpoint C-struct to decode the message contents into
 */
static inline void mavlink_msg_speed_setpoint_decode(const mavlink_message_t* msg, mavlink_speed_setpoint_t* speed_setpoint)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    speed_setpoint->setpoint_x = mavlink_msg_speed_setpoint_get_setpoint_x(msg);
    speed_setpoint->setpoint_y = mavlink_msg_speed_setpoint_get_setpoint_y(msg);
    speed_setpoint->setpoint_z = mavlink_msg_speed_setpoint_get_setpoint_z(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_SPEED_SETPOINT_LEN? msg->len : MAVLINK_MSG_ID_SPEED_SETPOINT_LEN;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	78db      	ldrb	r3, [r3, #3]
 800130a:	2b0c      	cmp	r3, #12
 800130c:	bf28      	it	cs
 800130e:	230c      	movcs	r3, #12
 8001310:	73fb      	strb	r3, [r7, #15]
        memset(speed_setpoint, 0, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8001312:	220c      	movs	r2, #12
 8001314:	2100      	movs	r1, #0
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f006 fa6e 	bl	80077f8 <memset>
    memcpy(speed_setpoint, _MAV_PAYLOAD(msg), len);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	330c      	adds	r3, #12
 8001320:	7bfa      	ldrb	r2, [r7, #15]
 8001322:	4619      	mov	r1, r3
 8001324:	6838      	ldr	r0, [r7, #0]
 8001326:	f006 fa5c 	bl	80077e2 <memcpy>
#endif
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <mavlink_msg_mode_selection_get_mode>:
 * @brief Get field mode from mode_selection message
 *
 * @return  Actual operating mode
 */
static inline uint8_t mavlink_msg_mode_selection_get_mode(const mavlink_message_t* msg)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
    return _MAV_RETURN_uint8_t(msg,  0);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	330c      	adds	r3, #12
 800133e:	781b      	ldrb	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <mavlink_msg_motor_setpoint_pack>:
 * @param motor_z  Speed setpoint in z direction
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_motor_setpoint_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time, float motor_x, float motor_y, float motor_z)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	; 0x30
 8001350:	af02      	add	r7, sp, #8
 8001352:	613a      	str	r2, [r7, #16]
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	ed87 0a02 	vstr	s0, [r7, #8]
 800135a:	edc7 0a01 	vstr	s1, [r7, #4]
 800135e:	ed87 1a00 	vstr	s2, [r7]
 8001362:	4603      	mov	r3, r0
 8001364:	75fb      	strb	r3, [r7, #23]
 8001366:	460b      	mov	r3, r1
 8001368:	75bb      	strb	r3, [r7, #22]
    _mav_put_float(buf, 12, motor_z);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_MOTOR_SETPOINT_LEN);
#else
    mavlink_motor_setpoint_t packet;
    packet.time = time;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	61bb      	str	r3, [r7, #24]
    packet.motor_x = motor_x;
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	61fb      	str	r3, [r7, #28]
    packet.motor_y = motor_y;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	623b      	str	r3, [r7, #32]
    packet.motor_z = motor_z;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	627b      	str	r3, [r7, #36]	; 0x24

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_MOTOR_SETPOINT_LEN);
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	330c      	adds	r3, #12
 800137e:	f107 0118 	add.w	r1, r7, #24
 8001382:	2210      	movs	r2, #16
 8001384:	4618      	mov	r0, r3
 8001386:	f006 fa2c 	bl	80077e2 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_MOTOR_SETPOINT;
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	2200      	movs	r2, #0
 800138e:	f042 0204 	orr.w	r2, r2, #4
 8001392:	725a      	strb	r2, [r3, #9]
 8001394:	2200      	movs	r2, #0
 8001396:	729a      	strb	r2, [r3, #10]
 8001398:	2200      	movs	r2, #0
 800139a:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_MOTOR_SETPOINT_MIN_LEN, MAVLINK_MSG_ID_MOTOR_SETPOINT_LEN, MAVLINK_MSG_ID_MOTOR_SETPOINT_CRC);
 800139c:	7dba      	ldrb	r2, [r7, #22]
 800139e:	7df9      	ldrb	r1, [r7, #23]
 80013a0:	23a3      	movs	r3, #163	; 0xa3
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	2310      	movs	r3, #16
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	2310      	movs	r3, #16
 80013aa:	6938      	ldr	r0, [r7, #16]
 80013ac:	f7ff fdc6 	bl	8000f3c <mavlink_finalize_message>
 80013b0:	4603      	mov	r3, r0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3728      	adds	r7, #40	; 0x28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <mavlink_msg_motor_setpoint_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param motor_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_motor_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_motor_setpoint_t* motor_setpoint)
{
 80013ba:	b5b0      	push	{r4, r5, r7, lr}
 80013bc:	b084      	sub	sp, #16
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60ba      	str	r2, [r7, #8]
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	460b      	mov	r3, r1
 80013ca:	73bb      	strb	r3, [r7, #14]
    return mavlink_msg_motor_setpoint_pack(system_id, component_id, msg, motor_setpoint->time, motor_setpoint->motor_x, motor_setpoint->motor_y, motor_setpoint->motor_z);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681d      	ldr	r5, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	4613      	mov	r3, r2
 80013d6:	461a      	mov	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6899      	ldr	r1, [r3, #8]
 80013dc:	460b      	mov	r3, r1
 80013de:	4619      	mov	r1, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	7bbc      	ldrb	r4, [r7, #14]
 80013e6:	7bf8      	ldrb	r0, [r7, #15]
 80013e8:	ee01 3a10 	vmov	s2, r3
 80013ec:	ee00 1a90 	vmov	s1, r1
 80013f0:	ee00 2a10 	vmov	s0, r2
 80013f4:	462b      	mov	r3, r5
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	4621      	mov	r1, r4
 80013fa:	f7ff ffa7 	bl	800134c <mavlink_msg_motor_setpoint_pack>
 80013fe:	4603      	mov	r3, r0
}
 8001400:	4618      	mov	r0, r3
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bdb0      	pop	{r4, r5, r7, pc}

08001408 <mouseDriver_initSetpoint>:
static mavlink_speed_setpoint_t actual_speed_setpoint;
static mavlink_motor_setpoint_t actual_motor_signal;

/* Private functions for mouseDriver.c*/
/* Private Init functions */
void mouseDriver_initSetpoint(void){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	actual_speed_setpoint.setpoint_x = 0;
 800140c:	4b08      	ldr	r3, [pc, #32]	; (8001430 <mouseDriver_initSetpoint+0x28>)
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
	actual_speed_setpoint.setpoint_y = 0;
 8001414:	4b06      	ldr	r3, [pc, #24]	; (8001430 <mouseDriver_initSetpoint+0x28>)
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	605a      	str	r2, [r3, #4]
	actual_speed_setpoint.setpoint_z = 0;
 800141c:	4b04      	ldr	r3, [pc, #16]	; (8001430 <mouseDriver_initSetpoint+0x28>)
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	20000044 	.word	0x20000044

08001434 <mouseDriver_initTime>:

void mouseDriver_initTime(void){
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
	actual_time = 0;
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <mouseDriver_initTime+0x14>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	2000002c 	.word	0x2000002c

0800144c <mouseDriver_initMode>:

void mouseDriver_initMode(void){
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
	actual_mode = MOUSE_MODE_STOP;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <mouseDriver_initMode+0x14>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	20000030 	.word	0x20000030

08001464 <mouseDriver_getSpeedFromSensors>:

void mouseDriver_getSpeedFromSensors(void){
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
	actual_speed_measure.speed_x = 1;
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <mouseDriver_getSpeedFromSensors+0x24>)
 800146a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800146e:	605a      	str	r2, [r3, #4]
	actual_speed_measure.speed_y = 2;
 8001470:	4b05      	ldr	r3, [pc, #20]	; (8001488 <mouseDriver_getSpeedFromSensors+0x24>)
 8001472:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001476:	609a      	str	r2, [r3, #8]
	actual_speed_measure.speed_z = 3;
 8001478:	4b03      	ldr	r3, [pc, #12]	; (8001488 <mouseDriver_getSpeedFromSensors+0x24>)
 800147a:	4a04      	ldr	r2, [pc, #16]	; (800148c <mouseDriver_getSpeedFromSensors+0x28>)
 800147c:	60da      	str	r2, [r3, #12]
}
 800147e:	bf00      	nop
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	20000034 	.word	0x20000034
 800148c:	40400000 	.word	0x40400000

08001490 <mouseDriver_setMode>:
/* Private set/get functions */
void mouseDriver_setSetpoint(const mavlink_speed_setpoint_t speed){
	actual_speed_setpoint = speed;
}

void mouseDriver_setMode(uint8_t mode){
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
	actual_mode = mode;
 800149a:	4a04      	ldr	r2, [pc, #16]	; (80014ac <mouseDriver_setMode+0x1c>)
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	7013      	strb	r3, [r2, #0]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	20000030 	.word	0x20000030

080014b0 <mouseDriver_sendMsg>:

/* Private message functions */
void mouseDriver_sendMsg(uint32_t msgid){
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b0ce      	sub	sp, #312	; 0x138
 80014b4:	af02      	add	r7, sp, #8
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	6018      	str	r0, [r3, #0]
	mavlink_message_t msg;
	static uint8_t outBuffer[MAX_BYTE_BUFFER_SIZE];
	static uint16_t msg_size = 0;

	while (tx_finish == 0){/*Wait for other messages to be sent*/}
 80014ba:	bf00      	nop
 80014bc:	4b42      	ldr	r3, [pc, #264]	; (80015c8 <mouseDriver_sendMsg+0x118>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0fb      	beq.n	80014bc <mouseDriver_sendMsg+0xc>

	switch(msgid){
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b04      	cmp	r3, #4
 80014ca:	d876      	bhi.n	80015ba <mouseDriver_sendMsg+0x10a>
 80014cc:	a201      	add	r2, pc, #4	; (adr r2, 80014d4 <mouseDriver_sendMsg+0x24>)
 80014ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d2:	bf00      	nop
 80014d4:	080014e9 	.word	0x080014e9
 80014d8:	08001583 	.word	0x08001583
 80014dc:	08001523 	.word	0x08001523
 80014e0:	080015bb 	.word	0x080015bb
 80014e4:	08001553 	.word	0x08001553
		case MAVLINK_MSG_ID_HEARTBEAT:
			mavlink_msg_heartbeat_pack(SYS_ID,COMP_ID, &msg, actual_mode, actual_time);
 80014e8:	4b38      	ldr	r3, [pc, #224]	; (80015cc <mouseDriver_sendMsg+0x11c>)
 80014ea:	7819      	ldrb	r1, [r3, #0]
 80014ec:	4b38      	ldr	r3, [pc, #224]	; (80015d0 <mouseDriver_sendMsg+0x120>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f107 020c 	add.w	r2, r7, #12
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	460b      	mov	r3, r1
 80014f8:	2100      	movs	r1, #0
 80014fa:	2000      	movs	r0, #0
 80014fc:	f7ff fe1b 	bl	8001136 <mavlink_msg_heartbeat_pack>
			msg_size = mavlink_msg_to_send_buffer(outBuffer, &msg);
 8001500:	f107 030c 	add.w	r3, r7, #12
 8001504:	4619      	mov	r1, r3
 8001506:	4833      	ldr	r0, [pc, #204]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 8001508:	f7ff fd36 	bl	8000f78 <mavlink_msg_to_send_buffer>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001512:	801a      	strh	r2, [r3, #0]
			main_transmit_buffer(outBuffer, msg_size);
 8001514:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	482e      	ldr	r0, [pc, #184]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 800151c:	f001 f944 	bl	80027a8 <main_transmit_buffer>
			break;
 8001520:	e04c      	b.n	80015bc <mouseDriver_sendMsg+0x10c>
		case MAVLINK_MSG_ID_SPEED_SETPOINT:
			mavlink_msg_speed_setpoint_encode(SYS_ID,COMP_ID, &msg, &actual_speed_setpoint);
 8001522:	f107 020c 	add.w	r2, r7, #12
 8001526:	4b2d      	ldr	r3, [pc, #180]	; (80015dc <mouseDriver_sendMsg+0x12c>)
 8001528:	2100      	movs	r1, #0
 800152a:	2000      	movs	r0, #0
 800152c:	f7ff fec2 	bl	80012b4 <mavlink_msg_speed_setpoint_encode>
			msg_size = mavlink_msg_to_send_buffer(outBuffer, &msg);
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	4619      	mov	r1, r3
 8001536:	4827      	ldr	r0, [pc, #156]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 8001538:	f7ff fd1e 	bl	8000f78 <mavlink_msg_to_send_buffer>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001542:	801a      	strh	r2, [r3, #0]
			main_transmit_buffer(outBuffer, msg_size);
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	4822      	ldr	r0, [pc, #136]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 800154c:	f001 f92c 	bl	80027a8 <main_transmit_buffer>
			break;
 8001550:	e034      	b.n	80015bc <mouseDriver_sendMsg+0x10c>
		case MAVLINK_MSG_ID_MOTOR_SETPOINT:
			mavlink_msg_motor_setpoint_encode(SYS_ID,COMP_ID, &msg, &actual_motor_signal);
 8001552:	f107 020c 	add.w	r2, r7, #12
 8001556:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <mouseDriver_sendMsg+0x130>)
 8001558:	2100      	movs	r1, #0
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff ff2d 	bl	80013ba <mavlink_msg_motor_setpoint_encode>
			msg_size = mavlink_msg_to_send_buffer(outBuffer, &msg);
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	4619      	mov	r1, r3
 8001566:	481b      	ldr	r0, [pc, #108]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 8001568:	f7ff fd06 	bl	8000f78 <mavlink_msg_to_send_buffer>
 800156c:	4603      	mov	r3, r0
 800156e:	461a      	mov	r2, r3
 8001570:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001572:	801a      	strh	r2, [r3, #0]
			main_transmit_buffer(outBuffer, msg_size);
 8001574:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	4816      	ldr	r0, [pc, #88]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 800157c:	f001 f914 	bl	80027a8 <main_transmit_buffer>
			break;
 8001580:	e01c      	b.n	80015bc <mouseDriver_sendMsg+0x10c>
		case MAVLINK_MSG_ID_SPEED_INFO:
			/* DEMO CODE INIT*/
				actual_speed_measure.time = actual_time;
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <mouseDriver_sendMsg+0x120>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a17      	ldr	r2, [pc, #92]	; (80015e4 <mouseDriver_sendMsg+0x134>)
 8001588:	6013      	str	r3, [r2, #0]
			/* DEMO CODE END*/
			mavlink_msg_speed_info_encode(SYS_ID,COMP_ID, &msg, &actual_speed_measure);
 800158a:	f107 020c 	add.w	r2, r7, #12
 800158e:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <mouseDriver_sendMsg+0x134>)
 8001590:	2100      	movs	r1, #0
 8001592:	2000      	movs	r0, #0
 8001594:	f7ff fe33 	bl	80011fe <mavlink_msg_speed_info_encode>
			msg_size = mavlink_msg_to_send_buffer(outBuffer, &msg);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4619      	mov	r1, r3
 800159e:	480d      	ldr	r0, [pc, #52]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 80015a0:	f7ff fcea 	bl	8000f78 <mavlink_msg_to_send_buffer>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 80015aa:	801a      	strh	r2, [r3, #0]
			main_transmit_buffer(outBuffer, msg_size);
 80015ac:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <mouseDriver_sendMsg+0x128>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
 80015b2:	4808      	ldr	r0, [pc, #32]	; (80015d4 <mouseDriver_sendMsg+0x124>)
 80015b4:	f001 f8f8 	bl	80027a8 <main_transmit_buffer>
			break;
 80015b8:	e000      	b.n	80015bc <mouseDriver_sendMsg+0x10c>
		default:
			break;
 80015ba:	bf00      	nop
	}
}
 80015bc:	bf00      	nop
 80015be:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000000 	.word	0x20000000
 80015cc:	20000030 	.word	0x20000030
 80015d0:	2000002c 	.word	0x2000002c
 80015d4:	20000060 	.word	0x20000060
 80015d8:	20000254 	.word	0x20000254
 80015dc:	20000044 	.word	0x20000044
 80015e0:	20000050 	.word	0x20000050
 80015e4:	20000034 	.word	0x20000034

080015e8 <mouseDriver_init>:
/* Private Idle functions */

/* END of private functions */

/* Init functions */
void mouseDriver_init(void){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	mouseDriver_initTime();
 80015ec:	f7ff ff22 	bl	8001434 <mouseDriver_initTime>
	mouseDriver_initMode();
 80015f0:	f7ff ff2c 	bl	800144c <mouseDriver_initMode>
	mouseDriver_getSpeedFromSensors();
 80015f4:	f7ff ff36 	bl	8001464 <mouseDriver_getSpeedFromSensors>
	mouseDriver_initSetpoint();
 80015f8:	f7ff ff06 	bl	8001408 <mouseDriver_initSetpoint>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}

08001600 <mouseDriver_setTime>:
/* Function set/get */
void mouseDriver_setTime (const uint32_t time){
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	actual_time = time;
 8001608:	4a04      	ldr	r2, [pc, #16]	; (800161c <mouseDriver_setTime+0x1c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000002c 	.word	0x2000002c

08001620 <mouseDriver_getTime>:

uint32_t mouseDriver_getTime (void){
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
	return actual_time;
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <mouseDriver_getTime+0x14>)
 8001626:	681b      	ldr	r3, [r3, #0]
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	2000002c 	.word	0x2000002c

08001638 <mouseDriver_readMsg>:
/* Message related functions */
void mouseDriver_readMsg(const mavlink_message_t msg){
 8001638:	b084      	sub	sp, #16
 800163a:	b580      	push	{r7, lr}
 800163c:	af00      	add	r7, sp, #0
 800163e:	f107 0c08 	add.w	ip, r7, #8
 8001642:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	switch(msg.msgid){
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800164c:	2b03      	cmp	r3, #3
 800164e:	d004      	beq.n	800165a <mouseDriver_readMsg+0x22>
 8001650:	2b04      	cmp	r3, #4
 8001652:	d015      	beq.n	8001680 <mouseDriver_readMsg+0x48>
 8001654:	2b02      	cmp	r3, #2
 8001656:	d009      	beq.n	800166c <mouseDriver_readMsg+0x34>
	case MAVLINK_MSG_ID_MOTOR_SETPOINT:
		mavlink_msg_speed_setpoint_decode(&msg, &actual_speed_setpoint);
		break;

	default:
		break;
 8001658:	e019      	b.n	800168e <mouseDriver_readMsg+0x56>
		mouseDriver_setMode( mavlink_msg_mode_selection_get_mode(&msg));
 800165a:	f107 0008 	add.w	r0, r7, #8
 800165e:	f7ff fe68 	bl	8001332 <mavlink_msg_mode_selection_get_mode>
 8001662:	4603      	mov	r3, r0
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff ff13 	bl	8001490 <mouseDriver_setMode>
		break;
 800166a:	e010      	b.n	800168e <mouseDriver_readMsg+0x56>
		if (actual_mode == MOUSE_MODE_SPEED)
 800166c:	4b0b      	ldr	r3, [pc, #44]	; (800169c <mouseDriver_readMsg+0x64>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d10b      	bne.n	800168c <mouseDriver_readMsg+0x54>
			mavlink_msg_speed_setpoint_decode(&msg, &actual_speed_setpoint);
 8001674:	490a      	ldr	r1, [pc, #40]	; (80016a0 <mouseDriver_readMsg+0x68>)
 8001676:	f107 0008 	add.w	r0, r7, #8
 800167a:	f7ff fe3f 	bl	80012fc <mavlink_msg_speed_setpoint_decode>
		break;
 800167e:	e005      	b.n	800168c <mouseDriver_readMsg+0x54>
		mavlink_msg_speed_setpoint_decode(&msg, &actual_speed_setpoint);
 8001680:	4907      	ldr	r1, [pc, #28]	; (80016a0 <mouseDriver_readMsg+0x68>)
 8001682:	f107 0008 	add.w	r0, r7, #8
 8001686:	f7ff fe39 	bl	80012fc <mavlink_msg_speed_setpoint_decode>
		break;
 800168a:	e000      	b.n	800168e <mouseDriver_readMsg+0x56>
		break;
 800168c:	bf00      	nop
	};
}
 800168e:	bf00      	nop
 8001690:	46bd      	mov	sp, r7
 8001692:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001696:	b004      	add	sp, #16
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000030 	.word	0x20000030
 80016a0:	20000044 	.word	0x20000044

080016a4 <mouseDriver_idle>:

/* Idle functions */
void mouseDriver_idle (void){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	actual_motor_signal.time = actual_time;
 80016a8:	4b20      	ldr	r3, [pc, #128]	; (800172c <mouseDriver_idle+0x88>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a20      	ldr	r2, [pc, #128]	; (8001730 <mouseDriver_idle+0x8c>)
 80016ae:	6013      	str	r3, [r2, #0]

	switch(actual_mode){
 80016b0:	4b20      	ldr	r3, [pc, #128]	; (8001734 <mouseDriver_idle+0x90>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d010      	beq.n	80016da <mouseDriver_idle+0x36>
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d01b      	beq.n	80016f4 <mouseDriver_idle+0x50>
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d11a      	bne.n	80016f6 <mouseDriver_idle+0x52>
	case MOUSE_MODE_STOP:
		mouseDriver_initSetpoint();
 80016c0:	f7ff fea2 	bl	8001408 <mouseDriver_initSetpoint>
		actual_motor_signal.motor_x = 0;
 80016c4:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <mouseDriver_idle+0x8c>)
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	605a      	str	r2, [r3, #4]
		actual_motor_signal.motor_y = 0;
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <mouseDriver_idle+0x8c>)
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
		main_stop_motors();
 80016d4:	f001 f880 	bl	80027d8 <main_stop_motors>
		break;
 80016d8:	e00d      	b.n	80016f6 <mouseDriver_idle+0x52>
	case MOUSE_MODE_SPEED:
		/* BEGIN Code for DEMO */
			actual_motor_signal.motor_x = actual_speed_setpoint.setpoint_x;
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <mouseDriver_idle+0x94>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a14      	ldr	r2, [pc, #80]	; (8001730 <mouseDriver_idle+0x8c>)
 80016e0:	6053      	str	r3, [r2, #4]
			actual_motor_signal.motor_y = actual_speed_setpoint.setpoint_y;
 80016e2:	4b15      	ldr	r3, [pc, #84]	; (8001738 <mouseDriver_idle+0x94>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4a12      	ldr	r2, [pc, #72]	; (8001730 <mouseDriver_idle+0x8c>)
 80016e8:	6093      	str	r3, [r2, #8]
		/* END Code for DEMO */
		main_set_motors_speed(actual_motor_signal);
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <mouseDriver_idle+0x8c>)
 80016ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016ee:	f001 f881 	bl	80027f4 <main_set_motors_speed>
		break;
 80016f2:	e000      	b.n	80016f6 <mouseDriver_idle+0x52>
	case MOUSE_MODE_AUTO:
		break;
 80016f4:	bf00      	nop
	}
	mouseDriver_sendMsg(MAVLINK_MSG_ID_HEARTBEAT);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f7ff feda 	bl	80014b0 <mouseDriver_sendMsg>
	HAL_Delay(1);
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 fde7 	bl	80032d0 <HAL_Delay>
	mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_SETPOINT);
 8001702:	2002      	movs	r0, #2
 8001704:	f7ff fed4 	bl	80014b0 <mouseDriver_sendMsg>
	HAL_Delay(1);
 8001708:	2001      	movs	r0, #1
 800170a:	f001 fde1 	bl	80032d0 <HAL_Delay>
	mouseDriver_sendMsg(MAVLINK_MSG_ID_MOTOR_SETPOINT);
 800170e:	2004      	movs	r0, #4
 8001710:	f7ff fece 	bl	80014b0 <mouseDriver_sendMsg>
	HAL_Delay(1);
 8001714:	2001      	movs	r0, #1
 8001716:	f001 fddb 	bl	80032d0 <HAL_Delay>
	mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_INFO);
 800171a:	2001      	movs	r0, #1
 800171c:	f7ff fec8 	bl	80014b0 <mouseDriver_sendMsg>
	HAL_Delay(1);
 8001720:	2001      	movs	r0, #1
 8001722:	f001 fdd5 	bl	80032d0 <HAL_Delay>

}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	2000002c 	.word	0x2000002c
 8001730:	20000050 	.word	0x20000050
 8001734:	20000030 	.word	0x20000030
 8001738:	20000044 	.word	0x20000044

0800173c <mouseDriver_controlISR>:

/* ISR Functions */
void mouseDriver_controlISR(void){
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <crc_accumulate>:
{
 800174a:	b480      	push	{r7}
 800174c:	b085      	sub	sp, #20
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	6039      	str	r1, [r7, #0]
 8001754:	71fb      	strb	r3, [r7, #7]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	b2da      	uxtb	r2, r3
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	4053      	eors	r3, r2
 8001760:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	b25a      	sxtb	r2, r3
 8001768:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176c:	4053      	eors	r3, r2
 800176e:	b25b      	sxtb	r3, r3
 8001770:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	b29b      	uxth	r3, r3
 800177a:	b21a      	sxth	r2, r3
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	021b      	lsls	r3, r3, #8
 8001780:	b21b      	sxth	r3, r3
 8001782:	4053      	eors	r3, r2
 8001784:	b21a      	sxth	r2, r3
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	00db      	lsls	r3, r3, #3
 800178a:	b21b      	sxth	r3, r3
 800178c:	4053      	eors	r3, r2
 800178e:	b21a      	sxth	r2, r3
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	091b      	lsrs	r3, r3, #4
 8001794:	b2db      	uxtb	r3, r3
 8001796:	b21b      	sxth	r3, r3
 8001798:	4053      	eors	r3, r2
 800179a:	b21b      	sxth	r3, r3
 800179c:	b29a      	uxth	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	801a      	strh	r2, [r3, #0]
}
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <crc_init>:
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017bc:	801a      	strh	r2, [r3, #0]
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <mavlink_sha256_init>:
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	605a      	str	r2, [r3, #4]
    A = 0x6a09e667;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <mavlink_sha256_init+0x50>)
 80017e4:	609a      	str	r2, [r3, #8]
    B = 0xbb67ae85;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <mavlink_sha256_init+0x54>)
 80017ea:	60da      	str	r2, [r3, #12]
    C = 0x3c6ef372;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a0d      	ldr	r2, [pc, #52]	; (8001824 <mavlink_sha256_init+0x58>)
 80017f0:	611a      	str	r2, [r3, #16]
    D = 0xa54ff53a;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a0c      	ldr	r2, [pc, #48]	; (8001828 <mavlink_sha256_init+0x5c>)
 80017f6:	615a      	str	r2, [r3, #20]
    E = 0x510e527f;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a0c      	ldr	r2, [pc, #48]	; (800182c <mavlink_sha256_init+0x60>)
 80017fc:	619a      	str	r2, [r3, #24]
    F = 0x9b05688c;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <mavlink_sha256_init+0x64>)
 8001802:	61da      	str	r2, [r3, #28]
    G = 0x1f83d9ab;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a0b      	ldr	r2, [pc, #44]	; (8001834 <mavlink_sha256_init+0x68>)
 8001808:	621a      	str	r2, [r3, #32]
    H = 0x5be0cd19;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a0a      	ldr	r2, [pc, #40]	; (8001838 <mavlink_sha256_init+0x6c>)
 800180e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	6a09e667 	.word	0x6a09e667
 8001820:	bb67ae85 	.word	0xbb67ae85
 8001824:	3c6ef372 	.word	0x3c6ef372
 8001828:	a54ff53a 	.word	0xa54ff53a
 800182c:	510e527f 	.word	0x510e527f
 8001830:	9b05688c 	.word	0x9b05688c
 8001834:	1f83d9ab 	.word	0x1f83d9ab
 8001838:	5be0cd19 	.word	0x5be0cd19

0800183c <mavlink_sha256_calc>:
{
 800183c:	b480      	push	{r7}
 800183e:	b0cf      	sub	sp, #316	; 0x13c
 8001840:	af00      	add	r7, sp, #0
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	6018      	str	r0, [r3, #0]
 8001846:	463b      	mov	r3, r7
 8001848:	6019      	str	r1, [r3, #0]
    AA = A;
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    BB = B;
 8001854:	1d3b      	adds	r3, r7, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    CC = C;
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	691b      	ldr	r3, [r3, #16]
 8001864:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    DD = D;
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    EE = E;
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    FF = F;
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GG = G;
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HH = H;
 8001890:	1d3b      	adds	r3, r7, #4
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001896:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    for (i = 0; i < 16; ++i)
 800189a:	2300      	movs	r3, #0
 800189c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80018a0:	e011      	b.n	80018c6 <mavlink_sha256_calc+0x8a>
	data[i] = in[i];
 80018a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	463a      	mov	r2, r7
 80018aa:	6812      	ldr	r2, [r2, #0]
 80018ac:	4413      	add	r3, r2
 80018ae:	6819      	ldr	r1, [r3, #0]
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80018b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 80018bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018c0:	3301      	adds	r3, #1
 80018c2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80018c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018ca:	2b0f      	cmp	r3, #15
 80018cc:	dde9      	ble.n	80018a2 <mavlink_sha256_calc+0x66>
    for (i = 16; i < 64; ++i)
 80018ce:	2310      	movs	r3, #16
 80018d0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80018d4:	e057      	b.n	8001986 <mavlink_sha256_calc+0x14a>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80018d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018da:	1e9a      	subs	r2, r3, #2
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018e4:	ea4f 4273 	mov.w	r2, r3, ror #17
 80018e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018ec:	1e99      	subs	r1, r3, #2
 80018ee:	f107 030c 	add.w	r3, r7, #12
 80018f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80018f6:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80018fa:	405a      	eors	r2, r3
 80018fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001900:	1e99      	subs	r1, r3, #2
 8001902:	f107 030c 	add.w	r3, r7, #12
 8001906:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800190a:	0a9b      	lsrs	r3, r3, #10
 800190c:	405a      	eors	r2, r3
 800190e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001912:	1fd9      	subs	r1, r3, #7
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800191c:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800191e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001922:	f1a3 010f 	sub.w	r1, r3, #15
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800192e:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8001932:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001936:	f1a3 000f 	sub.w	r0, r3, #15
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001942:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8001946:	4059      	eors	r1, r3
 8001948:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800194c:	f1a3 000f 	sub.w	r0, r3, #15
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001958:	08db      	lsrs	r3, r3, #3
 800195a:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800195c:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800195e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001962:	f1a3 0110 	sub.w	r1, r3, #16
 8001966:	f107 030c 	add.w	r3, r7, #12
 800196a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800196e:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 800197c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001980:	3301      	adds	r3, #1
 8001982:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001986:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800198a:	2b3f      	cmp	r3, #63	; 0x3f
 800198c:	dda3      	ble.n	80018d6 <mavlink_sha256_calc+0x9a>
    for (i = 0; i < 64; i++) {
 800198e:	2300      	movs	r3, #0
 8001990:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001994:	e076      	b.n	8001a84 <mavlink_sha256_calc+0x248>
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8001996:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800199a:	ea4f 12b3 	mov.w	r2, r3, ror #6
 800199e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80019a2:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80019a6:	405a      	eors	r2, r3
 80019a8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80019ac:	ea4f 6373 	mov.w	r3, r3, ror #25
 80019b0:	405a      	eors	r2, r3
 80019b2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80019b6:	441a      	add	r2, r3
 80019b8:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 80019bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80019c0:	4019      	ands	r1, r3
 80019c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80019c6:	43d8      	mvns	r0, r3
 80019c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80019cc:	4003      	ands	r3, r0
 80019ce:	404b      	eors	r3, r1
 80019d0:	441a      	add	r2, r3
 80019d2:	4956      	ldr	r1, [pc, #344]	; (8001b2c <mavlink_sha256_calc+0x2f0>)
 80019d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019dc:	441a      	add	r2, r3
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 80019e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80019ea:	4413      	add	r3, r2
 80019ec:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80019f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019f4:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80019f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019fc:	ea4f 3373 	mov.w	r3, r3, ror #13
 8001a00:	405a      	eors	r2, r3
 8001a02:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001a06:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8001a0a:	405a      	eors	r2, r3
 8001a0c:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 8001a10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001a14:	4059      	eors	r1, r3
 8001a16:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001a1a:	4019      	ands	r1, r3
 8001a1c:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8001a20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001a24:	4003      	ands	r3, r0
 8001a26:	404b      	eors	r3, r1
 8001a28:	4413      	add	r3, r2
 8001a2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH = GG;
 8001a2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001a32:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	GG = FF;
 8001a36:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001a3a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	FF = EE;
 8001a3e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001a42:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	EE = DD + T1;
 8001a46:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8001a4a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a4e:	4413      	add	r3, r2
 8001a50:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	DD = CC;
 8001a54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001a58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	CC = BB;
 8001a5c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001a60:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	BB = AA;
 8001a64:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001a68:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AA = T1 + T2;
 8001a6c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001a70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001a74:	4413      	add	r3, r2
 8001a76:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (i = 0; i < 64; i++) {
 8001a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a7e:	3301      	adds	r3, #1
 8001a80:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a88:	2b3f      	cmp	r3, #63	; 0x3f
 8001a8a:	dd84      	ble.n	8001996 <mavlink_sha256_calc+0x15a>
    A += AA;
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001a96:	441a      	add	r2, r3
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	609a      	str	r2, [r3, #8]
    B += BB;
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001aa8:	441a      	add	r2, r3
 8001aaa:	1d3b      	adds	r3, r7, #4
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	60da      	str	r2, [r3, #12]
    C += CC;
 8001ab0:	1d3b      	adds	r3, r7, #4
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	691a      	ldr	r2, [r3, #16]
 8001ab6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001aba:	441a      	add	r2, r3
 8001abc:	1d3b      	adds	r3, r7, #4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	611a      	str	r2, [r3, #16]
    D += DD;
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001acc:	441a      	add	r2, r3
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	615a      	str	r2, [r3, #20]
    E += EE;
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	699a      	ldr	r2, [r3, #24]
 8001ada:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001ade:	441a      	add	r2, r3
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	619a      	str	r2, [r3, #24]
    F += FF;
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	69da      	ldr	r2, [r3, #28]
 8001aec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001af0:	441a      	add	r2, r3
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	61da      	str	r2, [r3, #28]
    G += GG;
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6a1a      	ldr	r2, [r3, #32]
 8001afe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001b02:	441a      	add	r2, r3
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	621a      	str	r2, [r3, #32]
    H += HH;
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b10:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001b14:	441a      	add	r2, r3
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001b1c:	bf00      	nop
 8001b1e:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	08007920 	.word	0x08007920

08001b30 <mavlink_sha256_update>:
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b09c      	sub	sp, #112	; 0x70
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint32_t old_sz = m->sz[0];
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	65fb      	str	r3, [r7, #92]	; 0x5c
    m->sz[0] += len * 8;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	441a      	add	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d904      	bls.n	8001b68 <mavlink_sha256_update+0x38>
	++m->sz[1];
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	1c5a      	adds	r2, r3, #1
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 8001b68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b6a:	08db      	lsrs	r3, r3, #3
 8001b6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b70:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8001b72:	e054      	b.n	8001c1e <mavlink_sha256_update+0xee>
	uint32_t l = 64 - offset;
 8001b74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b76:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001b7a:	667b      	str	r3, [r7, #100]	; 0x64
        if (len < l) {
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d201      	bcs.n	8001b88 <mavlink_sha256_update+0x58>
            l = len;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	667b      	str	r3, [r7, #100]	; 0x64
	memcpy(m->u.save_bytes + offset, p, l);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8001b8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b90:	4413      	add	r3, r2
 8001b92:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001b94:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001b96:	4618      	mov	r0, r3
 8001b98:	f005 fe23 	bl	80077e2 <memcpy>
	offset += l;
 8001b9c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001b9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ba0:	4413      	add	r3, r2
 8001ba2:	66bb      	str	r3, [r7, #104]	; 0x68
	p += l;
 8001ba4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ba6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ba8:	4413      	add	r3, r2
 8001baa:	66fb      	str	r3, [r7, #108]	; 0x6c
	len -= l;
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8001bb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bb6:	2b40      	cmp	r3, #64	; 0x40
 8001bb8:	d131      	bne.n	8001c1e <mavlink_sha256_update+0xee>
	    const uint32_t *u = m->u.save_u32;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	3328      	adds	r3, #40	; 0x28
 8001bbe:	65bb      	str	r3, [r7, #88]	; 0x58
	    for (i = 0; i < 16; i++){
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	663b      	str	r3, [r7, #96]	; 0x60
 8001bc4:	e020      	b.n	8001c08 <mavlink_sha256_update+0xd8>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8001bc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bcc:	4413      	add	r3, r2
 8001bce:	657b      	str	r3, [r7, #84]	; 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8001bd0:	f107 0210 	add.w	r2, r7, #16
 8001bd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	653b      	str	r3, [r7, #80]	; 0x50
                p2[0] = p1[3];
 8001bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bde:	78da      	ldrb	r2, [r3, #3]
 8001be0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001be2:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8001be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001be6:	3301      	adds	r3, #1
 8001be8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bea:	7892      	ldrb	r2, [r2, #2]
 8001bec:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8001bee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bf0:	3302      	adds	r3, #2
 8001bf2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bf4:	7852      	ldrb	r2, [r2, #1]
 8001bf6:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8001bf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bfa:	3303      	adds	r3, #3
 8001bfc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bfe:	7812      	ldrb	r2, [r2, #0]
 8001c00:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8001c02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c04:	3301      	adds	r3, #1
 8001c06:	663b      	str	r3, [r7, #96]	; 0x60
 8001c08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c0a:	2b0f      	cmp	r3, #15
 8001c0c:	dddb      	ble.n	8001bc6 <mavlink_sha256_update+0x96>
	    mavlink_sha256_calc(m, current);
 8001c0e:	f107 0310 	add.w	r3, r7, #16
 8001c12:	4619      	mov	r1, r3
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7ff fe11 	bl	800183c <mavlink_sha256_calc>
	    offset = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1a7      	bne.n	8001b74 <mavlink_sha256_update+0x44>
}
 8001c24:	bf00      	nop
 8001c26:	3770      	adds	r7, #112	; 0x70
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <mavlink_sha256_final_48>:
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b098      	sub	sp, #96	; 0x60
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
    unsigned offset = (m->sz[0] / 8) % 64;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	08db      	lsrs	r3, r3, #3
 8001c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c40:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c44:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8001c48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	65bb      	str	r3, [r7, #88]	; 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3308      	adds	r3, #8
 8001c54:	657b      	str	r3, [r7, #84]	; 0x54
    *zeros = 0x80;
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	3301      	adds	r3, #1
 8001c60:	2247      	movs	r2, #71	; 0x47
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f005 fdc7 	bl	80077f8 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c70:	3307      	adds	r3, #7
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001c78:	440b      	add	r3, r1
 8001c7a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	0a1a      	lsrs	r2, r3, #8
 8001c84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c86:	3306      	adds	r3, #6
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001c8e:	440b      	add	r3, r1
 8001c90:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	0c1a      	lsrs	r2, r3, #16
 8001c9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c9c:	3305      	adds	r3, #5
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001ca4:	440b      	add	r3, r1
 8001ca6:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	0e1a      	lsrs	r2, r3, #24
 8001cb0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001cba:	440b      	add	r3, r1
 8001cbc:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cc6:	3303      	adds	r3, #3
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001cce:	440b      	add	r3, r1
 8001cd0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	0a1a      	lsrs	r2, r3, #8
 8001cda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cdc:	3302      	adds	r3, #2
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001ce4:	440b      	add	r3, r1
 8001ce6:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	0c1a      	lsrs	r2, r3, #16
 8001cf0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001cfa:	440b      	add	r3, r1
 8001cfc:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	0e1b      	lsrs	r3, r3, #24
 8001d06:	b2d9      	uxtb	r1, r3
 8001d08:	f107 020c 	add.w	r2, r7, #12
 8001d0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d0e:	4413      	add	r3, r2
 8001d10:	460a      	mov	r2, r1
 8001d12:	701a      	strb	r2, [r3, #0]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001d14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d16:	f103 0208 	add.w	r2, r3, #8
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f7ff ff05 	bl	8001b30 <mavlink_sha256_update>
    result[0] = p[3];
 8001d26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d28:	78da      	ldrb	r2, [r3, #3]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d34:	7892      	ldrb	r2, [r2, #2]
 8001d36:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d3e:	7852      	ldrb	r2, [r2, #1]
 8001d40:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	3303      	adds	r3, #3
 8001d46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d48:	7812      	ldrb	r2, [r2, #0]
 8001d4a:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	3304      	adds	r3, #4
 8001d50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d52:	79d2      	ldrb	r2, [r2, #7]
 8001d54:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	3305      	adds	r3, #5
 8001d5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d5c:	7992      	ldrb	r2, [r2, #6]
 8001d5e:	701a      	strb	r2, [r3, #0]
}
 8001d60:	bf00      	nop
 8001d62:	3760      	adds	r7, #96	; 0x60
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <mavlink_get_channel_status>:
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	71fb      	strb	r3, [r7, #7]
	return &m_mavlink_status[chan];
 8001d72:	79fa      	ldrb	r2, [r7, #7]
 8001d74:	4613      	mov	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4413      	add	r3, r2
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <mavlink_get_channel_status+0x24>)
 8001d7e:	4413      	add	r3, r2
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	20000748 	.word	0x20000748

08001d90 <mavlink_get_channel_buffer>:
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
	return &m_mavlink_buffer[chan];
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	f240 1223 	movw	r2, #291	; 0x123
 8001da0:	fb02 f303 	mul.w	r3, r2, r3
 8001da4:	4a03      	ldr	r2, [pc, #12]	; (8001db4 <mavlink_get_channel_buffer+0x24>)
 8001da6:	4413      	add	r3, r2
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	200002bc 	.word	0x200002bc

08001db8 <mavlink_signature_check>:
{
 8001db8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001dbc:	b0aa      	sub	sp, #168	; 0xa8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
	if (signing == NULL) {
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <mavlink_signature_check+0x18>
		return true;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e121      	b.n	8002014 <mavlink_signature_check+0x25c>
        const uint8_t *p = (const uint8_t *)&msg->magic;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3302      	adds	r3, #2
 8001dd4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	const uint8_t *psig = msg->signature;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001dde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        const uint8_t *incoming_signature = psig+7;
 8001de2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001de6:	3307      	adds	r3, #7
 8001de8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	mavlink_sha256_init(&ctx);
 8001dec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff fceb 	bl	80017cc <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f103 0110 	add.w	r1, r3, #16
 8001dfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e00:	2220      	movs	r2, #32
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fe94 	bl	8001b30 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, p, MAVLINK_CORE_HEADER_LEN+1+msg->len);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	78db      	ldrb	r3, [r3, #3]
 8001e0c:	330a      	adds	r3, #10
 8001e0e:	461a      	mov	r2, r3
 8001e10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e14:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fe89 	bl	8001b30 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, msg->ck, 2);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f503 718a 	add.w	r1, r3, #276	; 0x114
 8001e24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e28:	2202      	movs	r2, #2
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fe80 	bl	8001b30 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, psig, 1+6);
 8001e30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e34:	2207      	movs	r2, #7
 8001e36:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fe78 	bl	8001b30 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, signature);
 8001e40:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001e44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e48:	4611      	mov	r1, r2
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff feee 	bl	8001c2c <mavlink_sha256_final_48>
	if (memcmp(signature, incoming_signature, 6) != 0) {
 8001e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e54:	2206      	movs	r2, #6
 8001e56:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f005 fcb2 	bl	80077c4 <memcmp>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <mavlink_signature_check+0xb2>
		return false;
 8001e66:	2300      	movs	r3, #0
 8001e68:	e0d4      	b.n	8002014 <mavlink_signature_check+0x25c>
	uint8_t link_id = psig[0];
 8001e6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	tstamp.t64 = 0;
 8001e74:	f04f 0300 	mov.w	r3, #0
 8001e78:	f04f 0400 	mov.w	r4, #0
 8001e7c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	memcpy(tstamp.t8, psig+1, 6);
 8001e80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e84:	1c59      	adds	r1, r3, #1
 8001e86:	f107 0318 	add.w	r3, r7, #24
 8001e8a:	2206      	movs	r2, #6
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f005 fca8 	bl	80077e2 <memcpy>
	if (signing_streams == NULL) {
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <mavlink_signature_check+0xe4>
		return false;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e0bb      	b.n	8002014 <mavlink_signature_check+0x25c>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8001ea2:	e02b      	b.n	8001efc <mavlink_signature_check+0x144>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	79d9      	ldrb	r1, [r3, #7]
 8001ea8:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001eac:	68b8      	ldr	r0, [r7, #8]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4403      	add	r3, r0
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	4299      	cmp	r1, r3
 8001ebc:	d119      	bne.n	8001ef2 <mavlink_signature_check+0x13a>
		    msg->compid == signing_streams->stream[i].compid &&
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7a19      	ldrb	r1, [r3, #8]
 8001ec2:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001ec6:	68b8      	ldr	r0, [r7, #8]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4413      	add	r3, r2
 8001ece:	4403      	add	r3, r0
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	781b      	ldrb	r3, [r3, #0]
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8001ed4:	4299      	cmp	r1, r3
 8001ed6:	d10c      	bne.n	8001ef2 <mavlink_signature_check+0x13a>
		    link_id == signing_streams->stream[i].link_id) {
 8001ed8:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001edc:	68b9      	ldr	r1, [r7, #8]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	4413      	add	r3, r2
 8001ee4:	440b      	add	r3, r1
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	781b      	ldrb	r3, [r3, #0]
		    msg->compid == signing_streams->stream[i].compid &&
 8001eea:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d00b      	beq.n	8001f0a <mavlink_signature_check+0x152>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8001ef2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3cd      	bcc.n	8001ea4 <mavlink_signature_check+0xec>
 8001f08:	e000      	b.n	8001f0c <mavlink_signature_check+0x154>
			break;
 8001f0a:	bf00      	nop
	if (i == signing_streams->num_signing_streams) {
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d141      	bne.n	8001f9c <mavlink_signature_check+0x1e4>
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d901      	bls.n	8001f24 <mavlink_signature_check+0x16c>
			return false;
 8001f20:	2300      	movs	r3, #0
 8001f22:	e077      	b.n	8002014 <mavlink_signature_check+0x25c>
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 8001f24:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001f28:	493d      	ldr	r1, [pc, #244]	; (8002020 <mavlink_signature_check+0x268>)
 8001f2a:	f04f 0200 	mov.w	r2, #0
 8001f2e:	eb11 0b03 	adds.w	fp, r1, r3
 8001f32:	eb42 0c04 	adc.w	ip, r2, r4
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001f3c:	45a4      	cmp	ip, r4
 8001f3e:	bf08      	it	eq
 8001f40:	459b      	cmpeq	fp, r3
 8001f42:	d201      	bcs.n	8001f48 <mavlink_signature_check+0x190>
			return false;
 8001f44:	2300      	movs	r3, #0
 8001f46:	e065      	b.n	8002014 <mavlink_signature_check+0x25c>
		signing_streams->stream[i].sysid = msg->sysid;
 8001f48:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	79d8      	ldrb	r0, [r3, #7]
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	4613      	mov	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	4413      	add	r3, r2
 8001f58:	440b      	add	r3, r1
 8001f5a:	3303      	adds	r3, #3
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].compid = msg->compid;
 8001f60:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	7a18      	ldrb	r0, [r3, #8]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	440b      	add	r3, r1
 8001f72:	3304      	adds	r3, #4
 8001f74:	4602      	mov	r2, r0
 8001f76:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].link_id = link_id;
 8001f78:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001f7c:	68b9      	ldr	r1, [r7, #8]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	4413      	add	r3, r2
 8001f84:	440b      	add	r3, r1
 8001f86:	3302      	adds	r3, #2
 8001f88:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 8001f8c:	701a      	strb	r2, [r3, #0]
		signing_streams->num_signing_streams++;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	3301      	adds	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	801a      	strh	r2, [r3, #0]
 8001f9a:	e01d      	b.n	8001fd8 <mavlink_signature_check+0x220>
		last_tstamp.t64 = 0;
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	f04f 0400 	mov.w	r4, #0
 8001fa4:	e9c7 3404 	strd	r3, r4, [r7, #16]
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 8001fa8:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001fac:	4613      	mov	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	4413      	add	r3, r2
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	1d59      	adds	r1, r3, #5
 8001fb8:	f107 0310 	add.w	r3, r7, #16
 8001fbc:	2206      	movs	r2, #6
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f005 fc0f 	bl	80077e2 <memcpy>
		if (tstamp.t64 <= last_tstamp.t64) {
 8001fc4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001fc8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001fcc:	42a2      	cmp	r2, r4
 8001fce:	bf08      	it	eq
 8001fd0:	4299      	cmpeq	r1, r3
 8001fd2:	d301      	bcc.n	8001fd8 <mavlink_signature_check+0x220>
			return false;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	e01d      	b.n	8002014 <mavlink_signature_check+0x25c>
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 8001fd8:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8001fdc:	4613      	mov	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	1d58      	adds	r0, r3, #5
 8001fe8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001fec:	3301      	adds	r3, #1
 8001fee:	2206      	movs	r2, #6
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f005 fbf6 	bl	80077e2 <memcpy>
	if (tstamp.t64 > signing->timestamp) {
 8001ff6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
 8002000:	42a2      	cmp	r2, r4
 8002002:	bf08      	it	eq
 8002004:	4299      	cmpeq	r1, r3
 8002006:	d204      	bcs.n	8002012 <mavlink_signature_check+0x25a>
		signing->timestamp = tstamp.t64;
 8002008:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	return true;
 8002012:	2301      	movs	r3, #1
}
 8002014:	4618      	mov	r0, r3
 8002016:	37a8      	adds	r7, #168	; 0xa8
 8002018:	46bd      	mov	sp, r7
 800201a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800201e:	bf00      	nop
 8002020:	005b8d80 	.word	0x005b8d80

08002024 <_mav_parse_error>:
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
    status->parse_error++;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	789b      	ldrb	r3, [r3, #2]
 8002030:	3301      	adds	r3, #1
 8002032:	b2da      	uxtb	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	709a      	strb	r2, [r3, #2]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <mavlink_start_checksum>:
	int32_t int32;
};


MAVLINK_HELPER void mavlink_start_checksum(mavlink_message_t* msg)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
	uint16_t crcTmp = 0;
 800204c:	2300      	movs	r3, #0
 800204e:	81fb      	strh	r3, [r7, #14]
	crc_init(&crcTmp);
 8002050:	f107 030e 	add.w	r3, r7, #14
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff fbaa 	bl	80017ae <crc_init>
	msg->checksum = crcTmp;
 800205a:	89fa      	ldrh	r2, [r7, #14]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	801a      	strh	r2, [r3, #0]
}
 8002060:	bf00      	nop
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <mavlink_update_checksum>:

MAVLINK_HELPER void mavlink_update_checksum(mavlink_message_t* msg, uint8_t c)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	70fb      	strb	r3, [r7, #3]
	uint16_t checksum = msg->checksum;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	81fb      	strh	r3, [r7, #14]
	crc_accumulate(c, &checksum);
 800207c:	f107 020e 	add.w	r2, r7, #14
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fb60 	bl	800174a <crc_accumulate>
	msg->checksum = checksum;
 800208a:	89fa      	ldrh	r2, [r7, #14]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	801a      	strh	r2, [r3, #0]
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <mavlink_get_msg_entry>:
/*
  return the crc_entry value for a msgid
*/
#ifndef MAVLINK_GET_MSG_ENTRY
MAVLINK_HELPER const mavlink_msg_entry_t *mavlink_get_msg_entry(uint32_t msgid)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	static const mavlink_msg_entry_t mavlink_message_crcs[] = MAVLINK_MESSAGE_CRCS;
        /*
	  use a bisection search to find the right entry. A perfect hash may be better
	  Note that this assumes the table is sorted by msgid
	*/
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	2304      	movs	r3, #4
 80020a6:	613b      	str	r3, [r7, #16]
        while (low < high) {
 80020a8:	e025      	b.n	80020f6 <mavlink_get_msg_entry+0x5e>
            uint32_t mid = (low+1+high)/2;
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4413      	add	r3, r2
 80020b0:	3301      	adds	r3, #1
 80020b2:	085b      	lsrs	r3, r3, #1
 80020b4:	60fb      	str	r3, [r7, #12]
            if (msgid < mavlink_message_crcs[mid].msgid) {
 80020b6:	491f      	ldr	r1, [pc, #124]	; (8002134 <mavlink_get_msg_entry+0x9c>)
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	4613      	mov	r3, r2
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4413      	add	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d203      	bcs.n	80020d4 <mavlink_get_msg_entry+0x3c>
                high = mid-1;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	613b      	str	r3, [r7, #16]
                continue;
 80020d2:	e010      	b.n	80020f6 <mavlink_get_msg_entry+0x5e>
            }
            if (msgid > mavlink_message_crcs[mid].msgid) {
 80020d4:	4917      	ldr	r1, [pc, #92]	; (8002134 <mavlink_get_msg_entry+0x9c>)
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d902      	bls.n	80020f0 <mavlink_get_msg_entry+0x58>
                low = mid;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	617b      	str	r3, [r7, #20]
                continue;
 80020ee:	e002      	b.n	80020f6 <mavlink_get_msg_entry+0x5e>
            }
            low = mid;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	617b      	str	r3, [r7, #20]
            break;
 80020f4:	e003      	b.n	80020fe <mavlink_get_msg_entry+0x66>
        while (low < high) {
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d3d5      	bcc.n	80020aa <mavlink_get_msg_entry+0x12>
        }
        if (mavlink_message_crcs[low].msgid != msgid) {
 80020fe:	490d      	ldr	r1, [pc, #52]	; (8002134 <mavlink_get_msg_entry+0x9c>)
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4613      	mov	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	4413      	add	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	440b      	add	r3, r1
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <mavlink_get_msg_entry+0x80>
            // msgid is not in the table
            return NULL;
 8002114:	2300      	movs	r3, #0
 8002116:	e006      	b.n	8002126 <mavlink_get_msg_entry+0x8e>
        }
        return &mavlink_message_crcs[low];
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4a04      	ldr	r2, [pc, #16]	; (8002134 <mavlink_get_msg_entry+0x9c>)
 8002124:	4413      	add	r3, r2
}
 8002126:	4618      	mov	r0, r3
 8002128:	371c      	adds	r7, #28
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	08007a20 	.word	0x08007a20

08002138 <mavlink_frame_char_buffer>:
MAVLINK_HELPER uint8_t mavlink_frame_char_buffer(mavlink_message_t* rxmsg, 
                                                 mavlink_status_t* status,
                                                 uint8_t c, 
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	603b      	str	r3, [r7, #0]
 8002144:	4613      	mov	r3, r2
 8002146:	71fb      	strb	r3, [r7, #7]
	int bufferIndex = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]

	switch (status->parse_state)
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	78db      	ldrb	r3, [r3, #3]
 8002156:	2b0f      	cmp	r3, #15
 8002158:	f200 826e 	bhi.w	8002638 <mavlink_frame_char_buffer+0x500>
 800215c:	a201      	add	r2, pc, #4	; (adr r2, 8002164 <mavlink_frame_char_buffer+0x2c>)
 800215e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002162:	bf00      	nop
 8002164:	080021a5 	.word	0x080021a5
 8002168:	080021a5 	.word	0x080021a5
 800216c:	08002203 	.word	0x08002203
 8002170:	08002269 	.word	0x08002269
 8002174:	080022a1 	.word	0x080022a1
 8002178:	080022b9 	.word	0x080022b9
 800217c:	080022d1 	.word	0x080022d1
 8002180:	080022e9 	.word	0x080022e9
 8002184:	08002301 	.word	0x08002301
 8002188:	0800235b 	.word	0x0800235b
 800218c:	080023a7 	.word	0x080023a7
 8002190:	08002403 	.word	0x08002403
 8002194:	0800243b 	.word	0x0800243b
 8002198:	080024c7 	.word	0x080024c7
 800219c:	080024c7 	.word	0x080024c7
 80021a0:	08002583 	.word	0x08002583
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	2bfd      	cmp	r3, #253	; 0xfd
 80021a8:	d113      	bne.n	80021d2 <mavlink_frame_char_buffer+0x9a>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	2202      	movs	r2, #2
 80021ae:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	79fa      	ldrb	r2, [r7, #7]
 80021ba:	709a      	strb	r2, [r3, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	7b1b      	ldrb	r3, [r3, #12]
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f7ff ff3a 	bl	8002044 <mavlink_start_checksum>
			rxmsg->len = 0;
			rxmsg->magic = c;
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
			mavlink_start_checksum(rxmsg);
		}
		break;
 80021d0:	e229      	b.n	8002626 <mavlink_frame_char_buffer+0x4ee>
		} else if (c == MAVLINK_STX_MAVLINK1)
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	2bfe      	cmp	r3, #254	; 0xfe
 80021d6:	f040 8226 	bne.w	8002626 <mavlink_frame_char_buffer+0x4ee>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2202      	movs	r2, #2
 80021de:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	79fa      	ldrb	r2, [r7, #7]
 80021ea:	709a      	strb	r2, [r3, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	7b1b      	ldrb	r3, [r3, #12]
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f7ff ff22 	bl	8002044 <mavlink_start_checksum>
		break;
 8002200:	e211      	b.n	8002626 <mavlink_frame_char_buffer+0x4ee>

	case MAVLINK_PARSE_STATE_GOT_STX:
			if (status->msg_received 
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00f      	beq.n	800222a <mavlink_frame_char_buffer+0xf2>
#if (MAVLINK_MAX_PAYLOAD_LEN < 255)
				|| c > MAVLINK_MAX_PAYLOAD_LEN
#endif
				)
		{
			status->buffer_overrun++;
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	785b      	ldrb	r3, [r3, #1]
 800220e:	3301      	adds	r3, #1
 8002210:	b2da      	uxtb	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	705a      	strb	r2, [r3, #1]
			_mav_parse_error(status);
 8002216:	68b8      	ldr	r0, [r7, #8]
 8002218:	f7ff ff04 	bl	8002024 <_mav_parse_error>
			status->msg_received = 0;
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2201      	movs	r2, #1
 8002226:	70da      	strb	r2, [r3, #3]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
                        } else {
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
                        }
		}
		break;
 8002228:	e206      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
			rxmsg->len = c;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	79fa      	ldrb	r2, [r7, #7]
 800222e:	70da      	strb	r2, [r3, #3]
			status->packet_idx = 0;
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2200      	movs	r2, #0
 8002234:	711a      	strb	r2, [r3, #4]
			mavlink_update_checksum(rxmsg, c);
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	4619      	mov	r1, r3
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f7ff ff14 	bl	8002068 <mavlink_update_checksum>
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	7b1b      	ldrb	r3, [r3, #12]
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	2b00      	cmp	r3, #0
 800224a:	d009      	beq.n	8002260 <mavlink_frame_char_buffer+0x128>
                            rxmsg->incompat_flags = 0;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	711a      	strb	r2, [r3, #4]
                            rxmsg->compat_flags = 0;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2200      	movs	r2, #0
 8002256:	715a      	strb	r2, [r3, #5]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2205      	movs	r2, #5
 800225c:	70da      	strb	r2, [r3, #3]
		break;
 800225e:	e1eb      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	2203      	movs	r2, #3
 8002264:	70da      	strb	r2, [r3, #3]
		break;
 8002266:	e1e7      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->incompat_flags = c;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	79fa      	ldrb	r2, [r7, #7]
 800226c:	711a      	strb	r2, [r3, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	791b      	ldrb	r3, [r3, #4]
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d009      	beq.n	800228e <mavlink_frame_char_buffer+0x156>
			// message includes an incompatible feature flag
			_mav_parse_error(status);
 800227a:	68b8      	ldr	r0, [r7, #8]
 800227c:	f7ff fed2 	bl	8002024 <_mav_parse_error>
			status->msg_received = 0;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2201      	movs	r2, #1
 800228a:	70da      	strb	r2, [r3, #3]
			break;
 800228c:	e1d4      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
		}
		mavlink_update_checksum(rxmsg, c);
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	4619      	mov	r1, r3
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f7ff fee8 	bl	8002068 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2204      	movs	r2, #4
 800229c:	70da      	strb	r2, [r3, #3]
		break;
 800229e:	e1cb      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS:
		rxmsg->compat_flags = c;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	79fa      	ldrb	r2, [r7, #7]
 80022a4:	715a      	strb	r2, [r3, #5]
		mavlink_update_checksum(rxmsg, c);
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	4619      	mov	r1, r3
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f7ff fedc 	bl	8002068 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2205      	movs	r2, #5
 80022b4:	70da      	strb	r2, [r3, #3]
		break;
 80022b6:	e1bf      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS:
		rxmsg->seq = c;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	79fa      	ldrb	r2, [r7, #7]
 80022bc:	719a      	strb	r2, [r3, #6]
		mavlink_update_checksum(rxmsg, c);
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	4619      	mov	r1, r3
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f7ff fed0 	bl	8002068 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2206      	movs	r2, #6
 80022cc:	70da      	strb	r2, [r3, #3]
		break;
 80022ce:	e1b3      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
                
	case MAVLINK_PARSE_STATE_GOT_SEQ:
		rxmsg->sysid = c;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	79fa      	ldrb	r2, [r7, #7]
 80022d4:	71da      	strb	r2, [r3, #7]
		mavlink_update_checksum(rxmsg, c);
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	4619      	mov	r1, r3
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f7ff fec4 	bl	8002068 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2207      	movs	r2, #7
 80022e4:	70da      	strb	r2, [r3, #3]
		break;
 80022e6:	e1a7      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_SYSID:
		rxmsg->compid = c;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	79fa      	ldrb	r2, [r7, #7]
 80022ec:	721a      	strb	r2, [r3, #8]
		mavlink_update_checksum(rxmsg, c);
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	4619      	mov	r1, r3
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7ff feb8 	bl	8002068 <mavlink_update_checksum>
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2208      	movs	r2, #8
 80022fc:	70da      	strb	r2, [r3, #3]
		break;
 80022fe:	e19b      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_COMPID:
		rxmsg->msgid = c;
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	b2d9      	uxtb	r1, r3
 800230a:	2000      	movs	r0, #0
 800230c:	4301      	orrs	r1, r0
 800230e:	7251      	strb	r1, [r2, #9]
 8002310:	0a19      	lsrs	r1, r3, #8
 8002312:	b2c9      	uxtb	r1, r1
 8002314:	2000      	movs	r0, #0
 8002316:	4301      	orrs	r1, r0
 8002318:	7291      	strb	r1, [r2, #10]
 800231a:	0c1b      	lsrs	r3, r3, #16
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2100      	movs	r1, #0
 8002320:	430b      	orrs	r3, r1
 8002322:	72d3      	strb	r3, [r2, #11]
		mavlink_update_checksum(rxmsg, c);
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	4619      	mov	r1, r3
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f7ff fe9d 	bl	8002068 <mavlink_update_checksum>
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	7b1b      	ldrb	r3, [r3, #12]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00b      	beq.n	8002352 <mavlink_frame_char_buffer+0x21a>
			if(rxmsg->len > 0) {
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	78db      	ldrb	r3, [r3, #3]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <mavlink_frame_char_buffer+0x212>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	220b      	movs	r2, #11
 8002346:	70da      	strb	r2, [r3, #3]
			}
#endif
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
		}
		break;
 8002348:	e176      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	220c      	movs	r2, #12
 800234e:	70da      	strb	r2, [r3, #3]
		break;
 8002350:	e172      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2209      	movs	r2, #9
 8002356:	70da      	strb	r2, [r3, #3]
		break;
 8002358:	e16e      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_MSGID1:
		rxmsg->msgid |= c<<8;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	7a5a      	ldrb	r2, [r3, #9]
 800235e:	7a99      	ldrb	r1, [r3, #10]
 8002360:	0209      	lsls	r1, r1, #8
 8002362:	430a      	orrs	r2, r1
 8002364:	7adb      	ldrb	r3, [r3, #11]
 8002366:	041b      	lsls	r3, r3, #16
 8002368:	4313      	orrs	r3, r2
 800236a:	461a      	mov	r2, r3
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	021b      	lsls	r3, r3, #8
 8002370:	4313      	orrs	r3, r2
 8002372:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	b2d1      	uxtb	r1, r2
 800237a:	2000      	movs	r0, #0
 800237c:	4301      	orrs	r1, r0
 800237e:	7259      	strb	r1, [r3, #9]
 8002380:	0a11      	lsrs	r1, r2, #8
 8002382:	b2c9      	uxtb	r1, r1
 8002384:	2000      	movs	r0, #0
 8002386:	4301      	orrs	r1, r0
 8002388:	7299      	strb	r1, [r3, #10]
 800238a:	0c12      	lsrs	r2, r2, #16
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	2100      	movs	r1, #0
 8002390:	430a      	orrs	r2, r1
 8002392:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	4619      	mov	r1, r3
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f7ff fe65 	bl	8002068 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	220a      	movs	r2, #10
 80023a2:	70da      	strb	r2, [r3, #3]
		break;
 80023a4:	e148      	b.n	8002638 <mavlink_frame_char_buffer+0x500>

	case MAVLINK_PARSE_STATE_GOT_MSGID2:
		rxmsg->msgid |= ((uint32_t)c)<<16;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	7a5a      	ldrb	r2, [r3, #9]
 80023aa:	7a99      	ldrb	r1, [r3, #10]
 80023ac:	0209      	lsls	r1, r1, #8
 80023ae:	430a      	orrs	r2, r1
 80023b0:	7adb      	ldrb	r3, [r3, #11]
 80023b2:	041b      	lsls	r3, r3, #16
 80023b4:	4313      	orrs	r3, r2
 80023b6:	461a      	mov	r2, r3
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	041b      	lsls	r3, r3, #16
 80023bc:	4313      	orrs	r3, r2
 80023be:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	b2d1      	uxtb	r1, r2
 80023c6:	2000      	movs	r0, #0
 80023c8:	4301      	orrs	r1, r0
 80023ca:	7259      	strb	r1, [r3, #9]
 80023cc:	0a11      	lsrs	r1, r2, #8
 80023ce:	b2c9      	uxtb	r1, r1
 80023d0:	2000      	movs	r0, #0
 80023d2:	4301      	orrs	r1, r0
 80023d4:	7299      	strb	r1, [r3, #10]
 80023d6:	0c12      	lsrs	r2, r2, #16
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	2100      	movs	r1, #0
 80023dc:	430a      	orrs	r2, r1
 80023de:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	4619      	mov	r1, r3
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f7ff fe3f 	bl	8002068 <mavlink_update_checksum>
		if(rxmsg->len > 0){
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	78db      	ldrb	r3, [r3, #3]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <mavlink_frame_char_buffer+0x2c2>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	220b      	movs	r2, #11
 80023f6:	70da      	strb	r2, [r3, #3]
			_mav_parse_error(status);
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			break;
        }
#endif
		break;
 80023f8:	e11e      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	220c      	movs	r2, #12
 80023fe:	70da      	strb	r2, [r3, #3]
		break;
 8002400:	e11a      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
                
	case MAVLINK_PARSE_STATE_GOT_MSGID3:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f103 020c 	add.w	r2, r3, #12
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	791b      	ldrb	r3, [r3, #4]
 800240c:	1c59      	adds	r1, r3, #1
 800240e:	b2c8      	uxtb	r0, r1
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	7108      	strb	r0, [r1, #4]
 8002414:	4413      	add	r3, r2
 8002416:	79fa      	ldrb	r2, [r7, #7]
 8002418:	701a      	strb	r2, [r3, #0]
		mavlink_update_checksum(rxmsg, c);
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	4619      	mov	r1, r3
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f7ff fe22 	bl	8002068 <mavlink_update_checksum>
		if (status->packet_idx == rxmsg->len)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	791a      	ldrb	r2, [r3, #4]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	78db      	ldrb	r3, [r3, #3]
 800242c:	429a      	cmp	r2, r3
 800242e:	f040 80fc 	bne.w	800262a <mavlink_frame_char_buffer+0x4f2>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	220c      	movs	r2, #12
 8002436:	70da      	strb	r2, [r3, #3]
		}
		break;
 8002438:	e0f7      	b.n	800262a <mavlink_frame_char_buffer+0x4f2>

	case MAVLINK_PARSE_STATE_GOT_PAYLOAD: {
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	7a5a      	ldrb	r2, [r3, #9]
 800243e:	7a99      	ldrb	r1, [r3, #10]
 8002440:	0209      	lsls	r1, r1, #8
 8002442:	430a      	orrs	r2, r1
 8002444:	7adb      	ldrb	r3, [r3, #11]
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	4313      	orrs	r3, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fe24 	bl	8002098 <mavlink_get_msg_entry>
 8002450:	6178      	str	r0, [r7, #20]
		uint8_t crc_extra = e?e->crc_extra:0;
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d002      	beq.n	800245e <mavlink_frame_char_buffer+0x326>
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	791b      	ldrb	r3, [r3, #4]
 800245c:	e000      	b.n	8002460 <mavlink_frame_char_buffer+0x328>
 800245e:	2300      	movs	r3, #0
 8002460:	74fb      	strb	r3, [r7, #19]
		mavlink_update_checksum(rxmsg, crc_extra);
 8002462:	7cfb      	ldrb	r3, [r7, #19]
 8002464:	4619      	mov	r1, r3
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f7ff fdfe 	bl	8002068 <mavlink_update_checksum>
		if (c != (rxmsg->checksum & 0xFF)) {
 800246c:	79fa      	ldrb	r2, [r7, #7]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	429a      	cmp	r2, r3
 8002478:	d003      	beq.n	8002482 <mavlink_frame_char_buffer+0x34a>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	220e      	movs	r2, #14
 800247e:	70da      	strb	r2, [r3, #3]
 8002480:	e002      	b.n	8002488 <mavlink_frame_char_buffer+0x350>
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	220d      	movs	r2, #13
 8002486:	70da      	strb	r2, [r3, #3]
		}
                rxmsg->ck[0] = c;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	79fa      	ldrb	r2, [r7, #7]
 800248c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114

		// zero-fill the packet to cope with short incoming packets
                if (e && status->packet_idx < e->max_msg_len) {
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 80cb 	beq.w	800262e <mavlink_frame_char_buffer+0x4f6>
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	791a      	ldrb	r2, [r3, #4]
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	799b      	ldrb	r3, [r3, #6]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	f080 80c4 	bcs.w	800262e <mavlink_frame_char_buffer+0x4f6>
                        memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	330c      	adds	r3, #12
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	7912      	ldrb	r2, [r2, #4]
 80024ae:	1898      	adds	r0, r3, r2
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	799b      	ldrb	r3, [r3, #6]
 80024b4:	461a      	mov	r2, r3
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	791b      	ldrb	r3, [r3, #4]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	461a      	mov	r2, r3
 80024be:	2100      	movs	r1, #0
 80024c0:	f005 f99a 	bl	80077f8 <memset>
		}
		break;
 80024c4:	e0b3      	b.n	800262e <mavlink_frame_char_buffer+0x4f6>
        }

	case MAVLINK_PARSE_STATE_GOT_CRC1:
	case MAVLINK_PARSE_STATE_GOT_BAD_CRC1:
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	78db      	ldrb	r3, [r3, #3]
 80024ca:	2b0e      	cmp	r3, #14
 80024cc:	d008      	beq.n	80024e0 <mavlink_frame_char_buffer+0x3a8>
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	0a1b      	lsrs	r3, r3, #8
 80024da:	b29b      	uxth	r3, r3
 80024dc:	429a      	cmp	r2, r3
 80024de:	d003      	beq.n	80024e8 <mavlink_frame_char_buffer+0x3b0>
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2202      	movs	r2, #2
 80024e4:	701a      	strb	r2, [r3, #0]
 80024e6:	e002      	b.n	80024ee <mavlink_frame_char_buffer+0x3b6>
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	2201      	movs	r2, #1
 80024ec:	701a      	strb	r2, [r3, #0]
		}
		rxmsg->ck[1] = c;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	79fa      	ldrb	r2, [r7, #7]
 80024f2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115

		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	791b      	ldrb	r3, [r3, #4]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00e      	beq.n	8002520 <mavlink_frame_char_buffer+0x3e8>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	220f      	movs	r2, #15
 8002506:	70da      	strb	r2, [r3, #3]
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	220d      	movs	r2, #13
 800250c:	735a      	strb	r2, [r3, #13]

			// If the CRC is already wrong, don't overwrite msg_received,
			// otherwise we can end up with garbage flagged as valid.
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b02      	cmp	r3, #2
 8002514:	f000 808d 	beq.w	8002632 <mavlink_frame_char_buffer+0x4fa>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			if (r_message != NULL) {
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
			}
		}
		break;
 800251e:	e088      	b.n	8002632 <mavlink_frame_char_buffer+0x4fa>
			if (status->signing &&
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01f      	beq.n	8002568 <mavlink_frame_char_buffer+0x430>
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (status->signing &&
 800252e:	2b00      	cmp	r3, #0
 8002530:	d013      	beq.n	800255a <mavlink_frame_char_buffer+0x422>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	7a59      	ldrb	r1, [r3, #9]
 800253c:	7a98      	ldrb	r0, [r3, #10]
 800253e:	0200      	lsls	r0, r0, #8
 8002540:	4301      	orrs	r1, r0
 8002542:	7adb      	ldrb	r3, [r3, #11]
 8002544:	041b      	lsls	r3, r3, #16
 8002546:	430b      	orrs	r3, r1
 8002548:	4619      	mov	r1, r3
 800254a:	68b8      	ldr	r0, [r7, #8]
 800254c:	4790      	blx	r2
 800254e:	4603      	mov	r3, r0
 8002550:	f083 0301 	eor.w	r3, r3, #1
 8002554:	b2db      	uxtb	r3, r3
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002556:	2b00      	cmp	r3, #0
 8002558:	d006      	beq.n	8002568 <mavlink_frame_char_buffer+0x430>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d002      	beq.n	8002568 <mavlink_frame_char_buffer+0x430>
					status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	2203      	movs	r2, #3
 8002566:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2201      	movs	r2, #1
 800256c:	70da      	strb	r2, [r3, #3]
			if (r_message != NULL) {
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d05e      	beq.n	8002632 <mavlink_frame_char_buffer+0x4fa>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8002574:	f240 1223 	movw	r2, #291	; 0x123
 8002578:	68f9      	ldr	r1, [r7, #12]
 800257a:	6838      	ldr	r0, [r7, #0]
 800257c:	f005 f931 	bl	80077e2 <memcpy>
		break;
 8002580:	e057      	b.n	8002632 <mavlink_frame_char_buffer+0x4fa>
	case MAVLINK_PARSE_STATE_SIGNATURE_WAIT:
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	7b5b      	ldrb	r3, [r3, #13]
 8002586:	f1c3 030d 	rsb	r3, r3, #13
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4413      	add	r3, r2
 800258e:	79fa      	ldrb	r2, [r7, #7]
 8002590:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
		status->signature_wait--;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	7b5b      	ldrb	r3, [r3, #13]
 8002598:	3b01      	subs	r3, #1
 800259a:	b2da      	uxtb	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	735a      	strb	r2, [r3, #13]
		if (status->signature_wait == 0) {
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	7b5b      	ldrb	r3, [r3, #13]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d146      	bne.n	8002636 <mavlink_frame_char_buffer+0x4fe>
			// we have the whole signature, check it is OK
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	6918      	ldr	r0, [r3, #16]
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4619      	mov	r1, r3
 80025b4:	f7ff fc00 	bl	8001db8 <mavlink_signature_check>
 80025b8:	4603      	mov	r3, r0
 80025ba:	77fb      	strb	r3, [r7, #31]
			if (!sig_ok &&
 80025bc:	7ffb      	ldrb	r3, [r7, #31]
 80025be:	f083 0301 	eor.w	r3, r3, #1
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d017      	beq.n	80025f8 <mavlink_frame_char_buffer+0x4c0>
			   	(status->signing->accept_unsigned_callback &&
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (!sig_ok &&
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d012      	beq.n	80025f8 <mavlink_frame_char_buffer+0x4c0>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	7a59      	ldrb	r1, [r3, #9]
 80025dc:	7a98      	ldrb	r0, [r3, #10]
 80025de:	0200      	lsls	r0, r0, #8
 80025e0:	4301      	orrs	r1, r0
 80025e2:	7adb      	ldrb	r3, [r3, #11]
 80025e4:	041b      	lsls	r3, r3, #16
 80025e6:	430b      	orrs	r3, r1
 80025e8:	4619      	mov	r1, r3
 80025ea:	68b8      	ldr	r0, [r7, #8]
 80025ec:	4790      	blx	r2
 80025ee:	4603      	mov	r3, r0
			   	(status->signing->accept_unsigned_callback &&
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <mavlink_frame_char_buffer+0x4c0>
				// accepted via application level override
				sig_ok = true;
 80025f4:	2301      	movs	r3, #1
 80025f6:	77fb      	strb	r3, [r7, #31]
			}
			if (sig_ok) {
 80025f8:	7ffb      	ldrb	r3, [r7, #31]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <mavlink_frame_char_buffer+0x4ce>
				status->msg_received = MAVLINK_FRAMING_OK;
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
 8002604:	e002      	b.n	800260c <mavlink_frame_char_buffer+0x4d4>
			} else {
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	2203      	movs	r2, #3
 800260a:	701a      	strb	r2, [r3, #0]
			}
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2201      	movs	r2, #1
 8002610:	70da      	strb	r2, [r3, #3]
			if (r_message !=NULL) {
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00e      	beq.n	8002636 <mavlink_frame_char_buffer+0x4fe>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8002618:	f240 1223 	movw	r2, #291	; 0x123
 800261c:	68f9      	ldr	r1, [r7, #12]
 800261e:	6838      	ldr	r0, [r7, #0]
 8002620:	f005 f8df 	bl	80077e2 <memcpy>
			}
		}
		break;
 8002624:	e007      	b.n	8002636 <mavlink_frame_char_buffer+0x4fe>
		break;
 8002626:	bf00      	nop
 8002628:	e006      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
		break;
 800262a:	bf00      	nop
 800262c:	e004      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
		break;
 800262e:	bf00      	nop
 8002630:	e002      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
		break;
 8002632:	bf00      	nop
 8002634:	e000      	b.n	8002638 <mavlink_frame_char_buffer+0x500>
		break;
 8002636:	bf00      	nop
	}

	bufferIndex++;
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	3301      	adds	r3, #1
 800263c:	61bb      	str	r3, [r7, #24]
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d110      	bne.n	8002668 <mavlink_frame_char_buffer+0x530>
		//while(status->current_seq != rxmsg->seq)
		//{
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	799a      	ldrb	r2, [r3, #6]
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	715a      	strb	r2, [r3, #5]
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	891b      	ldrh	r3, [r3, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d102      	bne.n	800265c <mavlink_frame_char_buffer+0x524>
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2200      	movs	r2, #0
 800265a:	815a      	strh	r2, [r3, #10]
		// Count this packet as received
		status->packet_rx_success_count++;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	891b      	ldrh	r3, [r3, #8]
 8002660:	3301      	adds	r3, #1
 8002662:	b29a      	uxth	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	811a      	strh	r2, [r3, #8]
	}

       if (r_message != NULL) {
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <mavlink_frame_char_buffer+0x53e>
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	78da      	ldrb	r2, [r3, #3]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	70da      	strb	r2, [r3, #3]
       }
       if (r_mavlink_status != NULL) {	
 8002676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01a      	beq.n	80026b2 <mavlink_frame_char_buffer+0x57a>
           r_mavlink_status->parse_state = status->parse_state;
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	78da      	ldrb	r2, [r3, #3]
 8002680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002682:	70da      	strb	r2, [r3, #3]
           r_mavlink_status->packet_idx = status->packet_idx;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	791a      	ldrb	r2, [r3, #4]
 8002688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800268a:	711a      	strb	r2, [r3, #4]
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	795b      	ldrb	r3, [r3, #5]
 8002690:	3301      	adds	r3, #1
 8002692:	b2da      	uxtb	r2, r3
 8002694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002696:	715a      	strb	r2, [r3, #5]
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	891a      	ldrh	r2, [r3, #8]
 800269c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800269e:	811a      	strh	r2, [r3, #8]
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	789b      	ldrb	r3, [r3, #2]
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a8:	815a      	strh	r2, [r3, #10]
           r_mavlink_status->flags = status->flags;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	7b1a      	ldrb	r2, [r3, #12]
 80026ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b0:	731a      	strb	r2, [r3, #12]
       }
       status->parse_error = 0;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	709a      	strb	r2, [r3, #2]

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d110      	bne.n	80026e2 <mavlink_frame_char_buffer+0x5aa>
		  msg CRC with the one on the wire so that if the
		  caller decides to forward the message anyway that
		  mavlink_msg_to_send_buffer() won't overwrite the
		  checksum
		 */
            if (r_message != NULL) {
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00d      	beq.n	80026e2 <mavlink_frame_char_buffer+0x5aa>
                r_message->checksum = rxmsg->ck[0] | (rxmsg->ck[1]<<8);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80026cc:	b21a      	sxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
 80026d4:	021b      	lsls	r3, r3, #8
 80026d6:	b21b      	sxth	r3, r3
 80026d8:	4313      	orrs	r3, r2
 80026da:	b21b      	sxth	r3, r3
 80026dc:	b29a      	uxth	r2, r3
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	801a      	strh	r2, [r3, #0]
            }
	}

	return status->msg_received;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	781b      	ldrb	r3, [r3, #0]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop

080026f0 <mavlink_frame_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_frame_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b087      	sub	sp, #28
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60ba      	str	r2, [r7, #8]
 80026f8:	607b      	str	r3, [r7, #4]
 80026fa:	4603      	mov	r3, r0
 80026fc:	73fb      	strb	r3, [r7, #15]
 80026fe:	460b      	mov	r3, r1
 8002700:	73bb      	strb	r3, [r7, #14]
	return mavlink_frame_char_buffer(mavlink_get_channel_buffer(chan),
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fb43 	bl	8001d90 <mavlink_get_channel_buffer>
 800270a:	4604      	mov	r4, r0
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fb2a 	bl	8001d68 <mavlink_get_channel_status>
 8002714:	4601      	mov	r1, r0
 8002716:	7bba      	ldrb	r2, [r7, #14]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	4620      	mov	r0, r4
 8002720:	f7ff fd0a 	bl	8002138 <mavlink_frame_char_buffer>
 8002724:	4603      	mov	r3, r0
					 mavlink_get_channel_status(chan),
					 c,
					 r_message,
					 r_mavlink_status);
}
 8002726:	4618      	mov	r0, r3
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	bd90      	pop	{r4, r7, pc}

0800272e <mavlink_parse_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_parse_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b088      	sub	sp, #32
 8002732:	af00      	add	r7, sp, #0
 8002734:	60ba      	str	r2, [r7, #8]
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	4603      	mov	r3, r0
 800273a:	73fb      	strb	r3, [r7, #15]
 800273c:	460b      	mov	r3, r1
 800273e:	73bb      	strb	r3, [r7, #14]
    uint8_t msg_received = mavlink_frame_char(chan, c, r_message, r_mavlink_status);
 8002740:	7bb9      	ldrb	r1, [r7, #14]
 8002742:	7bf8      	ldrb	r0, [r7, #15]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	f7ff ffd2 	bl	80026f0 <mavlink_frame_char>
 800274c:	4603      	mov	r3, r0
 800274e:	77fb      	strb	r3, [r7, #31]
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 8002750:	7ffb      	ldrb	r3, [r7, #31]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d002      	beq.n	800275c <mavlink_parse_char+0x2e>
 8002756:	7ffb      	ldrb	r3, [r7, #31]
 8002758:	2b03      	cmp	r3, #3
 800275a:	d120      	bne.n	800279e <mavlink_parse_char+0x70>
	msg_received == MAVLINK_FRAMING_BAD_SIGNATURE) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fb16 	bl	8001d90 <mavlink_get_channel_buffer>
 8002764:	61b8      	str	r0, [r7, #24]
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff fafd 	bl	8001d68 <mavlink_get_channel_status>
 800276e:	6178      	str	r0, [r7, #20]
	    _mav_parse_error(status);
 8002770:	6978      	ldr	r0, [r7, #20]
 8002772:	f7ff fc57 	bl	8002024 <_mav_parse_error>
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	2201      	movs	r2, #1
 8002780:	70da      	strb	r2, [r3, #3]
	    if (c == MAVLINK_STX)
 8002782:	7bbb      	ldrb	r3, [r7, #14]
 8002784:	2bfd      	cmp	r3, #253	; 0xfd
 8002786:	d108      	bne.n	800279a <mavlink_parse_char+0x6c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2202      	movs	r2, #2
 800278c:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2200      	movs	r2, #0
 8002792:	70da      	strb	r2, [r3, #3]
		    mavlink_start_checksum(rxmsg);
 8002794:	69b8      	ldr	r0, [r7, #24]
 8002796:	f7ff fc55 	bl	8002044 <mavlink_start_checksum>
	    }
	    return 0;
 800279a:	2300      	movs	r3, #0
 800279c:	e000      	b.n	80027a0 <mavlink_parse_char+0x72>
    }
    return msg_received;
 800279e:	7ffb      	ldrb	r3, [r7, #31]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3720      	adds	r7, #32
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <main_transmit_buffer>:
static void MX_USART2_UART_Init(void);
static void MX_TIM7_Init(void);
static void MX_TIM1_Init(void);
static void MX_DMA_Init(void);
/* USER CODE BEGIN PFP */
void main_transmit_buffer(uint8_t *outBuffer, uint16_t msg_size){
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
	tx_finish = 0;
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <main_transmit_buffer+0x28>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart2, outBuffer,msg_size);
 80027ba:	887b      	ldrh	r3, [r7, #2]
 80027bc:	461a      	mov	r2, r3
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4804      	ldr	r0, [pc, #16]	; (80027d4 <main_transmit_buffer+0x2c>)
 80027c2:	f004 f817 	bl	80067f4 <HAL_UART_Transmit_DMA>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000001 	.word	0x20000001
 80027d4:	20000830 	.word	0x20000830

080027d8 <main_stop_motors>:
void main_stop_motors(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80027dc:	2100      	movs	r1, #0
 80027de:	4804      	ldr	r0, [pc, #16]	; (80027f0 <main_stop_motors+0x18>)
 80027e0:	f002 fe68 	bl	80054b4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80027e4:	2104      	movs	r1, #4
 80027e6:	4802      	ldr	r0, [pc, #8]	; (80027f0 <main_stop_motors+0x18>)
 80027e8:	f002 fe64 	bl	80054b4 <HAL_TIM_PWM_Stop>
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	200007f0 	.word	0x200007f0

080027f4 <main_set_motors_speed>:
void main_set_motors_speed(mavlink_motor_setpoint_t motor )
{
 80027f4:	b590      	push	{r4, r7, lr}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	463c      	mov	r4, r7
 80027fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	htim1.Instance->CCR1 = motor.motor_x;
 8002800:	edd7 7a01 	vldr	s15, [r7, #4]
 8002804:	4b19      	ldr	r3, [pc, #100]	; (800286c <main_set_motors_speed+0x78>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800280c:	ee17 2a90 	vmov	r2, s15
 8002810:	635a      	str	r2, [r3, #52]	; 0x34
	htim1.Instance->CCR2 = motor.motor_y;
 8002812:	edd7 7a02 	vldr	s15, [r7, #8]
 8002816:	4b15      	ldr	r3, [pc, #84]	; (800286c <main_set_motors_speed+0x78>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800281e:	ee17 2a90 	vmov	r2, s15
 8002822:	639a      	str	r2, [r3, #56]	; 0x38

	if (motor.motor_x == 0)
 8002824:	edd7 7a01 	vldr	s15, [r7, #4]
 8002828:	eef5 7a40 	vcmp.f32	s15, #0.0
 800282c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002830:	d104      	bne.n	800283c <main_set_motors_speed+0x48>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002832:	2100      	movs	r1, #0
 8002834:	480d      	ldr	r0, [pc, #52]	; (800286c <main_set_motors_speed+0x78>)
 8002836:	f002 fe3d 	bl	80054b4 <HAL_TIM_PWM_Stop>
 800283a:	e003      	b.n	8002844 <main_set_motors_speed+0x50>
	else
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800283c:	2100      	movs	r1, #0
 800283e:	480b      	ldr	r0, [pc, #44]	; (800286c <main_set_motors_speed+0x78>)
 8002840:	f002 fde0 	bl	8005404 <HAL_TIM_PWM_Start>

	if (motor.motor_y == 0)
 8002844:	edd7 7a02 	vldr	s15, [r7, #8]
 8002848:	eef5 7a40 	vcmp.f32	s15, #0.0
 800284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002850:	d104      	bne.n	800285c <main_set_motors_speed+0x68>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002852:	2104      	movs	r1, #4
 8002854:	4805      	ldr	r0, [pc, #20]	; (800286c <main_set_motors_speed+0x78>)
 8002856:	f002 fe2d 	bl	80054b4 <HAL_TIM_PWM_Stop>
	else
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);

}
 800285a:	e003      	b.n	8002864 <main_set_motors_speed+0x70>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800285c:	2104      	movs	r1, #4
 800285e:	4803      	ldr	r0, [pc, #12]	; (800286c <main_set_motors_speed+0x78>)
 8002860:	f002 fdd0 	bl	8005404 <HAL_TIM_PWM_Start>
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	bd90      	pop	{r4, r7, pc}
 800286c:	200007f0 	.word	0x200007f0

08002870 <HAL_UART_RxCpltCallback>:
void TM7_IRQHandler(void){
	HAL_TIM_IRQHandler(&htim7);
}

/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002870:	b590      	push	{r4, r7, lr}
 8002872:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8002876:	af46      	add	r7, sp, #280	; 0x118
 8002878:	1d3b      	adds	r3, r7, #4
 800287a:	6018      	str	r0, [r3, #0]
	mavlink_message_t inmsg;
	mavlink_status_t msgStatus;
	if (huart->Instance == USART2){
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a13      	ldr	r2, [pc, #76]	; (80028d0 <HAL_UART_RxCpltCallback+0x60>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d11e      	bne.n	80028c6 <HAL_UART_RxCpltCallback+0x56>
		/* Receive one byte in interrupt mode */
		HAL_UART_Receive_IT(&huart2, &inByte, 1);
 8002888:	2201      	movs	r2, #1
 800288a:	4912      	ldr	r1, [pc, #72]	; (80028d4 <HAL_UART_RxCpltCallback+0x64>)
 800288c:	4812      	ldr	r0, [pc, #72]	; (80028d8 <HAL_UART_RxCpltCallback+0x68>)
 800288e:	f003 ff0f 	bl	80066b0 <HAL_UART_Receive_IT>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){
 8002892:	4b10      	ldr	r3, [pc, #64]	; (80028d4 <HAL_UART_RxCpltCallback+0x64>)
 8002894:	7819      	ldrb	r1, [r3, #0]
 8002896:	f107 030c 	add.w	r3, r7, #12
 800289a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800289e:	2000      	movs	r0, #0
 80028a0:	f7ff ff45 	bl	800272e <mavlink_parse_char>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00d      	beq.n	80028c6 <HAL_UART_RxCpltCallback+0x56>

			mouseDriver_readMsg(inmsg);
 80028aa:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80028ae:	4668      	mov	r0, sp
 80028b0:	f104 0310 	add.w	r3, r4, #16
 80028b4:	f240 1213 	movw	r2, #275	; 0x113
 80028b8:	4619      	mov	r1, r3
 80028ba:	f004 ff92 	bl	80077e2 <memcpy>
 80028be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80028c2:	f7fe feb9 	bl	8001638 <mouseDriver_readMsg>
		}
	}
}
 80028c6:	bf00      	nop
 80028c8:	f507 77a6 	add.w	r7, r7, #332	; 0x14c
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd90      	pop	{r4, r7, pc}
 80028d0:	40004400 	.word	0x40004400
 80028d4:	200002b8 	.word	0x200002b8
 80028d8:	20000830 	.word	0x20000830

080028dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
	tx_finish = 1;
 80028e4:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <HAL_UART_TxCpltCallback+0x1c>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	701a      	strb	r2, [r3, #0]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	20000001 	.word	0x20000001

080028fc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
    if (htim->Instance==TIM7){
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d10d      	bne.n	800292a <HAL_TIM_PeriodElapsedCallback+0x2e>
    	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800290e:	2120      	movs	r1, #32
 8002910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002914:	f001 fa08 	bl	8003d28 <HAL_GPIO_TogglePin>
    	mouseDriver_setTime(mouseDriver_getTime()+DT_HEART);
 8002918:	f7fe fe82 	bl	8001620 <mouseDriver_getTime>
 800291c:	4603      	mov	r3, r0
 800291e:	3308      	adds	r3, #8
 8002920:	4618      	mov	r0, r3
 8002922:	f7fe fe6d 	bl	8001600 <mouseDriver_setTime>
    	mouseDriver_controlISR();
 8002926:	f7fe ff09 	bl	800173c <mouseDriver_controlISR>
    }
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40001400 	.word	0x40001400

08002938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800293c:	f000 fc50 	bl	80031e0 <HAL_Init>

  /* USER CODE BEGIN Init */
	mouseDriver_init();
 8002940:	f7fe fe52 	bl	80015e8 <mouseDriver_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002944:	f000 f83c 	bl	80029c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002948:	f000 fa20 	bl	8002d8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800294c:	f000 f9a0 	bl	8002c90 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8002950:	f000 f966 	bl	8002c20 <MX_TIM7_Init>
  MX_TIM1_Init();
 8002954:	f000 f8aa 	bl	8002aac <MX_TIM1_Init>
  MX_DMA_Init();
 8002958:	f000 f9fa 	bl	8002d50 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 800295c:	2200      	movs	r2, #0
 800295e:	2100      	movs	r1, #0
 8002960:	2026      	movs	r0, #38	; 0x26
 8002962:	f000 fdb2 	bl	80034ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002966:	2026      	movs	r0, #38	; 0x26
 8002968:	f000 fdcb 	bl	8003502 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 1);
 800296c:	2201      	movs	r2, #1
 800296e:	2101      	movs	r1, #1
 8002970:	2011      	movs	r0, #17
 8002972:	f000 fdaa 	bl	80034ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002976:	2011      	movs	r0, #17
 8002978:	f000 fdc3 	bl	8003502 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM7_IRQn,2,2);
 800297c:	2202      	movs	r2, #2
 800297e:	2102      	movs	r1, #2
 8002980:	2037      	movs	r0, #55	; 0x37
 8002982:	f000 fda2 	bl	80034ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002986:	2037      	movs	r0, #55	; 0x37
 8002988:	f000 fdbb 	bl	8003502 <HAL_NVIC_EnableIRQ>

  HAL_UART_Receive_IT(&huart2, &inByte, 1);
 800298c:	2201      	movs	r2, #1
 800298e:	4908      	ldr	r1, [pc, #32]	; (80029b0 <main+0x78>)
 8002990:	4808      	ldr	r0, [pc, #32]	; (80029b4 <main+0x7c>)
 8002992:	f003 fe8d 	bl	80066b0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8002996:	4808      	ldr	r0, [pc, #32]	; (80029b8 <main+0x80>)
 8002998:	f002 fcd4 	bl	8005344 <HAL_TIM_Base_Start_IT>
  tx_finish = 1;
 800299c:	4b07      	ldr	r3, [pc, #28]	; (80029bc <main+0x84>)
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	 mouseDriver_idle();
 80029a2:	f7fe fe7f 	bl	80016a4 <mouseDriver_idle>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 80029a6:	2064      	movs	r0, #100	; 0x64
 80029a8:	f000 fc92 	bl	80032d0 <HAL_Delay>
	 mouseDriver_idle();
 80029ac:	e7f9      	b.n	80029a2 <main+0x6a>
 80029ae:	bf00      	nop
 80029b0:	200002b8 	.word	0x200002b8
 80029b4:	20000830 	.word	0x20000830
 80029b8:	200008b0 	.word	0x200008b0
 80029bc:	20000001 	.word	0x20000001

080029c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b0b8      	sub	sp, #224	; 0xe0
 80029c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029ca:	2244      	movs	r2, #68	; 0x44
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f004 ff12 	bl	80077f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029e4:	463b      	mov	r3, r7
 80029e6:	2288      	movs	r2, #136	; 0x88
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f004 ff04 	bl	80077f8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029f0:	2302      	movs	r3, #2
 80029f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029fe:	2310      	movs	r3, #16
 8002a00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a04:	2302      	movs	r3, #2
 8002a06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002a16:	230a      	movs	r3, #10
 8002a18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002a1c:	2307      	movs	r3, #7
 8002a1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002a22:	2302      	movs	r3, #2
 8002a24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 f9f6 	bl	8003e24 <HAL_RCC_OscConfig>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002a3e:	f000 fa0d 	bl	8002e5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a42:	230f      	movs	r3, #15
 8002a44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a54:	2300      	movs	r3, #0
 8002a56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002a60:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002a64:	2104      	movs	r1, #4
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 fd8c 	bl	8004584 <HAL_RCC_ClockConfig>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002a72:	f000 f9f3 	bl	8002e5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002a76:	2302      	movs	r3, #2
 8002a78:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a7e:	463b      	mov	r3, r7
 8002a80:	4618      	mov	r0, r3
 8002a82:	f001 ff83 	bl	800498c <HAL_RCCEx_PeriphCLKConfig>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002a8c:	f000 f9e6 	bl	8002e5c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002a90:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002a94:	f001 f970 	bl	8003d78 <HAL_PWREx_ControlVoltageScaling>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8002a9e:	f000 f9dd 	bl	8002e5c <Error_Handler>
  }
}
 8002aa2:	bf00      	nop
 8002aa4:	37e0      	adds	r7, #224	; 0xe0
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
	...

08002aac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b09a      	sub	sp, #104	; 0x68
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ab2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]
 8002abc:	609a      	str	r2, [r3, #8]
 8002abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002acc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	611a      	str	r2, [r3, #16]
 8002adc:	615a      	str	r2, [r3, #20]
 8002ade:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	222c      	movs	r2, #44	; 0x2c
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f004 fe86 	bl	80077f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aec:	4b4a      	ldr	r3, [pc, #296]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002aee:	4a4b      	ldr	r2, [pc, #300]	; (8002c1c <MX_TIM1_Init+0x170>)
 8002af0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PRESCALER_PWM;
 8002af2:	4b49      	ldr	r3, [pc, #292]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002af4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002af8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002afa:	4b47      	ldr	r3, [pc, #284]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = COUNTER_PERIOD_PWM;
 8002b00:	4b45      	ldr	r3, [pc, #276]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b02:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b08:	4b43      	ldr	r3, [pc, #268]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b0e:	4b42      	ldr	r3, [pc, #264]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b14:	4b40      	ldr	r3, [pc, #256]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b1a:	483f      	ldr	r0, [pc, #252]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b1c:	f002 fbe6 	bl	80052ec <HAL_TIM_Base_Init>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002b26:	f000 f999 	bl	8002e5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b2e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b30:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b34:	4619      	mov	r1, r3
 8002b36:	4838      	ldr	r0, [pc, #224]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b38:	f002 ff62 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002b42:	f000 f98b 	bl	8002e5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b46:	4834      	ldr	r0, [pc, #208]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b48:	f002 fc26 	bl	8005398 <HAL_TIM_PWM_Init>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8002b52:	f000 f983 	bl	8002e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b56:	2300      	movs	r3, #0
 8002b58:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b62:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b66:	4619      	mov	r1, r3
 8002b68:	482b      	ldr	r0, [pc, #172]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b6a:	f003 fc5b 	bl	8006424 <HAL_TIMEx_MasterConfigSynchronization>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002b74:	f000 f972 	bl	8002e5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b78:	2360      	movs	r3, #96	; 0x60
 8002b7a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = PULSE_PWM;
 8002b7c:	2364      	movs	r3, #100	; 0x64
 8002b7e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b80:	2300      	movs	r3, #0
 8002b82:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b84:	2300      	movs	r3, #0
 8002b86:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b90:	2300      	movs	r3, #0
 8002b92:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b94:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b98:	2200      	movs	r2, #0
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	481e      	ldr	r0, [pc, #120]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002b9e:	f002 fe17 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002ba8:	f000 f958 	bl	8002e5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002bac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bb0:	2204      	movs	r2, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4818      	ldr	r0, [pc, #96]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002bb6:	f002 fe0b 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002bc0:	f000 f94c 	bl	8002e5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002be2:	2300      	movs	r3, #0
 8002be4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002be6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002bf4:	1d3b      	adds	r3, r7, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4807      	ldr	r0, [pc, #28]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002bfa:	f003 fc6f 	bl	80064dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8002c04:	f000 f92a 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c08:	4803      	ldr	r0, [pc, #12]	; (8002c18 <MX_TIM1_Init+0x16c>)
 8002c0a:	f000 f98d 	bl	8002f28 <HAL_TIM_MspPostInit>

}
 8002c0e:	bf00      	nop
 8002c10:	3768      	adds	r7, #104	; 0x68
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200007f0 	.word	0x200007f0
 8002c1c:	40012c00 	.word	0x40012c00

08002c20 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c26:	1d3b      	adds	r3, r7, #4
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002c30:	4b15      	ldr	r3, [pc, #84]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c32:	4a16      	ldr	r2, [pc, #88]	; (8002c8c <MX_TIM7_Init+0x6c>)
 8002c34:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = PRESCALER_HEART;
 8002c36:	4b14      	ldr	r3, [pc, #80]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c3c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c3e:	4b12      	ldr	r3, [pc, #72]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = COUNTER_PERIOD_HEART;
 8002c44:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c46:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002c4a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c4c:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002c52:	480d      	ldr	r0, [pc, #52]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c54:	f002 fb4a 	bl	80052ec <HAL_TIM_Base_Init>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002c5e:	f000 f8fd 	bl	8002e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c62:	2300      	movs	r3, #0
 8002c64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002c6a:	1d3b      	adds	r3, r7, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4806      	ldr	r0, [pc, #24]	; (8002c88 <MX_TIM7_Init+0x68>)
 8002c70:	f003 fbd8 	bl	8006424 <HAL_TIMEx_MasterConfigSynchronization>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002c7a:	f000 f8ef 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200008b0 	.word	0x200008b0
 8002c8c:	40001400 	.word	0x40001400

08002c90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */
  /* DMA controller clock enable */
  __DMA1_CLK_ENABLE();
 8002c96:	4b2a      	ldr	r3, [pc, #168]	; (8002d40 <MX_USART2_UART_Init+0xb0>)
 8002c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c9a:	4a29      	ldr	r2, [pc, #164]	; (8002d40 <MX_USART2_UART_Init+0xb0>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	6493      	str	r3, [r2, #72]	; 0x48
 8002ca2:	4b27      	ldr	r3, [pc, #156]	; (8002d40 <MX_USART2_UART_Init+0xb0>)
 8002ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]

  /* Peripheral DMA init*/
  hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cae:	4b25      	ldr	r3, [pc, #148]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cb0:	2210      	movs	r2, #16
 8002cb2:	609a      	str	r2, [r3, #8]
  hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cb4:	4b23      	ldr	r3, [pc, #140]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	60da      	str	r2, [r3, #12]
  hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cba:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cbc:	2280      	movs	r2, #128	; 0x80
 8002cbe:	611a      	str	r2, [r3, #16]
  hdma_usart2_tx.Init.PeriphDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cc0:	4b20      	ldr	r3, [pc, #128]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	615a      	str	r2, [r3, #20]
  hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	619a      	str	r2, [r3, #24]
  hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ccc:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	61da      	str	r2, [r3, #28]
  hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cd2:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	621a      	str	r2, [r3, #32]
  HAL_DMA_Init(&hdma_usart2_tx);
 8002cd8:	481a      	ldr	r0, [pc, #104]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002cda:	f000 fc2d 	bl	8003538 <HAL_DMA_Init>

  __HAL_LINKDMA(&huart2,hdmatx,hdma_usart2_tx);
 8002cde:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002ce0:	4a18      	ldr	r2, [pc, #96]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002ce2:	669a      	str	r2, [r3, #104]	; 0x68
 8002ce4:	4b17      	ldr	r3, [pc, #92]	; (8002d44 <MX_USART2_UART_Init+0xb4>)
 8002ce6:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002ce8:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cea:	4b17      	ldr	r3, [pc, #92]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002cec:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <MX_USART2_UART_Init+0xbc>)
 8002cee:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8002cf0:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002cf2:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8002cf6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cf8:	4b13      	ldr	r3, [pc, #76]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cfe:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d04:	4b10      	ldr	r3, [pc, #64]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d0a:	4b0f      	ldr	r3, [pc, #60]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d0c:	220c      	movs	r2, #12
 8002d0e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d10:	4b0d      	ldr	r3, [pc, #52]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d16:	4b0c      	ldr	r3, [pc, #48]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d1c:	4b0a      	ldr	r3, [pc, #40]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d22:	4b09      	ldr	r3, [pc, #36]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d28:	4807      	ldr	r0, [pc, #28]	; (8002d48 <MX_USART2_UART_Init+0xb8>)
 8002d2a:	f003 fc73 	bl	8006614 <HAL_UART_Init>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <MX_USART2_UART_Init+0xa8>
  {
    Error_Handler();
 8002d34:	f000 f892 	bl	8002e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	200007a8 	.word	0x200007a8
 8002d48:	20000830 	.word	0x20000830
 8002d4c:	40004400 	.word	0x40004400

08002d50 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d56:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <MX_DMA_Init+0x38>)
 8002d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d5a:	4a0b      	ldr	r2, [pc, #44]	; (8002d88 <MX_DMA_Init+0x38>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6493      	str	r3, [r2, #72]	; 0x48
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <MX_DMA_Init+0x38>)
 8002d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	607b      	str	r3, [r7, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	2011      	movs	r0, #17
 8002d74:	f000 fba9 	bl	80034ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002d78:	2011      	movs	r0, #17
 8002d7a:	f000 fbc2 	bl	8003502 <HAL_NVIC_EnableIRQ>

}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000

08002d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08a      	sub	sp, #40	; 0x28
 8002d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d92:	f107 0314 	add.w	r3, r7, #20
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]
 8002da0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002da2:	4b2b      	ldr	r3, [pc, #172]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da6:	4a2a      	ldr	r2, [pc, #168]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002da8:	f043 0304 	orr.w	r3, r3, #4
 8002dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dae:	4b28      	ldr	r3, [pc, #160]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	613b      	str	r3, [r7, #16]
 8002db8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dba:	4b25      	ldr	r3, [pc, #148]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dbe:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dc6:	4b22      	ldr	r3, [pc, #136]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd2:	4b1f      	ldr	r3, [pc, #124]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dd6:	4a1e      	ldr	r2, [pc, #120]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dde:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dee:	4a18      	ldr	r2, [pc, #96]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <MX_GPIO_Init+0xc4>)
 8002df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	607b      	str	r3, [r7, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2120      	movs	r1, #32
 8002e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e0a:	f000 ff75 	bl	8003cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <MX_GPIO_Init+0xc8>)
 8002e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	4619      	mov	r1, r3
 8002e22:	480d      	ldr	r0, [pc, #52]	; (8002e58 <MX_GPIO_Init+0xcc>)
 8002e24:	f000 fdc0 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002e28:	2320      	movs	r3, #32
 8002e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e30:	2300      	movs	r3, #0
 8002e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e34:	2300      	movs	r3, #0
 8002e36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002e38:	f107 0314 	add.w	r3, r7, #20
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e42:	f000 fdb1 	bl	80039a8 <HAL_GPIO_Init>

}
 8002e46:	bf00      	nop
 8002e48:	3728      	adds	r7, #40	; 0x28
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40021000 	.word	0x40021000
 8002e54:	10210000 	.word	0x10210000
 8002e58:	48000800 	.word	0x48000800

08002e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e72:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e76:	4a0e      	ldr	r2, [pc, #56]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	607b      	str	r3, [r7, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8e:	4a08      	ldr	r2, [pc, #32]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e94:	6593      	str	r3, [r2, #88]	; 0x58
 8002e96:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <HAL_MspInit+0x44>)
 8002e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40021000 	.word	0x40021000

08002eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a16      	ldr	r2, [pc, #88]	; (8002f1c <HAL_TIM_Base_MspInit+0x68>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d10c      	bne.n	8002ee0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ec6:	4b16      	ldr	r3, [pc, #88]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eca:	4a15      	ldr	r2, [pc, #84]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002ecc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ed0:	6613      	str	r3, [r2, #96]	; 0x60
 8002ed2:	4b13      	ldr	r3, [pc, #76]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002ede:	e018      	b.n	8002f12 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a0f      	ldr	r2, [pc, #60]	; (8002f24 <HAL_TIM_Base_MspInit+0x70>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d113      	bne.n	8002f12 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eee:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002ef0:	f043 0320 	orr.w	r3, r3, #32
 8002ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <HAL_TIM_Base_MspInit+0x6c>)
 8002ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002efa:	f003 0320 	and.w	r3, r3, #32
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	2100      	movs	r1, #0
 8002f06:	2037      	movs	r0, #55	; 0x37
 8002f08:	f000 fadf 	bl	80034ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002f0c:	2037      	movs	r0, #55	; 0x37
 8002f0e:	f000 faf8 	bl	8003502 <HAL_NVIC_EnableIRQ>
}
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40012c00 	.word	0x40012c00
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40001400 	.word	0x40001400

08002f28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a12      	ldr	r2, [pc, #72]	; (8002f90 <HAL_TIM_MspPostInit+0x68>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d11d      	bne.n	8002f86 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <HAL_TIM_MspPostInit+0x6c>)
 8002f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4e:	4a11      	ldr	r2, [pc, #68]	; (8002f94 <HAL_TIM_MspPostInit+0x6c>)
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f56:	4b0f      	ldr	r3, [pc, #60]	; (8002f94 <HAL_TIM_MspPostInit+0x6c>)
 8002f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f62:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f74:	2301      	movs	r3, #1
 8002f76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f78:	f107 030c 	add.w	r3, r7, #12
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f82:	f000 fd11 	bl	80039a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f86:	bf00      	nop
 8002f88:	3720      	adds	r7, #32
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40012c00 	.word	0x40012c00
 8002f94:	40021000 	.word	0x40021000

08002f98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08a      	sub	sp, #40	; 0x28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa0:	f107 0314 	add.w	r3, r7, #20
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]
 8002faa:	609a      	str	r2, [r3, #8]
 8002fac:	60da      	str	r2, [r3, #12]
 8002fae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a30      	ldr	r2, [pc, #192]	; (8003078 <HAL_UART_MspInit+0xe0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d159      	bne.n	800306e <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fba:	4b30      	ldr	r3, [pc, #192]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fbe:	4a2f      	ldr	r2, [pc, #188]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc4:	6593      	str	r3, [r2, #88]	; 0x58
 8002fc6:	4b2d      	ldr	r3, [pc, #180]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fce:	613b      	str	r3, [r7, #16]
 8002fd0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd2:	4b2a      	ldr	r3, [pc, #168]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd6:	4a29      	ldr	r2, [pc, #164]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fde:	4b27      	ldr	r3, [pc, #156]	; (800307c <HAL_UART_MspInit+0xe4>)
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002fea:	230c      	movs	r3, #12
 8002fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ffa:	2307      	movs	r3, #7
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffe:	f107 0314 	add.w	r3, r7, #20
 8003002:	4619      	mov	r1, r3
 8003004:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003008:	f000 fcce 	bl	80039a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800300c:	4b1c      	ldr	r3, [pc, #112]	; (8003080 <HAL_UART_MspInit+0xe8>)
 800300e:	4a1d      	ldr	r2, [pc, #116]	; (8003084 <HAL_UART_MspInit+0xec>)
 8003010:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003014:	2202      	movs	r2, #2
 8003016:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003018:	4b19      	ldr	r3, [pc, #100]	; (8003080 <HAL_UART_MspInit+0xe8>)
 800301a:	2210      	movs	r2, #16
 800301c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800301e:	4b18      	ldr	r3, [pc, #96]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003020:	2200      	movs	r2, #0
 8003022:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003024:	4b16      	ldr	r3, [pc, #88]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003026:	2280      	movs	r2, #128	; 0x80
 8003028:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800302a:	4b15      	ldr	r3, [pc, #84]	; (8003080 <HAL_UART_MspInit+0xe8>)
 800302c:	2200      	movs	r2, #0
 800302e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003030:	4b13      	ldr	r3, [pc, #76]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003032:	2200      	movs	r2, #0
 8003034:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003036:	4b12      	ldr	r3, [pc, #72]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003038:	2200      	movs	r2, #0
 800303a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800303c:	4b10      	ldr	r3, [pc, #64]	; (8003080 <HAL_UART_MspInit+0xe8>)
 800303e:	2200      	movs	r2, #0
 8003040:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003042:	480f      	ldr	r0, [pc, #60]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003044:	f000 fa78 	bl	8003538 <HAL_DMA_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 800304e:	f7ff ff05 	bl	8002e5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a0a      	ldr	r2, [pc, #40]	; (8003080 <HAL_UART_MspInit+0xe8>)
 8003056:	669a      	str	r2, [r3, #104]	; 0x68
 8003058:	4a09      	ldr	r2, [pc, #36]	; (8003080 <HAL_UART_MspInit+0xe8>)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	2100      	movs	r1, #0
 8003062:	2026      	movs	r0, #38	; 0x26
 8003064:	f000 fa31 	bl	80034ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003068:	2026      	movs	r0, #38	; 0x26
 800306a:	f000 fa4a 	bl	8003502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800306e:	bf00      	nop
 8003070:	3728      	adds	r7, #40	; 0x28
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40004400 	.word	0x40004400
 800307c:	40021000 	.word	0x40021000
 8003080:	200007a8 	.word	0x200007a8
 8003084:	40020080 	.word	0x40020080

08003088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003096:	b480      	push	{r7}
 8003098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800309a:	e7fe      	b.n	800309a <HardFault_Handler+0x4>

0800309c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a0:	e7fe      	b.n	80030a0 <MemManage_Handler+0x4>

080030a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a2:	b480      	push	{r7}
 80030a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a6:	e7fe      	b.n	80030a6 <BusFault_Handler+0x4>

080030a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ac:	e7fe      	b.n	80030ac <UsageFault_Handler+0x4>

080030ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030ae:	b480      	push	{r7}
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030dc:	f000 f8da 	bl	8003294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80030e8:	4802      	ldr	r0, [pc, #8]	; (80030f4 <DMA1_Channel7_IRQHandler+0x10>)
 80030ea:	f000 fb7e 	bl	80037ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200007a8 	.word	0x200007a8

080030f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030fc:	4802      	ldr	r0, [pc, #8]	; (8003108 <USART2_IRQHandler+0x10>)
 80030fe:	f003 fbf5 	bl	80068ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	20000830 	.word	0x20000830

0800310c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003110:	4802      	ldr	r0, [pc, #8]	; (800311c <TIM7_IRQHandler+0x10>)
 8003112:	f002 fa3d 	bl	8005590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	200008b0 	.word	0x200008b0

08003120 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003124:	4b17      	ldr	r3, [pc, #92]	; (8003184 <SystemInit+0x64>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	4a16      	ldr	r2, [pc, #88]	; (8003184 <SystemInit+0x64>)
 800312c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003130:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003134:	4b14      	ldr	r3, [pc, #80]	; (8003188 <SystemInit+0x68>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a13      	ldr	r2, [pc, #76]	; (8003188 <SystemInit+0x68>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <SystemInit+0x68>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003146:	4b10      	ldr	r3, [pc, #64]	; (8003188 <SystemInit+0x68>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a0f      	ldr	r2, [pc, #60]	; (8003188 <SystemInit+0x68>)
 800314c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003150:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003154:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <SystemInit+0x68>)
 8003158:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800315c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <SystemInit+0x68>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a09      	ldr	r2, [pc, #36]	; (8003188 <SystemInit+0x68>)
 8003164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800316a:	4b07      	ldr	r3, [pc, #28]	; (8003188 <SystemInit+0x68>)
 800316c:	2200      	movs	r2, #0
 800316e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <SystemInit+0x64>)
 8003172:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003176:	609a      	str	r2, [r3, #8]
#endif
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	e000ed00 	.word	0xe000ed00
 8003188:	40021000 	.word	0x40021000

0800318c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800318c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031c4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003190:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003192:	e003      	b.n	800319c <LoopCopyDataInit>

08003194 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003194:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003196:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003198:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800319a:	3104      	adds	r1, #4

0800319c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800319c:	480b      	ldr	r0, [pc, #44]	; (80031cc <LoopForever+0xa>)
	ldr	r3, =_edata
 800319e:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80031a0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80031a2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80031a4:	d3f6      	bcc.n	8003194 <CopyDataInit>
	ldr	r2, =_sbss
 80031a6:	4a0b      	ldr	r2, [pc, #44]	; (80031d4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80031a8:	e002      	b.n	80031b0 <LoopFillZerobss>

080031aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80031aa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80031ac:	f842 3b04 	str.w	r3, [r2], #4

080031b0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80031b0:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <LoopForever+0x16>)
	cmp	r2, r3
 80031b2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80031b4:	d3f9      	bcc.n	80031aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031b6:	f7ff ffb3 	bl	8003120 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031ba:	f004 fadf 	bl	800777c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031be:	f7ff fbbb 	bl	8002938 <main>

080031c2 <LoopForever>:

LoopForever:
    b LoopForever
 80031c2:	e7fe      	b.n	80031c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80031c4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80031c8:	08007ab4 	.word	0x08007ab4
	ldr	r0, =_sdata
 80031cc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80031d0:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80031d4:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80031d8:	200008f4 	.word	0x200008f4

080031dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031dc:	e7fe      	b.n	80031dc <ADC1_2_IRQHandler>
	...

080031e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031ea:	4b0c      	ldr	r3, [pc, #48]	; (800321c <HAL_Init+0x3c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a0b      	ldr	r2, [pc, #44]	; (800321c <HAL_Init+0x3c>)
 80031f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031f6:	2003      	movs	r0, #3
 80031f8:	f000 f95c 	bl	80034b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031fc:	2000      	movs	r0, #0
 80031fe:	f000 f80f 	bl	8003220 <HAL_InitTick>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	71fb      	strb	r3, [r7, #7]
 800320c:	e001      	b.n	8003212 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800320e:	f7ff fe2d 	bl	8002e6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003212:	79fb      	ldrb	r3, [r7, #7]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40022000 	.word	0x40022000

08003220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800322c:	4b16      	ldr	r3, [pc, #88]	; (8003288 <HAL_InitTick+0x68>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d022      	beq.n	800327a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003234:	4b15      	ldr	r3, [pc, #84]	; (800328c <HAL_InitTick+0x6c>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b13      	ldr	r3, [pc, #76]	; (8003288 <HAL_InitTick+0x68>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003240:	fbb1 f3f3 	udiv	r3, r1, r3
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	4618      	mov	r0, r3
 800324a:	f000 f968 	bl	800351e <HAL_SYSTICK_Config>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10f      	bne.n	8003274 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b0f      	cmp	r3, #15
 8003258:	d809      	bhi.n	800326e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800325a:	2200      	movs	r2, #0
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003262:	f000 f932 	bl	80034ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003266:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <HAL_InitTick+0x70>)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	e007      	b.n	800327e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	73fb      	strb	r3, [r7, #15]
 8003272:	e004      	b.n	800327e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
 8003278:	e001      	b.n	800327e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800327e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	2000000c 	.word	0x2000000c
 800328c:	20000004 	.word	0x20000004
 8003290:	20000008 	.word	0x20000008

08003294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <HAL_IncTick+0x1c>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_IncTick+0x20>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4413      	add	r3, r2
 80032a2:	4a03      	ldr	r2, [pc, #12]	; (80032b0 <HAL_IncTick+0x1c>)
 80032a4:	6013      	str	r3, [r2, #0]
}
 80032a6:	bf00      	nop
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	200008f0 	.word	0x200008f0
 80032b4:	2000000c 	.word	0x2000000c

080032b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return uwTick;
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <HAL_GetTick+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	200008f0 	.word	0x200008f0

080032d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032d8:	f7ff ffee 	bl	80032b8 <HAL_GetTick>
 80032dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032e8:	d004      	beq.n	80032f4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ea:	4b09      	ldr	r3, [pc, #36]	; (8003310 <HAL_Delay+0x40>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	4413      	add	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032f4:	bf00      	nop
 80032f6:	f7ff ffdf 	bl	80032b8 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	429a      	cmp	r2, r3
 8003304:	d8f7      	bhi.n	80032f6 <HAL_Delay+0x26>
  {
  }
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	2000000c 	.word	0x2000000c

08003314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003324:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <__NVIC_SetPriorityGrouping+0x44>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003330:	4013      	ands	r3, r2
 8003332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800333c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003346:	4a04      	ldr	r2, [pc, #16]	; (8003358 <__NVIC_SetPriorityGrouping+0x44>)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	60d3      	str	r3, [r2, #12]
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003360:	4b04      	ldr	r3, [pc, #16]	; (8003374 <__NVIC_GetPriorityGrouping+0x18>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	0a1b      	lsrs	r3, r3, #8
 8003366:	f003 0307 	and.w	r3, r3, #7
}
 800336a:	4618      	mov	r0, r3
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	2b00      	cmp	r3, #0
 8003388:	db0b      	blt.n	80033a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	f003 021f 	and.w	r2, r3, #31
 8003390:	4907      	ldr	r1, [pc, #28]	; (80033b0 <__NVIC_EnableIRQ+0x38>)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	2001      	movs	r0, #1
 800339a:	fa00 f202 	lsl.w	r2, r0, r2
 800339e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	e000e100 	.word	0xe000e100

080033b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	6039      	str	r1, [r7, #0]
 80033be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	db0a      	blt.n	80033de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	490c      	ldr	r1, [pc, #48]	; (8003400 <__NVIC_SetPriority+0x4c>)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	0112      	lsls	r2, r2, #4
 80033d4:	b2d2      	uxtb	r2, r2
 80033d6:	440b      	add	r3, r1
 80033d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033dc:	e00a      	b.n	80033f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	4908      	ldr	r1, [pc, #32]	; (8003404 <__NVIC_SetPriority+0x50>)
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	3b04      	subs	r3, #4
 80033ec:	0112      	lsls	r2, r2, #4
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	440b      	add	r3, r1
 80033f2:	761a      	strb	r2, [r3, #24]
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	e000e100 	.word	0xe000e100
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003408:	b480      	push	{r7}
 800340a:	b089      	sub	sp, #36	; 0x24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f1c3 0307 	rsb	r3, r3, #7
 8003422:	2b04      	cmp	r3, #4
 8003424:	bf28      	it	cs
 8003426:	2304      	movcs	r3, #4
 8003428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	3304      	adds	r3, #4
 800342e:	2b06      	cmp	r3, #6
 8003430:	d902      	bls.n	8003438 <NVIC_EncodePriority+0x30>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	3b03      	subs	r3, #3
 8003436:	e000      	b.n	800343a <NVIC_EncodePriority+0x32>
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800343c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43da      	mvns	r2, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	401a      	ands	r2, r3
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003450:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	fa01 f303 	lsl.w	r3, r1, r3
 800345a:	43d9      	mvns	r1, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003460:	4313      	orrs	r3, r2
         );
}
 8003462:	4618      	mov	r0, r3
 8003464:	3724      	adds	r7, #36	; 0x24
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
	...

08003470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3b01      	subs	r3, #1
 800347c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003480:	d301      	bcc.n	8003486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003482:	2301      	movs	r3, #1
 8003484:	e00f      	b.n	80034a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003486:	4a0a      	ldr	r2, [pc, #40]	; (80034b0 <SysTick_Config+0x40>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800348e:	210f      	movs	r1, #15
 8003490:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003494:	f7ff ff8e 	bl	80033b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003498:	4b05      	ldr	r3, [pc, #20]	; (80034b0 <SysTick_Config+0x40>)
 800349a:	2200      	movs	r2, #0
 800349c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800349e:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <SysTick_Config+0x40>)
 80034a0:	2207      	movs	r2, #7
 80034a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	e000e010 	.word	0xe000e010

080034b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7ff ff29 	bl	8003314 <__NVIC_SetPriorityGrouping>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b086      	sub	sp, #24
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	4603      	mov	r3, r0
 80034d2:	60b9      	str	r1, [r7, #8]
 80034d4:	607a      	str	r2, [r7, #4]
 80034d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034d8:	2300      	movs	r3, #0
 80034da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034dc:	f7ff ff3e 	bl	800335c <__NVIC_GetPriorityGrouping>
 80034e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	6978      	ldr	r0, [r7, #20]
 80034e8:	f7ff ff8e 	bl	8003408 <NVIC_EncodePriority>
 80034ec:	4602      	mov	r2, r0
 80034ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034f2:	4611      	mov	r1, r2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff ff5d 	bl	80033b4 <__NVIC_SetPriority>
}
 80034fa:	bf00      	nop
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b082      	sub	sp, #8
 8003506:	af00      	add	r7, sp, #0
 8003508:	4603      	mov	r3, r0
 800350a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800350c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff ff31 	bl	8003378 <__NVIC_EnableIRQ>
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b082      	sub	sp, #8
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7ff ffa2 	bl	8003470 <SysTick_Config>
 800352c:	4603      	mov	r3, r0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e098      	b.n	800367c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	4b4d      	ldr	r3, [pc, #308]	; (8003688 <HAL_DMA_Init+0x150>)
 8003552:	429a      	cmp	r2, r3
 8003554:	d80f      	bhi.n	8003576 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	461a      	mov	r2, r3
 800355c:	4b4b      	ldr	r3, [pc, #300]	; (800368c <HAL_DMA_Init+0x154>)
 800355e:	4413      	add	r3, r2
 8003560:	4a4b      	ldr	r2, [pc, #300]	; (8003690 <HAL_DMA_Init+0x158>)
 8003562:	fba2 2303 	umull	r2, r3, r2, r3
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	009a      	lsls	r2, r3, #2
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a48      	ldr	r2, [pc, #288]	; (8003694 <HAL_DMA_Init+0x15c>)
 8003572:	641a      	str	r2, [r3, #64]	; 0x40
 8003574:	e00e      	b.n	8003594 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	4b46      	ldr	r3, [pc, #280]	; (8003698 <HAL_DMA_Init+0x160>)
 800357e:	4413      	add	r3, r2
 8003580:	4a43      	ldr	r2, [pc, #268]	; (8003690 <HAL_DMA_Init+0x158>)
 8003582:	fba2 2303 	umull	r2, r3, r2, r3
 8003586:	091b      	lsrs	r3, r3, #4
 8003588:	009a      	lsls	r2, r3, #2
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a42      	ldr	r2, [pc, #264]	; (800369c <HAL_DMA_Init+0x164>)
 8003592:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80035aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80035b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035ee:	d039      	beq.n	8003664 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	4a27      	ldr	r2, [pc, #156]	; (8003694 <HAL_DMA_Init+0x15c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d11a      	bne.n	8003630 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80035fa:	4b29      	ldr	r3, [pc, #164]	; (80036a0 <HAL_DMA_Init+0x168>)
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	f003 031c 	and.w	r3, r3, #28
 8003606:	210f      	movs	r1, #15
 8003608:	fa01 f303 	lsl.w	r3, r1, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	4924      	ldr	r1, [pc, #144]	; (80036a0 <HAL_DMA_Init+0x168>)
 8003610:	4013      	ands	r3, r2
 8003612:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <HAL_DMA_Init+0x168>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003620:	f003 031c 	and.w	r3, r3, #28
 8003624:	fa01 f303 	lsl.w	r3, r1, r3
 8003628:	491d      	ldr	r1, [pc, #116]	; (80036a0 <HAL_DMA_Init+0x168>)
 800362a:	4313      	orrs	r3, r2
 800362c:	600b      	str	r3, [r1, #0]
 800362e:	e019      	b.n	8003664 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003630:	4b1c      	ldr	r3, [pc, #112]	; (80036a4 <HAL_DMA_Init+0x16c>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003638:	f003 031c 	and.w	r3, r3, #28
 800363c:	210f      	movs	r1, #15
 800363e:	fa01 f303 	lsl.w	r3, r1, r3
 8003642:	43db      	mvns	r3, r3
 8003644:	4917      	ldr	r1, [pc, #92]	; (80036a4 <HAL_DMA_Init+0x16c>)
 8003646:	4013      	ands	r3, r2
 8003648:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800364a:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_DMA_Init+0x16c>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6859      	ldr	r1, [r3, #4]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003656:	f003 031c 	and.w	r3, r3, #28
 800365a:	fa01 f303 	lsl.w	r3, r1, r3
 800365e:	4911      	ldr	r1, [pc, #68]	; (80036a4 <HAL_DMA_Init+0x16c>)
 8003660:	4313      	orrs	r3, r2
 8003662:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	40020407 	.word	0x40020407
 800368c:	bffdfff8 	.word	0xbffdfff8
 8003690:	cccccccd 	.word	0xcccccccd
 8003694:	40020000 	.word	0x40020000
 8003698:	bffdfbf8 	.word	0xbffdfbf8
 800369c:	40020400 	.word	0x40020400
 80036a0:	400200a8 	.word	0x400200a8
 80036a4:	400204a8 	.word	0x400204a8

080036a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
 80036b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036b6:	2300      	movs	r3, #0
 80036b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_DMA_Start_IT+0x20>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e04b      	b.n	8003760 <HAL_DMA_Start_IT+0xb8>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d13a      	bne.n	8003752 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0201 	bic.w	r2, r2, #1
 80036f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	68b9      	ldr	r1, [r7, #8]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 f921 	bl	8003948 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	2b00      	cmp	r3, #0
 800370c:	d008      	beq.n	8003720 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 020e 	orr.w	r2, r2, #14
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	e00f      	b.n	8003740 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0204 	bic.w	r2, r2, #4
 800372e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 020a 	orr.w	r2, r2, #10
 800373e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e005      	b.n	800375e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800375a:	2302      	movs	r3, #2
 800375c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800375e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d005      	beq.n	800378c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2204      	movs	r2, #4
 8003784:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
 800378a:	e029      	b.n	80037e0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 020e 	bic.w	r2, r2, #14
 800379a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b0:	f003 021c 	and.w	r2, r3, #28
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	2101      	movs	r1, #1
 80037ba:	fa01 f202 	lsl.w	r2, r1, r2
 80037be:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	4798      	blx	r3
    }
  }
  return status;
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003806:	f003 031c 	and.w	r3, r3, #28
 800380a:	2204      	movs	r2, #4
 800380c:	409a      	lsls	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4013      	ands	r3, r2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d026      	beq.n	8003864 <HAL_DMA_IRQHandler+0x7a>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d021      	beq.n	8003864 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0320 	and.w	r3, r3, #32
 800382a:	2b00      	cmp	r3, #0
 800382c:	d107      	bne.n	800383e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0204 	bic.w	r2, r2, #4
 800383c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003842:	f003 021c 	and.w	r2, r3, #28
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	2104      	movs	r1, #4
 800384c:	fa01 f202 	lsl.w	r2, r1, r2
 8003850:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	2b00      	cmp	r3, #0
 8003858:	d071      	beq.n	800393e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003862:	e06c      	b.n	800393e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003868:	f003 031c 	and.w	r3, r3, #28
 800386c:	2202      	movs	r2, #2
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d02e      	beq.n	80038d6 <HAL_DMA_IRQHandler+0xec>
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d029      	beq.n	80038d6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0320 	and.w	r3, r3, #32
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10b      	bne.n	80038a8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 020a 	bic.w	r2, r2, #10
 800389e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ac:	f003 021c 	and.w	r2, r3, #28
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	2102      	movs	r1, #2
 80038b6:	fa01 f202 	lsl.w	r2, r1, r2
 80038ba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d038      	beq.n	800393e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80038d4:	e033      	b.n	800393e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038da:	f003 031c 	and.w	r3, r3, #28
 80038de:	2208      	movs	r2, #8
 80038e0:	409a      	lsls	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d02a      	beq.n	8003940 <HAL_DMA_IRQHandler+0x156>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	f003 0308 	and.w	r3, r3, #8
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d025      	beq.n	8003940 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 020e 	bic.w	r2, r2, #14
 8003902:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003908:	f003 021c 	and.w	r2, r3, #28
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2101      	movs	r1, #1
 8003912:	fa01 f202 	lsl.w	r2, r1, r2
 8003916:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003932:	2b00      	cmp	r3, #0
 8003934:	d004      	beq.n	8003940 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800393e:	bf00      	nop
 8003940:	bf00      	nop
}
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395a:	f003 021c 	and.w	r2, r3, #28
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003962:	2101      	movs	r1, #1
 8003964:	fa01 f202 	lsl.w	r2, r1, r2
 8003968:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	2b10      	cmp	r3, #16
 8003978:	d108      	bne.n	800398c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800398a:	e007      	b.n	800399c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	60da      	str	r2, [r3, #12]
}
 800399c:	bf00      	nop
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b6:	e17f      	b.n	8003cb8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	fa01 f303 	lsl.w	r3, r1, r3
 80039c4:	4013      	ands	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 8171 	beq.w	8003cb2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d003      	beq.n	80039e0 <HAL_GPIO_Init+0x38>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b12      	cmp	r3, #18
 80039de:	d123      	bne.n	8003a28 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	08da      	lsrs	r2, r3, #3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3208      	adds	r2, #8
 80039e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	220f      	movs	r2, #15
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4013      	ands	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	691a      	ldr	r2, [r3, #16]
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	08da      	lsrs	r2, r3, #3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3208      	adds	r2, #8
 8003a22:	6939      	ldr	r1, [r7, #16]
 8003a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	2203      	movs	r2, #3
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f003 0203 	and.w	r2, r3, #3
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d00b      	beq.n	8003a7c <HAL_GPIO_Init+0xd4>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d007      	beq.n	8003a7c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a70:	2b11      	cmp	r3, #17
 8003a72:	d003      	beq.n	8003a7c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b12      	cmp	r3, #18
 8003a7a:	d130      	bne.n	8003ade <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	2203      	movs	r2, #3
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	68da      	ldr	r2, [r3, #12]
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	43db      	mvns	r3, r3
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	091b      	lsrs	r3, r3, #4
 8003ac8:	f003 0201 	and.w	r2, r3, #1
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	2b03      	cmp	r3, #3
 8003ae8:	d118      	bne.n	8003b1c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003af0:	2201      	movs	r2, #1
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	08db      	lsrs	r3, r3, #3
 8003b06:	f003 0201 	and.w	r2, r3, #1
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	2203      	movs	r2, #3
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4013      	ands	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 80ac 	beq.w	8003cb2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b5a:	4b5e      	ldr	r3, [pc, #376]	; (8003cd4 <HAL_GPIO_Init+0x32c>)
 8003b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5e:	4a5d      	ldr	r2, [pc, #372]	; (8003cd4 <HAL_GPIO_Init+0x32c>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	6613      	str	r3, [r2, #96]	; 0x60
 8003b66:	4b5b      	ldr	r3, [pc, #364]	; (8003cd4 <HAL_GPIO_Init+0x32c>)
 8003b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	60bb      	str	r3, [r7, #8]
 8003b70:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b72:	4a59      	ldr	r2, [pc, #356]	; (8003cd8 <HAL_GPIO_Init+0x330>)
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	089b      	lsrs	r3, r3, #2
 8003b78:	3302      	adds	r3, #2
 8003b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	220f      	movs	r2, #15
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	4013      	ands	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b9c:	d025      	beq.n	8003bea <HAL_GPIO_Init+0x242>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4e      	ldr	r2, [pc, #312]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d01f      	beq.n	8003be6 <HAL_GPIO_Init+0x23e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a4d      	ldr	r2, [pc, #308]	; (8003ce0 <HAL_GPIO_Init+0x338>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d019      	beq.n	8003be2 <HAL_GPIO_Init+0x23a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a4c      	ldr	r2, [pc, #304]	; (8003ce4 <HAL_GPIO_Init+0x33c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d013      	beq.n	8003bde <HAL_GPIO_Init+0x236>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a4b      	ldr	r2, [pc, #300]	; (8003ce8 <HAL_GPIO_Init+0x340>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d00d      	beq.n	8003bda <HAL_GPIO_Init+0x232>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a4a      	ldr	r2, [pc, #296]	; (8003cec <HAL_GPIO_Init+0x344>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d007      	beq.n	8003bd6 <HAL_GPIO_Init+0x22e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a49      	ldr	r2, [pc, #292]	; (8003cf0 <HAL_GPIO_Init+0x348>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d101      	bne.n	8003bd2 <HAL_GPIO_Init+0x22a>
 8003bce:	2306      	movs	r3, #6
 8003bd0:	e00c      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003bd2:	2307      	movs	r3, #7
 8003bd4:	e00a      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003bd6:	2305      	movs	r3, #5
 8003bd8:	e008      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003bda:	2304      	movs	r3, #4
 8003bdc:	e006      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003bde:	2303      	movs	r3, #3
 8003be0:	e004      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <HAL_GPIO_Init+0x244>
 8003bea:	2300      	movs	r3, #0
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	f002 0203 	and.w	r2, r2, #3
 8003bf2:	0092      	lsls	r2, r2, #2
 8003bf4:	4093      	lsls	r3, r2
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bfc:	4936      	ldr	r1, [pc, #216]	; (8003cd8 <HAL_GPIO_Init+0x330>)
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	3302      	adds	r3, #2
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003c0a:	4b3a      	ldr	r3, [pc, #232]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	43db      	mvns	r3, r3
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	4013      	ands	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c2e:	4a31      	ldr	r2, [pc, #196]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003c34:	4b2f      	ldr	r3, [pc, #188]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4013      	ands	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c58:	4a26      	ldr	r2, [pc, #152]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c5e:	4b25      	ldr	r3, [pc, #148]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c82:	4a1c      	ldr	r2, [pc, #112]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c88:	4b1a      	ldr	r3, [pc, #104]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4013      	ands	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cac:	4a11      	ldr	r2, [pc, #68]	; (8003cf4 <HAL_GPIO_Init+0x34c>)
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f47f ae78 	bne.w	80039b8 <HAL_GPIO_Init+0x10>
  }
}
 8003cc8:	bf00      	nop
 8003cca:	371c      	adds	r7, #28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40010000 	.word	0x40010000
 8003cdc:	48000400 	.word	0x48000400
 8003ce0:	48000800 	.word	0x48000800
 8003ce4:	48000c00 	.word	0x48000c00
 8003ce8:	48001000 	.word	0x48001000
 8003cec:	48001400 	.word	0x48001400
 8003cf0:	48001800 	.word	0x48001800
 8003cf4:	40010400 	.word	0x40010400

08003cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	807b      	strh	r3, [r7, #2]
 8003d04:	4613      	mov	r3, r2
 8003d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d08:	787b      	ldrb	r3, [r7, #1]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d003      	beq.n	8003d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d0e:	887a      	ldrh	r2, [r7, #2]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d14:	e002      	b.n	8003d1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d16:	887a      	ldrh	r2, [r7, #2]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	887b      	ldrh	r3, [r7, #2]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d40:	887a      	ldrh	r2, [r7, #2]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003d46:	e002      	b.n	8003d4e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d48:	887a      	ldrh	r2, [r7, #2]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	619a      	str	r2, [r3, #24]
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
	...

08003d5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d60:	4b04      	ldr	r3, [pc, #16]	; (8003d74 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40007000 	.word	0x40007000

08003d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d86:	d130      	bne.n	8003dea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d88:	4b23      	ldr	r3, [pc, #140]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d94:	d038      	beq.n	8003e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d96:	4b20      	ldr	r3, [pc, #128]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d9e:	4a1e      	ldr	r2, [pc, #120]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003da4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003da6:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2232      	movs	r2, #50	; 0x32
 8003dac:	fb02 f303 	mul.w	r3, r2, r3
 8003db0:	4a1b      	ldr	r2, [pc, #108]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003db2:	fba2 2303 	umull	r2, r3, r2, r3
 8003db6:	0c9b      	lsrs	r3, r3, #18
 8003db8:	3301      	adds	r3, #1
 8003dba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dbc:	e002      	b.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dc4:	4b14      	ldr	r3, [pc, #80]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dc6:	695b      	ldr	r3, [r3, #20]
 8003dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd0:	d102      	bne.n	8003dd8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f2      	bne.n	8003dbe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dd8:	4b0f      	ldr	r3, [pc, #60]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003de4:	d110      	bne.n	8003e08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e00f      	b.n	8003e0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003dea:	4b0b      	ldr	r3, [pc, #44]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003df2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003df6:	d007      	beq.n	8003e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003df8:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e00:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40007000 	.word	0x40007000
 8003e1c:	20000004 	.word	0x20000004
 8003e20:	431bde83 	.word	0x431bde83

08003e24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b088      	sub	sp, #32
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e39d      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e36:	4ba4      	ldr	r3, [pc, #656]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 030c 	and.w	r3, r3, #12
 8003e3e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e40:	4ba1      	ldr	r3, [pc, #644]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f000 80e1 	beq.w	800401a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d007      	beq.n	8003e6e <HAL_RCC_OscConfig+0x4a>
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	2b0c      	cmp	r3, #12
 8003e62:	f040 8088 	bne.w	8003f76 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	f040 8084 	bne.w	8003f76 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e6e:	4b96      	ldr	r3, [pc, #600]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_RCC_OscConfig+0x62>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e375      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1a      	ldr	r2, [r3, #32]
 8003e8a:	4b8f      	ldr	r3, [pc, #572]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d004      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x7c>
 8003e96:	4b8c      	ldr	r3, [pc, #560]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e9e:	e005      	b.n	8003eac <HAL_RCC_OscConfig+0x88>
 8003ea0:	4b89      	ldr	r3, [pc, #548]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ea6:	091b      	lsrs	r3, r3, #4
 8003ea8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d223      	bcs.n	8003ef8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fd09 	bl	80048cc <RCC_SetFlashLatencyFromMSIRange>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e356      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ec4:	4b80      	ldr	r3, [pc, #512]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a7f      	ldr	r2, [pc, #508]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003eca:	f043 0308 	orr.w	r3, r3, #8
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	4b7d      	ldr	r3, [pc, #500]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	497a      	ldr	r1, [pc, #488]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ee2:	4b79      	ldr	r3, [pc, #484]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	4975      	ldr	r1, [pc, #468]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]
 8003ef6:	e022      	b.n	8003f3e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ef8:	4b73      	ldr	r3, [pc, #460]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a72      	ldr	r2, [pc, #456]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003efe:	f043 0308 	orr.w	r3, r3, #8
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	4b70      	ldr	r3, [pc, #448]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	496d      	ldr	r1, [pc, #436]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f16:	4b6c      	ldr	r3, [pc, #432]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	021b      	lsls	r3, r3, #8
 8003f24:	4968      	ldr	r1, [pc, #416]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fccc 	bl	80048cc <RCC_SetFlashLatencyFromMSIRange>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e319      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f3e:	f000 fc03 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8003f42:	4601      	mov	r1, r0
 8003f44:	4b60      	ldr	r3, [pc, #384]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	091b      	lsrs	r3, r3, #4
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	4a5f      	ldr	r2, [pc, #380]	; (80040cc <HAL_RCC_OscConfig+0x2a8>)
 8003f50:	5cd3      	ldrb	r3, [r2, r3]
 8003f52:	f003 031f 	and.w	r3, r3, #31
 8003f56:	fa21 f303 	lsr.w	r3, r1, r3
 8003f5a:	4a5d      	ldr	r2, [pc, #372]	; (80040d0 <HAL_RCC_OscConfig+0x2ac>)
 8003f5c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f5e:	4b5d      	ldr	r3, [pc, #372]	; (80040d4 <HAL_RCC_OscConfig+0x2b0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff f95c 	bl	8003220 <HAL_InitTick>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f6c:	7bfb      	ldrb	r3, [r7, #15]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d052      	beq.n	8004018 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
 8003f74:	e2fd      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d032      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f7e:	4b52      	ldr	r3, [pc, #328]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a51      	ldr	r2, [pc, #324]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f8a:	f7ff f995 	bl	80032b8 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f90:	e008      	b.n	8003fa4 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f92:	f7ff f991 	bl	80032b8 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e2e6      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fa4:	4b48      	ldr	r3, [pc, #288]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0f0      	beq.n	8003f92 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fb0:	4b45      	ldr	r3, [pc, #276]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a44      	ldr	r2, [pc, #272]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fb6:	f043 0308 	orr.w	r3, r3, #8
 8003fba:	6013      	str	r3, [r2, #0]
 8003fbc:	4b42      	ldr	r3, [pc, #264]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	493f      	ldr	r1, [pc, #252]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fce:	4b3e      	ldr	r3, [pc, #248]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	021b      	lsls	r3, r3, #8
 8003fdc:	493a      	ldr	r1, [pc, #232]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	604b      	str	r3, [r1, #4]
 8003fe2:	e01a      	b.n	800401a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fe4:	4b38      	ldr	r3, [pc, #224]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a37      	ldr	r2, [pc, #220]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8003fea:	f023 0301 	bic.w	r3, r3, #1
 8003fee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ff0:	f7ff f962 	bl	80032b8 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ff8:	f7ff f95e 	bl	80032b8 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e2b3      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800400a:	4b2f      	ldr	r3, [pc, #188]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f0      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x1d4>
 8004016:	e000      	b.n	800401a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004018:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d074      	beq.n	8004110 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	2b08      	cmp	r3, #8
 800402a:	d005      	beq.n	8004038 <HAL_RCC_OscConfig+0x214>
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	2b0c      	cmp	r3, #12
 8004030:	d10e      	bne.n	8004050 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	2b03      	cmp	r3, #3
 8004036:	d10b      	bne.n	8004050 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d064      	beq.n	800410e <HAL_RCC_OscConfig+0x2ea>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d160      	bne.n	800410e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e290      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004058:	d106      	bne.n	8004068 <HAL_RCC_OscConfig+0x244>
 800405a:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1a      	ldr	r2, [pc, #104]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	e01d      	b.n	80040a4 <HAL_RCC_OscConfig+0x280>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0x268>
 8004072:	4b15      	ldr	r3, [pc, #84]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a14      	ldr	r2, [pc, #80]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a11      	ldr	r2, [pc, #68]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0x280>
 800408c:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0d      	ldr	r2, [pc, #52]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 8004092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a0a      	ldr	r2, [pc, #40]	; (80040c8 <HAL_RCC_OscConfig+0x2a4>)
 800409e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d01c      	beq.n	80040e6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ac:	f7ff f904 	bl	80032b8 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040b2:	e011      	b.n	80040d8 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b4:	f7ff f900 	bl	80032b8 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b64      	cmp	r3, #100	; 0x64
 80040c0:	d90a      	bls.n	80040d8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e255      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
 80040c6:	bf00      	nop
 80040c8:	40021000 	.word	0x40021000
 80040cc:	08007a5c 	.word	0x08007a5c
 80040d0:	20000004 	.word	0x20000004
 80040d4:	20000008 	.word	0x20000008
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040d8:	4bae      	ldr	r3, [pc, #696]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0e7      	beq.n	80040b4 <HAL_RCC_OscConfig+0x290>
 80040e4:	e014      	b.n	8004110 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7ff f8e7 	bl	80032b8 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040ee:	f7ff f8e3 	bl	80032b8 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b64      	cmp	r3, #100	; 0x64
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e238      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004100:	4ba4      	ldr	r3, [pc, #656]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1f0      	bne.n	80040ee <HAL_RCC_OscConfig+0x2ca>
 800410c:	e000      	b.n	8004110 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800410e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d060      	beq.n	80041de <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2b04      	cmp	r3, #4
 8004120:	d005      	beq.n	800412e <HAL_RCC_OscConfig+0x30a>
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	2b0c      	cmp	r3, #12
 8004126:	d119      	bne.n	800415c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d116      	bne.n	800415c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800412e:	4b99      	ldr	r3, [pc, #612]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_RCC_OscConfig+0x322>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e215      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004146:	4b93      	ldr	r3, [pc, #588]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	061b      	lsls	r3, r3, #24
 8004154:	498f      	ldr	r1, [pc, #572]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004156:	4313      	orrs	r3, r2
 8004158:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800415a:	e040      	b.n	80041de <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d023      	beq.n	80041ac <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004164:	4b8b      	ldr	r3, [pc, #556]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a8a      	ldr	r2, [pc, #552]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 800416a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800416e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004170:	f7ff f8a2 	bl	80032b8 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004178:	f7ff f89e 	bl	80032b8 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e1f3      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800418a:	4b82      	ldr	r3, [pc, #520]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f0      	beq.n	8004178 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004196:	4b7f      	ldr	r3, [pc, #508]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	061b      	lsls	r3, r3, #24
 80041a4:	497b      	ldr	r1, [pc, #492]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	604b      	str	r3, [r1, #4]
 80041aa:	e018      	b.n	80041de <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ac:	4b79      	ldr	r3, [pc, #484]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a78      	ldr	r2, [pc, #480]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b8:	f7ff f87e 	bl	80032b8 <HAL_GetTick>
 80041bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041be:	e008      	b.n	80041d2 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c0:	f7ff f87a 	bl	80032b8 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e1cf      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041d2:	4b70      	ldr	r3, [pc, #448]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f0      	bne.n	80041c0 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0308 	and.w	r3, r3, #8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d03c      	beq.n	8004264 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d01c      	beq.n	800422c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041f2:	4b68      	ldr	r3, [pc, #416]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f8:	4a66      	ldr	r2, [pc, #408]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004202:	f7ff f859 	bl	80032b8 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800420a:	f7ff f855 	bl	80032b8 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e1aa      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800421c:	4b5d      	ldr	r3, [pc, #372]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 800421e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0ef      	beq.n	800420a <HAL_RCC_OscConfig+0x3e6>
 800422a:	e01b      	b.n	8004264 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800422c:	4b59      	ldr	r3, [pc, #356]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 800422e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004232:	4a58      	ldr	r2, [pc, #352]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004234:	f023 0301 	bic.w	r3, r3, #1
 8004238:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423c:	f7ff f83c 	bl	80032b8 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004244:	f7ff f838 	bl	80032b8 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e18d      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004256:	4b4f      	ldr	r3, [pc, #316]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004258:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1ef      	bne.n	8004244 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 80a5 	beq.w	80043bc <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004272:	2300      	movs	r3, #0
 8004274:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004276:	4b47      	ldr	r3, [pc, #284]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10d      	bne.n	800429e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004282:	4b44      	ldr	r3, [pc, #272]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	4a43      	ldr	r2, [pc, #268]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800428c:	6593      	str	r3, [r2, #88]	; 0x58
 800428e:	4b41      	ldr	r3, [pc, #260]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800429a:	2301      	movs	r3, #1
 800429c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800429e:	4b3e      	ldr	r3, [pc, #248]	; (8004398 <HAL_RCC_OscConfig+0x574>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d118      	bne.n	80042dc <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042aa:	4b3b      	ldr	r3, [pc, #236]	; (8004398 <HAL_RCC_OscConfig+0x574>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a3a      	ldr	r2, [pc, #232]	; (8004398 <HAL_RCC_OscConfig+0x574>)
 80042b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042b6:	f7fe ffff 	bl	80032b8 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042bc:	e008      	b.n	80042d0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042be:	f7fe fffb 	bl	80032b8 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e150      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042d0:	4b31      	ldr	r3, [pc, #196]	; (8004398 <HAL_RCC_OscConfig+0x574>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d0f0      	beq.n	80042be <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d108      	bne.n	80042f6 <HAL_RCC_OscConfig+0x4d2>
 80042e4:	4b2b      	ldr	r3, [pc, #172]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042ea:	4a2a      	ldr	r2, [pc, #168]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 80042ec:	f043 0301 	orr.w	r3, r3, #1
 80042f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042f4:	e024      	b.n	8004340 <HAL_RCC_OscConfig+0x51c>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2b05      	cmp	r3, #5
 80042fc:	d110      	bne.n	8004320 <HAL_RCC_OscConfig+0x4fc>
 80042fe:	4b25      	ldr	r3, [pc, #148]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004304:	4a23      	ldr	r2, [pc, #140]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004306:	f043 0304 	orr.w	r3, r3, #4
 800430a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800430e:	4b21      	ldr	r3, [pc, #132]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004314:	4a1f      	ldr	r2, [pc, #124]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800431e:	e00f      	b.n	8004340 <HAL_RCC_OscConfig+0x51c>
 8004320:	4b1c      	ldr	r3, [pc, #112]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004326:	4a1b      	ldr	r2, [pc, #108]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004328:	f023 0301 	bic.w	r3, r3, #1
 800432c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004330:	4b18      	ldr	r3, [pc, #96]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004336:	4a17      	ldr	r2, [pc, #92]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004338:	f023 0304 	bic.w	r3, r3, #4
 800433c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d016      	beq.n	8004376 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004348:	f7fe ffb6 	bl	80032b8 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800434e:	e00a      	b.n	8004366 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004350:	f7fe ffb2 	bl	80032b8 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	f241 3288 	movw	r2, #5000	; 0x1388
 800435e:	4293      	cmp	r3, r2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e105      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004366:	4b0b      	ldr	r3, [pc, #44]	; (8004394 <HAL_RCC_OscConfig+0x570>)
 8004368:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0ed      	beq.n	8004350 <HAL_RCC_OscConfig+0x52c>
 8004374:	e019      	b.n	80043aa <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004376:	f7fe ff9f 	bl	80032b8 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800437c:	e00e      	b.n	800439c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437e:	f7fe ff9b 	bl	80032b8 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	f241 3288 	movw	r2, #5000	; 0x1388
 800438c:	4293      	cmp	r3, r2
 800438e:	d905      	bls.n	800439c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e0ee      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
 8004394:	40021000 	.word	0x40021000
 8004398:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800439c:	4b77      	ldr	r3, [pc, #476]	; (800457c <HAL_RCC_OscConfig+0x758>)
 800439e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1e9      	bne.n	800437e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043aa:	7ffb      	ldrb	r3, [r7, #31]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d105      	bne.n	80043bc <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b0:	4b72      	ldr	r3, [pc, #456]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80043b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043b4:	4a71      	ldr	r2, [pc, #452]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80043b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ba:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80d5 	beq.w	8004570 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	2b0c      	cmp	r3, #12
 80043ca:	f000 808e 	beq.w	80044ea <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d15b      	bne.n	800448e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d6:	4b69      	ldr	r3, [pc, #420]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a68      	ldr	r2, [pc, #416]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80043dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fe ff69 	bl	80032b8 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ea:	f7fe ff65 	bl	80032b8 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e0ba      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043fc:	4b5f      	ldr	r3, [pc, #380]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1f0      	bne.n	80043ea <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004408:	4b5c      	ldr	r3, [pc, #368]	; (800457c <HAL_RCC_OscConfig+0x758>)
 800440a:	68da      	ldr	r2, [r3, #12]
 800440c:	4b5c      	ldr	r3, [pc, #368]	; (8004580 <HAL_RCC_OscConfig+0x75c>)
 800440e:	4013      	ands	r3, r2
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004418:	3a01      	subs	r2, #1
 800441a:	0112      	lsls	r2, r2, #4
 800441c:	4311      	orrs	r1, r2
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004422:	0212      	lsls	r2, r2, #8
 8004424:	4311      	orrs	r1, r2
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800442a:	0852      	lsrs	r2, r2, #1
 800442c:	3a01      	subs	r2, #1
 800442e:	0552      	lsls	r2, r2, #21
 8004430:	4311      	orrs	r1, r2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004436:	0852      	lsrs	r2, r2, #1
 8004438:	3a01      	subs	r2, #1
 800443a:	0652      	lsls	r2, r2, #25
 800443c:	4311      	orrs	r1, r2
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004442:	0912      	lsrs	r2, r2, #4
 8004444:	0452      	lsls	r2, r2, #17
 8004446:	430a      	orrs	r2, r1
 8004448:	494c      	ldr	r1, [pc, #304]	; (800457c <HAL_RCC_OscConfig+0x758>)
 800444a:	4313      	orrs	r3, r2
 800444c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800444e:	4b4b      	ldr	r3, [pc, #300]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a4a      	ldr	r2, [pc, #296]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004454:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004458:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800445a:	4b48      	ldr	r3, [pc, #288]	; (800457c <HAL_RCC_OscConfig+0x758>)
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	4a47      	ldr	r2, [pc, #284]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004460:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004464:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004466:	f7fe ff27 	bl	80032b8 <HAL_GetTick>
 800446a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800446e:	f7fe ff23 	bl	80032b8 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e078      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004480:	4b3e      	ldr	r3, [pc, #248]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0f0      	beq.n	800446e <HAL_RCC_OscConfig+0x64a>
 800448c:	e070      	b.n	8004570 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800448e:	4b3b      	ldr	r3, [pc, #236]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a3a      	ldr	r2, [pc, #232]	; (800457c <HAL_RCC_OscConfig+0x758>)
 8004494:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004498:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800449a:	4b38      	ldr	r3, [pc, #224]	; (800457c <HAL_RCC_OscConfig+0x758>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d105      	bne.n	80044b2 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80044a6:	4b35      	ldr	r3, [pc, #212]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	4a34      	ldr	r2, [pc, #208]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044ac:	f023 0303 	bic.w	r3, r3, #3
 80044b0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80044b2:	4b32      	ldr	r3, [pc, #200]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	4a31      	ldr	r2, [pc, #196]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80044bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fe fef9 	bl	80032b8 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ca:	f7fe fef5 	bl	80032b8 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e04a      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044dc:	4b27      	ldr	r3, [pc, #156]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1f0      	bne.n	80044ca <HAL_RCC_OscConfig+0x6a6>
 80044e8:	e042      	b.n	8004570 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e03d      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80044f6:	4b21      	ldr	r3, [pc, #132]	; (800457c <HAL_RCC_OscConfig+0x758>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f003 0203 	and.w	r2, r3, #3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004506:	429a      	cmp	r2, r3
 8004508:	d130      	bne.n	800456c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	3b01      	subs	r3, #1
 8004516:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004518:	429a      	cmp	r2, r3
 800451a:	d127      	bne.n	800456c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004526:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d11f      	bne.n	800456c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004536:	2a07      	cmp	r2, #7
 8004538:	bf14      	ite	ne
 800453a:	2201      	movne	r2, #1
 800453c:	2200      	moveq	r2, #0
 800453e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004540:	4293      	cmp	r3, r2
 8004542:	d113      	bne.n	800456c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	3b01      	subs	r3, #1
 8004552:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004554:	429a      	cmp	r2, r3
 8004556:	d109      	bne.n	800456c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	085b      	lsrs	r3, r3, #1
 8004564:	3b01      	subs	r3, #1
 8004566:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d001      	beq.n	8004570 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e000      	b.n	8004572 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3720      	adds	r7, #32
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	40021000 	.word	0x40021000
 8004580:	f99d808c 	.word	0xf99d808c

08004584 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e0c8      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004598:	4b66      	ldr	r3, [pc, #408]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d910      	bls.n	80045c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a6:	4b63      	ldr	r3, [pc, #396]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f023 0207 	bic.w	r2, r3, #7
 80045ae:	4961      	ldr	r1, [pc, #388]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b6:	4b5f      	ldr	r3, [pc, #380]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d001      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0b0      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d04c      	beq.n	800466e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b03      	cmp	r3, #3
 80045da:	d107      	bne.n	80045ec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045dc:	4b56      	ldr	r3, [pc, #344]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d121      	bne.n	800462c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e09e      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d107      	bne.n	8004604 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045f4:	4b50      	ldr	r3, [pc, #320]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d115      	bne.n	800462c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e092      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d107      	bne.n	800461c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800460c:	4b4a      	ldr	r3, [pc, #296]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d109      	bne.n	800462c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e086      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800461c:	4b46      	ldr	r3, [pc, #280]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e07e      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800462c:	4b42      	ldr	r3, [pc, #264]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f023 0203 	bic.w	r2, r3, #3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	493f      	ldr	r1, [pc, #252]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800463a:	4313      	orrs	r3, r2
 800463c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800463e:	f7fe fe3b 	bl	80032b8 <HAL_GetTick>
 8004642:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004644:	e00a      	b.n	800465c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004646:	f7fe fe37 	bl	80032b8 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	f241 3288 	movw	r2, #5000	; 0x1388
 8004654:	4293      	cmp	r3, r2
 8004656:	d901      	bls.n	800465c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e066      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800465c:	4b36      	ldr	r3, [pc, #216]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 020c 	and.w	r2, r3, #12
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	429a      	cmp	r2, r3
 800466c:	d1eb      	bne.n	8004646 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d008      	beq.n	800468c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800467a:	4b2f      	ldr	r3, [pc, #188]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	492c      	ldr	r1, [pc, #176]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 8004688:	4313      	orrs	r3, r2
 800468a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800468c:	4b29      	ldr	r3, [pc, #164]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	683a      	ldr	r2, [r7, #0]
 8004696:	429a      	cmp	r2, r3
 8004698:	d210      	bcs.n	80046bc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469a:	4b26      	ldr	r3, [pc, #152]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f023 0207 	bic.w	r2, r3, #7
 80046a2:	4924      	ldr	r1, [pc, #144]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046aa:	4b22      	ldr	r3, [pc, #136]	; (8004734 <HAL_RCC_ClockConfig+0x1b0>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0307 	and.w	r3, r3, #7
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d001      	beq.n	80046bc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e036      	b.n	800472a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d008      	beq.n	80046da <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c8:	4b1b      	ldr	r3, [pc, #108]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4918      	ldr	r1, [pc, #96]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0308 	and.w	r3, r3, #8
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d009      	beq.n	80046fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046e6:	4b14      	ldr	r3, [pc, #80]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4910      	ldr	r1, [pc, #64]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046fa:	f000 f825 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 80046fe:	4601      	mov	r1, r0
 8004700:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <HAL_RCC_ClockConfig+0x1b4>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	4a0c      	ldr	r2, [pc, #48]	; (800473c <HAL_RCC_ClockConfig+0x1b8>)
 800470c:	5cd3      	ldrb	r3, [r2, r3]
 800470e:	f003 031f 	and.w	r3, r3, #31
 8004712:	fa21 f303 	lsr.w	r3, r1, r3
 8004716:	4a0a      	ldr	r2, [pc, #40]	; (8004740 <HAL_RCC_ClockConfig+0x1bc>)
 8004718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800471a:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7fe fd7e 	bl	8003220 <HAL_InitTick>
 8004724:	4603      	mov	r3, r0
 8004726:	72fb      	strb	r3, [r7, #11]

  return status;
 8004728:	7afb      	ldrb	r3, [r7, #11]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	40022000 	.word	0x40022000
 8004738:	40021000 	.word	0x40021000
 800473c:	08007a5c 	.word	0x08007a5c
 8004740:	20000004 	.word	0x20000004
 8004744:	20000008 	.word	0x20000008

08004748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004748:	b480      	push	{r7}
 800474a:	b089      	sub	sp, #36	; 0x24
 800474c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	61fb      	str	r3, [r7, #28]
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004756:	4b3d      	ldr	r3, [pc, #244]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f003 030c 	and.w	r3, r3, #12
 800475e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004760:	4b3a      	ldr	r3, [pc, #232]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	f003 0303 	and.w	r3, r3, #3
 8004768:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_RCC_GetSysClockFreq+0x34>
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	2b0c      	cmp	r3, #12
 8004774:	d121      	bne.n	80047ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d11e      	bne.n	80047ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800477c:	4b33      	ldr	r3, [pc, #204]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d107      	bne.n	8004798 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004788:	4b30      	ldr	r3, [pc, #192]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 800478a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800478e:	0a1b      	lsrs	r3, r3, #8
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	61fb      	str	r3, [r7, #28]
 8004796:	e005      	b.n	80047a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004798:	4b2c      	ldr	r3, [pc, #176]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	091b      	lsrs	r3, r3, #4
 800479e:	f003 030f 	and.w	r3, r3, #15
 80047a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047a4:	4a2a      	ldr	r2, [pc, #168]	; (8004850 <HAL_RCC_GetSysClockFreq+0x108>)
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10d      	bne.n	80047d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047b8:	e00a      	b.n	80047d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d102      	bne.n	80047c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047c0:	4b24      	ldr	r3, [pc, #144]	; (8004854 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047c2:	61bb      	str	r3, [r7, #24]
 80047c4:	e004      	b.n	80047d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d101      	bne.n	80047d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047cc:	4b22      	ldr	r3, [pc, #136]	; (8004858 <HAL_RCC_GetSysClockFreq+0x110>)
 80047ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	2b0c      	cmp	r3, #12
 80047d4:	d133      	bne.n	800483e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047d6:	4b1d      	ldr	r3, [pc, #116]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d002      	beq.n	80047ec <HAL_RCC_GetSysClockFreq+0xa4>
 80047e6:	2b03      	cmp	r3, #3
 80047e8:	d003      	beq.n	80047f2 <HAL_RCC_GetSysClockFreq+0xaa>
 80047ea:	e005      	b.n	80047f8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80047ec:	4b19      	ldr	r3, [pc, #100]	; (8004854 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047ee:	617b      	str	r3, [r7, #20]
      break;
 80047f0:	e005      	b.n	80047fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80047f2:	4b19      	ldr	r3, [pc, #100]	; (8004858 <HAL_RCC_GetSysClockFreq+0x110>)
 80047f4:	617b      	str	r3, [r7, #20]
      break;
 80047f6:	e002      	b.n	80047fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	617b      	str	r3, [r7, #20]
      break;
 80047fc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047fe:	4b13      	ldr	r3, [pc, #76]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	3301      	adds	r3, #1
 800480a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800480c:	4b0f      	ldr	r3, [pc, #60]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	fb02 f203 	mul.w	r2, r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004822:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004824:	4b09      	ldr	r3, [pc, #36]	; (800484c <HAL_RCC_GetSysClockFreq+0x104>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	0e5b      	lsrs	r3, r3, #25
 800482a:	f003 0303 	and.w	r3, r3, #3
 800482e:	3301      	adds	r3, #1
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	fbb2 f3f3 	udiv	r3, r2, r3
 800483c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800483e:	69bb      	ldr	r3, [r7, #24]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3724      	adds	r7, #36	; 0x24
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	40021000 	.word	0x40021000
 8004850:	08007a74 	.word	0x08007a74
 8004854:	00f42400 	.word	0x00f42400
 8004858:	007a1200 	.word	0x007a1200

0800485c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004860:	4b03      	ldr	r3, [pc, #12]	; (8004870 <HAL_RCC_GetHCLKFreq+0x14>)
 8004862:	681b      	ldr	r3, [r3, #0]
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000004 	.word	0x20000004

08004874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004878:	f7ff fff0 	bl	800485c <HAL_RCC_GetHCLKFreq>
 800487c:	4601      	mov	r1, r0
 800487e:	4b06      	ldr	r3, [pc, #24]	; (8004898 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	0a1b      	lsrs	r3, r3, #8
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4a04      	ldr	r2, [pc, #16]	; (800489c <HAL_RCC_GetPCLK1Freq+0x28>)
 800488a:	5cd3      	ldrb	r3, [r2, r3]
 800488c:	f003 031f 	and.w	r3, r3, #31
 8004890:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004894:	4618      	mov	r0, r3
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40021000 	.word	0x40021000
 800489c:	08007a6c 	.word	0x08007a6c

080048a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048a4:	f7ff ffda 	bl	800485c <HAL_RCC_GetHCLKFreq>
 80048a8:	4601      	mov	r1, r0
 80048aa:	4b06      	ldr	r3, [pc, #24]	; (80048c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	0adb      	lsrs	r3, r3, #11
 80048b0:	f003 0307 	and.w	r3, r3, #7
 80048b4:	4a04      	ldr	r2, [pc, #16]	; (80048c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048b6:	5cd3      	ldrb	r3, [r2, r3]
 80048b8:	f003 031f 	and.w	r3, r3, #31
 80048bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40021000 	.word	0x40021000
 80048c8:	08007a6c 	.word	0x08007a6c

080048cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80048d4:	2300      	movs	r3, #0
 80048d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80048d8:	4b2a      	ldr	r3, [pc, #168]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80048e4:	f7ff fa3a 	bl	8003d5c <HAL_PWREx_GetVoltageRange>
 80048e8:	6178      	str	r0, [r7, #20]
 80048ea:	e014      	b.n	8004916 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048ec:	4b25      	ldr	r3, [pc, #148]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f0:	4a24      	ldr	r2, [pc, #144]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f6:	6593      	str	r3, [r2, #88]	; 0x58
 80048f8:	4b22      	ldr	r3, [pc, #136]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004904:	f7ff fa2a 	bl	8003d5c <HAL_PWREx_GetVoltageRange>
 8004908:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800490a:	4b1e      	ldr	r3, [pc, #120]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490e:	4a1d      	ldr	r2, [pc, #116]	; (8004984 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004914:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800491c:	d10b      	bne.n	8004936 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b80      	cmp	r3, #128	; 0x80
 8004922:	d919      	bls.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2ba0      	cmp	r3, #160	; 0xa0
 8004928:	d902      	bls.n	8004930 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800492a:	2302      	movs	r3, #2
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	e013      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004930:	2301      	movs	r3, #1
 8004932:	613b      	str	r3, [r7, #16]
 8004934:	e010      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b80      	cmp	r3, #128	; 0x80
 800493a:	d902      	bls.n	8004942 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800493c:	2303      	movs	r3, #3
 800493e:	613b      	str	r3, [r7, #16]
 8004940:	e00a      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b80      	cmp	r3, #128	; 0x80
 8004946:	d102      	bne.n	800494e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004948:	2302      	movs	r3, #2
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	e004      	b.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b70      	cmp	r3, #112	; 0x70
 8004952:	d101      	bne.n	8004958 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004954:	2301      	movs	r3, #1
 8004956:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f023 0207 	bic.w	r2, r3, #7
 8004960:	4909      	ldr	r1, [pc, #36]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004968:	4b07      	ldr	r3, [pc, #28]	; (8004988 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0307 	and.w	r3, r3, #7
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	429a      	cmp	r2, r3
 8004974:	d001      	beq.n	800497a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000
 8004988:	40022000 	.word	0x40022000

0800498c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004994:	2300      	movs	r3, #0
 8004996:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004998:	2300      	movs	r3, #0
 800499a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d03f      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049b0:	d01c      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x60>
 80049b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049b6:	d802      	bhi.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00e      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80049bc:	e01f      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x72>
 80049be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049c2:	d003      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80049c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80049c8:	d01c      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80049ca:	e018      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049cc:	4b85      	ldr	r3, [pc, #532]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4a84      	ldr	r2, [pc, #528]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049d8:	e015      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	3304      	adds	r3, #4
 80049de:	2100      	movs	r1, #0
 80049e0:	4618      	mov	r0, r3
 80049e2:	f000 fab9 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 80049e6:	4603      	mov	r3, r0
 80049e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049ea:	e00c      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3320      	adds	r3, #32
 80049f0:	2100      	movs	r1, #0
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fba0 	bl	8005138 <RCCEx_PLLSAI2_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80049fc:	e003      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	74fb      	strb	r3, [r7, #19]
      break;
 8004a02:	e000      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a06:	7cfb      	ldrb	r3, [r7, #19]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10b      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a0c:	4b75      	ldr	r3, [pc, #468]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a1a:	4972      	ldr	r1, [pc, #456]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a22:	e001      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a24:	7cfb      	ldrb	r3, [r7, #19]
 8004a26:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d03f      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a3c:	d01c      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004a3e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a42:	d802      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00e      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004a48:	e01f      	b.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004a4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a4e:	d003      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004a50:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a54:	d01c      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004a56:	e018      	b.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a58:	4b62      	ldr	r3, [pc, #392]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4a61      	ldr	r2, [pc, #388]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a62:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a64:	e015      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	3304      	adds	r3, #4
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fa73 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 8004a72:	4603      	mov	r3, r0
 8004a74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a76:	e00c      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3320      	adds	r3, #32
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 fb5a 	bl	8005138 <RCCEx_PLLSAI2_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a88:	e003      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	74fb      	strb	r3, [r7, #19]
      break;
 8004a8e:	e000      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004a90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a92:	7cfb      	ldrb	r3, [r7, #19]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10b      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a98:	4b52      	ldr	r3, [pc, #328]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aa6:	494f      	ldr	r1, [pc, #316]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004aae:	e001      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab0:	7cfb      	ldrb	r3, [r7, #19]
 8004ab2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 80a0 	beq.w	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ac6:	4b47      	ldr	r3, [pc, #284]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e000      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00d      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004adc:	4b41      	ldr	r3, [pc, #260]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae0:	4a40      	ldr	r2, [pc, #256]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ae6:	6593      	str	r3, [r2, #88]	; 0x58
 8004ae8:	4b3e      	ldr	r3, [pc, #248]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004af0:	60bb      	str	r3, [r7, #8]
 8004af2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004af4:	2301      	movs	r3, #1
 8004af6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004af8:	4b3b      	ldr	r3, [pc, #236]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a3a      	ldr	r2, [pc, #232]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b04:	f7fe fbd8 	bl	80032b8 <HAL_GetTick>
 8004b08:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b0a:	e009      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b0c:	f7fe fbd4 	bl	80032b8 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d902      	bls.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	74fb      	strb	r3, [r7, #19]
        break;
 8004b1e:	e005      	b.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b20:	4b31      	ldr	r3, [pc, #196]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0ef      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004b2c:	7cfb      	ldrb	r3, [r7, #19]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d15c      	bne.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b32:	4b2c      	ldr	r3, [pc, #176]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b3c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01f      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d019      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b50:	4b24      	ldr	r3, [pc, #144]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b5c:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b62:	4a20      	ldr	r2, [pc, #128]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b6c:	4b1d      	ldr	r3, [pc, #116]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b72:	4a1c      	ldr	r2, [pc, #112]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b7c:	4a19      	ldr	r2, [pc, #100]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d016      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8e:	f7fe fb93 	bl	80032b8 <HAL_GetTick>
 8004b92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b94:	e00b      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b96:	f7fe fb8f 	bl	80032b8 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d902      	bls.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	74fb      	strb	r3, [r7, #19]
            break;
 8004bac:	e006      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bae:	4b0d      	ldr	r3, [pc, #52]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0ec      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004bbc:	7cfb      	ldrb	r3, [r7, #19]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10c      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bc2:	4b08      	ldr	r3, [pc, #32]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bd2:	4904      	ldr	r1, [pc, #16]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004bda:	e009      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bdc:	7cfb      	ldrb	r3, [r7, #19]
 8004bde:	74bb      	strb	r3, [r7, #18]
 8004be0:	e006      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004be2:	bf00      	nop
 8004be4:	40021000 	.word	0x40021000
 8004be8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bec:	7cfb      	ldrb	r3, [r7, #19]
 8004bee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bf0:	7c7b      	ldrb	r3, [r7, #17]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d105      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf6:	4b9e      	ldr	r3, [pc, #632]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfa:	4a9d      	ldr	r2, [pc, #628]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c0e:	4b98      	ldr	r3, [pc, #608]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c14:	f023 0203 	bic.w	r2, r3, #3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1c:	4994      	ldr	r1, [pc, #592]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c30:	4b8f      	ldr	r3, [pc, #572]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c36:	f023 020c 	bic.w	r2, r3, #12
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3e:	498c      	ldr	r1, [pc, #560]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c52:	4b87      	ldr	r3, [pc, #540]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c60:	4983      	ldr	r1, [pc, #524]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00a      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c74:	4b7e      	ldr	r3, [pc, #504]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c82:	497b      	ldr	r1, [pc, #492]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0310 	and.w	r3, r3, #16
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c96:	4b76      	ldr	r3, [pc, #472]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca4:	4972      	ldr	r1, [pc, #456]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0320 	and.w	r3, r3, #32
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cb8:	4b6d      	ldr	r3, [pc, #436]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cc6:	496a      	ldr	r1, [pc, #424]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cda:	4b65      	ldr	r3, [pc, #404]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce8:	4961      	ldr	r1, [pc, #388]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004cfc:	4b5c      	ldr	r3, [pc, #368]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d0a:	4959      	ldr	r1, [pc, #356]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00a      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d1e:	4b54      	ldr	r3, [pc, #336]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d2c:	4950      	ldr	r1, [pc, #320]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00a      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d40:	4b4b      	ldr	r3, [pc, #300]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4e:	4948      	ldr	r1, [pc, #288]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d62:	4b43      	ldr	r3, [pc, #268]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d70:	493f      	ldr	r1, [pc, #252]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d028      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d84:	4b3a      	ldr	r3, [pc, #232]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d92:	4937      	ldr	r1, [pc, #220]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004da2:	d106      	bne.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004da4:	4b32      	ldr	r3, [pc, #200]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	4a31      	ldr	r2, [pc, #196]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004daa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dae:	60d3      	str	r3, [r2, #12]
 8004db0:	e011      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004db6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004dba:	d10c      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 f8c8 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004dcc:	7cfb      	ldrb	r3, [r7, #19]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004dd2:	7cfb      	ldrb	r3, [r7, #19]
 8004dd4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d028      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004de2:	4b23      	ldr	r3, [pc, #140]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df0:	491f      	ldr	r1, [pc, #124]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e00:	d106      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e02:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	4a1a      	ldr	r2, [pc, #104]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e0c:	60d3      	str	r3, [r2, #12]
 8004e0e:	e011      	b.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e18:	d10c      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	2101      	movs	r1, #1
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 f899 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 8004e26:	4603      	mov	r3, r0
 8004e28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e2a:	7cfb      	ldrb	r3, [r7, #19]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004e30:	7cfb      	ldrb	r3, [r7, #19]
 8004e32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d02b      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e40:	4b0b      	ldr	r3, [pc, #44]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e4e:	4908      	ldr	r1, [pc, #32]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e5e:	d109      	bne.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e60:	4b03      	ldr	r3, [pc, #12]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	4a02      	ldr	r2, [pc, #8]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e6a:	60d3      	str	r3, [r2, #12]
 8004e6c:	e014      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004e6e:	bf00      	nop
 8004e70:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e7c:	d10c      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3304      	adds	r3, #4
 8004e82:	2101      	movs	r1, #1
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 f867 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e8e:	7cfb      	ldrb	r3, [r7, #19]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004e94:	7cfb      	ldrb	r3, [r7, #19]
 8004e96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d02f      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ea4:	4b2b      	ldr	r3, [pc, #172]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eaa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eb2:	4928      	ldr	r1, [pc, #160]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ebe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ec2:	d10d      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	2102      	movs	r1, #2
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 f844 	bl	8004f58 <RCCEx_PLLSAI1_Config>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d014      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004eda:	7cfb      	ldrb	r3, [r7, #19]
 8004edc:	74bb      	strb	r3, [r7, #18]
 8004ede:	e011      	b.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ee8:	d10c      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	3320      	adds	r3, #32
 8004eee:	2102      	movs	r1, #2
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 f921 	bl	8005138 <RCCEx_PLLSAI2_Config>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004efa:	7cfb      	ldrb	r3, [r7, #19]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004f00:	7cfb      	ldrb	r3, [r7, #19]
 8004f02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00a      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f10:	4b10      	ldr	r3, [pc, #64]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f1e:	490d      	ldr	r1, [pc, #52]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f32:	4b08      	ldr	r3, [pc, #32]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f42:	4904      	ldr	r1, [pc, #16]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40021000 	.word	0x40021000

08004f58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f66:	4b73      	ldr	r3, [pc, #460]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f003 0303 	and.w	r3, r3, #3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d018      	beq.n	8004fa4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f72:	4b70      	ldr	r3, [pc, #448]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f003 0203 	and.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d10d      	bne.n	8004f9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
       ||
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d009      	beq.n	8004f9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f8a:	4b6a      	ldr	r3, [pc, #424]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
       ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d044      	beq.n	8005028 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	73fb      	strb	r3, [r7, #15]
 8004fa2:	e041      	b.n	8005028 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d00c      	beq.n	8004fc6 <RCCEx_PLLSAI1_Config+0x6e>
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d013      	beq.n	8004fd8 <RCCEx_PLLSAI1_Config+0x80>
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d120      	bne.n	8004ff6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fb4:	4b5f      	ldr	r3, [pc, #380]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0302 	and.w	r3, r3, #2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d11d      	bne.n	8004ffc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fc4:	e01a      	b.n	8004ffc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fc6:	4b5b      	ldr	r3, [pc, #364]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d116      	bne.n	8005000 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fd6:	e013      	b.n	8005000 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004fd8:	4b56      	ldr	r3, [pc, #344]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10f      	bne.n	8005004 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004fe4:	4b53      	ldr	r3, [pc, #332]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ff4:	e006      	b.n	8005004 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
      break;
 8004ffa:	e004      	b.n	8005006 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ffc:	bf00      	nop
 8004ffe:	e002      	b.n	8005006 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005000:	bf00      	nop
 8005002:	e000      	b.n	8005006 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005004:	bf00      	nop
    }

    if(status == HAL_OK)
 8005006:	7bfb      	ldrb	r3, [r7, #15]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10d      	bne.n	8005028 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800500c:	4b49      	ldr	r3, [pc, #292]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6819      	ldr	r1, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	3b01      	subs	r3, #1
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	430b      	orrs	r3, r1
 8005022:	4944      	ldr	r1, [pc, #272]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005024:	4313      	orrs	r3, r2
 8005026:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d17d      	bne.n	800512a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800502e:	4b41      	ldr	r3, [pc, #260]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a40      	ldr	r2, [pc, #256]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005034:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005038:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800503a:	f7fe f93d 	bl	80032b8 <HAL_GetTick>
 800503e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005040:	e009      	b.n	8005056 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005042:	f7fe f939 	bl	80032b8 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d902      	bls.n	8005056 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	73fb      	strb	r3, [r7, #15]
        break;
 8005054:	e005      	b.n	8005062 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005056:	4b37      	ldr	r3, [pc, #220]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1ef      	bne.n	8005042 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005062:	7bfb      	ldrb	r3, [r7, #15]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d160      	bne.n	800512a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d111      	bne.n	8005092 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800506e:	4b31      	ldr	r3, [pc, #196]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6892      	ldr	r2, [r2, #8]
 800507e:	0211      	lsls	r1, r2, #8
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	68d2      	ldr	r2, [r2, #12]
 8005084:	0912      	lsrs	r2, r2, #4
 8005086:	0452      	lsls	r2, r2, #17
 8005088:	430a      	orrs	r2, r1
 800508a:	492a      	ldr	r1, [pc, #168]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 800508c:	4313      	orrs	r3, r2
 800508e:	610b      	str	r3, [r1, #16]
 8005090:	e027      	b.n	80050e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d112      	bne.n	80050be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005098:	4b26      	ldr	r3, [pc, #152]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80050a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6892      	ldr	r2, [r2, #8]
 80050a8:	0211      	lsls	r1, r2, #8
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6912      	ldr	r2, [r2, #16]
 80050ae:	0852      	lsrs	r2, r2, #1
 80050b0:	3a01      	subs	r2, #1
 80050b2:	0552      	lsls	r2, r2, #21
 80050b4:	430a      	orrs	r2, r1
 80050b6:	491f      	ldr	r1, [pc, #124]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	610b      	str	r3, [r1, #16]
 80050bc:	e011      	b.n	80050e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050be:	4b1d      	ldr	r3, [pc, #116]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80050c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6892      	ldr	r2, [r2, #8]
 80050ce:	0211      	lsls	r1, r2, #8
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	6952      	ldr	r2, [r2, #20]
 80050d4:	0852      	lsrs	r2, r2, #1
 80050d6:	3a01      	subs	r2, #1
 80050d8:	0652      	lsls	r2, r2, #25
 80050da:	430a      	orrs	r2, r1
 80050dc:	4915      	ldr	r1, [pc, #84]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80050e2:	4b14      	ldr	r3, [pc, #80]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a13      	ldr	r2, [pc, #76]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ee:	f7fe f8e3 	bl	80032b8 <HAL_GetTick>
 80050f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050f4:	e009      	b.n	800510a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050f6:	f7fe f8df 	bl	80032b8 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d902      	bls.n	800510a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	73fb      	strb	r3, [r7, #15]
          break;
 8005108:	e005      	b.n	8005116 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800510a:	4b0a      	ldr	r3, [pc, #40]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0ef      	beq.n	80050f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005116:	7bfb      	ldrb	r3, [r7, #15]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d106      	bne.n	800512a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800511c:	4b05      	ldr	r3, [pc, #20]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 800511e:	691a      	ldr	r2, [r3, #16]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	4903      	ldr	r1, [pc, #12]	; (8005134 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800512a:	7bfb      	ldrb	r3, [r7, #15]
}
 800512c:	4618      	mov	r0, r3
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40021000 	.word	0x40021000

08005138 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005142:	2300      	movs	r3, #0
 8005144:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005146:	4b68      	ldr	r3, [pc, #416]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d018      	beq.n	8005184 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005152:	4b65      	ldr	r3, [pc, #404]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f003 0203 	and.w	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d10d      	bne.n	800517e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
       ||
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800516a:	4b5f      	ldr	r3, [pc, #380]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	091b      	lsrs	r3, r3, #4
 8005170:	f003 0307 	and.w	r3, r3, #7
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
       ||
 800517a:	429a      	cmp	r2, r3
 800517c:	d044      	beq.n	8005208 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	73fb      	strb	r3, [r7, #15]
 8005182:	e041      	b.n	8005208 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2b02      	cmp	r3, #2
 800518a:	d00c      	beq.n	80051a6 <RCCEx_PLLSAI2_Config+0x6e>
 800518c:	2b03      	cmp	r3, #3
 800518e:	d013      	beq.n	80051b8 <RCCEx_PLLSAI2_Config+0x80>
 8005190:	2b01      	cmp	r3, #1
 8005192:	d120      	bne.n	80051d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005194:	4b54      	ldr	r3, [pc, #336]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b00      	cmp	r3, #0
 800519e:	d11d      	bne.n	80051dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051a4:	e01a      	b.n	80051dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051a6:	4b50      	ldr	r3, [pc, #320]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d116      	bne.n	80051e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051b6:	e013      	b.n	80051e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051b8:	4b4b      	ldr	r3, [pc, #300]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10f      	bne.n	80051e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051c4:	4b48      	ldr	r3, [pc, #288]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d109      	bne.n	80051e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051d4:	e006      	b.n	80051e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	73fb      	strb	r3, [r7, #15]
      break;
 80051da:	e004      	b.n	80051e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80051dc:	bf00      	nop
 80051de:	e002      	b.n	80051e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80051e0:	bf00      	nop
 80051e2:	e000      	b.n	80051e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80051e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80051e6:	7bfb      	ldrb	r3, [r7, #15]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10d      	bne.n	8005208 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80051ec:	4b3e      	ldr	r3, [pc, #248]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6819      	ldr	r1, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	3b01      	subs	r3, #1
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	430b      	orrs	r3, r1
 8005202:	4939      	ldr	r1, [pc, #228]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005204:	4313      	orrs	r3, r2
 8005206:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d167      	bne.n	80052de <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800520e:	4b36      	ldr	r3, [pc, #216]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a35      	ldr	r2, [pc, #212]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005218:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521a:	f7fe f84d 	bl	80032b8 <HAL_GetTick>
 800521e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005220:	e009      	b.n	8005236 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005222:	f7fe f849 	bl	80032b8 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b02      	cmp	r3, #2
 800522e:	d902      	bls.n	8005236 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	73fb      	strb	r3, [r7, #15]
        break;
 8005234:	e005      	b.n	8005242 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005236:	4b2c      	ldr	r3, [pc, #176]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1ef      	bne.n	8005222 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005242:	7bfb      	ldrb	r3, [r7, #15]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d14a      	bne.n	80052de <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d111      	bne.n	8005272 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800524e:	4b26      	ldr	r3, [pc, #152]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6892      	ldr	r2, [r2, #8]
 800525e:	0211      	lsls	r1, r2, #8
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	68d2      	ldr	r2, [r2, #12]
 8005264:	0912      	lsrs	r2, r2, #4
 8005266:	0452      	lsls	r2, r2, #17
 8005268:	430a      	orrs	r2, r1
 800526a:	491f      	ldr	r1, [pc, #124]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800526c:	4313      	orrs	r3, r2
 800526e:	614b      	str	r3, [r1, #20]
 8005270:	e011      	b.n	8005296 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005272:	4b1d      	ldr	r3, [pc, #116]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800527a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	6892      	ldr	r2, [r2, #8]
 8005282:	0211      	lsls	r1, r2, #8
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	6912      	ldr	r2, [r2, #16]
 8005288:	0852      	lsrs	r2, r2, #1
 800528a:	3a01      	subs	r2, #1
 800528c:	0652      	lsls	r2, r2, #25
 800528e:	430a      	orrs	r2, r1
 8005290:	4915      	ldr	r1, [pc, #84]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005292:	4313      	orrs	r3, r2
 8005294:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005296:	4b14      	ldr	r3, [pc, #80]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a13      	ldr	r2, [pc, #76]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800529c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a2:	f7fe f809 	bl	80032b8 <HAL_GetTick>
 80052a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052a8:	e009      	b.n	80052be <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052aa:	f7fe f805 	bl	80032b8 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d902      	bls.n	80052be <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	73fb      	strb	r3, [r7, #15]
          break;
 80052bc:	e005      	b.n	80052ca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052be:	4b0a      	ldr	r3, [pc, #40]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0ef      	beq.n	80052aa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d106      	bne.n	80052de <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052d2:	695a      	ldr	r2, [r3, #20]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	4903      	ldr	r1, [pc, #12]	; (80052e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052de:	7bfb      	ldrb	r3, [r7, #15]
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3710      	adds	r7, #16
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	40021000 	.word	0x40021000

080052ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e01d      	b.n	800533a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d106      	bne.n	8005318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7fd fdce 	bl	8002eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	4619      	mov	r1, r3
 800532a:	4610      	mov	r0, r2
 800532c:	f000 fc4a 	bl	8005bc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
	...

08005344 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f042 0201 	orr.w	r2, r2, #1
 800535a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	4b0c      	ldr	r3, [pc, #48]	; (8005394 <HAL_TIM_Base_Start_IT+0x50>)
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b06      	cmp	r3, #6
 800536c:	d00b      	beq.n	8005386 <HAL_TIM_Base_Start_IT+0x42>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005374:	d007      	beq.n	8005386 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 0201 	orr.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	00010007 	.word	0x00010007

08005398 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e01d      	b.n	80053e6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d106      	bne.n	80053c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f815 	bl	80053ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4619      	mov	r1, r3
 80053d6:	4610      	mov	r0, r2
 80053d8:	f000 fbf4 	bl	8005bc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b083      	sub	sp, #12
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2201      	movs	r2, #1
 8005414:	6839      	ldr	r1, [r7, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f000 ffde 	bl	80063d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a1e      	ldr	r2, [pc, #120]	; (800549c <HAL_TIM_PWM_Start+0x98>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d013      	beq.n	800544e <HAL_TIM_PWM_Start+0x4a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a1d      	ldr	r2, [pc, #116]	; (80054a0 <HAL_TIM_PWM_Start+0x9c>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00e      	beq.n	800544e <HAL_TIM_PWM_Start+0x4a>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a1b      	ldr	r2, [pc, #108]	; (80054a4 <HAL_TIM_PWM_Start+0xa0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d009      	beq.n	800544e <HAL_TIM_PWM_Start+0x4a>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a1a      	ldr	r2, [pc, #104]	; (80054a8 <HAL_TIM_PWM_Start+0xa4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d004      	beq.n	800544e <HAL_TIM_PWM_Start+0x4a>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a18      	ldr	r2, [pc, #96]	; (80054ac <HAL_TIM_PWM_Start+0xa8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d101      	bne.n	8005452 <HAL_TIM_PWM_Start+0x4e>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <HAL_TIM_PWM_Start+0x50>
 8005452:	2300      	movs	r3, #0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005466:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	4b10      	ldr	r3, [pc, #64]	; (80054b0 <HAL_TIM_PWM_Start+0xac>)
 8005470:	4013      	ands	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b06      	cmp	r3, #6
 8005478:	d00b      	beq.n	8005492 <HAL_TIM_PWM_Start+0x8e>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005480:	d007      	beq.n	8005492 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f042 0201 	orr.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	40012c00 	.word	0x40012c00
 80054a0:	40013400 	.word	0x40013400
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40014400 	.word	0x40014400
 80054ac:	40014800 	.word	0x40014800
 80054b0:	00010007 	.word	0x00010007

080054b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2200      	movs	r2, #0
 80054c4:	6839      	ldr	r1, [r7, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 ff86 	bl	80063d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a2a      	ldr	r2, [pc, #168]	; (800557c <HAL_TIM_PWM_Stop+0xc8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d013      	beq.n	80054fe <HAL_TIM_PWM_Stop+0x4a>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a29      	ldr	r2, [pc, #164]	; (8005580 <HAL_TIM_PWM_Stop+0xcc>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d00e      	beq.n	80054fe <HAL_TIM_PWM_Stop+0x4a>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a27      	ldr	r2, [pc, #156]	; (8005584 <HAL_TIM_PWM_Stop+0xd0>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d009      	beq.n	80054fe <HAL_TIM_PWM_Stop+0x4a>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a26      	ldr	r2, [pc, #152]	; (8005588 <HAL_TIM_PWM_Stop+0xd4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d004      	beq.n	80054fe <HAL_TIM_PWM_Stop+0x4a>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a24      	ldr	r2, [pc, #144]	; (800558c <HAL_TIM_PWM_Stop+0xd8>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d101      	bne.n	8005502 <HAL_TIM_PWM_Stop+0x4e>
 80054fe:	2301      	movs	r3, #1
 8005500:	e000      	b.n	8005504 <HAL_TIM_PWM_Stop+0x50>
 8005502:	2300      	movs	r3, #0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d017      	beq.n	8005538 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6a1a      	ldr	r2, [r3, #32]
 800550e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005512:	4013      	ands	r3, r2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10f      	bne.n	8005538 <HAL_TIM_PWM_Stop+0x84>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6a1a      	ldr	r2, [r3, #32]
 800551e:	f240 4344 	movw	r3, #1092	; 0x444
 8005522:	4013      	ands	r3, r2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d107      	bne.n	8005538 <HAL_TIM_PWM_Stop+0x84>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005536:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6a1a      	ldr	r2, [r3, #32]
 800553e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005542:	4013      	ands	r3, r2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10f      	bne.n	8005568 <HAL_TIM_PWM_Stop+0xb4>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6a1a      	ldr	r2, [r3, #32]
 800554e:	f240 4344 	movw	r3, #1092	; 0x444
 8005552:	4013      	ands	r3, r2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d107      	bne.n	8005568 <HAL_TIM_PWM_Stop+0xb4>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0201 	bic.w	r2, r2, #1
 8005566:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40012c00 	.word	0x40012c00
 8005580:	40013400 	.word	0x40013400
 8005584:	40014000 	.word	0x40014000
 8005588:	40014400 	.word	0x40014400
 800558c:	40014800 	.word	0x40014800

08005590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d122      	bne.n	80055ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d11b      	bne.n	80055ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f06f 0202 	mvn.w	r2, #2
 80055bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 fad7 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 80055d8:	e005      	b.n	80055e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 fac9 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fada 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d122      	bne.n	8005640 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b04      	cmp	r3, #4
 8005606:	d11b      	bne.n	8005640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f06f 0204 	mvn.w	r2, #4
 8005610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2202      	movs	r2, #2
 8005616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 faad 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 800562c:	e005      	b.n	800563a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fa9f 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fab0 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b08      	cmp	r3, #8
 800564c:	d122      	bne.n	8005694 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f003 0308 	and.w	r3, r3, #8
 8005658:	2b08      	cmp	r3, #8
 800565a:	d11b      	bne.n	8005694 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0208 	mvn.w	r2, #8
 8005664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2204      	movs	r2, #4
 800566a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	f003 0303 	and.w	r3, r3, #3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 fa83 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 8005680:	e005      	b.n	800568e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 fa75 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 fa86 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0310 	and.w	r3, r3, #16
 800569e:	2b10      	cmp	r3, #16
 80056a0:	d122      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f003 0310 	and.w	r3, r3, #16
 80056ac:	2b10      	cmp	r3, #16
 80056ae:	d11b      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f06f 0210 	mvn.w	r2, #16
 80056b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2208      	movs	r2, #8
 80056be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fa59 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 80056d4:	e005      	b.n	80056e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fa4b 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fa5c 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d10e      	bne.n	8005714 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b01      	cmp	r3, #1
 8005702:	d107      	bne.n	8005714 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f06f 0201 	mvn.w	r2, #1
 800570c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7fd f8f4 	bl	80028fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571e:	2b80      	cmp	r3, #128	; 0x80
 8005720:	d10e      	bne.n	8005740 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572c:	2b80      	cmp	r3, #128	; 0x80
 800572e:	d107      	bne.n	8005740 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 ff56 	bl	80065ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800574e:	d10e      	bne.n	800576e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800575a:	2b80      	cmp	r3, #128	; 0x80
 800575c:	d107      	bne.n	800576e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 ff49 	bl	8006600 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005778:	2b40      	cmp	r3, #64	; 0x40
 800577a:	d10e      	bne.n	800579a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005786:	2b40      	cmp	r3, #64	; 0x40
 8005788:	d107      	bne.n	800579a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 fa0a 	bl	8005bae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	f003 0320 	and.w	r3, r3, #32
 80057a4:	2b20      	cmp	r3, #32
 80057a6:	d10e      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b20      	cmp	r3, #32
 80057b4:	d107      	bne.n	80057c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f06f 0220 	mvn.w	r2, #32
 80057be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 ff09 	bl	80065d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057c6:	bf00      	nop
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
	...

080057d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b084      	sub	sp, #16
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d101      	bne.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80057e6:	2302      	movs	r3, #2
 80057e8:	e105      	b.n	80059f6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2202      	movs	r2, #2
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2b14      	cmp	r3, #20
 80057fe:	f200 80f0 	bhi.w	80059e2 <HAL_TIM_PWM_ConfigChannel+0x212>
 8005802:	a201      	add	r2, pc, #4	; (adr r2, 8005808 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005808:	0800585d 	.word	0x0800585d
 800580c:	080059e3 	.word	0x080059e3
 8005810:	080059e3 	.word	0x080059e3
 8005814:	080059e3 	.word	0x080059e3
 8005818:	0800589d 	.word	0x0800589d
 800581c:	080059e3 	.word	0x080059e3
 8005820:	080059e3 	.word	0x080059e3
 8005824:	080059e3 	.word	0x080059e3
 8005828:	080058df 	.word	0x080058df
 800582c:	080059e3 	.word	0x080059e3
 8005830:	080059e3 	.word	0x080059e3
 8005834:	080059e3 	.word	0x080059e3
 8005838:	0800591f 	.word	0x0800591f
 800583c:	080059e3 	.word	0x080059e3
 8005840:	080059e3 	.word	0x080059e3
 8005844:	080059e3 	.word	0x080059e3
 8005848:	08005961 	.word	0x08005961
 800584c:	080059e3 	.word	0x080059e3
 8005850:	080059e3 	.word	0x080059e3
 8005854:	080059e3 	.word	0x080059e3
 8005858:	080059a1 	.word	0x080059a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68b9      	ldr	r1, [r7, #8]
 8005862:	4618      	mov	r0, r3
 8005864:	f000 fa48 	bl	8005cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699a      	ldr	r2, [r3, #24]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0208 	orr.w	r2, r2, #8
 8005876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699a      	ldr	r2, [r3, #24]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0204 	bic.w	r2, r2, #4
 8005886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6999      	ldr	r1, [r3, #24]
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	619a      	str	r2, [r3, #24]
      break;
 800589a:	e0a3      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fab8 	bl	8005e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699a      	ldr	r2, [r3, #24]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6999      	ldr	r1, [r3, #24]
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	021a      	lsls	r2, r3, #8
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	619a      	str	r2, [r3, #24]
      break;
 80058dc:	e082      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 fb21 	bl	8005f2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	69da      	ldr	r2, [r3, #28]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0208 	orr.w	r2, r2, #8
 80058f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0204 	bic.w	r2, r2, #4
 8005908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	69d9      	ldr	r1, [r3, #28]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	691a      	ldr	r2, [r3, #16]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	430a      	orrs	r2, r1
 800591a:	61da      	str	r2, [r3, #28]
      break;
 800591c:	e062      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fb89 	bl	800603c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69da      	ldr	r2, [r3, #28]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	69da      	ldr	r2, [r3, #28]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69d9      	ldr	r1, [r3, #28]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	021a      	lsls	r2, r3, #8
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	61da      	str	r2, [r3, #28]
      break;
 800595e:	e041      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fbd2 	bl	8006110 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f042 0208 	orr.w	r2, r2, #8
 800597a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0204 	bic.w	r2, r2, #4
 800598a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	691a      	ldr	r2, [r3, #16]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800599e:	e021      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 fc16 	bl	80061d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	021a      	lsls	r2, r3, #8
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059e0:	e000      	b.n	80059e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80059e2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop

08005a00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIM_ConfigClockSource+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e0a8      	b.n	8005b6a <HAL_TIM_ConfigClockSource+0x16a>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a42:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b40      	cmp	r3, #64	; 0x40
 8005a52:	d067      	beq.n	8005b24 <HAL_TIM_ConfigClockSource+0x124>
 8005a54:	2b40      	cmp	r3, #64	; 0x40
 8005a56:	d80b      	bhi.n	8005a70 <HAL_TIM_ConfigClockSource+0x70>
 8005a58:	2b10      	cmp	r3, #16
 8005a5a:	d073      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0x144>
 8005a5c:	2b10      	cmp	r3, #16
 8005a5e:	d802      	bhi.n	8005a66 <HAL_TIM_ConfigClockSource+0x66>
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d06f      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005a64:	e078      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d06c      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0x144>
 8005a6a:	2b30      	cmp	r3, #48	; 0x30
 8005a6c:	d06a      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8005a6e:	e073      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005a70:	2b70      	cmp	r3, #112	; 0x70
 8005a72:	d00d      	beq.n	8005a90 <HAL_TIM_ConfigClockSource+0x90>
 8005a74:	2b70      	cmp	r3, #112	; 0x70
 8005a76:	d804      	bhi.n	8005a82 <HAL_TIM_ConfigClockSource+0x82>
 8005a78:	2b50      	cmp	r3, #80	; 0x50
 8005a7a:	d033      	beq.n	8005ae4 <HAL_TIM_ConfigClockSource+0xe4>
 8005a7c:	2b60      	cmp	r3, #96	; 0x60
 8005a7e:	d041      	beq.n	8005b04 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8005a80:	e06a      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a86:	d066      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x156>
 8005a88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a8c:	d017      	beq.n	8005abe <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8005a8e:	e063      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6818      	ldr	r0, [r3, #0]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	6899      	ldr	r1, [r3, #8]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	f000 fc7a 	bl	8006398 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ab2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	609a      	str	r2, [r3, #8]
      break;
 8005abc:	e04c      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6818      	ldr	r0, [r3, #0]
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	6899      	ldr	r1, [r3, #8]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	f000 fc63 	bl	8006398 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ae0:	609a      	str	r2, [r3, #8]
      break;
 8005ae2:	e039      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6818      	ldr	r0, [r3, #0]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	6859      	ldr	r1, [r3, #4]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	461a      	mov	r2, r3
 8005af2:	f000 fbd7 	bl	80062a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2150      	movs	r1, #80	; 0x50
 8005afc:	4618      	mov	r0, r3
 8005afe:	f000 fc30 	bl	8006362 <TIM_ITRx_SetConfig>
      break;
 8005b02:	e029      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6818      	ldr	r0, [r3, #0]
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6859      	ldr	r1, [r3, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	461a      	mov	r2, r3
 8005b12:	f000 fbf6 	bl	8006302 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2160      	movs	r1, #96	; 0x60
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 fc20 	bl	8006362 <TIM_ITRx_SetConfig>
      break;
 8005b22:	e019      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	6859      	ldr	r1, [r3, #4]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	461a      	mov	r2, r3
 8005b32:	f000 fbb7 	bl	80062a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2140      	movs	r1, #64	; 0x40
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fc10 	bl	8006362 <TIM_ITRx_SetConfig>
      break;
 8005b42:	e009      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	f000 fc07 	bl	8006362 <TIM_ITRx_SetConfig>
      break;
 8005b54:	e000      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005b56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b083      	sub	sp, #12
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a40      	ldr	r2, [pc, #256]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d013      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005be2:	d00f      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a3d      	ldr	r2, [pc, #244]	; (8005cdc <TIM_Base_SetConfig+0x118>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00b      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a3c      	ldr	r2, [pc, #240]	; (8005ce0 <TIM_Base_SetConfig+0x11c>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d007      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a3b      	ldr	r2, [pc, #236]	; (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a3a      	ldr	r2, [pc, #232]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d108      	bne.n	8005c16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a2f      	ldr	r2, [pc, #188]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d01f      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c24:	d01b      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a2c      	ldr	r2, [pc, #176]	; (8005cdc <TIM_Base_SetConfig+0x118>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d017      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a2b      	ldr	r2, [pc, #172]	; (8005ce0 <TIM_Base_SetConfig+0x11c>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d013      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d00f      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a29      	ldr	r2, [pc, #164]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d00b      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a28      	ldr	r2, [pc, #160]	; (8005cec <TIM_Base_SetConfig+0x128>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d007      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a27      	ldr	r2, [pc, #156]	; (8005cf0 <TIM_Base_SetConfig+0x12c>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d003      	beq.n	8005c5e <TIM_Base_SetConfig+0x9a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a26      	ldr	r2, [pc, #152]	; (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d108      	bne.n	8005c70 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689a      	ldr	r2, [r3, #8]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a10      	ldr	r2, [pc, #64]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d00f      	beq.n	8005cbc <TIM_Base_SetConfig+0xf8>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a12      	ldr	r2, [pc, #72]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d00b      	beq.n	8005cbc <TIM_Base_SetConfig+0xf8>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a11      	ldr	r2, [pc, #68]	; (8005cec <TIM_Base_SetConfig+0x128>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d007      	beq.n	8005cbc <TIM_Base_SetConfig+0xf8>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a10      	ldr	r2, [pc, #64]	; (8005cf0 <TIM_Base_SetConfig+0x12c>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d003      	beq.n	8005cbc <TIM_Base_SetConfig+0xf8>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a0f      	ldr	r2, [pc, #60]	; (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d103      	bne.n	8005cc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	615a      	str	r2, [r3, #20]
}
 8005cca:	bf00      	nop
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40012c00 	.word	0x40012c00
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40000800 	.word	0x40000800
 8005ce4:	40000c00 	.word	0x40000c00
 8005ce8:	40013400 	.word	0x40013400
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	40014400 	.word	0x40014400
 8005cf4:	40014800 	.word	0x40014800

08005cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
 8005d06:	f023 0201 	bic.w	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0303 	bic.w	r3, r3, #3
 8005d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f023 0302 	bic.w	r3, r3, #2
 8005d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a2c      	ldr	r2, [pc, #176]	; (8005e04 <TIM_OC1_SetConfig+0x10c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d00f      	beq.n	8005d78 <TIM_OC1_SetConfig+0x80>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a2b      	ldr	r2, [pc, #172]	; (8005e08 <TIM_OC1_SetConfig+0x110>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00b      	beq.n	8005d78 <TIM_OC1_SetConfig+0x80>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a2a      	ldr	r2, [pc, #168]	; (8005e0c <TIM_OC1_SetConfig+0x114>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d007      	beq.n	8005d78 <TIM_OC1_SetConfig+0x80>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a29      	ldr	r2, [pc, #164]	; (8005e10 <TIM_OC1_SetConfig+0x118>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d003      	beq.n	8005d78 <TIM_OC1_SetConfig+0x80>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a28      	ldr	r2, [pc, #160]	; (8005e14 <TIM_OC1_SetConfig+0x11c>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d10c      	bne.n	8005d92 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f023 0308 	bic.w	r3, r3, #8
 8005d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f023 0304 	bic.w	r3, r3, #4
 8005d90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a1b      	ldr	r2, [pc, #108]	; (8005e04 <TIM_OC1_SetConfig+0x10c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d00f      	beq.n	8005dba <TIM_OC1_SetConfig+0xc2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a1a      	ldr	r2, [pc, #104]	; (8005e08 <TIM_OC1_SetConfig+0x110>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00b      	beq.n	8005dba <TIM_OC1_SetConfig+0xc2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a19      	ldr	r2, [pc, #100]	; (8005e0c <TIM_OC1_SetConfig+0x114>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d007      	beq.n	8005dba <TIM_OC1_SetConfig+0xc2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a18      	ldr	r2, [pc, #96]	; (8005e10 <TIM_OC1_SetConfig+0x118>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d003      	beq.n	8005dba <TIM_OC1_SetConfig+0xc2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a17      	ldr	r2, [pc, #92]	; (8005e14 <TIM_OC1_SetConfig+0x11c>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d111      	bne.n	8005dde <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005dc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	bf00      	nop
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	40012c00 	.word	0x40012c00
 8005e08:	40013400 	.word	0x40013400
 8005e0c:	40014000 	.word	0x40014000
 8005e10:	40014400 	.word	0x40014400
 8005e14:	40014800 	.word	0x40014800

08005e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	f023 0210 	bic.w	r2, r3, #16
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f023 0320 	bic.w	r3, r3, #32
 8005e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a28      	ldr	r2, [pc, #160]	; (8005f18 <TIM_OC2_SetConfig+0x100>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d003      	beq.n	8005e84 <TIM_OC2_SetConfig+0x6c>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a27      	ldr	r2, [pc, #156]	; (8005f1c <TIM_OC2_SetConfig+0x104>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d10d      	bne.n	8005ea0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a1d      	ldr	r2, [pc, #116]	; (8005f18 <TIM_OC2_SetConfig+0x100>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d00f      	beq.n	8005ec8 <TIM_OC2_SetConfig+0xb0>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a1c      	ldr	r2, [pc, #112]	; (8005f1c <TIM_OC2_SetConfig+0x104>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d00b      	beq.n	8005ec8 <TIM_OC2_SetConfig+0xb0>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a1b      	ldr	r2, [pc, #108]	; (8005f20 <TIM_OC2_SetConfig+0x108>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d007      	beq.n	8005ec8 <TIM_OC2_SetConfig+0xb0>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a1a      	ldr	r2, [pc, #104]	; (8005f24 <TIM_OC2_SetConfig+0x10c>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d003      	beq.n	8005ec8 <TIM_OC2_SetConfig+0xb0>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a19      	ldr	r2, [pc, #100]	; (8005f28 <TIM_OC2_SetConfig+0x110>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d113      	bne.n	8005ef0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ece:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ed6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	621a      	str	r2, [r3, #32]
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	40012c00 	.word	0x40012c00
 8005f1c:	40013400 	.word	0x40013400
 8005f20:	40014000 	.word	0x40014000
 8005f24:	40014400 	.word	0x40014400
 8005f28:	40014800 	.word	0x40014800

08005f2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b087      	sub	sp, #28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a1b      	ldr	r3, [r3, #32]
 8005f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0303 	bic.w	r3, r3, #3
 8005f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	021b      	lsls	r3, r3, #8
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a27      	ldr	r2, [pc, #156]	; (8006028 <TIM_OC3_SetConfig+0xfc>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d003      	beq.n	8005f96 <TIM_OC3_SetConfig+0x6a>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a26      	ldr	r2, [pc, #152]	; (800602c <TIM_OC3_SetConfig+0x100>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d10d      	bne.n	8005fb2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	021b      	lsls	r3, r3, #8
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a1c      	ldr	r2, [pc, #112]	; (8006028 <TIM_OC3_SetConfig+0xfc>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d00f      	beq.n	8005fda <TIM_OC3_SetConfig+0xae>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a1b      	ldr	r2, [pc, #108]	; (800602c <TIM_OC3_SetConfig+0x100>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d00b      	beq.n	8005fda <TIM_OC3_SetConfig+0xae>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a1a      	ldr	r2, [pc, #104]	; (8006030 <TIM_OC3_SetConfig+0x104>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d007      	beq.n	8005fda <TIM_OC3_SetConfig+0xae>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a19      	ldr	r2, [pc, #100]	; (8006034 <TIM_OC3_SetConfig+0x108>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d003      	beq.n	8005fda <TIM_OC3_SetConfig+0xae>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a18      	ldr	r2, [pc, #96]	; (8006038 <TIM_OC3_SetConfig+0x10c>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d113      	bne.n	8006002 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fe0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685a      	ldr	r2, [r3, #4]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	40012c00 	.word	0x40012c00
 800602c:	40013400 	.word	0x40013400
 8006030:	40014000 	.word	0x40014000
 8006034:	40014400 	.word	0x40014400
 8006038:	40014800 	.word	0x40014800

0800603c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800606a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800606e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800608a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	031b      	lsls	r3, r3, #12
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a18      	ldr	r2, [pc, #96]	; (80060fc <TIM_OC4_SetConfig+0xc0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00f      	beq.n	80060c0 <TIM_OC4_SetConfig+0x84>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a17      	ldr	r2, [pc, #92]	; (8006100 <TIM_OC4_SetConfig+0xc4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00b      	beq.n	80060c0 <TIM_OC4_SetConfig+0x84>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a16      	ldr	r2, [pc, #88]	; (8006104 <TIM_OC4_SetConfig+0xc8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d007      	beq.n	80060c0 <TIM_OC4_SetConfig+0x84>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a15      	ldr	r2, [pc, #84]	; (8006108 <TIM_OC4_SetConfig+0xcc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d003      	beq.n	80060c0 <TIM_OC4_SetConfig+0x84>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a14      	ldr	r2, [pc, #80]	; (800610c <TIM_OC4_SetConfig+0xd0>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d109      	bne.n	80060d4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	019b      	lsls	r3, r3, #6
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40012c00 	.word	0x40012c00
 8006100:	40013400 	.word	0x40013400
 8006104:	40014000 	.word	0x40014000
 8006108:	40014400 	.word	0x40014400
 800610c:	40014800 	.word	0x40014800

08006110 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006110:	b480      	push	{r7}
 8006112:	b087      	sub	sp, #28
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800613e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006154:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	041b      	lsls	r3, r3, #16
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a17      	ldr	r2, [pc, #92]	; (80061c4 <TIM_OC5_SetConfig+0xb4>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00f      	beq.n	800618a <TIM_OC5_SetConfig+0x7a>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a16      	ldr	r2, [pc, #88]	; (80061c8 <TIM_OC5_SetConfig+0xb8>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d00b      	beq.n	800618a <TIM_OC5_SetConfig+0x7a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a15      	ldr	r2, [pc, #84]	; (80061cc <TIM_OC5_SetConfig+0xbc>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d007      	beq.n	800618a <TIM_OC5_SetConfig+0x7a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a14      	ldr	r2, [pc, #80]	; (80061d0 <TIM_OC5_SetConfig+0xc0>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d003      	beq.n	800618a <TIM_OC5_SetConfig+0x7a>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a13      	ldr	r2, [pc, #76]	; (80061d4 <TIM_OC5_SetConfig+0xc4>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d109      	bne.n	800619e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006190:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	685a      	ldr	r2, [r3, #4]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	621a      	str	r2, [r3, #32]
}
 80061b8:	bf00      	nop
 80061ba:	371c      	adds	r7, #28
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	40012c00 	.word	0x40012c00
 80061c8:	40013400 	.word	0x40013400
 80061cc:	40014000 	.word	0x40014000
 80061d0:	40014400 	.word	0x40014400
 80061d4:	40014800 	.word	0x40014800

080061d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800620a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	021b      	lsls	r3, r3, #8
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800621e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	051b      	lsls	r3, r3, #20
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a18      	ldr	r2, [pc, #96]	; (8006290 <TIM_OC6_SetConfig+0xb8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d00f      	beq.n	8006254 <TIM_OC6_SetConfig+0x7c>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a17      	ldr	r2, [pc, #92]	; (8006294 <TIM_OC6_SetConfig+0xbc>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d00b      	beq.n	8006254 <TIM_OC6_SetConfig+0x7c>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a16      	ldr	r2, [pc, #88]	; (8006298 <TIM_OC6_SetConfig+0xc0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d007      	beq.n	8006254 <TIM_OC6_SetConfig+0x7c>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	4a15      	ldr	r2, [pc, #84]	; (800629c <TIM_OC6_SetConfig+0xc4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d003      	beq.n	8006254 <TIM_OC6_SetConfig+0x7c>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a14      	ldr	r2, [pc, #80]	; (80062a0 <TIM_OC6_SetConfig+0xc8>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d109      	bne.n	8006268 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800625a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	695b      	ldr	r3, [r3, #20]
 8006260:	029b      	lsls	r3, r3, #10
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	4313      	orrs	r3, r2
 8006266:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	621a      	str	r2, [r3, #32]
}
 8006282:	bf00      	nop
 8006284:	371c      	adds	r7, #28
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40013400 	.word	0x40013400
 8006298:	40014000 	.word	0x40014000
 800629c:	40014400 	.word	0x40014400
 80062a0:	40014800 	.word	0x40014800

080062a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	f023 0201 	bic.w	r2, r3, #1
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	699b      	ldr	r3, [r3, #24]
 80062c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f023 030a 	bic.w	r3, r3, #10
 80062e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	621a      	str	r2, [r3, #32]
}
 80062f6:	bf00      	nop
 80062f8:	371c      	adds	r7, #28
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr

08006302 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006302:	b480      	push	{r7}
 8006304:	b087      	sub	sp, #28
 8006306:	af00      	add	r7, sp, #0
 8006308:	60f8      	str	r0, [r7, #12]
 800630a:	60b9      	str	r1, [r7, #8]
 800630c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	f023 0210 	bic.w	r2, r3, #16
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800632c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	031b      	lsls	r3, r3, #12
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	4313      	orrs	r3, r2
 8006336:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800633e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	4313      	orrs	r3, r2
 8006348:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	621a      	str	r2, [r3, #32]
}
 8006356:	bf00      	nop
 8006358:	371c      	adds	r7, #28
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006362:	b480      	push	{r7}
 8006364:	b085      	sub	sp, #20
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006378:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	f043 0307 	orr.w	r3, r3, #7
 8006384:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	609a      	str	r2, [r3, #8]
}
 800638c:	bf00      	nop
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	021a      	lsls	r2, r3, #8
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4313      	orrs	r3, r2
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	609a      	str	r2, [r3, #8]
}
 80063cc:	bf00      	nop
 80063ce:	371c      	adds	r7, #28
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f003 031f 	and.w	r3, r3, #31
 80063ea:	2201      	movs	r2, #1
 80063ec:	fa02 f303 	lsl.w	r3, r2, r3
 80063f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a1a      	ldr	r2, [r3, #32]
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	43db      	mvns	r3, r3
 80063fa:	401a      	ands	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a1a      	ldr	r2, [r3, #32]
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	f003 031f 	and.w	r3, r3, #31
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	fa01 f303 	lsl.w	r3, r1, r3
 8006410:	431a      	orrs	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	621a      	str	r2, [r3, #32]
}
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
	...

08006424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006434:	2b01      	cmp	r3, #1
 8006436:	d101      	bne.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006438:	2302      	movs	r3, #2
 800643a:	e045      	b.n	80064c8 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1c      	ldr	r2, [pc, #112]	; (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d004      	beq.n	8006470 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a1b      	ldr	r2, [pc, #108]	; (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d108      	bne.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006476:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006488:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800649a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68ba      	ldr	r2, [r7, #8]
 80064b4:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3714      	adds	r7, #20
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr
 80064d4:	40012c00 	.word	0x40012c00
 80064d8:	40013400 	.word	0x40013400

080064dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e065      	b.n	80065c4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	4313      	orrs	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	4313      	orrs	r3, r2
 800651a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4313      	orrs	r3, r2
 8006536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	4313      	orrs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	041b      	lsls	r3, r3, #16
 800656e:	4313      	orrs	r3, r2
 8006570:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a16      	ldr	r2, [pc, #88]	; (80065d0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d004      	beq.n	8006586 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a14      	ldr	r2, [pc, #80]	; (80065d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d115      	bne.n	80065b2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006590:	051b      	lsls	r3, r3, #20
 8006592:	4313      	orrs	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	69db      	ldr	r3, [r3, #28]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	40012c00 	.word	0x40012c00
 80065d4:	40013400 	.word	0x40013400

080065d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e040      	b.n	80066a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800662a:	2b00      	cmp	r3, #0
 800662c:	d106      	bne.n	800663c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fc fcae 	bl	8002f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2224      	movs	r2, #36	; 0x24
 8006640:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0201 	bic.w	r2, r2, #1
 8006650:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fa8e 	bl	8006b74 <UART_SetConfig>
 8006658:	4603      	mov	r3, r0
 800665a:	2b01      	cmp	r3, #1
 800665c:	d101      	bne.n	8006662 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e022      	b.n	80066a8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006666:	2b00      	cmp	r3, #0
 8006668:	d002      	beq.n	8006670 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fdca 	bl	8007204 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800667e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689a      	ldr	r2, [r3, #8]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800668e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0201 	orr.w	r2, r2, #1
 800669e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 fe51 	bl	8007348 <UART_CheckIdleState>
 80066a6:	4603      	mov	r3, r0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3708      	adds	r7, #8
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	4613      	mov	r3, r2
 80066bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066c2:	2b20      	cmp	r3, #32
 80066c4:	f040 808a 	bne.w	80067dc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <HAL_UART_Receive_IT+0x24>
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e082      	b.n	80067de <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d101      	bne.n	80066e6 <HAL_UART_Receive_IT+0x36>
 80066e2:	2302      	movs	r3, #2
 80066e4:	e07b      	b.n	80067de <HAL_UART_Receive_IT+0x12e>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	88fa      	ldrh	r2, [r7, #6]
 80066f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	88fa      	ldrh	r2, [r7, #6]
 8006700:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006712:	d10e      	bne.n	8006732 <HAL_UART_Receive_IT+0x82>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d105      	bne.n	8006728 <HAL_UART_Receive_IT+0x78>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006722:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006726:	e02d      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	22ff      	movs	r2, #255	; 0xff
 800672c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006730:	e028      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10d      	bne.n	8006756 <HAL_UART_Receive_IT+0xa6>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d104      	bne.n	800674c <HAL_UART_Receive_IT+0x9c>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	22ff      	movs	r2, #255	; 0xff
 8006746:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800674a:	e01b      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	227f      	movs	r2, #127	; 0x7f
 8006750:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006754:	e016      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800675e:	d10d      	bne.n	800677c <HAL_UART_Receive_IT+0xcc>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d104      	bne.n	8006772 <HAL_UART_Receive_IT+0xc2>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	227f      	movs	r2, #127	; 0x7f
 800676c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006770:	e008      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	223f      	movs	r2, #63	; 0x3f
 8006776:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800677a:	e003      	b.n	8006784 <HAL_UART_Receive_IT+0xd4>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2222      	movs	r2, #34	; 0x22
 800678e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0201 	orr.w	r2, r2, #1
 800679e:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067a8:	d107      	bne.n	80067ba <HAL_UART_Receive_IT+0x10a>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d103      	bne.n	80067ba <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	4a0d      	ldr	r2, [pc, #52]	; (80067ec <HAL_UART_Receive_IT+0x13c>)
 80067b6:	661a      	str	r2, [r3, #96]	; 0x60
 80067b8:	e002      	b.n	80067c0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	4a0c      	ldr	r2, [pc, #48]	; (80067f0 <HAL_UART_Receive_IT+0x140>)
 80067be:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80067d6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80067dc:	2302      	movs	r3, #2
  }
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	080076bd 	.word	0x080076bd
 80067f0:	08007613 	.word	0x08007613

080067f4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	4613      	mov	r3, r2
 8006800:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006806:	2b20      	cmp	r3, #32
 8006808:	d164      	bne.n	80068d4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d002      	beq.n	8006816 <HAL_UART_Transmit_DMA+0x22>
 8006810:	88fb      	ldrh	r3, [r7, #6]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e05d      	b.n	80068d6 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006820:	2b01      	cmp	r3, #1
 8006822:	d101      	bne.n	8006828 <HAL_UART_Transmit_DMA+0x34>
 8006824:	2302      	movs	r3, #2
 8006826:	e056      	b.n	80068d6 <HAL_UART_Transmit_DMA+0xe2>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	88fa      	ldrh	r2, [r7, #6]
 800683a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	88fa      	ldrh	r2, [r7, #6]
 8006842:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2221      	movs	r2, #33	; 0x21
 8006850:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006856:	2b00      	cmp	r3, #0
 8006858:	d02a      	beq.n	80068b0 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800685e:	4a20      	ldr	r2, [pc, #128]	; (80068e0 <HAL_UART_Transmit_DMA+0xec>)
 8006860:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006866:	4a1f      	ldr	r2, [pc, #124]	; (80068e4 <HAL_UART_Transmit_DMA+0xf0>)
 8006868:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800686e:	4a1e      	ldr	r2, [pc, #120]	; (80068e8 <HAL_UART_Transmit_DMA+0xf4>)
 8006870:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006876:	2200      	movs	r2, #0
 8006878:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006882:	4619      	mov	r1, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	3328      	adds	r3, #40	; 0x28
 800688a:	461a      	mov	r2, r3
 800688c:	88fb      	ldrh	r3, [r7, #6]
 800688e:	f7fc ff0b 	bl	80036a8 <HAL_DMA_Start_IT>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00b      	beq.n	80068b0 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2210      	movs	r2, #16
 800689c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2220      	movs	r2, #32
 80068aa:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e012      	b.n	80068d6 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2240      	movs	r2, #64	; 0x40
 80068b6:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689a      	ldr	r2, [r3, #8]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80068ce:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80068d0:	2300      	movs	r3, #0
 80068d2:	e000      	b.n	80068d6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80068d4:	2302      	movs	r3, #2
  }
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	080074cd 	.word	0x080074cd
 80068e4:	08007521 	.word	0x08007521
 80068e8:	0800753d 	.word	0x0800753d

080068ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f003 030f 	and.w	r3, r3, #15
 8006912:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d113      	bne.n	8006942 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	f003 0320 	and.w	r3, r3, #32
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00e      	beq.n	8006942 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d009      	beq.n	8006942 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 80ff 	beq.w	8006b36 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	4798      	blx	r3
      }
      return;
 8006940:	e0f9      	b.n	8006b36 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 80c1 	beq.w	8006acc <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d105      	bne.n	8006960 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800695a:	2b00      	cmp	r3, #0
 800695c:	f000 80b6 	beq.w	8006acc <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00e      	beq.n	8006988 <HAL_UART_IRQHandler+0x9c>
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006970:	2b00      	cmp	r3, #0
 8006972:	d009      	beq.n	8006988 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2201      	movs	r2, #1
 800697a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006980:	f043 0201 	orr.w	r2, r3, #1
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00e      	beq.n	80069b0 <HAL_UART_IRQHandler+0xc4>
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b00      	cmp	r3, #0
 800699a:	d009      	beq.n	80069b0 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2202      	movs	r2, #2
 80069a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069a8:	f043 0204 	orr.w	r2, r3, #4
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	f003 0304 	and.w	r3, r3, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00e      	beq.n	80069d8 <HAL_UART_IRQHandler+0xec>
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d009      	beq.n	80069d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2204      	movs	r2, #4
 80069ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069d0:	f043 0202 	orr.w	r2, r3, #2
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f003 0308 	and.w	r3, r3, #8
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d013      	beq.n	8006a0a <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f003 0320 	and.w	r3, r3, #32
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d104      	bne.n	80069f6 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d009      	beq.n	8006a0a <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2208      	movs	r2, #8
 80069fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a02:	f043 0208 	orr.w	r2, r3, #8
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f000 8093 	beq.w	8006b3a <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	f003 0320 	and.w	r3, r3, #32
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00c      	beq.n	8006a38 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	f003 0320 	and.w	r3, r3, #32
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d007      	beq.n	8006a38 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d003      	beq.n	8006a38 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a3c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a48:	2b40      	cmp	r3, #64	; 0x40
 8006a4a:	d004      	beq.n	8006a56 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d031      	beq.n	8006aba <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fd18 	bl	800748c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a66:	2b40      	cmp	r3, #64	; 0x40
 8006a68:	d123      	bne.n	8006ab2 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a78:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d013      	beq.n	8006aaa <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a86:	4a30      	ldr	r2, [pc, #192]	; (8006b48 <HAL_UART_IRQHandler+0x25c>)
 8006a88:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7fc fe6a 	bl	8003768 <HAL_DMA_Abort_IT>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d016      	beq.n	8006ac8 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aa8:	e00e      	b.n	8006ac8 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 f858 	bl	8006b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab0:	e00a      	b.n	8006ac8 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f854 	bl	8006b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab8:	e006      	b.n	8006ac8 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f850 	bl	8006b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006ac6:	e038      	b.n	8006b3a <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ac8:	bf00      	nop
    return;
 8006aca:	e036      	b.n	8006b3a <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00d      	beq.n	8006af2 <HAL_UART_IRQHandler+0x206>
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d008      	beq.n	8006af2 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006ae8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fe3b 	bl	8007766 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006af0:	e026      	b.n	8006b40 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00d      	beq.n	8006b18 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d008      	beq.n	8006b18 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d017      	beq.n	8006b3e <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	4798      	blx	r3
    }
    return;
 8006b16:	e012      	b.n	8006b3e <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00e      	beq.n	8006b40 <HAL_UART_IRQHandler+0x254>
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d009      	beq.n	8006b40 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fd57 	bl	80075e0 <UART_EndTransmit_IT>
    return;
 8006b32:	bf00      	nop
 8006b34:	e004      	b.n	8006b40 <HAL_UART_IRQHandler+0x254>
      return;
 8006b36:	bf00      	nop
 8006b38:	e002      	b.n	8006b40 <HAL_UART_IRQHandler+0x254>
    return;
 8006b3a:	bf00      	nop
 8006b3c:	e000      	b.n	8006b40 <HAL_UART_IRQHandler+0x254>
    return;
 8006b3e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006b40:	3720      	adds	r7, #32
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	080075b5 	.word	0x080075b5

08006b4c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b68:	bf00      	nop
 8006b6a:	370c      	adds	r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b74:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006b78:	b088      	sub	sp, #32
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006b86:	2300      	movs	r3, #0
 8006b88:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	689a      	ldr	r2, [r3, #8]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	431a      	orrs	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	695b      	ldr	r3, [r3, #20]
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	4bac      	ldr	r3, [pc, #688]	; (8006e5c <UART_SetConfig+0x2e8>)
 8006baa:	4013      	ands	r3, r2
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6812      	ldr	r2, [r2, #0]
 8006bb0:	69f9      	ldr	r1, [r7, #28]
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68da      	ldr	r2, [r3, #12]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4aa2      	ldr	r2, [pc, #648]	; (8006e60 <UART_SetConfig+0x2ec>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d004      	beq.n	8006be6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	69fa      	ldr	r2, [r7, #28]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	69fa      	ldr	r2, [r7, #28]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a99      	ldr	r2, [pc, #612]	; (8006e64 <UART_SetConfig+0x2f0>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d121      	bne.n	8006c48 <UART_SetConfig+0xd4>
 8006c04:	4b98      	ldr	r3, [pc, #608]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0a:	f003 0303 	and.w	r3, r3, #3
 8006c0e:	2b03      	cmp	r3, #3
 8006c10:	d816      	bhi.n	8006c40 <UART_SetConfig+0xcc>
 8006c12:	a201      	add	r2, pc, #4	; (adr r2, 8006c18 <UART_SetConfig+0xa4>)
 8006c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c18:	08006c29 	.word	0x08006c29
 8006c1c:	08006c35 	.word	0x08006c35
 8006c20:	08006c2f 	.word	0x08006c2f
 8006c24:	08006c3b 	.word	0x08006c3b
 8006c28:	2301      	movs	r3, #1
 8006c2a:	76fb      	strb	r3, [r7, #27]
 8006c2c:	e0e8      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	76fb      	strb	r3, [r7, #27]
 8006c32:	e0e5      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006c34:	2304      	movs	r3, #4
 8006c36:	76fb      	strb	r3, [r7, #27]
 8006c38:	e0e2      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006c3a:	2308      	movs	r3, #8
 8006c3c:	76fb      	strb	r3, [r7, #27]
 8006c3e:	e0df      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006c40:	2310      	movs	r3, #16
 8006c42:	76fb      	strb	r3, [r7, #27]
 8006c44:	bf00      	nop
 8006c46:	e0db      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a87      	ldr	r2, [pc, #540]	; (8006e6c <UART_SetConfig+0x2f8>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d134      	bne.n	8006cbc <UART_SetConfig+0x148>
 8006c52:	4b85      	ldr	r3, [pc, #532]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c58:	f003 030c 	and.w	r3, r3, #12
 8006c5c:	2b0c      	cmp	r3, #12
 8006c5e:	d829      	bhi.n	8006cb4 <UART_SetConfig+0x140>
 8006c60:	a201      	add	r2, pc, #4	; (adr r2, 8006c68 <UART_SetConfig+0xf4>)
 8006c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c66:	bf00      	nop
 8006c68:	08006c9d 	.word	0x08006c9d
 8006c6c:	08006cb5 	.word	0x08006cb5
 8006c70:	08006cb5 	.word	0x08006cb5
 8006c74:	08006cb5 	.word	0x08006cb5
 8006c78:	08006ca9 	.word	0x08006ca9
 8006c7c:	08006cb5 	.word	0x08006cb5
 8006c80:	08006cb5 	.word	0x08006cb5
 8006c84:	08006cb5 	.word	0x08006cb5
 8006c88:	08006ca3 	.word	0x08006ca3
 8006c8c:	08006cb5 	.word	0x08006cb5
 8006c90:	08006cb5 	.word	0x08006cb5
 8006c94:	08006cb5 	.word	0x08006cb5
 8006c98:	08006caf 	.word	0x08006caf
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	76fb      	strb	r3, [r7, #27]
 8006ca0:	e0ae      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	76fb      	strb	r3, [r7, #27]
 8006ca6:	e0ab      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006ca8:	2304      	movs	r3, #4
 8006caa:	76fb      	strb	r3, [r7, #27]
 8006cac:	e0a8      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cae:	2308      	movs	r3, #8
 8006cb0:	76fb      	strb	r3, [r7, #27]
 8006cb2:	e0a5      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cb4:	2310      	movs	r3, #16
 8006cb6:	76fb      	strb	r3, [r7, #27]
 8006cb8:	bf00      	nop
 8006cba:	e0a1      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a6b      	ldr	r2, [pc, #428]	; (8006e70 <UART_SetConfig+0x2fc>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d120      	bne.n	8006d08 <UART_SetConfig+0x194>
 8006cc6:	4b68      	ldr	r3, [pc, #416]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ccc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006cd0:	2b10      	cmp	r3, #16
 8006cd2:	d00f      	beq.n	8006cf4 <UART_SetConfig+0x180>
 8006cd4:	2b10      	cmp	r3, #16
 8006cd6:	d802      	bhi.n	8006cde <UART_SetConfig+0x16a>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d005      	beq.n	8006ce8 <UART_SetConfig+0x174>
 8006cdc:	e010      	b.n	8006d00 <UART_SetConfig+0x18c>
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d005      	beq.n	8006cee <UART_SetConfig+0x17a>
 8006ce2:	2b30      	cmp	r3, #48	; 0x30
 8006ce4:	d009      	beq.n	8006cfa <UART_SetConfig+0x186>
 8006ce6:	e00b      	b.n	8006d00 <UART_SetConfig+0x18c>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	76fb      	strb	r3, [r7, #27]
 8006cec:	e088      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	76fb      	strb	r3, [r7, #27]
 8006cf2:	e085      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cf4:	2304      	movs	r3, #4
 8006cf6:	76fb      	strb	r3, [r7, #27]
 8006cf8:	e082      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006cfa:	2308      	movs	r3, #8
 8006cfc:	76fb      	strb	r3, [r7, #27]
 8006cfe:	e07f      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d00:	2310      	movs	r3, #16
 8006d02:	76fb      	strb	r3, [r7, #27]
 8006d04:	bf00      	nop
 8006d06:	e07b      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a59      	ldr	r2, [pc, #356]	; (8006e74 <UART_SetConfig+0x300>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d120      	bne.n	8006d54 <UART_SetConfig+0x1e0>
 8006d12:	4b55      	ldr	r3, [pc, #340]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d18:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d1c:	2b40      	cmp	r3, #64	; 0x40
 8006d1e:	d00f      	beq.n	8006d40 <UART_SetConfig+0x1cc>
 8006d20:	2b40      	cmp	r3, #64	; 0x40
 8006d22:	d802      	bhi.n	8006d2a <UART_SetConfig+0x1b6>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <UART_SetConfig+0x1c0>
 8006d28:	e010      	b.n	8006d4c <UART_SetConfig+0x1d8>
 8006d2a:	2b80      	cmp	r3, #128	; 0x80
 8006d2c:	d005      	beq.n	8006d3a <UART_SetConfig+0x1c6>
 8006d2e:	2bc0      	cmp	r3, #192	; 0xc0
 8006d30:	d009      	beq.n	8006d46 <UART_SetConfig+0x1d2>
 8006d32:	e00b      	b.n	8006d4c <UART_SetConfig+0x1d8>
 8006d34:	2300      	movs	r3, #0
 8006d36:	76fb      	strb	r3, [r7, #27]
 8006d38:	e062      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	76fb      	strb	r3, [r7, #27]
 8006d3e:	e05f      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d40:	2304      	movs	r3, #4
 8006d42:	76fb      	strb	r3, [r7, #27]
 8006d44:	e05c      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d46:	2308      	movs	r3, #8
 8006d48:	76fb      	strb	r3, [r7, #27]
 8006d4a:	e059      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d4c:	2310      	movs	r3, #16
 8006d4e:	76fb      	strb	r3, [r7, #27]
 8006d50:	bf00      	nop
 8006d52:	e055      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a47      	ldr	r2, [pc, #284]	; (8006e78 <UART_SetConfig+0x304>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d124      	bne.n	8006da8 <UART_SetConfig+0x234>
 8006d5e:	4b42      	ldr	r3, [pc, #264]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d6c:	d012      	beq.n	8006d94 <UART_SetConfig+0x220>
 8006d6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d72:	d802      	bhi.n	8006d7a <UART_SetConfig+0x206>
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d007      	beq.n	8006d88 <UART_SetConfig+0x214>
 8006d78:	e012      	b.n	8006da0 <UART_SetConfig+0x22c>
 8006d7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d7e:	d006      	beq.n	8006d8e <UART_SetConfig+0x21a>
 8006d80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d84:	d009      	beq.n	8006d9a <UART_SetConfig+0x226>
 8006d86:	e00b      	b.n	8006da0 <UART_SetConfig+0x22c>
 8006d88:	2300      	movs	r3, #0
 8006d8a:	76fb      	strb	r3, [r7, #27]
 8006d8c:	e038      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d8e:	2302      	movs	r3, #2
 8006d90:	76fb      	strb	r3, [r7, #27]
 8006d92:	e035      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d94:	2304      	movs	r3, #4
 8006d96:	76fb      	strb	r3, [r7, #27]
 8006d98:	e032      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006d9a:	2308      	movs	r3, #8
 8006d9c:	76fb      	strb	r3, [r7, #27]
 8006d9e:	e02f      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006da0:	2310      	movs	r3, #16
 8006da2:	76fb      	strb	r3, [r7, #27]
 8006da4:	bf00      	nop
 8006da6:	e02b      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a2c      	ldr	r2, [pc, #176]	; (8006e60 <UART_SetConfig+0x2ec>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d124      	bne.n	8006dfc <UART_SetConfig+0x288>
 8006db2:	4b2d      	ldr	r3, [pc, #180]	; (8006e68 <UART_SetConfig+0x2f4>)
 8006db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006db8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc0:	d012      	beq.n	8006de8 <UART_SetConfig+0x274>
 8006dc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc6:	d802      	bhi.n	8006dce <UART_SetConfig+0x25a>
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d007      	beq.n	8006ddc <UART_SetConfig+0x268>
 8006dcc:	e012      	b.n	8006df4 <UART_SetConfig+0x280>
 8006dce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dd2:	d006      	beq.n	8006de2 <UART_SetConfig+0x26e>
 8006dd4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006dd8:	d009      	beq.n	8006dee <UART_SetConfig+0x27a>
 8006dda:	e00b      	b.n	8006df4 <UART_SetConfig+0x280>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	76fb      	strb	r3, [r7, #27]
 8006de0:	e00e      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006de2:	2302      	movs	r3, #2
 8006de4:	76fb      	strb	r3, [r7, #27]
 8006de6:	e00b      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006de8:	2304      	movs	r3, #4
 8006dea:	76fb      	strb	r3, [r7, #27]
 8006dec:	e008      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006dee:	2308      	movs	r3, #8
 8006df0:	76fb      	strb	r3, [r7, #27]
 8006df2:	e005      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006df4:	2310      	movs	r3, #16
 8006df6:	76fb      	strb	r3, [r7, #27]
 8006df8:	bf00      	nop
 8006dfa:	e001      	b.n	8006e00 <UART_SetConfig+0x28c>
 8006dfc:	2310      	movs	r3, #16
 8006dfe:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a16      	ldr	r2, [pc, #88]	; (8006e60 <UART_SetConfig+0x2ec>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	f040 80fa 	bne.w	8007000 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e0c:	7efb      	ldrb	r3, [r7, #27]
 8006e0e:	2b08      	cmp	r3, #8
 8006e10:	d836      	bhi.n	8006e80 <UART_SetConfig+0x30c>
 8006e12:	a201      	add	r2, pc, #4	; (adr r2, 8006e18 <UART_SetConfig+0x2a4>)
 8006e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e18:	08006e3d 	.word	0x08006e3d
 8006e1c:	08006e81 	.word	0x08006e81
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e81 	.word	0x08006e81
 8006e28:	08006e4b 	.word	0x08006e4b
 8006e2c:	08006e81 	.word	0x08006e81
 8006e30:	08006e81 	.word	0x08006e81
 8006e34:	08006e81 	.word	0x08006e81
 8006e38:	08006e53 	.word	0x08006e53
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8006e3c:	f7fd fd1a 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8006e40:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006e42:	e020      	b.n	8006e86 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8006e44:	4b0d      	ldr	r3, [pc, #52]	; (8006e7c <UART_SetConfig+0x308>)
 8006e46:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006e48:	e01d      	b.n	8006e86 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8006e4a:	f7fd fc7d 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8006e4e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006e50:	e019      	b.n	8006e86 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8006e52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e56:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006e58:	e015      	b.n	8006e86 <UART_SetConfig+0x312>
 8006e5a:	bf00      	nop
 8006e5c:	efff69f3 	.word	0xefff69f3
 8006e60:	40008000 	.word	0x40008000
 8006e64:	40013800 	.word	0x40013800
 8006e68:	40021000 	.word	0x40021000
 8006e6c:	40004400 	.word	0x40004400
 8006e70:	40004800 	.word	0x40004800
 8006e74:	40004c00 	.word	0x40004c00
 8006e78:	40005000 	.word	0x40005000
 8006e7c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	74fb      	strb	r3, [r7, #19]
        break;
 8006e84:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 81ac 	beq.w	80071e6 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685a      	ldr	r2, [r3, #4]
 8006e92:	4613      	mov	r3, r2
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	4413      	add	r3, r2
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d305      	bcc.n	8006eaa <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d902      	bls.n	8006eb0 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	74fb      	strb	r3, [r7, #19]
 8006eae:	e19a      	b.n	80071e6 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8006eb0:	7efb      	ldrb	r3, [r7, #27]
 8006eb2:	2b08      	cmp	r3, #8
 8006eb4:	f200 8091 	bhi.w	8006fda <UART_SetConfig+0x466>
 8006eb8:	a201      	add	r2, pc, #4	; (adr r2, 8006ec0 <UART_SetConfig+0x34c>)
 8006eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebe:	bf00      	nop
 8006ec0:	08006ee5 	.word	0x08006ee5
 8006ec4:	08006fdb 	.word	0x08006fdb
 8006ec8:	08006f31 	.word	0x08006f31
 8006ecc:	08006fdb 	.word	0x08006fdb
 8006ed0:	08006f65 	.word	0x08006f65
 8006ed4:	08006fdb 	.word	0x08006fdb
 8006ed8:	08006fdb 	.word	0x08006fdb
 8006edc:	08006fdb 	.word	0x08006fdb
 8006ee0:	08006fb1 	.word	0x08006fb1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006ee4:	f7fd fcc6 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	4619      	mov	r1, r3
 8006eec:	f04f 0200 	mov.w	r2, #0
 8006ef0:	f04f 0300 	mov.w	r3, #0
 8006ef4:	f04f 0400 	mov.w	r4, #0
 8006ef8:	0214      	lsls	r4, r2, #8
 8006efa:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006efe:	020b      	lsls	r3, r1, #8
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6852      	ldr	r2, [r2, #4]
 8006f04:	0852      	lsrs	r2, r2, #1
 8006f06:	4611      	mov	r1, r2
 8006f08:	f04f 0200 	mov.w	r2, #0
 8006f0c:	eb13 0b01 	adds.w	fp, r3, r1
 8006f10:	eb44 0c02 	adc.w	ip, r4, r2
 8006f14:	4658      	mov	r0, fp
 8006f16:	4661      	mov	r1, ip
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f04f 0400 	mov.w	r4, #0
 8006f20:	461a      	mov	r2, r3
 8006f22:	4623      	mov	r3, r4
 8006f24:	f7f9 f950 	bl	80001c8 <__aeabi_uldivmod>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006f2e:	e057      	b.n	8006fe0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	085b      	lsrs	r3, r3, #1
 8006f36:	f04f 0400 	mov.w	r4, #0
 8006f3a:	49b1      	ldr	r1, [pc, #708]	; (8007200 <UART_SetConfig+0x68c>)
 8006f3c:	f04f 0200 	mov.w	r2, #0
 8006f40:	eb13 0b01 	adds.w	fp, r3, r1
 8006f44:	eb44 0c02 	adc.w	ip, r4, r2
 8006f48:	4658      	mov	r0, fp
 8006f4a:	4661      	mov	r1, ip
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	f04f 0400 	mov.w	r4, #0
 8006f54:	461a      	mov	r2, r3
 8006f56:	4623      	mov	r3, r4
 8006f58:	f7f9 f936 	bl	80001c8 <__aeabi_uldivmod>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	460c      	mov	r4, r1
 8006f60:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006f62:	e03d      	b.n	8006fe0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006f64:	f7fd fbf0 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	f04f 0200 	mov.w	r2, #0
 8006f70:	f04f 0300 	mov.w	r3, #0
 8006f74:	f04f 0400 	mov.w	r4, #0
 8006f78:	0214      	lsls	r4, r2, #8
 8006f7a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006f7e:	020b      	lsls	r3, r1, #8
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6852      	ldr	r2, [r2, #4]
 8006f84:	0852      	lsrs	r2, r2, #1
 8006f86:	4611      	mov	r1, r2
 8006f88:	f04f 0200 	mov.w	r2, #0
 8006f8c:	eb13 0b01 	adds.w	fp, r3, r1
 8006f90:	eb44 0c02 	adc.w	ip, r4, r2
 8006f94:	4658      	mov	r0, fp
 8006f96:	4661      	mov	r1, ip
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	f04f 0400 	mov.w	r4, #0
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	4623      	mov	r3, r4
 8006fa4:	f7f9 f910 	bl	80001c8 <__aeabi_uldivmod>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	460c      	mov	r4, r1
 8006fac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006fae:	e017      	b.n	8006fe0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	085b      	lsrs	r3, r3, #1
 8006fb6:	f04f 0400 	mov.w	r4, #0
 8006fba:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8006fbe:	f144 0100 	adc.w	r1, r4, #0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f04f 0400 	mov.w	r4, #0
 8006fca:	461a      	mov	r2, r3
 8006fcc:	4623      	mov	r3, r4
 8006fce:	f7f9 f8fb 	bl	80001c8 <__aeabi_uldivmod>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006fd8:	e002      	b.n	8006fe0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	74fb      	strb	r3, [r7, #19]
            break;
 8006fde:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fe6:	d308      	bcc.n	8006ffa <UART_SetConfig+0x486>
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fee:	d204      	bcs.n	8006ffa <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	60da      	str	r2, [r3, #12]
 8006ff8:	e0f5      	b.n	80071e6 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	74fb      	strb	r3, [r7, #19]
 8006ffe:	e0f2      	b.n	80071e6 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007008:	d17f      	bne.n	800710a <UART_SetConfig+0x596>
  {
    switch (clocksource)
 800700a:	7efb      	ldrb	r3, [r7, #27]
 800700c:	2b08      	cmp	r3, #8
 800700e:	d85c      	bhi.n	80070ca <UART_SetConfig+0x556>
 8007010:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <UART_SetConfig+0x4a4>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	0800703d 	.word	0x0800703d
 800701c:	0800705b 	.word	0x0800705b
 8007020:	08007079 	.word	0x08007079
 8007024:	080070cb 	.word	0x080070cb
 8007028:	08007095 	.word	0x08007095
 800702c:	080070cb 	.word	0x080070cb
 8007030:	080070cb 	.word	0x080070cb
 8007034:	080070cb 	.word	0x080070cb
 8007038:	080070b3 	.word	0x080070b3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800703c:	f7fd fc1a 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8007040:	4603      	mov	r3, r0
 8007042:	005a      	lsls	r2, r3, #1
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	441a      	add	r2, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	fbb2 f3f3 	udiv	r3, r2, r3
 8007054:	b29b      	uxth	r3, r3
 8007056:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007058:	e03a      	b.n	80070d0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800705a:	f7fd fc21 	bl	80048a0 <HAL_RCC_GetPCLK2Freq>
 800705e:	4603      	mov	r3, r0
 8007060:	005a      	lsls	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	085b      	lsrs	r3, r3, #1
 8007068:	441a      	add	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007072:	b29b      	uxth	r3, r3
 8007074:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007076:	e02b      	b.n	80070d0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	085b      	lsrs	r3, r3, #1
 800707e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8007082:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6852      	ldr	r2, [r2, #4]
 800708a:	fbb3 f3f2 	udiv	r3, r3, r2
 800708e:	b29b      	uxth	r3, r3
 8007090:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007092:	e01d      	b.n	80070d0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007094:	f7fd fb58 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8007098:	4603      	mov	r3, r0
 800709a:	005a      	lsls	r2, r3, #1
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	085b      	lsrs	r3, r3, #1
 80070a2:	441a      	add	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80070b0:	e00e      	b.n	80070d0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	085b      	lsrs	r3, r3, #1
 80070b8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80070c8:	e002      	b.n	80070d0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	74fb      	strb	r3, [r7, #19]
        break;
 80070ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	2b0f      	cmp	r3, #15
 80070d4:	d916      	bls.n	8007104 <UART_SetConfig+0x590>
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070dc:	d212      	bcs.n	8007104 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	f023 030f 	bic.w	r3, r3, #15
 80070e6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	085b      	lsrs	r3, r3, #1
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	f003 0307 	and.w	r3, r3, #7
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	897b      	ldrh	r3, [r7, #10]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	897a      	ldrh	r2, [r7, #10]
 8007100:	60da      	str	r2, [r3, #12]
 8007102:	e070      	b.n	80071e6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	74fb      	strb	r3, [r7, #19]
 8007108:	e06d      	b.n	80071e6 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 800710a:	7efb      	ldrb	r3, [r7, #27]
 800710c:	2b08      	cmp	r3, #8
 800710e:	d859      	bhi.n	80071c4 <UART_SetConfig+0x650>
 8007110:	a201      	add	r2, pc, #4	; (adr r2, 8007118 <UART_SetConfig+0x5a4>)
 8007112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007116:	bf00      	nop
 8007118:	0800713d 	.word	0x0800713d
 800711c:	08007159 	.word	0x08007159
 8007120:	08007175 	.word	0x08007175
 8007124:	080071c5 	.word	0x080071c5
 8007128:	08007191 	.word	0x08007191
 800712c:	080071c5 	.word	0x080071c5
 8007130:	080071c5 	.word	0x080071c5
 8007134:	080071c5 	.word	0x080071c5
 8007138:	080071ad 	.word	0x080071ad
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800713c:	f7fd fb9a 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8007140:	4602      	mov	r2, r0
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	085b      	lsrs	r3, r3, #1
 8007148:	441a      	add	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007152:	b29b      	uxth	r3, r3
 8007154:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007156:	e038      	b.n	80071ca <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007158:	f7fd fba2 	bl	80048a0 <HAL_RCC_GetPCLK2Freq>
 800715c:	4602      	mov	r2, r0
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	085b      	lsrs	r3, r3, #1
 8007164:	441a      	add	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	fbb2 f3f3 	udiv	r3, r2, r3
 800716e:	b29b      	uxth	r3, r3
 8007170:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007172:	e02a      	b.n	80071ca <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	085b      	lsrs	r3, r3, #1
 800717a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800717e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6852      	ldr	r2, [r2, #4]
 8007186:	fbb3 f3f2 	udiv	r3, r3, r2
 800718a:	b29b      	uxth	r3, r3
 800718c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800718e:	e01c      	b.n	80071ca <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007190:	f7fd fada 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8007194:	4602      	mov	r2, r0
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	085b      	lsrs	r3, r3, #1
 800719c:	441a      	add	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071aa:	e00e      	b.n	80071ca <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80071be:	b29b      	uxth	r3, r3
 80071c0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071c2:	e002      	b.n	80071ca <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	74fb      	strb	r3, [r7, #19]
        break;
 80071c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b0f      	cmp	r3, #15
 80071ce:	d908      	bls.n	80071e2 <UART_SetConfig+0x66e>
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071d6:	d204      	bcs.n	80071e2 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	60da      	str	r2, [r3, #12]
 80071e0:	e001      	b.n	80071e6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80071f2:	7cfb      	ldrb	r3, [r7, #19]
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3720      	adds	r7, #32
 80071f8:	46bd      	mov	sp, r7
 80071fa:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80071fe:	bf00      	nop
 8007200:	f4240000 	.word	0xf4240000

08007204 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007210:	f003 0301 	and.w	r3, r3, #1
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00a      	beq.n	800722e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	430a      	orrs	r2, r1
 800722c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007232:	f003 0302 	and.w	r3, r3, #2
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00a      	beq.n	8007250 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007254:	f003 0304 	and.w	r3, r3, #4
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00a      	beq.n	8007272 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	430a      	orrs	r2, r1
 8007270:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007276:	f003 0308 	and.w	r3, r3, #8
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00a      	beq.n	8007294 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	430a      	orrs	r2, r1
 8007292:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00a      	beq.n	80072b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00a      	beq.n	80072d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	430a      	orrs	r2, r1
 80072d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d01a      	beq.n	800731a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	430a      	orrs	r2, r1
 80072f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007302:	d10a      	bne.n	800731a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	430a      	orrs	r2, r1
 8007318:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00a      	beq.n	800733c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	605a      	str	r2, [r3, #4]
  }
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af02      	add	r7, sp, #8
 800734e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007356:	f7fb ffaf 	bl	80032b8 <HAL_GetTick>
 800735a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0308 	and.w	r3, r3, #8
 8007366:	2b08      	cmp	r3, #8
 8007368:	d10e      	bne.n	8007388 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800736a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800736e:	9300      	str	r3, [sp, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 f82a 	bl	80073d2 <UART_WaitOnFlagUntilTimeout>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d001      	beq.n	8007388 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e020      	b.n	80073ca <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0304 	and.w	r3, r3, #4
 8007392:	2b04      	cmp	r3, #4
 8007394:	d10e      	bne.n	80073b4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007396:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800739a:	9300      	str	r3, [sp, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f814 	bl	80073d2 <UART_WaitOnFlagUntilTimeout>
 80073aa:	4603      	mov	r3, r0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d001      	beq.n	80073b4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e00a      	b.n	80073ca <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2220      	movs	r2, #32
 80073b8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2220      	movs	r2, #32
 80073be:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b084      	sub	sp, #16
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	60f8      	str	r0, [r7, #12]
 80073da:	60b9      	str	r1, [r7, #8]
 80073dc:	603b      	str	r3, [r7, #0]
 80073de:	4613      	mov	r3, r2
 80073e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073e2:	e02a      	b.n	800743a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073ea:	d026      	beq.n	800743a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ec:	f7fb ff64 	bl	80032b8 <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	69ba      	ldr	r2, [r7, #24]
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d302      	bcc.n	8007402 <UART_WaitOnFlagUntilTimeout+0x30>
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d11b      	bne.n	800743a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007410:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0201 	bic.w	r2, r2, #1
 8007420:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2220      	movs	r2, #32
 8007426:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e00f      	b.n	800745a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	4013      	ands	r3, r2
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	429a      	cmp	r2, r3
 8007448:	bf0c      	ite	eq
 800744a:	2301      	moveq	r3, #1
 800744c:	2300      	movne	r3, #0
 800744e:	b2db      	uxtb	r3, r3
 8007450:	461a      	mov	r2, r3
 8007452:	79fb      	ldrb	r3, [r7, #7]
 8007454:	429a      	cmp	r2, r3
 8007456:	d0c5      	beq.n	80073e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007462:	b480      	push	{r7}
 8007464:	b083      	sub	sp, #12
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007478:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80074a2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0201 	bic.w	r2, r2, #1
 80074b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2220      	movs	r2, #32
 80074b8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	661a      	str	r2, [r3, #96]	; 0x60
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0320 	and.w	r3, r3, #32
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d114      	bne.n	8007512 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689a      	ldr	r2, [r3, #8]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80074fe:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800750e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007510:	e002      	b.n	8007518 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f7fb f9e2 	bl	80028dc <HAL_UART_TxCpltCallback>
}
 8007518:	bf00      	nop
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800752c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f7ff fb0c 	bl	8006b4c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007534:	bf00      	nop
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b086      	sub	sp, #24
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007548:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800754e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007554:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007560:	2b80      	cmp	r3, #128	; 0x80
 8007562:	d109      	bne.n	8007578 <UART_DMAError+0x3c>
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	2b21      	cmp	r3, #33	; 0x21
 8007568:	d106      	bne.n	8007578 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2200      	movs	r2, #0
 800756e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007572:	6978      	ldr	r0, [r7, #20]
 8007574:	f7ff ff75 	bl	8007462 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007582:	2b40      	cmp	r3, #64	; 0x40
 8007584:	d109      	bne.n	800759a <UART_DMAError+0x5e>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2b22      	cmp	r3, #34	; 0x22
 800758a:	d106      	bne.n	800759a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	2200      	movs	r2, #0
 8007590:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007594:	6978      	ldr	r0, [r7, #20]
 8007596:	f7ff ff79 	bl	800748c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800759e:	f043 0210 	orr.w	r2, r3, #16
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075a6:	6978      	ldr	r0, [r7, #20]
 80075a8:	f7ff fada 	bl	8006b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075ac:	bf00      	nop
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f7ff fac4 	bl	8006b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075d8:	bf00      	nop
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075f6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2220      	movs	r2, #32
 80075fc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f7fb f969 	bl	80028dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800760a:	bf00      	nop
 800760c:	3708      	adds	r7, #8
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}

08007612 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007612:	b580      	push	{r7, lr}
 8007614:	b084      	sub	sp, #16
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007620:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007626:	2b22      	cmp	r3, #34	; 0x22
 8007628:	d13a      	bne.n	80076a0 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007630:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007632:	89bb      	ldrh	r3, [r7, #12]
 8007634:	b2d9      	uxtb	r1, r3
 8007636:	89fb      	ldrh	r3, [r7, #14]
 8007638:	b2da      	uxtb	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763e:	400a      	ands	r2, r1
 8007640:	b2d2      	uxtb	r2, r2
 8007642:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007648:	1c5a      	adds	r2, r3, #1
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007654:	b29b      	uxth	r3, r3
 8007656:	3b01      	subs	r3, #1
 8007658:	b29a      	uxth	r2, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007666:	b29b      	uxth	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d123      	bne.n	80076b4 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800767a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689a      	ldr	r2, [r3, #8]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f022 0201 	bic.w	r2, r2, #1
 800768a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2220      	movs	r2, #32
 8007690:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f7fb f8e9 	bl	8002870 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800769e:	e009      	b.n	80076b4 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	8b1b      	ldrh	r3, [r3, #24]
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f042 0208 	orr.w	r2, r2, #8
 80076b0:	b292      	uxth	r2, r2
 80076b2:	831a      	strh	r2, [r3, #24]
}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80076ca:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076d0:	2b22      	cmp	r3, #34	; 0x22
 80076d2:	d13a      	bne.n	800774a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80076da:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e0:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80076e2:	89ba      	ldrh	r2, [r7, #12]
 80076e4:	89fb      	ldrh	r3, [r7, #14]
 80076e6:	4013      	ands	r3, r2
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f2:	1c9a      	adds	r2, r3, #2
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b29a      	uxth	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007710:	b29b      	uxth	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d123      	bne.n	800775e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007724:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689a      	ldr	r2, [r3, #8]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 0201 	bic.w	r2, r2, #1
 8007734:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2220      	movs	r2, #32
 800773a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fb f894 	bl	8002870 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007748:	e009      	b.n	800775e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	8b1b      	ldrh	r3, [r3, #24]
 8007750:	b29a      	uxth	r2, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f042 0208 	orr.w	r2, r2, #8
 800775a:	b292      	uxth	r2, r2
 800775c:	831a      	strh	r2, [r3, #24]
}
 800775e:	bf00      	nop
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007766:	b480      	push	{r7}
 8007768:	b083      	sub	sp, #12
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800776e:	bf00      	nop
 8007770:	370c      	adds	r7, #12
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
	...

0800777c <__libc_init_array>:
 800777c:	b570      	push	{r4, r5, r6, lr}
 800777e:	4e0d      	ldr	r6, [pc, #52]	; (80077b4 <__libc_init_array+0x38>)
 8007780:	4c0d      	ldr	r4, [pc, #52]	; (80077b8 <__libc_init_array+0x3c>)
 8007782:	1ba4      	subs	r4, r4, r6
 8007784:	10a4      	asrs	r4, r4, #2
 8007786:	2500      	movs	r5, #0
 8007788:	42a5      	cmp	r5, r4
 800778a:	d109      	bne.n	80077a0 <__libc_init_array+0x24>
 800778c:	4e0b      	ldr	r6, [pc, #44]	; (80077bc <__libc_init_array+0x40>)
 800778e:	4c0c      	ldr	r4, [pc, #48]	; (80077c0 <__libc_init_array+0x44>)
 8007790:	f000 f83a 	bl	8007808 <_init>
 8007794:	1ba4      	subs	r4, r4, r6
 8007796:	10a4      	asrs	r4, r4, #2
 8007798:	2500      	movs	r5, #0
 800779a:	42a5      	cmp	r5, r4
 800779c:	d105      	bne.n	80077aa <__libc_init_array+0x2e>
 800779e:	bd70      	pop	{r4, r5, r6, pc}
 80077a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077a4:	4798      	blx	r3
 80077a6:	3501      	adds	r5, #1
 80077a8:	e7ee      	b.n	8007788 <__libc_init_array+0xc>
 80077aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077ae:	4798      	blx	r3
 80077b0:	3501      	adds	r5, #1
 80077b2:	e7f2      	b.n	800779a <__libc_init_array+0x1e>
 80077b4:	08007aac 	.word	0x08007aac
 80077b8:	08007aac 	.word	0x08007aac
 80077bc:	08007aac 	.word	0x08007aac
 80077c0:	08007ab0 	.word	0x08007ab0

080077c4 <memcmp>:
 80077c4:	b530      	push	{r4, r5, lr}
 80077c6:	2400      	movs	r4, #0
 80077c8:	42a2      	cmp	r2, r4
 80077ca:	d101      	bne.n	80077d0 <memcmp+0xc>
 80077cc:	2000      	movs	r0, #0
 80077ce:	e007      	b.n	80077e0 <memcmp+0x1c>
 80077d0:	5d03      	ldrb	r3, [r0, r4]
 80077d2:	3401      	adds	r4, #1
 80077d4:	190d      	adds	r5, r1, r4
 80077d6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80077da:	42ab      	cmp	r3, r5
 80077dc:	d0f4      	beq.n	80077c8 <memcmp+0x4>
 80077de:	1b58      	subs	r0, r3, r5
 80077e0:	bd30      	pop	{r4, r5, pc}

080077e2 <memcpy>:
 80077e2:	b510      	push	{r4, lr}
 80077e4:	1e43      	subs	r3, r0, #1
 80077e6:	440a      	add	r2, r1
 80077e8:	4291      	cmp	r1, r2
 80077ea:	d100      	bne.n	80077ee <memcpy+0xc>
 80077ec:	bd10      	pop	{r4, pc}
 80077ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077f6:	e7f7      	b.n	80077e8 <memcpy+0x6>

080077f8 <memset>:
 80077f8:	4402      	add	r2, r0
 80077fa:	4603      	mov	r3, r0
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d100      	bne.n	8007802 <memset+0xa>
 8007800:	4770      	bx	lr
 8007802:	f803 1b01 	strb.w	r1, [r3], #1
 8007806:	e7f9      	b.n	80077fc <memset+0x4>

08007808 <_init>:
 8007808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800780a:	bf00      	nop
 800780c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800780e:	bc08      	pop	{r3}
 8007810:	469e      	mov	lr, r3
 8007812:	4770      	bx	lr

08007814 <_fini>:
 8007814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007816:	bf00      	nop
 8007818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800781a:	bc08      	pop	{r3}
 800781c:	469e      	mov	lr, r3
 800781e:	4770      	bx	lr
