<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XSA/3S1000/test_dualport/test_dualport.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XSA/XSA_LIB/test_dualport_core.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XSA/XSA_LIB/vga.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XSA/XSA_LIB/xsasdramcntl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XS_LIB/common.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;M:/Classes/Archives_by_Class/CS401_Computer_Architecture/CS401_007_2014_Spring/Session_04_VGA_SDRAM_Lab/DUAL_PORT_SDRAM_AND_VGA_V3/dualporttst/XS_LIB/sdramcntl.vhd&quot; into library work</arg>
</msg>

</messages>

