// Seed: 2980422794
module module_0 (
    input wire id_0,
    input wor  id_1
);
  assign id_3 = ~id_1;
  reg id_4, id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  always id_6 <= 1;
  always
  fork
    id_11 <= 1;
    id_4  <= 1;
    id_12 <= id_14;
    id_3  <= id_9;
    id_9 = id_8;
  join
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
    , id_4,
    output wand  id_2
);
  initial begin : LABEL_0
    id_4 = id_4++;
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_12 = 0;
endmodule
