

================================================================
== Vitis HLS Report for 'log_16_3_s'
================================================================
* Date:           Mon May 23 01:56:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    586|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     82|    -|
|Memory           |        1|    -|      24|     11|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     638|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|     662|    969|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5s_23ns_28_1_1_U9   |mul_5s_23ns_28_1_1  |        0|   1|  0|  31|    0|
    |mul_9ns_9ns_18_1_1_U10  |mul_9ns_9ns_18_1_1  |        0|   0|  0|  51|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|  82|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_mulsub_24ns_4ns_29ns_29_4_1_U12  |mac_mulsub_24ns_4ns_29ns_29_4_1  |  i0 - i1 * i2|
    |mul_mul_23ns_6ns_24_4_1_U11          |mul_mul_23ns_6ns_24_4_1          |       i0 * i1|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                           Memory                                           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U  |log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb  |        1|   0|   0|    0|    64|   22|     1|         1408|
    |log_apfixed_reduce_log_inverse_lut_table_array_V_U                                          |log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V                       |        0|   6|   6|    0|    64|    6|     1|          384|
    |log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U   |log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud  |        0|  18|   5|    0|    16|   18|     1|          288|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                                       |                                                                                  |        1|  24|  11|    0|   144|   46|     3|         2080|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln703_2_fu_1618_p2      |         +|   0|  0|  25|          29|          29|
    |add_ln703_3_fu_1624_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln703_fu_1486_p2        |         +|   0|  0|  29|          22|          22|
    |add_ln778_fu_1647_p2        |         +|   0|  0|  25|          25|          25|
    |log_base_V_2_fu_1630_p2     |         +|   0|  0|  25|          29|          29|
    |log_base_V_fu_1663_p2       |         +|   0|  0|  25|          25|          25|
    |ret_V_3_fu_1467_p2          |         +|   0|  0|  36|          29|          29|
    |ret_V_2_fu_1553_p2          |         -|   0|  0|  33|          26|          26|
    |and_ln731_fu_1320_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_216            |       and|   0|  0|   2|           1|           1|
    |ap_condition_287            |       and|   0|  0|   2|           1|           1|
    |ap_condition_290            |       and|   0|  0|   2|           1|           1|
    |ap_condition_293            |       and|   0|  0|   2|           1|           1|
    |ap_condition_296            |       and|   0|  0|   2|           1|           1|
    |ap_condition_299            |       and|   0|  0|   2|           1|           1|
    |ap_condition_302            |       and|   0|  0|   2|           1|           1|
    |ap_condition_305            |       and|   0|  0|   2|           1|           1|
    |ap_condition_308            |       and|   0|  0|   2|           1|           1|
    |ap_condition_311            |       and|   0|  0|   2|           1|           1|
    |ap_condition_314            |       and|   0|  0|   2|           1|           1|
    |ap_condition_317            |       and|   0|  0|   2|           1|           1|
    |ap_condition_320            |       and|   0|  0|   2|           1|           1|
    |ap_condition_323            |       and|   0|  0|   2|           1|           1|
    |ap_condition_326            |       and|   0|  0|   2|           1|           1|
    |ap_condition_78             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1497_fu_402_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln731_10_fu_1078_p2    |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_11_fu_1144_p2    |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_12_fu_1210_p2    |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_13_fu_1266_p2    |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_1_fu_484_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_2_fu_550_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_3_fu_616_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_4_fu_682_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_5_fu_748_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_6_fu_814_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_7_fu_880_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_8_fu_946_p2      |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_9_fu_1012_p2     |      icmp|   0|  0|  14|          22|          22|
    |icmp_ln731_fu_440_p2        |      icmp|   0|  0|  14|          22|          22|
    |select_ln1333_fu_1447_p3    |    select|   0|  0|  29|           1|          29|
    |select_ln731_10_fu_1164_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_11_fu_1230_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_12_fu_1286_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln731_13_fu_1334_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln731_14_fu_1342_p3  |    select|   0|  0|  23|           1|          23|
    |select_ln731_1_fu_570_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_2_fu_636_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_3_fu_702_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_4_fu_768_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_5_fu_834_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_6_fu_900_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_7_fu_966_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln731_8_fu_1032_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln731_9_fu_1098_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln731_fu_504_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_10_fu_1158_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_11_fu_1224_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_12_fu_1280_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_13_fu_1306_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_1_fu_564_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_2_fu_630_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_3_fu_696_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_4_fu_762_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_5_fu_828_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_6_fu_894_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_7_fu_960_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_8_fu_1026_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_9_fu_1092_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln731_fu_498_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 586|         582|         636|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_index0_V_phi_fu_318_p4        |  14|          3|    6|         18|
    |ap_phi_mux_r_V_5_phi_fu_395_p4           |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_b_exp_012_reg_324   |  81|         17|    5|         85|
    |ap_phi_reg_pp0_iter1_b_frac_010_reg_277  |  81|         17|   23|        391|
    |ap_phi_reg_pp0_iter1_r_V_5_reg_391       |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 194|         41|   66|        558|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln703_3_reg_1904                     |  25|   0|   25|          0|
    |add_ln703_reg_1882                       |  22|   0|   22|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_r_V_5_reg_391      |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_b_frac_010_reg_277  |  23|   0|   23|          0|
    |ap_phi_reg_pp0_iter1_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter2_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter3_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter4_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter5_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter6_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter7_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_b_exp_012_reg_324   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter8_r_V_5_reg_391       |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_r_V_5_reg_391       |  16|   0|   16|          0|
    |b_frac_010_reg_277                       |  23|   0|   23|          0|
    |icmp_ln1497_reg_1700                     |   1|   0|    1|          0|
    |log_sum_V_reg_1847                       |  22|   0|   22|          0|
    |p_Result_6_reg_1909                      |   1|   0|    1|          0|
    |r_V_reg_1888                             |  28|   0|   28|          0|
    |r_V_s_reg_1899                           |  17|   0|   17|          0|
    |ret_V_3_reg_1867                         |  29|   0|   29|          0|
    |ret_V_3_reg_1867_pp0_iter6_reg           |  29|   0|   29|          0|
    |tmp_41_reg_1894                          |  15|   0|   15|          0|
    |add_ln703_reg_1882                       |  64|  32|   22|          0|
    |icmp_ln1497_reg_1700                     |  64|  32|    1|          0|
    |log_sum_V_reg_1847                       |  64|  32|   22|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 638|  96|  491|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    log<16, 3>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    log<16, 3>|  return value|
|x          |   in|   16|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln499 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:499]   --->   Operation 12 'specpipeline' 'specpipeline_ln499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x"   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln1497 = icmp_slt  i16 %x_read, i16 1"   --->   Operation 14 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln703 = br i1 %icmp_ln1497, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:703]   --->   Operation 15 'br' 'br_ln703' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i15.i7, i1 0, i15 %trunc_ln640, i7 0"   --->   Operation 17 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 13, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 18 'partselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 19 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.44ns)   --->   "%icmp_ln731 = icmp_eq  i22 %and_ln, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 20 'icmp' 'icmp_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %icmp_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 21 'br' 'br_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.06>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln640, i8 0"   --->   Operation 22 'bitconcatenate' 'r_V_21' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1298 = trunc i16 %x_read"   --->   Operation 23 'trunc' 'trunc_ln1298' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 12, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%and_ln731_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_2, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 26 'bitconcatenate' 'and_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln731_1 = icmp_eq  i22 %and_ln731_1, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 27 'icmp' 'icmp_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%xor_ln731 = xor i1 %tmp_3, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 29 'xor' 'xor_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731 = select i1 %tmp_1, i1 %xor_ln731, i1 %icmp_ln731_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 30 'select' 'select_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 31 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.06>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_24 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %trunc_ln1298, i9 0"   --->   Operation 32 'bitconcatenate' 'r_V_24' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1298_1 = trunc i16 %x_read"   --->   Operation 33 'trunc' 'trunc_ln1298_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 34 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 11, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 35 'partselect' 'tmp_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%and_ln731_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_5, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 36 'bitconcatenate' 'and_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.44ns)   --->   "%icmp_ln731_2 = icmp_eq  i22 %and_ln731_2, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 37 'icmp' 'icmp_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 38 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%xor_ln731_1 = xor i1 %tmp_6, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 39 'xor' 'xor_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_1 = select i1 %tmp_4, i1 %xor_ln731_1, i1 %icmp_ln731_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 40 'select' 'select_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_1, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 41 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.06>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_25 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i10, i13 %trunc_ln1298_1, i10 0"   --->   Operation 42 'bitconcatenate' 'r_V_25' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1298_2 = trunc i16 %x_read"   --->   Operation 43 'trunc' 'trunc_ln1298_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 10, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln731_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_8, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 46 'bitconcatenate' 'and_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln731_3 = icmp_eq  i22 %and_ln731_3, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 47 'icmp' 'icmp_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 48 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%xor_ln731_2 = xor i1 %tmp_9, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 49 'xor' 'xor_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_2 = select i1 %tmp_7, i1 %xor_ln731_2, i1 %icmp_ln731_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 50 'select' 'select_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_2, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 51 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.06>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_26 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i11, i12 %trunc_ln1298_2, i11 0"   --->   Operation 52 'bitconcatenate' 'r_V_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1298_3 = trunc i16 %x_read"   --->   Operation 53 'trunc' 'trunc_ln1298_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 54 'bitselect' 'tmp_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 9, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%and_ln731_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_s, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 56 'bitconcatenate' 'and_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln731_4 = icmp_eq  i22 %and_ln731_4, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 57 'icmp' 'icmp_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%xor_ln731_3 = xor i1 %tmp_11, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 59 'xor' 'xor_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_3 = select i1 %tmp_10, i1 %xor_ln731_3, i1 %icmp_ln731_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 60 'select' 'select_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_3, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 61 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.06>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_27 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i12, i11 %trunc_ln1298_3, i12 0"   --->   Operation 62 'bitconcatenate' 'r_V_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1298_4 = trunc i16 %x_read"   --->   Operation 63 'trunc' 'trunc_ln1298_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 64 'bitselect' 'tmp_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 8, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 65 'partselect' 'tmp_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln731_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_13, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 66 'bitconcatenate' 'and_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln731_5 = icmp_eq  i22 %and_ln731_5, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 67 'icmp' 'icmp_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%xor_ln731_4 = xor i1 %tmp_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 69 'xor' 'xor_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_4 = select i1 %tmp_12, i1 %xor_ln731_4, i1 %icmp_ln731_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 70 'select' 'select_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_4, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 71 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.06>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_28 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %trunc_ln1298_4, i13 0"   --->   Operation 72 'bitconcatenate' 'r_V_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1298_5 = trunc i16 %x_read"   --->   Operation 73 'trunc' 'trunc_ln1298_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 74 'bitselect' 'tmp_15' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 7, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 75 'partselect' 'tmp_16' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%and_ln731_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_16, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 76 'bitconcatenate' 'and_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln731_6 = icmp_eq  i22 %and_ln731_6, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 77 'icmp' 'icmp_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 78 'bitselect' 'tmp_17' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%xor_ln731_5 = xor i1 %tmp_17, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 79 'xor' 'xor_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_5 = select i1 %tmp_15, i1 %xor_ln731_5, i1 %icmp_ln731_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 80 'select' 'select_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_5, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 81 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.06>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_29 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i14, i9 %trunc_ln1298_5, i14 0"   --->   Operation 82 'bitconcatenate' 'r_V_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1298_6 = trunc i16 %x_read"   --->   Operation 83 'trunc' 'trunc_ln1298_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 84 'bitselect' 'tmp_18' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 6, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 85 'partselect' 'tmp_19' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln731_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_19, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 86 'bitconcatenate' 'and_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln731_7 = icmp_eq  i22 %and_ln731_7, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 87 'icmp' 'icmp_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 88 'bitselect' 'tmp_20' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%xor_ln731_6 = xor i1 %tmp_20, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 89 'xor' 'xor_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_6 = select i1 %tmp_18, i1 %xor_ln731_6, i1 %icmp_ln731_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 90 'select' 'select_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_6, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 91 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.06>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_30 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i15, i8 %trunc_ln1298_6, i15 0"   --->   Operation 92 'bitconcatenate' 'r_V_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1298_7 = trunc i16 %x_read"   --->   Operation 93 'trunc' 'trunc_ln1298_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 94 'bitselect' 'tmp_21' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 5, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 95 'partselect' 'tmp_22' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln731_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_22, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 96 'bitconcatenate' 'and_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln731_8 = icmp_eq  i22 %and_ln731_8, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 97 'icmp' 'icmp_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 98 'bitselect' 'tmp_23' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%xor_ln731_7 = xor i1 %tmp_23, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 99 'xor' 'xor_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_7 = select i1 %tmp_21, i1 %xor_ln731_7, i1 %icmp_ln731_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 100 'select' 'select_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_7, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 101 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.06>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_31 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 %trunc_ln1298_7, i16 0"   --->   Operation 102 'bitconcatenate' 'r_V_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1298_8 = trunc i16 %x_read"   --->   Operation 103 'trunc' 'trunc_ln1298_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 104 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 4, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 105 'partselect' 'tmp_25' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%and_ln731_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_25, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 106 'bitconcatenate' 'and_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln731_9 = icmp_eq  i22 %and_ln731_9, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 107 'icmp' 'icmp_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 108 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%xor_ln731_8 = xor i1 %tmp_26, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 109 'xor' 'xor_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_8 = select i1 %tmp_24, i1 %xor_ln731_8, i1 %icmp_ln731_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 110 'select' 'select_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_8, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 111 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.06>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_32 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i17, i6 %trunc_ln1298_8, i17 0"   --->   Operation 112 'bitconcatenate' 'r_V_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1298_9 = trunc i16 %x_read"   --->   Operation 113 'trunc' 'trunc_ln1298_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 114 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 3, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 115 'partselect' 'tmp_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%and_ln731_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_28, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 116 'bitconcatenate' 'and_ln731_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.44ns)   --->   "%icmp_ln731_10 = icmp_eq  i22 %and_ln731_s, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 117 'icmp' 'icmp_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 118 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%xor_ln731_9 = xor i1 %tmp_29, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 119 'xor' 'xor_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_9 = select i1 %tmp_27, i1 %xor_ln731_9, i1 %icmp_ln731_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 120 'select' 'select_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_9, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 121 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.06>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_33 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i18, i5 %trunc_ln1298_9, i18 0"   --->   Operation 122 'bitconcatenate' 'r_V_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1298_10 = trunc i16 %x_read"   --->   Operation 123 'trunc' 'trunc_ln1298_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 124 'bitselect' 'tmp_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 2, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 125 'partselect' 'tmp_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%and_ln731_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_31, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 126 'bitconcatenate' 'and_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln731_11 = icmp_eq  i22 %and_ln731_10, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 127 'icmp' 'icmp_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 128 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%xor_ln731_10 = xor i1 %tmp_32, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 129 'xor' 'xor_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_10 = select i1 %tmp_30, i1 %xor_ln731_10, i1 %icmp_ln731_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 130 'select' 'select_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_10, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 131 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.06>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_34 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %trunc_ln1298_10, i19 0"   --->   Operation 132 'bitconcatenate' 'r_V_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1298_12 = trunc i16 %x_read"   --->   Operation 133 'trunc' 'trunc_ln1298_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 134 'bitselect' 'tmp_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 1, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 135 'partselect' 'tmp_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%and_ln731_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_34, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 136 'bitconcatenate' 'and_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.44ns)   --->   "%icmp_ln731_12 = icmp_eq  i22 %and_ln731_11, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 137 'icmp' 'icmp_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 138 'bitselect' 'tmp_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%xor_ln731_11 = xor i1 %tmp_35, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 139 'xor' 'xor_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_11 = select i1 %tmp_33, i1 %xor_ln731_11, i1 %icmp_ln731_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 140 'select' 'select_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_11, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 141 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.06>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_35 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i20, i3 %trunc_ln1298_12, i20 0"   --->   Operation 142 'bitconcatenate' 'r_V_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1298_13 = trunc i16 %x_read"   --->   Operation 143 'trunc' 'trunc_ln1298_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1298_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %trunc_ln1298_13, i20 0"   --->   Operation 144 'bitconcatenate' 'trunc_ln1298_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 145 'bitselect' 'tmp_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln731_13 = icmp_eq  i22 %trunc_ln1298_s, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 146 'icmp' 'icmp_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 147 'bitselect' 'tmp_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%xor_ln731_12 = xor i1 %tmp_37, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 148 'xor' 'xor_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_12 = select i1 %tmp_36, i1 %xor_ln731_12, i1 %icmp_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 149 'select' 'select_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_12, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 150 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.06>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_36 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i21, i2 %trunc_ln1298_13, i21 0"   --->   Operation 151 'bitconcatenate' 'r_V_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1298_14 = trunc i16 %x_read"   --->   Operation 152 'trunc' 'trunc_ln1298_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%xor_ln731_13 = xor i1 %trunc_ln1298_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 153 'xor' 'xor_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 154 'bitselect' 'tmp_38' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln731 = and i1 %tmp_38, i1 %xor_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 155 'and' 'and_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %and_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 156 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 2.06>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 %trunc_ln1298_14, i22 0"   --->   Operation 157 'bitconcatenate' 'r_V_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.21ns)   --->   "%select_ln731_13 = select i1 %trunc_ln1298_14, i5 19, i5 18" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 158 'select' 'select_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln731_14 = select i1 %trunc_ln1298_14, i23 %r_V_37, i23 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 159 'select' 'select_ln731_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (2.06ns)   --->   "%br_ln731 = br void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 160 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 2.06>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%b_frac_010 = phi i23 %select_ln731_14, void, i23 %p_Result_5, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i23 %r_V_21, void, i23 %r_V_24, void, i23 %r_V_25, void, i23 %r_V_26, void, i23 %r_V_27, void, i23 %r_V_28, void, i23 %r_V_29, void, i23 %r_V_30, void, i23 %r_V_31, void, i23 %r_V_32, void, i23 %r_V_33, void, i23 %r_V_34, void, i23 %r_V_35, void, i23 %r_V_36, void"   --->   Operation 161 'phi' 'b_frac_010' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %b_frac_010, i32 22"   --->   Operation 162 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %p_Result_s, void, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 163 'br' 'br_ln748' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %b_frac_010, i32 15, i32 20"   --->   Operation 164 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.58>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %b_frac_010, i32 16, i32 21"   --->   Operation 166 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln748 = br void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 167 'br' 'br_ln748' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.58>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%index0_V = phi i6 %p_Result_2, void, i6 %p_Result_3, void"   --->   Operation 168 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i6 %index0_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 169 'zext' 'zext_ln756' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 170 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 171 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr = getelementptr i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 172 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 173 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 174 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 175 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i23 %b_frac_010"   --->   Operation 176 'zext' 'zext_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 177 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_3 : Operation 178 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 178 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 179 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 179 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 180 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 180 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.46>
ST_6 : Operation 181 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 181 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i24 %mul_ln708"   --->   Operation 182 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%z1_V = shl i24 %mul_ln708, i24 1"   --->   Operation 183 'shl' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i24 %z1_V"   --->   Operation 184 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln708, i32 19, i32 22"   --->   Operation 185 'partselect' 'a' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%trunc_ln703 = trunc i24 %mul_ln708"   --->   Operation 186 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln708, i32 22"   --->   Operation 187 'bitselect' 'tmp_40' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%sf = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i5.i23, i5 16, i23 %trunc_ln708"   --->   Operation 188 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i5.i23.i1, i5 16, i23 %trunc_ln708, i1 0"   --->   Operation 189 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1333 = zext i28 %sf"   --->   Operation 190 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln1333 = select i1 %tmp_40, i29 %tmp_39, i29 %zext_ln1333"   --->   Operation 191 'select' 'select_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%lhs = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i19.i9, i19 %trunc_ln703, i9 0"   --->   Operation 192 'bitconcatenate' 'lhs' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1192 = zext i28 %lhs"   --->   Operation 193 'zext' 'zext_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (2.46ns) (out node of the LUT)   --->   "%ret_V_3 = add i29 %zext_ln1192, i29 %select_ln1333"   --->   Operation 194 'add' 'ret_V_3' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %a"   --->   Operation 195 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 196 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 196 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %a" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 197 'zext' 'zext_ln186' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i32 0, i32 %zext_ln186" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 198 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 199 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 4.57>
ST_7 : Operation 200 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 200 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 201 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i18 %logn_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:251]   --->   Operation 202 'zext' 'zext_ln251' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (2.25ns)   --->   "%add_ln703 = add i22 %zext_ln251, i22 %log_sum_V"   --->   Operation 203 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 204 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln1193 = zext i28 %r_V_22"   --->   Operation 205 'zext' 'zext_ln1193' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 206 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.45>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%b_exp_012 = phi i5 %select_ln731_13, void, i5 2, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 1, void, i5 0, void, i5 31, void, i5 30, void, i5 29, void, i5 28, void, i5 27, void, i5 26, void, i5 25, void, i5 24, void, i5 23, void, i5 22, void, i5 21, void, i5 20, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 207 'phi' 'b_exp_012' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %b_exp_012"   --->   Operation 208 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (6.43ns)   --->   "%r_V = mul i28 %sext_ln1118, i28 2907269"   --->   Operation 209 'mul' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 210 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %ret_V, i32 14, i32 28"   --->   Operation 211 'partselect' 'tmp_41' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i29.i32.i32, i29 %ret_V, i32 20, i32 28"   --->   Operation 212 'partselect' 'tmp_42' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i9 %tmp_42"   --->   Operation 213 'zext' 'zext_ln1115' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (4.35ns)   --->   "%r_V_23 = mul i18 %zext_ln1115, i18 %zext_ln1115"   --->   Operation 214 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_s = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %r_V_23, i32 1, i32 17"   --->   Operation 215 'partselect' 'r_V_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %tmp_41, i10 0"   --->   Operation 216 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1193_1 = zext i25 %lhs_V"   --->   Operation 217 'zext' 'zext_ln1193_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1193_2 = zext i17 %r_V_s"   --->   Operation 218 'zext' 'zext_ln1193_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (2.34ns)   --->   "%ret_V_2 = sub i26 %zext_ln1193_1, i26 %zext_ln1193_2"   --->   Operation 219 'sub' 'ret_V_2' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_2, i32 10, i32 25"   --->   Operation 220 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i16 %trunc_ln708_2"   --->   Operation 221 'sext' 'sext_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i22 @_ssdm_op_PartSelect.i22.i28.i32.i32, i28 %r_V, i32 6, i32 27"   --->   Operation 222 'partselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i22.i6, i22 %tmp_43, i6 0"   --->   Operation 223 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln"   --->   Operation 224 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln703"   --->   Operation 225 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %trunc_ln708_2"   --->   Operation 226 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i19 @_ssdm_op_PartSelect.i19.i28.i32.i32, i28 %r_V, i32 6, i32 24"   --->   Operation 227 'partselect' 'tmp_44' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp_44, i6 0"   --->   Operation 228 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i29 %sext_ln703, i29 %sext_ln708"   --->   Operation 229 'add' 'add_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 230 [1/1] (2.34ns)   --->   "%add_ln703_3 = add i25 %trunc_ln, i25 %sext_ln703_2"   --->   Operation 230 'add' 'add_ln703_3' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%log_base_V_2 = add i29 %add_ln703_2, i29 %sext_ln703_1"   --->   Operation 231 'add' 'log_base_V_2' <Predicate = (!icmp_ln1497)> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %log_base_V_2, i32 28"   --->   Operation 232 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.75>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i22 %add_ln703"   --->   Operation 233 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln778 = add i25 %add_ln703_3, i25 %sext_ln703_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 234 'add' 'add_ln778' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %p_Result_6, i9 256"   --->   Operation 235 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %shl_ln1"   --->   Operation 236 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%log_base_V = add i25 %add_ln778, i25 %sext_ln703_4"   --->   Operation 237 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 4.16> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %log_base_V, i32 9, i32 24"   --->   Operation 238 'partselect' 'r_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!icmp_ln1497)> <Delay = 1.58>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%r_V_5 = phi i16 %r_V_4, void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i16 32768, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 240 'phi' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%ret_ln793 = ret i16 %r_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:793]   --->   Operation 241 'ret' 'ret_ln793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_log_inverse_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln499                                                                            (specpipeline  ) [ 000000000000]
x_read                                                                                        (read          ) [ 000000000000]
icmp_ln1497                                                                                   (icmp          ) [ 011111111111]
br_ln703                                                                                      (br            ) [ 011111111111]
trunc_ln640                                                                                   (trunc         ) [ 000000000000]
p_Result_5                                                                                    (bitconcatenate) [ 011000000000]
tmp                                                                                           (partselect    ) [ 000000000000]
and_ln                                                                                        (bitconcatenate) [ 000000000000]
icmp_ln731                                                                                    (icmp          ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_21                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298                                                                                  (trunc         ) [ 000000000000]
tmp_1                                                                                         (bitselect     ) [ 000000000000]
tmp_2                                                                                         (partselect    ) [ 000000000000]
and_ln731_1                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_1                                                                                  (icmp          ) [ 000000000000]
tmp_3                                                                                         (bitselect     ) [ 000000000000]
xor_ln731                                                                                     (xor           ) [ 000000000000]
select_ln731                                                                                  (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_24                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_1                                                                                (trunc         ) [ 000000000000]
tmp_4                                                                                         (bitselect     ) [ 000000000000]
tmp_5                                                                                         (partselect    ) [ 000000000000]
and_ln731_2                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_2                                                                                  (icmp          ) [ 000000000000]
tmp_6                                                                                         (bitselect     ) [ 000000000000]
xor_ln731_1                                                                                   (xor           ) [ 000000000000]
select_ln731_1                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_25                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_2                                                                                (trunc         ) [ 000000000000]
tmp_7                                                                                         (bitselect     ) [ 000000000000]
tmp_8                                                                                         (partselect    ) [ 000000000000]
and_ln731_3                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_3                                                                                  (icmp          ) [ 000000000000]
tmp_9                                                                                         (bitselect     ) [ 000000000000]
xor_ln731_2                                                                                   (xor           ) [ 000000000000]
select_ln731_2                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_26                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_3                                                                                (trunc         ) [ 000000000000]
tmp_10                                                                                        (bitselect     ) [ 000000000000]
tmp_s                                                                                         (partselect    ) [ 000000000000]
and_ln731_4                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_4                                                                                  (icmp          ) [ 000000000000]
tmp_11                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_3                                                                                   (xor           ) [ 000000000000]
select_ln731_3                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_27                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_4                                                                                (trunc         ) [ 000000000000]
tmp_12                                                                                        (bitselect     ) [ 000000000000]
tmp_13                                                                                        (partselect    ) [ 000000000000]
and_ln731_5                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_5                                                                                  (icmp          ) [ 000000000000]
tmp_14                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_4                                                                                   (xor           ) [ 000000000000]
select_ln731_4                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_28                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_5                                                                                (trunc         ) [ 000000000000]
tmp_15                                                                                        (bitselect     ) [ 000000000000]
tmp_16                                                                                        (partselect    ) [ 000000000000]
and_ln731_6                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_6                                                                                  (icmp          ) [ 000000000000]
tmp_17                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_5                                                                                   (xor           ) [ 000000000000]
select_ln731_5                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_29                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_6                                                                                (trunc         ) [ 000000000000]
tmp_18                                                                                        (bitselect     ) [ 000000000000]
tmp_19                                                                                        (partselect    ) [ 000000000000]
and_ln731_7                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_7                                                                                  (icmp          ) [ 000000000000]
tmp_20                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_6                                                                                   (xor           ) [ 000000000000]
select_ln731_6                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_30                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_7                                                                                (trunc         ) [ 000000000000]
tmp_21                                                                                        (bitselect     ) [ 000000000000]
tmp_22                                                                                        (partselect    ) [ 000000000000]
and_ln731_8                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_8                                                                                  (icmp          ) [ 000000000000]
tmp_23                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_7                                                                                   (xor           ) [ 000000000000]
select_ln731_7                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_31                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_8                                                                                (trunc         ) [ 000000000000]
tmp_24                                                                                        (bitselect     ) [ 000000000000]
tmp_25                                                                                        (partselect    ) [ 000000000000]
and_ln731_9                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_9                                                                                  (icmp          ) [ 000000000000]
tmp_26                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_8                                                                                   (xor           ) [ 000000000000]
select_ln731_8                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_32                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_9                                                                                (trunc         ) [ 000000000000]
tmp_27                                                                                        (bitselect     ) [ 000000000000]
tmp_28                                                                                        (partselect    ) [ 000000000000]
and_ln731_s                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_10                                                                                 (icmp          ) [ 000000000000]
tmp_29                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_9                                                                                   (xor           ) [ 000000000000]
select_ln731_9                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_33                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_10                                                                               (trunc         ) [ 000000000000]
tmp_30                                                                                        (bitselect     ) [ 000000000000]
tmp_31                                                                                        (partselect    ) [ 000000000000]
and_ln731_10                                                                                  (bitconcatenate) [ 000000000000]
icmp_ln731_11                                                                                 (icmp          ) [ 000000000000]
tmp_32                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_10                                                                                  (xor           ) [ 000000000000]
select_ln731_10                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_34                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_12                                                                               (trunc         ) [ 000000000000]
tmp_33                                                                                        (bitselect     ) [ 000000000000]
tmp_34                                                                                        (partselect    ) [ 000000000000]
and_ln731_11                                                                                  (bitconcatenate) [ 000000000000]
icmp_ln731_12                                                                                 (icmp          ) [ 000000000000]
tmp_35                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_11                                                                                  (xor           ) [ 000000000000]
select_ln731_11                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_35                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_13                                                                               (trunc         ) [ 000000000000]
trunc_ln1298_s                                                                                (bitconcatenate) [ 000000000000]
tmp_36                                                                                        (bitselect     ) [ 000000000000]
icmp_ln731_13                                                                                 (icmp          ) [ 000000000000]
tmp_37                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_12                                                                                  (xor           ) [ 000000000000]
select_ln731_12                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_36                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_14                                                                               (trunc         ) [ 000000000000]
xor_ln731_13                                                                                  (xor           ) [ 000000000000]
tmp_38                                                                                        (bitselect     ) [ 000000000000]
and_ln731                                                                                     (and           ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_37                                                                                        (bitconcatenate) [ 000000000000]
select_ln731_13                                                                               (select        ) [ 011111111100]
select_ln731_14                                                                               (select        ) [ 011000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
b_frac_010                                                                                    (phi           ) [ 011100000000]
p_Result_s                                                                                    (bitselect     ) [ 011000000000]
br_ln748                                                                                      (br            ) [ 000000000000]
p_Result_3                                                                                    (partselect    ) [ 000000000000]
br_ln0                                                                                        (br            ) [ 000000000000]
p_Result_2                                                                                    (partselect    ) [ 000000000000]
br_ln748                                                                                      (br            ) [ 000000000000]
index0_V                                                                                      (phi           ) [ 000000000000]
zext_ln756                                                                                    (zext          ) [ 000000000000]
log_apfixed_reduce_log_inverse_lut_table_array_V_addr                                         (getelementptr ) [ 010100000000]
log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr (getelementptr ) [ 010100000000]
b_frac_tilde_inverse_V                                                                        (load          ) [ 000000000000]
log_sum_V                                                                                     (load          ) [ 010011110000]
zext_ln708                                                                                    (zext          ) [ 010011100000]
zext_ln708_1                                                                                  (zext          ) [ 010011100000]
mul_ln708                                                                                     (mul           ) [ 000000000000]
trunc_ln708                                                                                   (trunc         ) [ 000000000000]
z1_V                                                                                          (shl           ) [ 000000000000]
zext_ln1118                                                                                   (zext          ) [ 010000011000]
a                                                                                             (partselect    ) [ 000000000000]
trunc_ln703                                                                                   (trunc         ) [ 000000000000]
tmp_40                                                                                        (bitselect     ) [ 000000000000]
sf                                                                                            (bitconcatenate) [ 000000000000]
tmp_39                                                                                        (bitconcatenate) [ 000000000000]
zext_ln1333                                                                                   (zext          ) [ 000000000000]
select_ln1333                                                                                 (select        ) [ 000000000000]
lhs                                                                                           (bitconcatenate) [ 000000000000]
zext_ln1192                                                                                   (zext          ) [ 000000000000]
ret_V_3                                                                                       (add           ) [ 010000011100]
zext_ln1116                                                                                   (zext          ) [ 010000011000]
zext_ln186                                                                                    (zext          ) [ 000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr  (getelementptr ) [ 010000010000]
logn_V                                                                                        (load          ) [ 000000000000]
zext_ln251                                                                                    (zext          ) [ 000000000000]
add_ln703                                                                                     (add           ) [ 010000001111]
r_V_22                                                                                        (mul           ) [ 000000000000]
zext_ln1193                                                                                   (zext          ) [ 010000000100]
b_exp_012                                                                                     (phi           ) [ 011111111100]
sext_ln1118                                                                                   (sext          ) [ 000000000000]
r_V                                                                                           (mul           ) [ 010000000010]
ret_V                                                                                         (sub           ) [ 000000000000]
tmp_41                                                                                        (partselect    ) [ 010000000010]
tmp_42                                                                                        (partselect    ) [ 000000000000]
zext_ln1115                                                                                   (zext          ) [ 000000000000]
r_V_23                                                                                        (mul           ) [ 000000000000]
r_V_s                                                                                         (partselect    ) [ 010000000010]
lhs_V                                                                                         (bitconcatenate) [ 000000000000]
zext_ln1193_1                                                                                 (zext          ) [ 000000000000]
zext_ln1193_2                                                                                 (zext          ) [ 000000000000]
ret_V_2                                                                                       (sub           ) [ 000000000000]
trunc_ln708_2                                                                                 (partselect    ) [ 000000000000]
sext_ln708                                                                                    (sext          ) [ 000000000000]
tmp_43                                                                                        (partselect    ) [ 000000000000]
shl_ln                                                                                        (bitconcatenate) [ 000000000000]
sext_ln703                                                                                    (sext          ) [ 000000000000]
sext_ln703_1                                                                                  (sext          ) [ 000000000000]
sext_ln703_2                                                                                  (sext          ) [ 000000000000]
tmp_44                                                                                        (partselect    ) [ 000000000000]
trunc_ln                                                                                      (bitconcatenate) [ 000000000000]
add_ln703_2                                                                                   (add           ) [ 000000000000]
add_ln703_3                                                                                   (add           ) [ 010000000001]
log_base_V_2                                                                                  (add           ) [ 000000000000]
p_Result_6                                                                                    (bitselect     ) [ 010000000001]
sext_ln703_3                                                                                  (sext          ) [ 000000000000]
add_ln778                                                                                     (add           ) [ 000000000000]
shl_ln1                                                                                       (bitconcatenate) [ 000000000000]
sext_ln703_4                                                                                  (sext          ) [ 000000000000]
log_base_V                                                                                    (add           ) [ 000000000000]
r_V_4                                                                                         (partselect    ) [ 000000000000]
br_ln0                                                                                        (br            ) [ 000000000000]
r_V_5                                                                                         (phi           ) [ 011111111111]
ret_ln793                                                                                     (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_apfixed_reduce_log_inverse_lut_table_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i2.i20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i14.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i12.i11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i11.i12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i10.i13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i9.i14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i8.i15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i6.i17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i5.i18"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i4.i19"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i3.i20"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i2.i21"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i22"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i5.i23"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i5.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i19.i9"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i22.i6"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i19.i6"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="x_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/6 "/>
</bind>
</comp>

<comp id="277" class="1005" name="b_frac_010_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="23" slack="1"/>
<pin id="279" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_010 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="b_frac_010_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="23" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="23" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="23" slack="1"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="23" slack="1"/>
<pin id="288" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="8" bw="23" slack="1"/>
<pin id="290" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="10" bw="23" slack="1"/>
<pin id="292" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="12" bw="23" slack="1"/>
<pin id="294" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="14" bw="23" slack="1"/>
<pin id="296" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="16" bw="23" slack="1"/>
<pin id="298" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="18" bw="23" slack="1"/>
<pin id="300" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="20" bw="23" slack="1"/>
<pin id="302" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="22" bw="23" slack="1"/>
<pin id="304" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="24" bw="23" slack="1"/>
<pin id="306" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="26" bw="23" slack="1"/>
<pin id="308" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="28" bw="23" slack="1"/>
<pin id="310" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="30" bw="23" slack="1"/>
<pin id="312" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="32" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_frac_010/2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="index0_V_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="317" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="index0_V (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="index0_V_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index0_V/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="b_exp_012_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="8"/>
<pin id="326" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="b_exp_012 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="b_exp_012_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="8"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="3" slack="8"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="4" bw="1" slack="8"/>
<pin id="348" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="1" slack="8"/>
<pin id="350" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="8" bw="1" slack="8"/>
<pin id="352" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="10" bw="2" slack="8"/>
<pin id="354" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="12" bw="3" slack="8"/>
<pin id="356" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="14" bw="3" slack="8"/>
<pin id="358" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="16" bw="4" slack="8"/>
<pin id="360" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="18" bw="4" slack="8"/>
<pin id="362" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="20" bw="4" slack="8"/>
<pin id="364" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="22" bw="4" slack="8"/>
<pin id="366" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="24" bw="5" slack="8"/>
<pin id="368" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="26" bw="5" slack="8"/>
<pin id="370" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="28" bw="5" slack="8"/>
<pin id="372" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="30" bw="5" slack="8"/>
<pin id="374" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="32" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_exp_012/9 "/>
</bind>
</comp>

<comp id="391" class="1005" name="r_V_5_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="10"/>
<pin id="393" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="r_V_5 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_5_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="16" slack="10"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_5/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln1497_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln640_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="23" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="15" slack="0"/>
<pin id="416" dir="0" index="3" bw="1" slack="0"/>
<pin id="417" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln731_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="22" slack="0"/>
<pin id="442" dir="0" index="1" bw="22" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_V_21_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="23" slack="0"/>
<pin id="448" dir="0" index="1" bw="15" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln1298_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln731_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="22" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln731_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="22" slack="0"/>
<pin id="486" dir="0" index="1" bw="22" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_1/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln731_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln731_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="r_V_24_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="23" slack="0"/>
<pin id="514" dir="0" index="1" bw="14" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_24/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln1298_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_1/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="0" index="3" bw="5" slack="0"/>
<pin id="537" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln731_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="22" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_2/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln731_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="22" slack="0"/>
<pin id="552" dir="0" index="1" bw="22" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_2/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln731_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln731_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_1/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="r_V_25_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="23" slack="0"/>
<pin id="580" dir="0" index="1" bw="13" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_25/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln1298_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_2/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_7_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="0" index="3" bw="5" slack="0"/>
<pin id="603" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln731_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="22" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_3/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln731_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="22" slack="0"/>
<pin id="618" dir="0" index="1" bw="22" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_3/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_9_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="16" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln731_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_2/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln731_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_2/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="r_V_26_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="0"/>
<pin id="646" dir="0" index="1" bw="12" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_26/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln1298_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_3/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_s_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="0" index="3" bw="5" slack="0"/>
<pin id="669" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln731_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="22" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_4/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln731_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="22" slack="0"/>
<pin id="684" dir="0" index="1" bw="22" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_4/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_11_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln731_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_3/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln731_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_3/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_V_27_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="23" slack="0"/>
<pin id="712" dir="0" index="1" bw="11" slack="0"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_27/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln1298_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_4/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_12_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="0" index="2" bw="5" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_13_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="0"/>
<pin id="732" dir="0" index="1" bw="16" slack="0"/>
<pin id="733" dir="0" index="2" bw="5" slack="0"/>
<pin id="734" dir="0" index="3" bw="5" slack="0"/>
<pin id="735" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln731_5_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="22" slack="0"/>
<pin id="742" dir="0" index="1" bw="2" slack="0"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_5/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln731_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="22" slack="0"/>
<pin id="750" dir="0" index="1" bw="22" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_5/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_14_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="xor_ln731_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_4/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln731_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_4/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="r_V_28_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="23" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_28/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln1298_5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_5/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_15_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="0" index="2" bw="5" slack="0"/>
<pin id="792" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_16_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="0" index="2" bw="4" slack="0"/>
<pin id="800" dir="0" index="3" bw="5" slack="0"/>
<pin id="801" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="and_ln731_6_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="22" slack="0"/>
<pin id="808" dir="0" index="1" bw="2" slack="0"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_6/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln731_6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="22" slack="0"/>
<pin id="816" dir="0" index="1" bw="22" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_6/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_17_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="0" index="2" bw="5" slack="0"/>
<pin id="824" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="xor_ln731_5_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_5/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln731_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_5/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="r_V_29_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="23" slack="0"/>
<pin id="844" dir="0" index="1" bw="9" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_29/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln1298_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_6/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_18_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="0"/>
<pin id="857" dir="0" index="2" bw="5" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_19_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="16" slack="0"/>
<pin id="865" dir="0" index="2" bw="4" slack="0"/>
<pin id="866" dir="0" index="3" bw="4" slack="0"/>
<pin id="867" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="and_ln731_7_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="22" slack="0"/>
<pin id="874" dir="0" index="1" bw="2" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_7/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln731_7_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="22" slack="0"/>
<pin id="882" dir="0" index="1" bw="22" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_7/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_20_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="4" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="xor_ln731_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_6/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln731_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_6/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="r_V_30_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="23" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_30/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln1298_7_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_7/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_21_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="0"/>
<pin id="923" dir="0" index="2" bw="4" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_22_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="2" slack="0"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="0" index="2" bw="4" slack="0"/>
<pin id="932" dir="0" index="3" bw="4" slack="0"/>
<pin id="933" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="and_ln731_8_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="22" slack="0"/>
<pin id="940" dir="0" index="1" bw="2" slack="0"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_8/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln731_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="22" slack="0"/>
<pin id="948" dir="0" index="1" bw="22" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_8/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_23_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="0" index="2" bw="4" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="xor_ln731_7_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_7/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln731_7_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_7/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="r_V_31_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="23" slack="0"/>
<pin id="976" dir="0" index="1" bw="7" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_31/1 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln1298_8_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_8/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_24_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="0" index="2" bw="4" slack="0"/>
<pin id="990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_25_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="0" index="2" bw="4" slack="0"/>
<pin id="998" dir="0" index="3" bw="4" slack="0"/>
<pin id="999" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="and_ln731_9_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="22" slack="0"/>
<pin id="1006" dir="0" index="1" bw="2" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_9/1 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln731_9_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="22" slack="0"/>
<pin id="1014" dir="0" index="1" bw="22" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_9/1 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_26_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="16" slack="0"/>
<pin id="1021" dir="0" index="2" bw="4" slack="0"/>
<pin id="1022" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln731_8_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_8/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln731_8_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_8/1 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="r_V_32_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="23" slack="0"/>
<pin id="1042" dir="0" index="1" bw="6" slack="0"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_32/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="trunc_ln1298_9_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="0"/>
<pin id="1050" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_9/1 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_27_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="16" slack="0"/>
<pin id="1055" dir="0" index="2" bw="4" slack="0"/>
<pin id="1056" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_28_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="2" slack="0"/>
<pin id="1062" dir="0" index="1" bw="16" slack="0"/>
<pin id="1063" dir="0" index="2" bw="3" slack="0"/>
<pin id="1064" dir="0" index="3" bw="4" slack="0"/>
<pin id="1065" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="and_ln731_s_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="22" slack="0"/>
<pin id="1072" dir="0" index="1" bw="2" slack="0"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_s/1 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln731_10_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="22" slack="0"/>
<pin id="1080" dir="0" index="1" bw="22" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_10/1 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_29_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="16" slack="0"/>
<pin id="1087" dir="0" index="2" bw="4" slack="0"/>
<pin id="1088" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xor_ln731_9_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_9/1 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="select_ln731_9_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_9/1 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="r_V_33_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="23" slack="0"/>
<pin id="1108" dir="0" index="1" bw="5" slack="0"/>
<pin id="1109" dir="0" index="2" bw="1" slack="0"/>
<pin id="1110" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_33/1 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="trunc_ln1298_10_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_10/1 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_30_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="16" slack="0"/>
<pin id="1121" dir="0" index="2" bw="4" slack="0"/>
<pin id="1122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_31_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="2" slack="0"/>
<pin id="1128" dir="0" index="1" bw="16" slack="0"/>
<pin id="1129" dir="0" index="2" bw="3" slack="0"/>
<pin id="1130" dir="0" index="3" bw="3" slack="0"/>
<pin id="1131" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="and_ln731_10_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="22" slack="0"/>
<pin id="1138" dir="0" index="1" bw="2" slack="0"/>
<pin id="1139" dir="0" index="2" bw="1" slack="0"/>
<pin id="1140" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_10/1 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln731_11_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="22" slack="0"/>
<pin id="1146" dir="0" index="1" bw="22" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_11/1 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_32_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="16" slack="0"/>
<pin id="1153" dir="0" index="2" bw="3" slack="0"/>
<pin id="1154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="xor_ln731_10_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_10/1 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="select_ln731_10_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_10/1 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="r_V_34_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="23" slack="0"/>
<pin id="1174" dir="0" index="1" bw="4" slack="0"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_34/1 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="trunc_ln1298_12_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="0"/>
<pin id="1182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_12/1 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_33_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="16" slack="0"/>
<pin id="1187" dir="0" index="2" bw="3" slack="0"/>
<pin id="1188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_34_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="2" slack="0"/>
<pin id="1194" dir="0" index="1" bw="16" slack="0"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="0" index="3" bw="3" slack="0"/>
<pin id="1197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="and_ln731_11_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="22" slack="0"/>
<pin id="1204" dir="0" index="1" bw="2" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_11/1 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="icmp_ln731_12_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="22" slack="0"/>
<pin id="1212" dir="0" index="1" bw="22" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_12/1 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_35_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="16" slack="0"/>
<pin id="1219" dir="0" index="2" bw="3" slack="0"/>
<pin id="1220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="xor_ln731_11_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_11/1 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="select_ln731_11_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="0" index="2" bw="1" slack="0"/>
<pin id="1234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_11/1 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="r_V_35_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="23" slack="0"/>
<pin id="1240" dir="0" index="1" bw="3" slack="0"/>
<pin id="1241" dir="0" index="2" bw="1" slack="0"/>
<pin id="1242" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_35/1 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="trunc_ln1298_13_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="0"/>
<pin id="1248" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_13/1 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="trunc_ln1298_s_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="22" slack="0"/>
<pin id="1252" dir="0" index="1" bw="2" slack="0"/>
<pin id="1253" dir="0" index="2" bw="1" slack="0"/>
<pin id="1254" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1298_s/1 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_36_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="16" slack="0"/>
<pin id="1261" dir="0" index="2" bw="3" slack="0"/>
<pin id="1262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="icmp_ln731_13_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="22" slack="0"/>
<pin id="1268" dir="0" index="1" bw="22" slack="0"/>
<pin id="1269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_13/1 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_37_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="16" slack="0"/>
<pin id="1275" dir="0" index="2" bw="1" slack="0"/>
<pin id="1276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="xor_ln731_12_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_12/1 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln731_12_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_12/1 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="r_V_36_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="23" slack="0"/>
<pin id="1296" dir="0" index="1" bw="2" slack="0"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_36/1 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="trunc_ln1298_14_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="16" slack="0"/>
<pin id="1304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_14/1 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="xor_ln731_13_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_13/1 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_38_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="16" slack="0"/>
<pin id="1315" dir="0" index="2" bw="1" slack="0"/>
<pin id="1316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="and_ln731_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln731/1 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="r_V_37_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="23" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="0" index="2" bw="1" slack="0"/>
<pin id="1330" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_37/1 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="select_ln731_13_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="0"/>
<pin id="1336" dir="0" index="1" bw="5" slack="0"/>
<pin id="1337" dir="0" index="2" bw="5" slack="0"/>
<pin id="1338" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_13/1 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="select_ln731_14_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="23" slack="0"/>
<pin id="1345" dir="0" index="2" bw="23" slack="0"/>
<pin id="1346" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_14/1 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="p_Result_s_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="23" slack="0"/>
<pin id="1353" dir="0" index="2" bw="6" slack="0"/>
<pin id="1354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="p_Result_3_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="6" slack="0"/>
<pin id="1360" dir="0" index="1" bw="23" slack="0"/>
<pin id="1361" dir="0" index="2" bw="5" slack="0"/>
<pin id="1362" dir="0" index="3" bw="6" slack="0"/>
<pin id="1363" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="p_Result_2_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="6" slack="0"/>
<pin id="1371" dir="0" index="1" bw="23" slack="0"/>
<pin id="1372" dir="0" index="2" bw="6" slack="0"/>
<pin id="1373" dir="0" index="3" bw="6" slack="0"/>
<pin id="1374" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln756_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="6" slack="0"/>
<pin id="1382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln756/2 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="zext_ln708_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="23" slack="1"/>
<pin id="1388" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/3 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="zext_ln708_1_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="6" slack="0"/>
<pin id="1392" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/3 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="trunc_ln708_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="24" slack="0"/>
<pin id="1396" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/6 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="z1_V_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="24" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="z1_V/6 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln1118_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="24" slack="0"/>
<pin id="1404" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="a_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="4" slack="0"/>
<pin id="1408" dir="0" index="1" bw="24" slack="0"/>
<pin id="1409" dir="0" index="2" bw="6" slack="0"/>
<pin id="1410" dir="0" index="3" bw="6" slack="0"/>
<pin id="1411" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="trunc_ln703_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="24" slack="0"/>
<pin id="1417" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/6 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_40_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="24" slack="0"/>
<pin id="1421" dir="0" index="2" bw="6" slack="0"/>
<pin id="1422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="sf_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="28" slack="0"/>
<pin id="1427" dir="0" index="1" bw="5" slack="0"/>
<pin id="1428" dir="0" index="2" bw="23" slack="0"/>
<pin id="1429" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/6 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="tmp_39_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="29" slack="0"/>
<pin id="1435" dir="0" index="1" bw="5" slack="0"/>
<pin id="1436" dir="0" index="2" bw="23" slack="0"/>
<pin id="1437" dir="0" index="3" bw="1" slack="0"/>
<pin id="1438" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="zext_ln1333_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="28" slack="0"/>
<pin id="1445" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1333/6 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="select_ln1333_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="29" slack="0"/>
<pin id="1450" dir="0" index="2" bw="29" slack="0"/>
<pin id="1451" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1333/6 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="lhs_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="28" slack="0"/>
<pin id="1457" dir="0" index="1" bw="19" slack="0"/>
<pin id="1458" dir="0" index="2" bw="1" slack="0"/>
<pin id="1459" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/6 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="zext_ln1192_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="28" slack="0"/>
<pin id="1465" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/6 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="ret_V_3_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="28" slack="0"/>
<pin id="1469" dir="0" index="1" bw="29" slack="0"/>
<pin id="1470" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="zext_ln1116_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="4" slack="0"/>
<pin id="1475" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="zext_ln186_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="4" slack="0"/>
<pin id="1479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/6 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln251_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="18" slack="0"/>
<pin id="1484" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/7 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="add_ln703_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="18" slack="0"/>
<pin id="1488" dir="0" index="1" bw="22" slack="4"/>
<pin id="1489" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="sext_ln1118_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="5" slack="0"/>
<pin id="1493" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="r_V_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="5" slack="0"/>
<pin id="1497" dir="0" index="1" bw="23" slack="0"/>
<pin id="1498" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="tmp_41_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="15" slack="0"/>
<pin id="1503" dir="0" index="1" bw="29" slack="0"/>
<pin id="1504" dir="0" index="2" bw="5" slack="0"/>
<pin id="1505" dir="0" index="3" bw="6" slack="0"/>
<pin id="1506" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_42_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="9" slack="0"/>
<pin id="1512" dir="0" index="1" bw="29" slack="0"/>
<pin id="1513" dir="0" index="2" bw="6" slack="0"/>
<pin id="1514" dir="0" index="3" bw="6" slack="0"/>
<pin id="1515" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="zext_ln1115_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="9" slack="0"/>
<pin id="1521" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/9 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="r_V_23_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="9" slack="0"/>
<pin id="1525" dir="0" index="1" bw="9" slack="0"/>
<pin id="1526" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/9 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="r_V_s_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="17" slack="0"/>
<pin id="1531" dir="0" index="1" bw="18" slack="0"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="0" index="3" bw="6" slack="0"/>
<pin id="1534" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/9 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="lhs_V_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="25" slack="0"/>
<pin id="1541" dir="0" index="1" bw="15" slack="1"/>
<pin id="1542" dir="0" index="2" bw="1" slack="0"/>
<pin id="1543" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="zext_ln1193_1_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="25" slack="0"/>
<pin id="1548" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1193_1/10 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="zext_ln1193_2_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="17" slack="1"/>
<pin id="1552" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1193_2/10 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="ret_V_2_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="25" slack="0"/>
<pin id="1555" dir="0" index="1" bw="17" slack="0"/>
<pin id="1556" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="trunc_ln708_2_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="0"/>
<pin id="1561" dir="0" index="1" bw="26" slack="0"/>
<pin id="1562" dir="0" index="2" bw="5" slack="0"/>
<pin id="1563" dir="0" index="3" bw="6" slack="0"/>
<pin id="1564" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/10 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="sext_ln708_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="16" slack="0"/>
<pin id="1571" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/10 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="tmp_43_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="22" slack="0"/>
<pin id="1575" dir="0" index="1" bw="28" slack="1"/>
<pin id="1576" dir="0" index="2" bw="4" slack="0"/>
<pin id="1577" dir="0" index="3" bw="6" slack="0"/>
<pin id="1578" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="shl_ln_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="28" slack="0"/>
<pin id="1584" dir="0" index="1" bw="22" slack="0"/>
<pin id="1585" dir="0" index="2" bw="1" slack="0"/>
<pin id="1586" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="sext_ln703_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="28" slack="0"/>
<pin id="1592" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/10 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="sext_ln703_1_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="22" slack="3"/>
<pin id="1596" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="sext_ln703_2_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="0"/>
<pin id="1599" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="tmp_44_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="19" slack="0"/>
<pin id="1603" dir="0" index="1" bw="28" slack="1"/>
<pin id="1604" dir="0" index="2" bw="4" slack="0"/>
<pin id="1605" dir="0" index="3" bw="6" slack="0"/>
<pin id="1606" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="trunc_ln_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="25" slack="0"/>
<pin id="1612" dir="0" index="1" bw="19" slack="0"/>
<pin id="1613" dir="0" index="2" bw="1" slack="0"/>
<pin id="1614" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="add_ln703_2_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="28" slack="0"/>
<pin id="1620" dir="0" index="1" bw="16" slack="0"/>
<pin id="1621" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/10 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="add_ln703_3_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="25" slack="0"/>
<pin id="1626" dir="0" index="1" bw="16" slack="0"/>
<pin id="1627" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/10 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="log_base_V_2_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="29" slack="0"/>
<pin id="1632" dir="0" index="1" bw="22" slack="0"/>
<pin id="1633" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V_2/10 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="p_Result_6_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="0"/>
<pin id="1638" dir="0" index="1" bw="29" slack="0"/>
<pin id="1639" dir="0" index="2" bw="6" slack="0"/>
<pin id="1640" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="sext_ln703_3_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="22" slack="4"/>
<pin id="1646" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/11 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="add_ln778_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="25" slack="1"/>
<pin id="1649" dir="0" index="1" bw="22" slack="0"/>
<pin id="1650" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln778/11 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="shl_ln1_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="10" slack="0"/>
<pin id="1654" dir="0" index="1" bw="1" slack="1"/>
<pin id="1655" dir="0" index="2" bw="9" slack="0"/>
<pin id="1656" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="sext_ln703_4_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="10" slack="0"/>
<pin id="1661" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/11 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="log_base_V_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="25" slack="0"/>
<pin id="1665" dir="0" index="1" bw="10" slack="0"/>
<pin id="1666" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V/11 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="r_V_4_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="16" slack="0"/>
<pin id="1671" dir="0" index="1" bw="25" slack="0"/>
<pin id="1672" dir="0" index="2" bw="5" slack="0"/>
<pin id="1673" dir="0" index="3" bw="6" slack="0"/>
<pin id="1674" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_4/11 "/>
</bind>
</comp>

<comp id="1680" class="1007" name="grp_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="23" slack="0"/>
<pin id="1682" dir="0" index="1" bw="6" slack="0"/>
<pin id="1683" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/3 "/>
</bind>
</comp>

<comp id="1691" class="1007" name="grp_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="24" slack="0"/>
<pin id="1693" dir="0" index="1" bw="4" slack="0"/>
<pin id="1694" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1695" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_22/6 zext_ln1193/8 ret_V/8 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="icmp_ln1497_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="1"/>
<pin id="1702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="p_Result_5_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="23" slack="1"/>
<pin id="1706" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="r_V_21_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="23" slack="1"/>
<pin id="1714" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="r_V_24_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="23" slack="1"/>
<pin id="1722" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="r_V_25_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="23" slack="1"/>
<pin id="1730" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="r_V_26_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="23" slack="1"/>
<pin id="1738" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="r_V_27_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="23" slack="1"/>
<pin id="1746" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="r_V_28_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="23" slack="1"/>
<pin id="1754" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="r_V_29_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="23" slack="1"/>
<pin id="1762" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="r_V_30_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="23" slack="1"/>
<pin id="1770" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="r_V_31_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="23" slack="1"/>
<pin id="1778" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="r_V_32_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="23" slack="1"/>
<pin id="1786" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="r_V_33_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="23" slack="1"/>
<pin id="1794" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="r_V_34_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="23" slack="1"/>
<pin id="1802" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="r_V_35_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="23" slack="1"/>
<pin id="1810" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="r_V_36_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="23" slack="1"/>
<pin id="1818" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="select_ln731_13_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="5" slack="8"/>
<pin id="1826" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="select_ln731_13 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="select_ln731_14_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="23" slack="1"/>
<pin id="1831" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="select_ln731_14 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="6" slack="1"/>
<pin id="1839" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="1842" class="1005" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="6" slack="1"/>
<pin id="1844" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="1847" class="1005" name="log_sum_V_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="22" slack="4"/>
<pin id="1849" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="1852" class="1005" name="zext_ln708_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="24" slack="1"/>
<pin id="1854" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln708 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="zext_ln708_1_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="24" slack="1"/>
<pin id="1859" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln708_1 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="zext_ln1118_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="28" slack="1"/>
<pin id="1864" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="ret_V_3_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="29" slack="2"/>
<pin id="1869" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="zext_ln1116_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="28" slack="1"/>
<pin id="1874" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="4" slack="1"/>
<pin id="1879" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="1882" class="1005" name="add_ln703_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="22" slack="3"/>
<pin id="1884" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="r_V_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="28" slack="1"/>
<pin id="1890" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1894" class="1005" name="tmp_41_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="15" slack="1"/>
<pin id="1896" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="r_V_s_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="17" slack="1"/>
<pin id="1901" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_s "/>
</bind>
</comp>

<comp id="1904" class="1005" name="add_ln703_3_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="25" slack="1"/>
<pin id="1906" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="p_Result_6_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="1"/>
<pin id="1911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="236"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="314"><net_src comp="280" pin="32"/><net_sink comp="277" pin=0"/></net>

<net id="327"><net_src comp="160" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="162" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="164" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="166" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="168" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="170" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="172" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="174" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="176" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="178" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="180" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="182" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="184" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="340"><net_src comp="186" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="341"><net_src comp="188" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="376"><net_src comp="324" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="377"><net_src comp="324" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="378"><net_src comp="324" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="379"><net_src comp="324" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="380"><net_src comp="324" pin="1"/><net_sink comp="342" pin=10"/></net>

<net id="381"><net_src comp="324" pin="1"/><net_sink comp="342" pin=12"/></net>

<net id="382"><net_src comp="324" pin="1"/><net_sink comp="342" pin=14"/></net>

<net id="383"><net_src comp="324" pin="1"/><net_sink comp="342" pin=16"/></net>

<net id="384"><net_src comp="324" pin="1"/><net_sink comp="342" pin=18"/></net>

<net id="385"><net_src comp="324" pin="1"/><net_sink comp="342" pin=20"/></net>

<net id="386"><net_src comp="324" pin="1"/><net_sink comp="342" pin=22"/></net>

<net id="387"><net_src comp="324" pin="1"/><net_sink comp="342" pin=24"/></net>

<net id="388"><net_src comp="324" pin="1"/><net_sink comp="342" pin=26"/></net>

<net id="389"><net_src comp="324" pin="1"/><net_sink comp="342" pin=28"/></net>

<net id="390"><net_src comp="324" pin="1"/><net_sink comp="342" pin=30"/></net>

<net id="394"><net_src comp="230" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="232" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="232" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="20" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="232" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="422" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="408" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="232" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="232" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="472"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="232" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="466" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="36" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="232" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="458" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="484" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="454" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="232" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="232" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="538"><net_src comp="26" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="232" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="532" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="232" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="44" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="524" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="550" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="54" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="520" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="56" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="232" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="42" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="232" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="604"><net_src comp="26" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="232" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="58" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="52" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="598" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="36" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="42" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="232" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="590" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="616" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="586" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="62" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="232" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="42" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="232" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="52" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="26" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="232" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="64" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="58" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="32" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="664" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="34" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="42" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="232" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="58" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="46" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="656" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="682" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="66" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="652" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="68" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="232" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="42" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="232" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="58" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="736"><net_src comp="26" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="232" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="70" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="64" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="745"><net_src comp="32" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="730" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="34" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="36" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="42" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="232" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="64" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="46" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="722" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="748" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="72" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="718" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="74" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="232" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="42" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="232" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="64" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="802"><net_src comp="26" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="232" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="805"><net_src comp="70" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="811"><net_src comp="32" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="796" pin="4"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="806" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="36" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="42" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="232" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="70" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="820" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="46" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="788" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="814" pin="2"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="78" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="784" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="80" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="232" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="42" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="232" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="868"><net_src comp="26" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="232" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="82" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="871"><net_src comp="76" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="877"><net_src comp="32" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="862" pin="4"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="34" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="36" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="42" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="232" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="76" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="886" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="46" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="854" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="880" pin="2"/><net_sink comp="900" pin=2"/></net>

<net id="913"><net_src comp="84" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="850" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="86" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="919"><net_src comp="232" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="42" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="232" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="76" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="934"><net_src comp="26" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="232" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="88" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="82" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="943"><net_src comp="32" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="928" pin="4"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="34" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="950"><net_src comp="938" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="36" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="42" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="232" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="82" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="952" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="46" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="971"><net_src comp="920" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="960" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="946" pin="2"/><net_sink comp="966" pin=2"/></net>

<net id="979"><net_src comp="90" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="916" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="92" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="232" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="42" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="232" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="82" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="1000"><net_src comp="26" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="232" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="94" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="88" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1009"><net_src comp="32" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="994" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="34" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1016"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="36" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1023"><net_src comp="42" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="232" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="88" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1030"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="46" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="986" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="1012" pin="2"/><net_sink comp="1032" pin=2"/></net>

<net id="1045"><net_src comp="96" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="982" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="98" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="232" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="42" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="232" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="88" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1066"><net_src comp="26" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="232" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1068"><net_src comp="100" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1069"><net_src comp="94" pin="0"/><net_sink comp="1060" pin=3"/></net>

<net id="1075"><net_src comp="32" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1060" pin="4"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="34" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1082"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="36" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="42" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="232" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="94" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1096"><net_src comp="1084" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="46" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="1052" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="1078" pin="2"/><net_sink comp="1098" pin=2"/></net>

<net id="1111"><net_src comp="102" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1048" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="104" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1117"><net_src comp="232" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="42" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="232" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="94" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1132"><net_src comp="26" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="232" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1134"><net_src comp="106" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1135"><net_src comp="100" pin="0"/><net_sink comp="1126" pin=3"/></net>

<net id="1141"><net_src comp="32" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1126" pin="4"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="34" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1148"><net_src comp="1136" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="36" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1155"><net_src comp="42" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="232" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="100" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1162"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="46" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="1118" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="1144" pin="2"/><net_sink comp="1164" pin=2"/></net>

<net id="1177"><net_src comp="108" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1178"><net_src comp="1114" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1179"><net_src comp="110" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1183"><net_src comp="232" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1189"><net_src comp="42" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="232" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="100" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1198"><net_src comp="26" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="232" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="112" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1201"><net_src comp="106" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1207"><net_src comp="32" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1192" pin="4"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="34" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1214"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="36" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1221"><net_src comp="42" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="232" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="106" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1228"><net_src comp="1216" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="46" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1235"><net_src comp="1184" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1237"><net_src comp="1210" pin="2"/><net_sink comp="1230" pin=2"/></net>

<net id="1243"><net_src comp="114" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="1180" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="34" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1249"><net_src comp="232" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1255"><net_src comp="32" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="34" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1263"><net_src comp="42" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="232" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="106" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1270"><net_src comp="1250" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="36" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="42" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="232" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="112" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1284"><net_src comp="1272" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="46" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1291"><net_src comp="1258" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1280" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="1266" pin="2"/><net_sink comp="1286" pin=2"/></net>

<net id="1299"><net_src comp="116" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="1246" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="118" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1305"><net_src comp="232" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1310"><net_src comp="1302" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="46" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1317"><net_src comp="42" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1318"><net_src comp="232" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1319"><net_src comp="112" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1324"><net_src comp="1312" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="1306" pin="2"/><net_sink comp="1320" pin=1"/></net>

<net id="1331"><net_src comp="120" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1302" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="122" pin="0"/><net_sink comp="1326" pin=2"/></net>

<net id="1339"><net_src comp="1302" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1340"><net_src comp="124" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1341"><net_src comp="126" pin="0"/><net_sink comp="1334" pin=2"/></net>

<net id="1347"><net_src comp="1302" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="1326" pin="3"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="128" pin="0"/><net_sink comp="1342" pin=2"/></net>

<net id="1355"><net_src comp="130" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="280" pin="32"/><net_sink comp="1350" pin=1"/></net>

<net id="1357"><net_src comp="132" pin="0"/><net_sink comp="1350" pin=2"/></net>

<net id="1364"><net_src comp="134" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="280" pin="32"/><net_sink comp="1358" pin=1"/></net>

<net id="1366"><net_src comp="136" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1367"><net_src comp="138" pin="0"/><net_sink comp="1358" pin=3"/></net>

<net id="1368"><net_src comp="1358" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="1375"><net_src comp="134" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="280" pin="32"/><net_sink comp="1369" pin=1"/></net>

<net id="1377"><net_src comp="140" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1378"><net_src comp="142" pin="0"/><net_sink comp="1369" pin=3"/></net>

<net id="1379"><net_src comp="1369" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="1383"><net_src comp="318" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1389"><net_src comp="277" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="245" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1401"><net_src comp="144" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1405"><net_src comp="1397" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1412"><net_src comp="146" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="148" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1414"><net_src comp="132" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1423"><net_src comp="150" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="132" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1430"><net_src comp="152" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="154" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="1394" pin="1"/><net_sink comp="1425" pin=2"/></net>

<net id="1439"><net_src comp="156" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="154" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1441"><net_src comp="1394" pin="1"/><net_sink comp="1433" pin=2"/></net>

<net id="1442"><net_src comp="22" pin="0"/><net_sink comp="1433" pin=3"/></net>

<net id="1446"><net_src comp="1425" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1452"><net_src comp="1418" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="1433" pin="4"/><net_sink comp="1447" pin=1"/></net>

<net id="1454"><net_src comp="1443" pin="1"/><net_sink comp="1447" pin=2"/></net>

<net id="1460"><net_src comp="158" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="1415" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1462"><net_src comp="50" pin="0"/><net_sink comp="1455" pin=2"/></net>

<net id="1466"><net_src comp="1455" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1471"><net_src comp="1463" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="1447" pin="3"/><net_sink comp="1467" pin=1"/></net>

<net id="1476"><net_src comp="1406" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1480"><net_src comp="1406" pin="4"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1485"><net_src comp="271" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1490"><net_src comp="1482" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="342" pin="32"/><net_sink comp="1491" pin=0"/></net>

<net id="1499"><net_src comp="1491" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="190" pin="0"/><net_sink comp="1495" pin=1"/></net>

<net id="1507"><net_src comp="192" pin="0"/><net_sink comp="1501" pin=0"/></net>

<net id="1508"><net_src comp="30" pin="0"/><net_sink comp="1501" pin=2"/></net>

<net id="1509"><net_src comp="194" pin="0"/><net_sink comp="1501" pin=3"/></net>

<net id="1516"><net_src comp="196" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="138" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1518"><net_src comp="194" pin="0"/><net_sink comp="1510" pin=3"/></net>

<net id="1522"><net_src comp="1510" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1535"><net_src comp="198" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1536"><net_src comp="1523" pin="2"/><net_sink comp="1529" pin=1"/></net>

<net id="1537"><net_src comp="112" pin="0"/><net_sink comp="1529" pin=2"/></net>

<net id="1538"><net_src comp="200" pin="0"/><net_sink comp="1529" pin=3"/></net>

<net id="1544"><net_src comp="202" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1545"><net_src comp="56" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1549"><net_src comp="1539" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1557"><net_src comp="1546" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="1550" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="1565"><net_src comp="204" pin="0"/><net_sink comp="1559" pin=0"/></net>

<net id="1566"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=1"/></net>

<net id="1567"><net_src comp="58" pin="0"/><net_sink comp="1559" pin=2"/></net>

<net id="1568"><net_src comp="206" pin="0"/><net_sink comp="1559" pin=3"/></net>

<net id="1572"><net_src comp="1559" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1579"><net_src comp="208" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1580"><net_src comp="82" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1581"><net_src comp="210" pin="0"/><net_sink comp="1573" pin=3"/></net>

<net id="1587"><net_src comp="212" pin="0"/><net_sink comp="1582" pin=0"/></net>

<net id="1588"><net_src comp="1573" pin="4"/><net_sink comp="1582" pin=1"/></net>

<net id="1589"><net_src comp="214" pin="0"/><net_sink comp="1582" pin=2"/></net>

<net id="1593"><net_src comp="1582" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1600"><net_src comp="1559" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1607"><net_src comp="216" pin="0"/><net_sink comp="1601" pin=0"/></net>

<net id="1608"><net_src comp="82" pin="0"/><net_sink comp="1601" pin=2"/></net>

<net id="1609"><net_src comp="218" pin="0"/><net_sink comp="1601" pin=3"/></net>

<net id="1615"><net_src comp="220" pin="0"/><net_sink comp="1610" pin=0"/></net>

<net id="1616"><net_src comp="1601" pin="4"/><net_sink comp="1610" pin=1"/></net>

<net id="1617"><net_src comp="214" pin="0"/><net_sink comp="1610" pin=2"/></net>

<net id="1622"><net_src comp="1590" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="1569" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="1628"><net_src comp="1610" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="1597" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="1634"><net_src comp="1618" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1635"><net_src comp="1594" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="1641"><net_src comp="222" pin="0"/><net_sink comp="1636" pin=0"/></net>

<net id="1642"><net_src comp="1630" pin="2"/><net_sink comp="1636" pin=1"/></net>

<net id="1643"><net_src comp="194" pin="0"/><net_sink comp="1636" pin=2"/></net>

<net id="1651"><net_src comp="1644" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="1657"><net_src comp="224" pin="0"/><net_sink comp="1652" pin=0"/></net>

<net id="1658"><net_src comp="226" pin="0"/><net_sink comp="1652" pin=2"/></net>

<net id="1662"><net_src comp="1652" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1667"><net_src comp="1647" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="1659" pin="1"/><net_sink comp="1663" pin=1"/></net>

<net id="1675"><net_src comp="228" pin="0"/><net_sink comp="1669" pin=0"/></net>

<net id="1676"><net_src comp="1663" pin="2"/><net_sink comp="1669" pin=1"/></net>

<net id="1677"><net_src comp="64" pin="0"/><net_sink comp="1669" pin=2"/></net>

<net id="1678"><net_src comp="218" pin="0"/><net_sink comp="1669" pin=3"/></net>

<net id="1679"><net_src comp="1669" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="1684"><net_src comp="1386" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1685"><net_src comp="1390" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1686"><net_src comp="1680" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1687"><net_src comp="1680" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1688"><net_src comp="1680" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1689"><net_src comp="1680" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1690"><net_src comp="1680" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1696"><net_src comp="1402" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1697"><net_src comp="1473" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="1698"><net_src comp="1691" pin="3"/><net_sink comp="1501" pin=1"/></net>

<net id="1699"><net_src comp="1691" pin="3"/><net_sink comp="1510" pin=1"/></net>

<net id="1703"><net_src comp="402" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1707"><net_src comp="412" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1715"><net_src comp="446" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="1723"><net_src comp="512" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="1731"><net_src comp="578" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="1739"><net_src comp="644" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="280" pin=10"/></net>

<net id="1747"><net_src comp="710" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="280" pin=12"/></net>

<net id="1755"><net_src comp="776" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="280" pin=14"/></net>

<net id="1763"><net_src comp="842" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="280" pin=16"/></net>

<net id="1771"><net_src comp="908" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="280" pin=18"/></net>

<net id="1779"><net_src comp="974" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="280" pin=20"/></net>

<net id="1787"><net_src comp="1040" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="280" pin=22"/></net>

<net id="1795"><net_src comp="1106" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="280" pin=24"/></net>

<net id="1803"><net_src comp="1172" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="280" pin=26"/></net>

<net id="1811"><net_src comp="1238" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="280" pin=28"/></net>

<net id="1819"><net_src comp="1294" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="280" pin=30"/></net>

<net id="1827"><net_src comp="1334" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1832"><net_src comp="1342" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1840"><net_src comp="238" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1845"><net_src comp="251" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1850"><net_src comp="258" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1855"><net_src comp="1386" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1860"><net_src comp="1390" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1865"><net_src comp="1402" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1870"><net_src comp="1467" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1875"><net_src comp="1473" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="1880"><net_src comp="264" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1885"><net_src comp="1486" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1887"><net_src comp="1882" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1891"><net_src comp="1495" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1893"><net_src comp="1888" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="1897"><net_src comp="1501" pin="4"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="1902"><net_src comp="1529" pin="4"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1907"><net_src comp="1624" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1912"><net_src comp="1636" pin="3"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1652" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: log_apfixed_reduce_log_inverse_lut_table_array_V | {}
	Port: log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
 - Input state : 
	Port: log<16, 3> : x | {1 }
	Port: log<16, 3> : log_apfixed_reduce_log_inverse_lut_table_array_V | {2 3 }
	Port: log<16, 3> : log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V | {2 3 }
	Port: log<16, 3> : log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {6 7 }
  - Chain level:
	State 1
		br_ln703 : 1
		p_Result_5 : 1
		and_ln : 1
		icmp_ln731 : 2
		br_ln731 : 3
		r_V_21 : 1
		and_ln731_1 : 1
		icmp_ln731_1 : 2
		xor_ln731 : 1
		select_ln731 : 3
		br_ln731 : 4
		r_V_24 : 1
		and_ln731_2 : 1
		icmp_ln731_2 : 2
		xor_ln731_1 : 1
		select_ln731_1 : 3
		br_ln731 : 4
		r_V_25 : 1
		and_ln731_3 : 1
		icmp_ln731_3 : 2
		xor_ln731_2 : 1
		select_ln731_2 : 3
		br_ln731 : 4
		r_V_26 : 1
		and_ln731_4 : 1
		icmp_ln731_4 : 2
		xor_ln731_3 : 1
		select_ln731_3 : 3
		br_ln731 : 4
		r_V_27 : 1
		and_ln731_5 : 1
		icmp_ln731_5 : 2
		xor_ln731_4 : 1
		select_ln731_4 : 3
		br_ln731 : 4
		r_V_28 : 1
		and_ln731_6 : 1
		icmp_ln731_6 : 2
		xor_ln731_5 : 1
		select_ln731_5 : 3
		br_ln731 : 4
		r_V_29 : 1
		and_ln731_7 : 1
		icmp_ln731_7 : 2
		xor_ln731_6 : 1
		select_ln731_6 : 3
		br_ln731 : 4
		r_V_30 : 1
		and_ln731_8 : 1
		icmp_ln731_8 : 2
		xor_ln731_7 : 1
		select_ln731_7 : 3
		br_ln731 : 4
		r_V_31 : 1
		and_ln731_9 : 1
		icmp_ln731_9 : 2
		xor_ln731_8 : 1
		select_ln731_8 : 3
		br_ln731 : 4
		r_V_32 : 1
		and_ln731_s : 1
		icmp_ln731_10 : 2
		xor_ln731_9 : 1
		select_ln731_9 : 3
		br_ln731 : 4
		r_V_33 : 1
		and_ln731_10 : 1
		icmp_ln731_11 : 2
		xor_ln731_10 : 1
		select_ln731_10 : 3
		br_ln731 : 4
		r_V_34 : 1
		and_ln731_11 : 1
		icmp_ln731_12 : 2
		xor_ln731_11 : 1
		select_ln731_11 : 3
		br_ln731 : 4
		r_V_35 : 1
		trunc_ln1298_s : 1
		icmp_ln731_13 : 2
		xor_ln731_12 : 1
		select_ln731_12 : 3
		br_ln731 : 4
		r_V_36 : 1
		xor_ln731_13 : 1
		and_ln731 : 1
		br_ln731 : 1
		r_V_37 : 1
		select_ln731_13 : 1
		select_ln731_14 : 2
	State 2
		p_Result_s : 1
		br_ln748 : 2
		p_Result_3 : 1
		p_Result_2 : 1
		index0_V : 2
		zext_ln756 : 3
		log_apfixed_reduce_log_inverse_lut_table_array_V_addr : 4
		b_frac_tilde_inverse_V : 5
		log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr : 4
		log_sum_V : 5
	State 3
		zext_ln708_1 : 1
		mul_ln708 : 2
	State 4
	State 5
	State 6
		trunc_ln708 : 1
		z1_V : 1
		zext_ln1118 : 1
		a : 1
		trunc_ln703 : 1
		tmp_40 : 1
		sf : 2
		tmp_39 : 2
		zext_ln1333 : 3
		select_ln1333 : 4
		lhs : 2
		zext_ln1192 : 3
		ret_V_3 : 5
		zext_ln1116 : 2
		r_V_22 : 3
		zext_ln186 : 2
		log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 3
		logn_V : 4
	State 7
		zext_ln251 : 1
		add_ln703 : 2
	State 8
		zext_ln1193 : 1
		ret_V : 2
	State 9
		sext_ln1118 : 1
		r_V : 2
		tmp_41 : 1
		tmp_42 : 1
		zext_ln1115 : 2
		r_V_23 : 3
		r_V_s : 4
	State 10
		zext_ln1193_1 : 1
		ret_V_2 : 2
		trunc_ln708_2 : 3
		sext_ln708 : 4
		shl_ln : 1
		sext_ln703 : 2
		sext_ln703_2 : 4
		trunc_ln : 1
		add_ln703_2 : 5
		add_ln703_3 : 5
		log_base_V_2 : 6
		p_Result_6 : 7
	State 11
		add_ln778 : 1
		sext_ln703_4 : 1
		log_base_V : 2
		r_V_4 : 3
		r_V_5 : 4
		ret_ln793 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln1497_fu_402   |    0    |    0    |    13   |
|          |    icmp_ln731_fu_440    |    0    |    0    |    14   |
|          |   icmp_ln731_1_fu_484   |    0    |    0    |    14   |
|          |   icmp_ln731_2_fu_550   |    0    |    0    |    14   |
|          |   icmp_ln731_3_fu_616   |    0    |    0    |    14   |
|          |   icmp_ln731_4_fu_682   |    0    |    0    |    14   |
|          |   icmp_ln731_5_fu_748   |    0    |    0    |    14   |
|   icmp   |   icmp_ln731_6_fu_814   |    0    |    0    |    14   |
|          |   icmp_ln731_7_fu_880   |    0    |    0    |    14   |
|          |   icmp_ln731_8_fu_946   |    0    |    0    |    14   |
|          |   icmp_ln731_9_fu_1012  |    0    |    0    |    14   |
|          |  icmp_ln731_10_fu_1078  |    0    |    0    |    14   |
|          |  icmp_ln731_11_fu_1144  |    0    |    0    |    14   |
|          |  icmp_ln731_12_fu_1210  |    0    |    0    |    14   |
|          |  icmp_ln731_13_fu_1266  |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |     ret_V_3_fu_1467     |    0    |    0    |    36   |
|          |    add_ln703_fu_1486    |    0    |    0    |    29   |
|          |   add_ln703_2_fu_1618   |    0    |    0    |    25   |
|    add   |   add_ln703_3_fu_1624   |    0    |    0    |    32   |
|          |   log_base_V_2_fu_1630  |    0    |    0    |    25   |
|          |    add_ln778_fu_1647    |    0    |    0    |    25   |
|          |    log_base_V_fu_1663   |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_fu_1495       |    1    |    0    |    31   |
|    mul   |      r_V_23_fu_1523     |    0    |    0    |    51   |
|          |       grp_fu_1680       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln731_fu_504   |    0    |    0    |    2    |
|          |  select_ln731_1_fu_570  |    0    |    0    |    2    |
|          |  select_ln731_2_fu_636  |    0    |    0    |    2    |
|          |  select_ln731_3_fu_702  |    0    |    0    |    2    |
|          |  select_ln731_4_fu_768  |    0    |    0    |    2    |
|          |  select_ln731_5_fu_834  |    0    |    0    |    2    |
|          |  select_ln731_6_fu_900  |    0    |    0    |    2    |
|  select  |  select_ln731_7_fu_966  |    0    |    0    |    2    |
|          |  select_ln731_8_fu_1032 |    0    |    0    |    2    |
|          |  select_ln731_9_fu_1098 |    0    |    0    |    2    |
|          | select_ln731_10_fu_1164 |    0    |    0    |    2    |
|          | select_ln731_11_fu_1230 |    0    |    0    |    2    |
|          | select_ln731_12_fu_1286 |    0    |    0    |    2    |
|          | select_ln731_13_fu_1334 |    0    |    0    |    5    |
|          | select_ln731_14_fu_1342 |    0    |    0    |    23   |
|          |  select_ln1333_fu_1447  |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     ret_V_2_fu_1553     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln731_fu_498    |    0    |    0    |    2    |
|          |    xor_ln731_1_fu_564   |    0    |    0    |    2    |
|          |    xor_ln731_2_fu_630   |    0    |    0    |    2    |
|          |    xor_ln731_3_fu_696   |    0    |    0    |    2    |
|          |    xor_ln731_4_fu_762   |    0    |    0    |    2    |
|          |    xor_ln731_5_fu_828   |    0    |    0    |    2    |
|    xor   |    xor_ln731_6_fu_894   |    0    |    0    |    2    |
|          |    xor_ln731_7_fu_960   |    0    |    0    |    2    |
|          |   xor_ln731_8_fu_1026   |    0    |    0    |    2    |
|          |   xor_ln731_9_fu_1092   |    0    |    0    |    2    |
|          |   xor_ln731_10_fu_1158  |    0    |    0    |    2    |
|          |   xor_ln731_11_fu_1224  |    0    |    0    |    2    |
|          |   xor_ln731_12_fu_1280  |    0    |    0    |    2    |
|          |   xor_ln731_13_fu_1306  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |    and_ln731_fu_1320    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_1691       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_232   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln640_fu_408   |    0    |    0    |    0    |
|          |   trunc_ln1298_fu_454   |    0    |    0    |    0    |
|          |  trunc_ln1298_1_fu_520  |    0    |    0    |    0    |
|          |  trunc_ln1298_2_fu_586  |    0    |    0    |    0    |
|          |  trunc_ln1298_3_fu_652  |    0    |    0    |    0    |
|          |  trunc_ln1298_4_fu_718  |    0    |    0    |    0    |
|          |  trunc_ln1298_5_fu_784  |    0    |    0    |    0    |
|          |  trunc_ln1298_6_fu_850  |    0    |    0    |    0    |
|   trunc  |  trunc_ln1298_7_fu_916  |    0    |    0    |    0    |
|          |  trunc_ln1298_8_fu_982  |    0    |    0    |    0    |
|          |  trunc_ln1298_9_fu_1048 |    0    |    0    |    0    |
|          | trunc_ln1298_10_fu_1114 |    0    |    0    |    0    |
|          | trunc_ln1298_12_fu_1180 |    0    |    0    |    0    |
|          | trunc_ln1298_13_fu_1246 |    0    |    0    |    0    |
|          | trunc_ln1298_14_fu_1302 |    0    |    0    |    0    |
|          |   trunc_ln708_fu_1394   |    0    |    0    |    0    |
|          |   trunc_ln703_fu_1415   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_5_fu_412    |    0    |    0    |    0    |
|          |      and_ln_fu_432      |    0    |    0    |    0    |
|          |      r_V_21_fu_446      |    0    |    0    |    0    |
|          |    and_ln731_1_fu_476   |    0    |    0    |    0    |
|          |      r_V_24_fu_512      |    0    |    0    |    0    |
|          |    and_ln731_2_fu_542   |    0    |    0    |    0    |
|          |      r_V_25_fu_578      |    0    |    0    |    0    |
|          |    and_ln731_3_fu_608   |    0    |    0    |    0    |
|          |      r_V_26_fu_644      |    0    |    0    |    0    |
|          |    and_ln731_4_fu_674   |    0    |    0    |    0    |
|          |      r_V_27_fu_710      |    0    |    0    |    0    |
|          |    and_ln731_5_fu_740   |    0    |    0    |    0    |
|          |      r_V_28_fu_776      |    0    |    0    |    0    |
|          |    and_ln731_6_fu_806   |    0    |    0    |    0    |
|          |      r_V_29_fu_842      |    0    |    0    |    0    |
|          |    and_ln731_7_fu_872   |    0    |    0    |    0    |
|          |      r_V_30_fu_908      |    0    |    0    |    0    |
|          |    and_ln731_8_fu_938   |    0    |    0    |    0    |
|bitconcatenate|      r_V_31_fu_974      |    0    |    0    |    0    |
|          |   and_ln731_9_fu_1004   |    0    |    0    |    0    |
|          |      r_V_32_fu_1040     |    0    |    0    |    0    |
|          |   and_ln731_s_fu_1070   |    0    |    0    |    0    |
|          |      r_V_33_fu_1106     |    0    |    0    |    0    |
|          |   and_ln731_10_fu_1136  |    0    |    0    |    0    |
|          |      r_V_34_fu_1172     |    0    |    0    |    0    |
|          |   and_ln731_11_fu_1202  |    0    |    0    |    0    |
|          |      r_V_35_fu_1238     |    0    |    0    |    0    |
|          |  trunc_ln1298_s_fu_1250 |    0    |    0    |    0    |
|          |      r_V_36_fu_1294     |    0    |    0    |    0    |
|          |      r_V_37_fu_1326     |    0    |    0    |    0    |
|          |        sf_fu_1425       |    0    |    0    |    0    |
|          |      tmp_39_fu_1433     |    0    |    0    |    0    |
|          |       lhs_fu_1455       |    0    |    0    |    0    |
|          |      lhs_V_fu_1539      |    0    |    0    |    0    |
|          |      shl_ln_fu_1582     |    0    |    0    |    0    |
|          |     trunc_ln_fu_1610    |    0    |    0    |    0    |
|          |     shl_ln1_fu_1652     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_422       |    0    |    0    |    0    |
|          |       tmp_2_fu_466      |    0    |    0    |    0    |
|          |       tmp_5_fu_532      |    0    |    0    |    0    |
|          |       tmp_8_fu_598      |    0    |    0    |    0    |
|          |       tmp_s_fu_664      |    0    |    0    |    0    |
|          |      tmp_13_fu_730      |    0    |    0    |    0    |
|          |      tmp_16_fu_796      |    0    |    0    |    0    |
|          |      tmp_19_fu_862      |    0    |    0    |    0    |
|          |      tmp_22_fu_928      |    0    |    0    |    0    |
|          |      tmp_25_fu_994      |    0    |    0    |    0    |
|          |      tmp_28_fu_1060     |    0    |    0    |    0    |
|partselect|      tmp_31_fu_1126     |    0    |    0    |    0    |
|          |      tmp_34_fu_1192     |    0    |    0    |    0    |
|          |    p_Result_3_fu_1358   |    0    |    0    |    0    |
|          |    p_Result_2_fu_1369   |    0    |    0    |    0    |
|          |        a_fu_1406        |    0    |    0    |    0    |
|          |      tmp_41_fu_1501     |    0    |    0    |    0    |
|          |      tmp_42_fu_1510     |    0    |    0    |    0    |
|          |      r_V_s_fu_1529      |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_1559  |    0    |    0    |    0    |
|          |      tmp_43_fu_1573     |    0    |    0    |    0    |
|          |      tmp_44_fu_1601     |    0    |    0    |    0    |
|          |      r_V_4_fu_1669      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_458      |    0    |    0    |    0    |
|          |       tmp_3_fu_490      |    0    |    0    |    0    |
|          |       tmp_4_fu_524      |    0    |    0    |    0    |
|          |       tmp_6_fu_556      |    0    |    0    |    0    |
|          |       tmp_7_fu_590      |    0    |    0    |    0    |
|          |       tmp_9_fu_622      |    0    |    0    |    0    |
|          |      tmp_10_fu_656      |    0    |    0    |    0    |
|          |      tmp_11_fu_688      |    0    |    0    |    0    |
|          |      tmp_12_fu_722      |    0    |    0    |    0    |
|          |      tmp_14_fu_754      |    0    |    0    |    0    |
|          |      tmp_15_fu_788      |    0    |    0    |    0    |
|          |      tmp_17_fu_820      |    0    |    0    |    0    |
|          |      tmp_18_fu_854      |    0    |    0    |    0    |
|          |      tmp_20_fu_886      |    0    |    0    |    0    |
| bitselect|      tmp_21_fu_920      |    0    |    0    |    0    |
|          |      tmp_23_fu_952      |    0    |    0    |    0    |
|          |      tmp_24_fu_986      |    0    |    0    |    0    |
|          |      tmp_26_fu_1018     |    0    |    0    |    0    |
|          |      tmp_27_fu_1052     |    0    |    0    |    0    |
|          |      tmp_29_fu_1084     |    0    |    0    |    0    |
|          |      tmp_30_fu_1118     |    0    |    0    |    0    |
|          |      tmp_32_fu_1150     |    0    |    0    |    0    |
|          |      tmp_33_fu_1184     |    0    |    0    |    0    |
|          |      tmp_35_fu_1216     |    0    |    0    |    0    |
|          |      tmp_36_fu_1258     |    0    |    0    |    0    |
|          |      tmp_37_fu_1272     |    0    |    0    |    0    |
|          |      tmp_38_fu_1312     |    0    |    0    |    0    |
|          |    p_Result_s_fu_1350   |    0    |    0    |    0    |
|          |      tmp_40_fu_1418     |    0    |    0    |    0    |
|          |    p_Result_6_fu_1636   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln756_fu_1380   |    0    |    0    |    0    |
|          |    zext_ln708_fu_1386   |    0    |    0    |    0    |
|          |   zext_ln708_1_fu_1390  |    0    |    0    |    0    |
|          |   zext_ln1118_fu_1402   |    0    |    0    |    0    |
|          |   zext_ln1333_fu_1443   |    0    |    0    |    0    |
|   zext   |   zext_ln1192_fu_1463   |    0    |    0    |    0    |
|          |   zext_ln1116_fu_1473   |    0    |    0    |    0    |
|          |    zext_ln186_fu_1477   |    0    |    0    |    0    |
|          |    zext_ln251_fu_1482   |    0    |    0    |    0    |
|          |   zext_ln1115_fu_1519   |    0    |    0    |    0    |
|          |  zext_ln1193_1_fu_1546  |    0    |    0    |    0    |
|          |  zext_ln1193_2_fu_1550  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |       z1_V_fu_1397      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1118_fu_1491   |    0    |    0    |    0    |
|          |    sext_ln708_fu_1569   |    0    |    0    |    0    |
|          |    sext_ln703_fu_1590   |    0    |    0    |    0    |
|   sext   |   sext_ln703_1_fu_1594  |    0    |    0    |    0    |
|          |   sext_ln703_2_fu_1597  |    0    |    0    |    0    |
|          |   sext_ln703_3_fu_1644  |    0    |    0    |    0    |
|          |   sext_ln703_4_fu_1659  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   633   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------------------------+--------+
|                                                                                                      |   FF   |
+------------------------------------------------------------------------------------------------------+--------+
|                                         add_ln703_3_reg_1904                                         |   25   |
|                                          add_ln703_reg_1882                                          |   22   |
|                                           b_exp_012_reg_324                                          |    5   |
|                                          b_frac_010_reg_277                                          |   23   |
|                                         icmp_ln1497_reg_1700                                         |    1   |
|                                           index0_V_reg_315                                           |    6   |
|log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_reg_1842|    6   |
|                    log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1837                    |    6   |
| log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1877|    4   |
|                                          log_sum_V_reg_1847                                          |   22   |
|                                          p_Result_5_reg_1704                                         |   23   |
|                                          p_Result_6_reg_1909                                         |    1   |
|                                            r_V_21_reg_1712                                           |   23   |
|                                            r_V_24_reg_1720                                           |   23   |
|                                            r_V_25_reg_1728                                           |   23   |
|                                            r_V_26_reg_1736                                           |   23   |
|                                            r_V_27_reg_1744                                           |   23   |
|                                            r_V_28_reg_1752                                           |   23   |
|                                            r_V_29_reg_1760                                           |   23   |
|                                            r_V_30_reg_1768                                           |   23   |
|                                            r_V_31_reg_1776                                           |   23   |
|                                            r_V_32_reg_1784                                           |   23   |
|                                            r_V_33_reg_1792                                           |   23   |
|                                            r_V_34_reg_1800                                           |   23   |
|                                            r_V_35_reg_1808                                           |   23   |
|                                            r_V_36_reg_1816                                           |   23   |
|                                             r_V_5_reg_391                                            |   16   |
|                                             r_V_reg_1888                                             |   28   |
|                                            r_V_s_reg_1899                                            |   17   |
|                                           ret_V_3_reg_1867                                           |   29   |
|                                       select_ln731_13_reg_1824                                       |    5   |
|                                       select_ln731_14_reg_1829                                       |   23   |
|                                            tmp_41_reg_1894                                           |   15   |
|                                         zext_ln1116_reg_1872                                         |   28   |
|                                         zext_ln1118_reg_1862                                         |   28   |
|                                         zext_ln708_1_reg_1857                                        |   24   |
|                                          zext_ln708_reg_1852                                         |   24   |
+------------------------------------------------------------------------------------------------------+--------+
|                                                 Total                                                |   703  |
+------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   4  |    8   ||    9    |
| b_exp_012_reg_324 |  p0  |  15  |   5  |   75   ||    25   |
|    grp_fu_1680    |  p0  |   2  |  23  |   46   ||    9    |
|    grp_fu_1680    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1691    |  p0  |   3  |  24  |   72   ||    14   |
|    grp_fu_1691    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   245  || 13.4786 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   633  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   93   |
|  Register |    -   |    -   |   703  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   13   |   703  |   726  |
+-----------+--------+--------+--------+--------+
