Index: linux-custom/arch/arm/boot/dts/am335x-boneblack-bbbmini.dts
===================================================================
--- /dev/null
+++ linux-custom/arch/arm/boot/dts/am335x-boneblack-bbbmini.dts
@@ -0,0 +1,245 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/*
+ * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
+ */
+/dts-v1/;
+
+#include "am33xx.dtsi"
+#include "am335x-bone-common.dtsi"
+#include "am335x-boneblack-common.dtsi"
+#include "am335x-boneblack-hdmi.dtsi"
+
+/ {
+	model = "TI AM335x BeagleBone Black";
+	compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-boneblack.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
+};
+
+&cpu0_opp_table {
+	/*
+	 * All PG 2.0 silicon may not support 1GHz but some of the early
+	 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
+	 * to support 1GHz OPP so enable it for PG 2.0 on this board.
+	 */
+	oppnitro-1000000000 {
+		/* OPP Nitro */
+		opp-supported-hw = <0x06 0x0100>;
+	};
+};
+
+&gpio0 {
+	gpio-line-names =
+		"[mdio_data]",
+		"[mdio_clk]",
+		"P9_22 [spi0_sclk]",
+		"P9_21 [spi0_d0]",
+		"P9_18 [spi0_d1]",
+		"P9_17 [spi0_cs0]",
+		"[mmc0_cd]",
+		"P9_42A [ecappwm0]",
+		"P8_35 [lcd d12]",
+		"P8_33 [lcd d13]",
+		"P8_31 [lcd d14]",
+		"P8_32 [lcd d15]",
+		"P9_20 [i2c2_sda]",
+		"P9_19 [i2c2_scl]",
+		"P9_26 [uart1_rxd]",
+		"P9_24 [uart1_txd]",
+		"[rmii1_txd3]",
+		"[rmii1_txd2]",
+		"[usb0_drvvbus]",
+		"[hdmi cec]",
+		"P9_41B",
+		"[rmii1_txd1]",
+		"P8_19 [ehrpwm2a]",
+		"P8_13 [ehrpwm2b]",
+		"NC",
+		"NC",
+		"P8_14",
+		"P8_17",
+		"[rmii1_txd0]",
+		"[rmii1_refclk]",
+		"P9_11 [uart4_rxd]",
+		"P9_13 [uart4_txd]";
+};
+
+&gpio1 {
+	gpio-line-names =
+		"P8_25 [mmc1_dat0]",
+		"[mmc1_dat1]",
+		"P8_5 [mmc1_dat2]",
+		"P8_6 [mmc1_dat3]",
+		"P8_23 [mmc1_dat4]",
+		"P8_22 [mmc1_dat5]",
+		"P8_3 [mmc1_dat6]",
+		"P8_4 [mmc1_dat7]",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"P8_12",
+		"P8_11",
+		"P8_16",
+		"P8_15",
+		"P9_15A",
+		"P9_23",
+		"P9_14 [ehrpwm1a]",
+		"P9_16 [ehrpwm1b]",
+		"[emmc rst]",
+		"[usr0 led]",
+		"[usr1 led]",
+		"[usr2 led]",
+		"[usr3 led]",
+		"[hdmi irq]",
+		"[usb vbus oc]",
+		"[hdmi audio]",
+		"P9_12",
+		"P8_26",
+		"P8_21 [emmc]",
+		"P8_20 [emmc]";
+};
+
+&gpio2 {
+	gpio-line-names =
+		"P9_15B",
+		"P8_18",
+		"P8_7",
+		"P8_8",
+		"P8_10",
+		"P8_9",
+		"P8_45 [hdmi]",
+		"P8_46 [hdmi]",
+		"P8_43 [hdmi]",
+		"P8_44 [hdmi]",
+		"P8_41 [hdmi]",
+		"P8_42 [hdmi]",
+		"P8_39 [hdmi]",
+		"P8_40 [hdmi]",
+		"P8_37 [hdmi]",
+		"P8_38 [hdmi]",
+		"P8_36 [hdmi]",
+		"P8_34 [hdmi]",
+		"[rmii1_rxd3]",
+		"[rmii1_rxd2]",
+		"[rmii1_rxd1]",
+		"[rmii1_rxd0]",
+		"P8_27 [hdmi]",
+		"P8_29 [hdmi]",
+		"P8_28 [hdmi]",
+		"P8_30 [hdmi]",
+		"[mmc0_dat3]",
+		"[mmc0_dat2]",
+		"[mmc0_dat1]",
+		"[mmc0_dat0]",
+		"[mmc0_clk]",
+		"[mmc0_cmd]";
+};
+
+&gpio3 {
+	gpio-line-names =
+		"[mii col]",
+		"[mii crs]",
+		"[mii rx err]",
+		"[mii tx en]",
+		"[mii rx dv]",
+		"[i2c0 sda]",
+		"[i2c0 scl]",
+		"[jtag emu0]",
+		"[jtag emu1]",
+		"[mii tx clk]",
+		"[mii rx clk]",
+		"NC",
+		"NC",
+		"[usb vbus en]",
+		"P9_31 [spi1_sclk]",
+		"P9_29 [spi1_d0]",
+		"P9_30 [spi1_d1]",
+		"P9_28 [spi1_cs0]",
+		"P9_42B [ecappwm0]",
+		"P9_27",
+		"P9_41A",
+		"P9_25",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC",
+		"NC";
+};
+
+&baseboard_eeprom {
+	vcc-supply = <&ldo4_reg>;
+};
+
+&am33xx_pinmux {
+	spi1_pins: spi1_pins {
+		pinctrl-single,pins = <
+			AM33XX_IOPAD(AM335X_PIN_MCASP0_AHCLKR, PIN_OUTPUT_PULLUP|MUX_MODE3)    /*p9_28: spi1_cs0*/
+			AM33XX_IOPAD(AM335X_PIN_MCASP0_FSX, PIN_INPUT_PULLUP|MUX_MODE3)    /*p9_29: spi1_miso/d0*/
+			AM33XX_IOPAD(AM335X_PIN_MCASP0_AXR0, PIN_OUTPUT_PULLUP|MUX_MODE3)    /*p9_30: spi1_mosi/d1*/
+			AM33XX_IOPAD(AM335X_PIN_MCASP0_ACLKX, PIN_INPUT_PULLUP|MUX_MODE3)    /*p9_31: spi1_sclk*/
+			AM33XX_IOPAD(AM335X_PIN_ECAP0_IN_PWM0_OUT, PIN_OUTPUT_PULLUP|MUX_MODE2)    /*p9_42: spi1_cs1*/
+		>;
+	};
+	pru_pins: pru_pins {
+		pinctrl-single,pins = <
+			AM33XX_IOPAD(AM335X_PIN_GPMC_AD15, PIN_INPUT_PULLUP|MUX_MODE5)	/*p8_15(u13): rc_input*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_PCLK, PIN_OUTPUT|MUX_MODE5)		/*p8_28(v5): rc_1*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT|MUX_MODE5)	/*p8_27i(u5): rc_2*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT|MUX_MODE5)	/*p8_30(r6): rc_3*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT|MUX_MODE5)	/*p8_29(r5): rc_4*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA7, PIN_OUTPUT|MUX_MODE5)	/*p8_40(t4): rc_5*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA6, PIN_OUTPUT|MUX_MODE5)	/*p8_39(t3): rc_6*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA5, PIN_OUTPUT|MUX_MODE5)	/*p8_42(t2): rc_7*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA4, PIN_OUTPUT|MUX_MODE5)	/*p8_41(t1): rc_8*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA3, PIN_OUTPUT|MUX_MODE5)	/*p8_44(r4): rc_9*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA2, PIN_OUTPUT|MUX_MODE5)	/*p8_43(r3): rc_10*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA1, PIN_OUTPUT|MUX_MODE5)	/*p8_46(r2): rc_11*/
+			AM33XX_IOPAD(AM335X_PIN_LCD_DATA0, PIN_OUTPUT|MUX_MODE5)	/*p8_45(r1): rc_12*/
+		>;
+	};
+};
+
+&spi1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi1_pins>;
+
+	mpu9250@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0>;
+		compatible = "lwn,bk4";
+		spi-max-frequency = <24000000>;
+	};
+
+	ms5611@1 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <1>;
+		compatible = "lwn,bk4";
+		spi-max-frequency = <24000000>;
+	};
+};
+
+&mcasp0 {
+	status = "disabled";
+};
+
+&tda19988 {
+	status = "disabled";
+};
+
+&pruss {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pru_pins>;
+};
+
