(export (version D)
  (design
    (source C:\Users\fofol\Documents\GitHub\Cellox\Kicad\Cellox\Simulations\Simulation_XLR_Input.sch)
    (date "29/05/2021 22:09:42")
    (tool "Eeschema (5.1.5)-3")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source Simulation_XLR_Input.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref V2)
      (value "dc 15 ac 0")
      (datasheet ~)
      (libsource (lib pspice) (part VSOURCE) (description "Voltage source symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B30D67))
    (comp (ref V3)
      (value "dc 4.5 ac 0")
      (datasheet ~)
      (libsource (lib pspice) (part VSOURCE) (description "Voltage source symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B31398))
    (comp (ref V1)
      (value "dc 0 ac 1")
      (datasheet ~)
      (fields
        (field (name Spice_Model) "dc 0 ac 1 sin(0 5 1k)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib pspice) (part VSOURCE) (description "Voltage source symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B2B690))
    (comp (ref R2)
      (value 20k)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B33345))
    (comp (ref R7)
      (value 3.3k)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B34009))
    (comp (ref C1)
      (value 1000000u)
      (datasheet ~)
      (libsource (lib Device) (part C) (description "Unpolarized capacitor"))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B442C8))
    (comp (ref R1)
      (value 20k)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B4F88A))
    (comp (ref Q1)
      (value 2N3904)
      (footprint Package_TO_SOT_THT:TO-92_Inline)
      (datasheet https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf)
      (libsource (lib Transistor_BJT) (part 2N3904) (description "0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92"))
      (sheetpath (names /) (tstamps /))
      (tstamp 60B50A5B)))
  (libparts
    (libpart (lib Device) (part C)
      (description "Unpolarized capacitor")
      (docs ~)
      (footprints
        (fp C_*))
      (fields
        (field (name Reference) C)
        (field (name Value) C))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Device) (part R)
      (description Resistor)
      (docs ~)
      (footprints
        (fp R_*))
      (fields
        (field (name Reference) R)
        (field (name Value) R))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Transistor_BJT) (part 2N3904)
      (description "0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92")
      (docs https://www.fairchildsemi.com/datasheets/2N/2N3904.pdf)
      (footprints
        (fp TO?92*))
      (fields
        (field (name Reference) Q)
        (field (name Value) 2N3904)
        (field (name Footprint) Package_TO_SOT_THT:TO-92_Inline))
      (pins
        (pin (num 1) (name E) (type passive))
        (pin (num 2) (name B) (type passive))
        (pin (num 3) (name C) (type passive))))
    (libpart (lib pspice) (part VSOURCE)
      (description "Voltage source symbol for simulation only")
      (docs ~)
      (fields
        (field (name Reference) V)
        (field (name Value) VSOURCE))
      (pins
        (pin (num 1) (name E1) (type input))
        (pin (num 2) (name E2) (type input)))))
  (libraries
    (library (logical Device)
      (uri D:\Logiciels\KiCad\share\kicad\library/Device.lib))
    (library (logical Transistor_BJT)
      (uri D:\Logiciels\KiCad\share\kicad\library/Transistor_BJT.lib))
    (library (logical pspice)
      (uri D:\Logiciels\KiCad\share\kicad\library/pspice.lib)))
  (nets
    (net (code 1) (name +9V)
      (node (ref R1) (pin 1))
      (node (ref Q1) (pin 3))
      (node (ref V2) (pin 1)))
    (net (code 2) (name /Vout)
      (node (ref Q1) (pin 1))
      (node (ref R7) (pin 1)))
    (net (code 3) (name GND)
      (node (ref V3) (pin 2))
      (node (ref R2) (pin 2))
      (node (ref R7) (pin 2))
      (node (ref V1) (pin 2))
      (node (ref V2) (pin 2)))
    (net (code 4) (name Vref)
      (node (ref V3) (pin 1)))
    (net (code 5) (name /VoutAmp)
      (node (ref C1) (pin 1))
      (node (ref V1) (pin 1)))
    (net (code 6) (name "Net-(C1-Pad2)")
      (node (ref C1) (pin 2))
      (node (ref R2) (pin 1))
      (node (ref R1) (pin 2))
      (node (ref Q1) (pin 2)))))