

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Sat Oct 29 16:17:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  6420|  83554|  6420|  83554|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  5184|   5184|            1|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |  1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |  1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |   152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_2)
4 --> 
	5  / (tmp_5)
	3  / (!tmp_5)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_1

ST_1: tmp_cast5_cast [1/1] 0.00ns
:4  %tmp_cast5_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_30 [1/1] 1.57ns
:6  br label %1


 <State 2>: 6.26ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %3 ]

ST_2: exitcond1 [1/1] 2.18ns
:1  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:3  %i_1 = add i13 %i, 1

ST_2: stg_35 [1/1] 0.00ns
:4  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_2: tmp_9 [1/1] 2.18ns
:1  %tmp_9 = icmp ult i13 %i, 2592

ST_2: tmp_10 [1/1] 1.96ns
:2  %tmp_10 = add i13 %i, -2592

ST_2: newIndex1 [1/1] 1.37ns
:3  %newIndex1 = select i1 %tmp_9, i13 %i, i13 %tmp_10

ST_2: newIndex2 [1/1] 0.00ns
:4  %newIndex2 = zext i13 %newIndex1 to i64

ST_2: output_0_addr [1/1] 0.00ns
:5  %output_0_addr = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex2

ST_2: output_1_addr [1/1] 0.00ns
:6  %output_1_addr = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex2

ST_2: stg_43 [1/1] 0.00ns
:7  br i1 %tmp_9, label %branch4, label %branch5

ST_2: stg_44 [1/1] 2.71ns
branch5:0  store i1 false, i1* %output_1_addr, align 1

ST_2: stg_45 [1/1] 0.00ns
branch5:1  br label %3

ST_2: stg_46 [1/1] 2.71ns
branch4:0  store i1 false, i1* %output_0_addr, align 1

ST_2: stg_47 [1/1] 0.00ns
branch4:1  br label %3

ST_2: stg_48 [1/1] 0.00ns
:0  br label %1

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:0  %tmp_3 = trunc i7 %M_read to i6

ST_2: I_cast6 [1/1] 0.00ns
.preheader.preheader:1  %I_cast6 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:2  %I_cast = zext i6 %I_read to i12

ST_2: stg_52 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 3>: 2.60ns
ST_3: m [1/1] 0.00ns
.preheader:0  %m = phi i5 [ %m_1, %10 ], [ 0, %.preheader.preheader ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i8 [ %next_mul, %10 ], [ 0, %.preheader.preheader ]

ST_3: next_mul [1/1] 1.72ns
.preheader:2  %next_mul = add i8 %phi_mul, %I_cast6

ST_3: m_cast4_cast [1/1] 0.00ns
.preheader:3  %m_cast4_cast = zext i5 %m to i9

ST_3: m_cast [1/1] 0.00ns
.preheader:4  %m_cast = zext i5 %m to i6

ST_3: tmp_2 [1/1] 1.94ns
.preheader:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_3

ST_3: empty_8 [1/1] 0.00ns
.preheader:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_3: m_1 [1/1] 1.72ns
.preheader:7  %m_1 = add i5 %m, 1

ST_3: stg_61 [1/1] 0.00ns
.preheader:8  br i1 %tmp_2, label %4, label %11

ST_3: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

ST_3: tmp_4 [1/1] 2.60ns
:2  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_3: stg_65 [1/1] 1.57ns
:3  br label %5

ST_3: stg_66 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.94ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %4 ], [ %x_1, %9 ]

ST_4: x_cast2 [1/1] 0.00ns
:1  %x_cast2 = zext i5 %x to i12

ST_4: x_cast [1/1] 0.00ns
:2  %x_cast = zext i5 %x to i6

ST_4: tmp_5 [1/1] 1.94ns
:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_4: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: x_1 [1/1] 1.72ns
:5  %x_1 = add i5 %x, 1

ST_4: stg_73 [1/1] 0.00ns
:6  br i1 %tmp_5, label %6, label %10

ST_4: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

ST_4: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

ST_4: tmp_6_cast [1/1] 0.00ns
:2  %tmp_6_cast = zext i5 %x_1 to i13

ST_4: stg_77 [1/1] 1.57ns
:3  br label %7

ST_4: empty_12 [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7)

ST_4: stg_79 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %6 ], [ %y_1, %8 ]

ST_5: y_cast1 [1/1] 0.00ns
:1  %y_cast1 = zext i5 %y to i8

ST_5: y_cast [1/1] 0.00ns
:2  %y_cast = zext i5 %y to i6

ST_5: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_5: empty_10 [1/1] 0.00ns
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: y_1 [1/1] 1.72ns
:5  %y_1 = add i5 %y, 1

ST_5: stg_86 [1/1] 0.00ns
:6  br i1 %exitcond, label %9, label %_ifconv

ST_5: tmp [1/1] 1.72ns
_ifconv:1  %tmp = add i8 %y_cast1, %phi_mul

ST_5: tmp_cast [1/1] 0.00ns
_ifconv:2  %tmp_cast = zext i8 %tmp to i12

ST_5: tmp2 [1/1] 6.38ns
_ifconv:3  %tmp2 = mul i12 %tmp_cast, %I_cast

ST_5: y_1_cast [1/1] 0.00ns
_ifconv:5  %y_1_cast = zext i5 %y_1 to i9

ST_5: tmp9 [1/1] 1.84ns
_ifconv:6  %tmp9 = add i9 %y_1_cast, %tmp_4

ST_5: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_8)

ST_5: stg_93 [1/1] 0.00ns
:1  br label %5


 <State 6>: 8.34ns
ST_6: i_index [1/1] 1.84ns
_ifconv:4  %i_index = add i12 %tmp2, %x_cast2

ST_6: tmp9_cast_cast [1/1] 0.00ns
_ifconv:7  %tmp9_cast_cast = zext i9 %tmp9 to i13

ST_6: tmp1 [1/1] 6.38ns
_ifconv:8  %tmp1 = mul i13 %tmp9_cast_cast, %tmp_cast5_cast

ST_6: o_index [1/1] 1.96ns
_ifconv:9  %o_index = add i13 %tmp_6_cast, %tmp1

ST_6: tmp_11 [1/1] 2.14ns
_ifconv:10  %tmp_11 = icmp ult i12 %i_index, -1504

ST_6: tmp_12 [1/1] 1.84ns
_ifconv:11  %tmp_12 = add i12 %i_index, 1504

ST_6: newIndex [1/1] 1.37ns
_ifconv:12  %newIndex = select i1 %tmp_11, i12 %i_index, i12 %tmp_12

ST_6: newIndex3 [1/1] 0.00ns
_ifconv:13  %newIndex3 = zext i12 %newIndex to i64

ST_6: input_0_addr [1/1] 0.00ns
_ifconv:14  %input_0_addr = getelementptr [2592 x i1]* %input_0, i64 0, i64 %newIndex3

ST_6: input_1_addr [1/1] 0.00ns
_ifconv:15  %input_1_addr = getelementptr [2592 x i1]* %input_1, i64 0, i64 %newIndex3

ST_6: input_0_load [2/2] 2.71ns
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

ST_6: input_1_load [2/2] 2.71ns
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1


 <State 7>: 4.45ns
ST_7: input_0_load [1/2] 2.71ns
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

ST_7: input_1_load [1/2] 2.71ns
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1

ST_7: input_load_phi [1/1] 1.37ns
_ifconv:18  %input_load_phi = select i1 %tmp_11, i1 %input_0_load, i1 %input_1_load

ST_7: newIndex8 [17/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

ST_7: tmp_6 [1/1] 2.18ns
_ifconv:23  %tmp_6 = icmp ult i13 %o_index, 2592


 <State 8>: 4.45ns
ST_8: newIndex8 [16/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 9>: 4.45ns
ST_9: newIndex8 [15/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 10>: 4.45ns
ST_10: newIndex8 [14/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 11>: 4.45ns
ST_11: newIndex8 [13/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 12>: 4.45ns
ST_12: newIndex8 [12/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 13>: 4.45ns
ST_13: newIndex8 [11/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 14>: 4.45ns
ST_14: newIndex8 [10/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 15>: 4.45ns
ST_15: newIndex8 [9/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 16>: 4.45ns
ST_16: newIndex8 [8/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 17>: 4.45ns
ST_17: newIndex8 [7/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 18>: 4.45ns
ST_18: newIndex8 [6/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 19>: 4.45ns
ST_19: newIndex8 [5/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 20>: 4.45ns
ST_20: newIndex8 [4/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 21>: 4.45ns
ST_21: newIndex8 [3/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 22>: 4.45ns
ST_22: newIndex8 [2/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 23>: 7.16ns
ST_23: stg_126 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_23: newIndex8 [1/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

ST_23: newIndex4 [1/1] 0.00ns
_ifconv:20  %newIndex4 = zext i13 %newIndex8 to i64

ST_23: output_0_addr_512 [1/1] 0.00ns
_ifconv:21  %output_0_addr_512 = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex4

ST_23: output_1_addr_1 [1/1] 0.00ns
_ifconv:22  %output_1_addr_1 = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex4

ST_23: stg_131 [1/1] 0.00ns
_ifconv:24  br i1 %tmp_6, label %branch2, label %branch3

ST_23: stg_132 [1/1] 2.71ns
branch3:0  store i1 %input_load_phi, i1* %output_1_addr_1, align 1

ST_23: stg_133 [1/1] 0.00ns
branch3:1  br label %8

ST_23: stg_134 [1/1] 2.71ns
branch2:0  store i1 %input_load_phi, i1* %output_0_addr_512, align 1

ST_23: stg_135 [1/1] 0.00ns
branch2:1  br label %8

ST_23: stg_136 [1/1] 0.00ns
:0  br label %7



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
