Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 11 04:10:13 2022
| Host         : DESKTOP-G02GRMJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     4 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           41 |
| No           | No                    | Yes                    |              48 |           16 |
| No           | Yes                   | No                     |              46 |           18 |
| Yes          | No                    | No                     |             304 |           81 |
| Yes          | No                    | Yes                    |             176 |           52 |
| Yes          | Yes                   | No                     |              38 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                            |                                                                         Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/top_0/inst/uart_generator_clock/CLK                    |                                                                                                                                                               | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                1 |              2 |         2.00 |
|  design_1_i/top_0/inst/uart_fifo_transmitter/read_fifo_transmitter |                                                                                                                                                               |                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/top_0/inst/uart_fifo_transmitter/write_fifo_receiver   |                                                                                                                                                               |                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/top_0/inst/uart_generator_clock/CLK                    | design_1_i/top_0/inst/uart_transmitter/bit_count[3]_i_1_n_0                                                                                                   | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_1         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/top_0/inst/push_data_DUT/data_reg[7]_i_2_n_0           |                                                                                                                                                               |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[6][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[3][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[2][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[7][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[0][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[4][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[1][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/uart_fifo_transmitter/fifo[5][7]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2[0]      |                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/top_0/inst/uart_generator_clock/CLK                    | design_1_i/top_0/inst/uart_transmitter/TX_shift_reg[0]_i_1_n_0                                                                                                | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                    |                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_ms[0]_i_1_n_0                                                                                            | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/done_reg_0[0]                                                                                         | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/E[0]                                                                                                  | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/FSM_onehot_current_state_reg_n_0_[2]                                                                  | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0         |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik                                                                                                      | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_1         |                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                       |                                                                                                                                                       |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/count[4]_i_1_n_0                                                                                      | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                       |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                       |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                       |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                       |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                       |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                       |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                    |                                                                                                                                                               | design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                           |               15 |             46 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                               |                                                                                                                                                       |               38 |            109 |         2.87 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


